
SPI_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dd4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a50  08007f74  08007f74  00008f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089c4  080089c4  0000a070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080089c4  080089c4  000099c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089cc  080089cc  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089cc  080089cc  000099cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080089d0  080089d0  000099d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080089d4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042e0  20000070  08008a44  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004350  08008a44  0000a350  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001df6f  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d28  00000000  00000000  0002800f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  0002cd38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000141a  00000000  00000000  0002e748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c6b7  00000000  00000000  0002fb62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002362f  00000000  00000000  0004c219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dfc1  00000000  00000000  0006f848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d809  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007374  00000000  00000000  0010d84c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00114bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007f5c 	.word	0x08007f5c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08007f5c 	.word	0x08007f5c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:

/* GetIdleTaskMemory */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	2000008c 	.word	0x2000008c
 80005dc:	2000012c 	.word	0x2000012c

080005e0 <MX_FREERTOS_Init>:

void MX_FREERTOS_Init(void) {}
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <StartDefaultTask>:

/* ========================================
 * Default Task (Idle)
 * ======================================== */
void StartDefaultTask(void const * argument) {
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b082      	sub	sp, #8
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
    for(;;) {
        osDelay(1000);
 80005f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005fa:	f004 f9e4 	bl	80049c6 <osDelay>
 80005fe:	e7fa      	b.n	80005f6 <StartDefaultTask+0x8>

08000600 <Listener>:

/* ========================================
 * Listener Task
 * ======================================== */
void Listener(void const * argument)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
    Listener_Init();
 8000608:	f000 fd70 	bl	80010ec <Listener_Init>
    for(;;)
    {
        Listener_Excute();
 800060c:	f000 fd7c 	bl	8001108 <Listener_Excute>
 8000610:	e7fc      	b.n	800060c <Listener+0xc>

08000612 <Controller>:

/* ========================================
 * Controller Task
 * ======================================== */
void Controller(void const * argument)
{
 8000612:	b580      	push	{r7, lr}
 8000614:	b082      	sub	sp, #8
 8000616:	af00      	add	r7, sp, #0
 8000618:	6078      	str	r0, [r7, #4]
    Controller_Init();
 800061a:	f000 fcd7 	bl	8000fcc <Controller_Init>
    for(;;)
    {
        Controller_Excute();
 800061e:	f000 fce1 	bl	8000fe4 <Controller_Excute>
 8000622:	e7fc      	b.n	800061e <Controller+0xc>

08000624 <Presenter>:

/* ========================================
 * Presenter Task
 * ======================================== */
void Presenter(void const * argument)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
    Presenter_Init();
 800062c:	f001 f802 	bl	8001634 <Presenter_Init>
    for(;;)
    {
        Presenter_Excute();
 8000630:	f001 f822 	bl	8001678 <Presenter_Excute>
 8000634:	e7fc      	b.n	8000630 <Presenter+0xc>
	...

08000638 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b08a      	sub	sp, #40	@ 0x28
 800063c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]
 8000648:	609a      	str	r2, [r3, #8]
 800064a:	60da      	str	r2, [r3, #12]
 800064c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800064e:	2300      	movs	r3, #0
 8000650:	613b      	str	r3, [r7, #16]
 8000652:	4b2e      	ldr	r3, [pc, #184]	@ (800070c <MX_GPIO_Init+0xd4>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	4a2d      	ldr	r2, [pc, #180]	@ (800070c <MX_GPIO_Init+0xd4>)
 8000658:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800065c:	6313      	str	r3, [r2, #48]	@ 0x30
 800065e:	4b2b      	ldr	r3, [pc, #172]	@ (800070c <MX_GPIO_Init+0xd4>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000666:	613b      	str	r3, [r7, #16]
 8000668:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	4b27      	ldr	r3, [pc, #156]	@ (800070c <MX_GPIO_Init+0xd4>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	4a26      	ldr	r2, [pc, #152]	@ (800070c <MX_GPIO_Init+0xd4>)
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	6313      	str	r3, [r2, #48]	@ 0x30
 800067a:	4b24      	ldr	r3, [pc, #144]	@ (800070c <MX_GPIO_Init+0xd4>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	4b20      	ldr	r3, [pc, #128]	@ (800070c <MX_GPIO_Init+0xd4>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	4a1f      	ldr	r2, [pc, #124]	@ (800070c <MX_GPIO_Init+0xd4>)
 8000690:	f043 0304 	orr.w	r3, r3, #4
 8000694:	6313      	str	r3, [r2, #48]	@ 0x30
 8000696:	4b1d      	ldr	r3, [pc, #116]	@ (800070c <MX_GPIO_Init+0xd4>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069a:	f003 0304 	and.w	r3, r3, #4
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	4b19      	ldr	r3, [pc, #100]	@ (800070c <MX_GPIO_Init+0xd4>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	4a18      	ldr	r2, [pc, #96]	@ (800070c <MX_GPIO_Init+0xd4>)
 80006ac:	f043 0302 	orr.w	r3, r3, #2
 80006b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b2:	4b16      	ldr	r3, [pc, #88]	@ (800070c <MX_GPIO_Init+0xd4>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	f003 0302 	and.w	r3, r3, #2
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006c4:	4812      	ldr	r0, [pc, #72]	@ (8000710 <MX_GPIO_Init+0xd8>)
 80006c6:	f001 fcbb 	bl	8002040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d0:	2301      	movs	r3, #1
 80006d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d8:	2300      	movs	r3, #0
 80006da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	4619      	mov	r1, r3
 80006e2:	480b      	ldr	r0, [pc, #44]	@ (8000710 <MX_GPIO_Init+0xd8>)
 80006e4:	f001 fb28 	bl	8001d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80006e8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ee:	2300      	movs	r3, #0
 80006f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006f6:	f107 0314 	add.w	r3, r7, #20
 80006fa:	4619      	mov	r1, r3
 80006fc:	4804      	ldr	r0, [pc, #16]	@ (8000710 <MX_GPIO_Init+0xd8>)
 80006fe:	f001 fb1b 	bl	8001d38 <HAL_GPIO_Init>

}
 8000702:	bf00      	nop
 8000704:	3728      	adds	r7, #40	@ 0x28
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800
 8000710:	40020800 	.word	0x40020800

08000714 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000718:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <MX_I2C1_Init+0x50>)
 800071a:	4a13      	ldr	r2, [pc, #76]	@ (8000768 <MX_I2C1_Init+0x54>)
 800071c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800071e:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000720:	4a12      	ldr	r2, [pc, #72]	@ (800076c <MX_I2C1_Init+0x58>)
 8000722:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000724:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_I2C1_Init+0x50>)
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000732:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000736:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000738:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <MX_I2C1_Init+0x50>)
 800073a:	2200      	movs	r2, #0
 800073c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800073e:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000740:	2200      	movs	r2, #0
 8000742:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000744:	4b07      	ldr	r3, [pc, #28]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000746:	2200      	movs	r2, #0
 8000748:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074a:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <MX_I2C1_Init+0x50>)
 800074c:	2200      	movs	r2, #0
 800074e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000750:	4804      	ldr	r0, [pc, #16]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000752:	f001 fc8f 	bl	8002074 <HAL_I2C_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800075c:	f000 f9a6 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	2000032c 	.word	0x2000032c
 8000768:	40005400 	.word	0x40005400
 800076c:	000186a0 	.word	0x000186a0

08000770 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08a      	sub	sp, #40	@ 0x28
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000778:	f107 0314 	add.w	r3, r7, #20
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a19      	ldr	r2, [pc, #100]	@ (80007f4 <HAL_I2C_MspInit+0x84>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d12c      	bne.n	80007ec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
 8000796:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <HAL_I2C_MspInit+0x88>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a17      	ldr	r2, [pc, #92]	@ (80007f8 <HAL_I2C_MspInit+0x88>)
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a2:	4b15      	ldr	r3, [pc, #84]	@ (80007f8 <HAL_I2C_MspInit+0x88>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	f003 0302 	and.w	r3, r3, #2
 80007aa:	613b      	str	r3, [r7, #16]
 80007ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007b4:	2312      	movs	r3, #18
 80007b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007bc:	2303      	movs	r3, #3
 80007be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007c0:	2304      	movs	r3, #4
 80007c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c4:	f107 0314 	add.w	r3, r7, #20
 80007c8:	4619      	mov	r1, r3
 80007ca:	480c      	ldr	r0, [pc, #48]	@ (80007fc <HAL_I2C_MspInit+0x8c>)
 80007cc:	f001 fab4 	bl	8001d38 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007d0:	2300      	movs	r3, #0
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	4b08      	ldr	r3, [pc, #32]	@ (80007f8 <HAL_I2C_MspInit+0x88>)
 80007d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d8:	4a07      	ldr	r2, [pc, #28]	@ (80007f8 <HAL_I2C_MspInit+0x88>)
 80007da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007de:	6413      	str	r3, [r2, #64]	@ 0x40
 80007e0:	4b05      	ldr	r3, [pc, #20]	@ (80007f8 <HAL_I2C_MspInit+0x88>)
 80007e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007e8:	60fb      	str	r3, [r7, #12]
 80007ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80007ec:	bf00      	nop
 80007ee:	3728      	adds	r7, #40	@ 0x28
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40005400 	.word	0x40005400
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40020400 	.word	0x40020400

08000800 <_write>:
/* USER CODE BEGIN 0 */
/**
  * @brief printf 리다이렉션: usart.c 수정 없이 UART2로 출력
  */
int _write(int file, char *ptr, int len)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 10);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	b29a      	uxth	r2, r3
 8000810:	230a      	movs	r3, #10
 8000812:	68b9      	ldr	r1, [r7, #8]
 8000814:	4803      	ldr	r0, [pc, #12]	@ (8000824 <_write+0x24>)
 8000816:	f003 fcaf 	bl	8004178 <HAL_UART_Transmit>
    return len;
 800081a:	687b      	ldr	r3, [r7, #4]
}
 800081c:	4618      	mov	r0, r3
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000454 	.word	0x20000454

08000828 <HAL_SPI_TxRxCpltCallback>:

/* ========================================
 * SPI 수신 완료 콜백 (인터럽트 모드)
 * ======================================== */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a19      	ldr	r2, [pc, #100]	@ (800089c <HAL_SPI_TxRxCpltCallback+0x74>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d12b      	bne.n	8000892 <HAL_SPI_TxRxCpltCallback+0x6a>
        // 1. CS 핀 올리기 (통신 종료)
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 800083a:	2201      	movs	r2, #1
 800083c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000840:	4817      	ldr	r0, [pc, #92]	@ (80008a0 <HAL_SPI_TxRxCpltCallback+0x78>)
 8000842:	f001 fbfd 	bl	8002040 <HAL_GPIO_WritePin>
        extern RxPacket_t g_rx_packet_tracking;

        // ISR에서는 printf 사용하면 안됨 (blocking)
        // → Listener Task에서 출력하도록 변경

        g_rx_packet_tracking.raw = (rx_buff[0] << 24) |
 8000846:	4b17      	ldr	r3, [pc, #92]	@ (80008a4 <HAL_SPI_TxRxCpltCallback+0x7c>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	061a      	lsls	r2, r3, #24
                                   (rx_buff[1] << 16) |
 800084c:	4b15      	ldr	r3, [pc, #84]	@ (80008a4 <HAL_SPI_TxRxCpltCallback+0x7c>)
 800084e:	785b      	ldrb	r3, [r3, #1]
 8000850:	041b      	lsls	r3, r3, #16
        g_rx_packet_tracking.raw = (rx_buff[0] << 24) |
 8000852:	431a      	orrs	r2, r3
                                   (rx_buff[2] << 8)  |
 8000854:	4b13      	ldr	r3, [pc, #76]	@ (80008a4 <HAL_SPI_TxRxCpltCallback+0x7c>)
 8000856:	789b      	ldrb	r3, [r3, #2]
 8000858:	021b      	lsls	r3, r3, #8
                                   (rx_buff[1] << 16) |
 800085a:	4313      	orrs	r3, r2
                                    rx_buff[3];
 800085c:	4a11      	ldr	r2, [pc, #68]	@ (80008a4 <HAL_SPI_TxRxCpltCallback+0x7c>)
 800085e:	78d2      	ldrb	r2, [r2, #3]
                                   (rx_buff[2] << 8)  |
 8000860:	4313      	orrs	r3, r2
 8000862:	461a      	mov	r2, r3
        g_rx_packet_tracking.raw = (rx_buff[0] << 24) |
 8000864:	4b10      	ldr	r3, [pc, #64]	@ (80008a8 <HAL_SPI_TxRxCpltCallback+0x80>)
 8000866:	601a      	str	r2, [r3, #0]

        // 3. Queue에 데이터 전송 (ISR에서 안전하게)
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000868:	2300      	movs	r3, #0
 800086a:	60fb      	str	r3, [r7, #12]
        xQueueSendFromISR(g_queue_fpga_data,
 800086c:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <HAL_SPI_TxRxCpltCallback+0x84>)
 800086e:	6818      	ldr	r0, [r3, #0]
 8000870:	f107 020c 	add.w	r2, r7, #12
 8000874:	2300      	movs	r3, #0
 8000876:	490c      	ldr	r1, [pc, #48]	@ (80008a8 <HAL_SPI_TxRxCpltCallback+0x80>)
 8000878:	f004 fad7 	bl	8004e2a <xQueueGenericSendFromISR>
                         &g_rx_packet_tracking.raw,
                         &xHigherPriorityTaskWoken);

        // 4. 컨텍스트 스위칭 필요 시 수행
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d007      	beq.n	8000892 <HAL_SPI_TxRxCpltCallback+0x6a>
 8000882:	4b0b      	ldr	r3, [pc, #44]	@ (80008b0 <HAL_SPI_TxRxCpltCallback+0x88>)
 8000884:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	f3bf 8f4f 	dsb	sy
 800088e:	f3bf 8f6f 	isb	sy

        // 5. 다음 수신 준비 (자동 재시작)
        // → Listener Task에서 다시 StartReceive() 호출하게 함
    }
}
 8000892:	bf00      	nop
 8000894:	3710      	adds	r7, #16
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40013000 	.word	0x40013000
 80008a0:	40020800 	.word	0x40020800
 80008a4:	200004a0 	.word	0x200004a0
 80008a8:	2000049c 	.word	0x2000049c
 80008ac:	200003ac 	.word	0x200003ac
 80008b0:	e000ed04 	.word	0xe000ed04

080008b4 <main>:
/* USER CODE END 0 */

int main(void)
{
 80008b4:	b5b0      	push	{r4, r5, r7, lr}
 80008b6:	b0a0      	sub	sp, #128	@ 0x80
 80008b8:	af00      	add	r7, sp, #0
  HAL_Init();
 80008ba:	f001 f8e7 	bl	8001a8c <HAL_Init>
  SystemClock_Config();
 80008be:	f000 f897 	bl	80009f0 <SystemClock_Config>

  /* 하드웨어 초기화 */
  MX_GPIO_Init();
 80008c2:	f7ff feb9 	bl	8000638 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008c6:	f7ff ff25 	bl	8000714 <MX_I2C1_Init>
  MX_SPI1_Init();
 80008ca:	f000 f8f5 	bl	8000ab8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80008ce:	f000 fae1 	bl	8000e94 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  // UART 테스트 메시지 (시스템 시작 확인)
  printf("\r\n");
 80008d2:	4839      	ldr	r0, [pc, #228]	@ (80009b8 <main+0x104>)
 80008d4:	f006 faaa 	bl	8006e2c <puts>
  printf("========================================\r\n");
 80008d8:	4838      	ldr	r0, [pc, #224]	@ (80009bc <main+0x108>)
 80008da:	f006 faa7 	bl	8006e2c <puts>
  printf("  STM32 System Initialized\r\n");
 80008de:	4838      	ldr	r0, [pc, #224]	@ (80009c0 <main+0x10c>)
 80008e0:	f006 faa4 	bl	8006e2c <puts>
  printf("  UART2 Working - Baud: 115200\r\n");
 80008e4:	4837      	ldr	r0, [pc, #220]	@ (80009c4 <main+0x110>)
 80008e6:	f006 faa1 	bl	8006e2c <puts>
  printf("========================================\r\n");
 80008ea:	4834      	ldr	r0, [pc, #208]	@ (80009bc <main+0x108>)
 80008ec:	f006 fa9e 	bl	8006e2c <puts>
  printf("\r\n");
 80008f0:	4831      	ldr	r0, [pc, #196]	@ (80009b8 <main+0x104>)
 80008f2:	f006 fa9b 	bl	8006e2c <puts>

  SPI_Init();
 80008f6:	f000 ff57 	bl	80017a8 <SPI_Init>
  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_QUEUES */
  osMessageQDef(fpga_queue, 5, uint32_t);
 80008fa:	4b33      	ldr	r3, [pc, #204]	@ (80009c8 <main+0x114>)
 80008fc:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8000900:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000902:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  g_queue_fpga_data = osMessageCreate(osMessageQ(fpga_queue), NULL);
 8000906:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800090a:	2100      	movs	r1, #0
 800090c:	4618      	mov	r0, r3
 800090e:	f004 f86e 	bl	80049ee <osMessageCreate>
 8000912:	4603      	mov	r3, r0
 8000914:	4a2d      	ldr	r2, [pc, #180]	@ (80009cc <main+0x118>)
 8000916:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* 태스크 생성 */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000918:	4b2d      	ldr	r3, [pc, #180]	@ (80009d0 <main+0x11c>)
 800091a:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800091e:	461d      	mov	r5, r3
 8000920:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000922:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000924:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000928:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800092c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000930:	2100      	movs	r1, #0
 8000932:	4618      	mov	r0, r3
 8000934:	f003 fffb 	bl	800492e <osThreadCreate>
 8000938:	4603      	mov	r3, r0
 800093a:	4a26      	ldr	r2, [pc, #152]	@ (80009d4 <main+0x120>)
 800093c:	6013      	str	r3, [r2, #0]

  osThreadDef(Listener_Task, Listener, osPriorityNormal, 0, 128);
 800093e:	4b26      	ldr	r3, [pc, #152]	@ (80009d8 <main+0x124>)
 8000940:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000944:	461d      	mov	r5, r3
 8000946:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000948:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800094a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800094e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Listener_TaskHandle = osThreadCreate(osThread(Listener_Task), NULL);
 8000952:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000956:	2100      	movs	r1, #0
 8000958:	4618      	mov	r0, r3
 800095a:	f003 ffe8 	bl	800492e <osThreadCreate>
 800095e:	4603      	mov	r3, r0
 8000960:	4a1e      	ldr	r2, [pc, #120]	@ (80009dc <main+0x128>)
 8000962:	6013      	str	r3, [r2, #0]

  osThreadDef(Controller_Task, Controller, osPriorityNormal, 0, 128);
 8000964:	4b1e      	ldr	r3, [pc, #120]	@ (80009e0 <main+0x12c>)
 8000966:	f107 041c 	add.w	r4, r7, #28
 800096a:	461d      	mov	r5, r3
 800096c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800096e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000970:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000974:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Controller_TaskHandle = osThreadCreate(osThread(Controller_Task), NULL);
 8000978:	f107 031c 	add.w	r3, r7, #28
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f003 ffd5 	bl	800492e <osThreadCreate>
 8000984:	4603      	mov	r3, r0
 8000986:	4a17      	ldr	r2, [pc, #92]	@ (80009e4 <main+0x130>)
 8000988:	6013      	str	r3, [r2, #0]

  osThreadDef(Presenter_Task, Presenter, osPriorityNormal, 0, 512);
 800098a:	4b17      	ldr	r3, [pc, #92]	@ (80009e8 <main+0x134>)
 800098c:	463c      	mov	r4, r7
 800098e:	461d      	mov	r5, r3
 8000990:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000992:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000994:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000998:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Presenter_TaskHandle = osThreadCreate(osThread(Presenter_Task), NULL);
 800099c:	463b      	mov	r3, r7
 800099e:	2100      	movs	r1, #0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f003 ffc4 	bl	800492e <osThreadCreate>
 80009a6:	4603      	mov	r3, r0
 80009a8:	4a10      	ldr	r2, [pc, #64]	@ (80009ec <main+0x138>)
 80009aa:	6013      	str	r3, [r2, #0]

  MX_FREERTOS_Init();
 80009ac:	f7ff fe18 	bl	80005e0 <MX_FREERTOS_Init>
  osKernelStart();
 80009b0:	f003 ffb6 	bl	8004920 <osKernelStart>

  while (1) {}
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <main+0x100>
 80009b8:	08007f74 	.word	0x08007f74
 80009bc:	08007f78 	.word	0x08007f78
 80009c0:	08007fa4 	.word	0x08007fa4
 80009c4:	08007fc0 	.word	0x08007fc0
 80009c8:	08007fe0 	.word	0x08007fe0
 80009cc:	200003ac 	.word	0x200003ac
 80009d0:	08007ffc 	.word	0x08007ffc
 80009d4:	20000380 	.word	0x20000380
 80009d8:	08008028 	.word	0x08008028
 80009dc:	20000384 	.word	0x20000384
 80009e0:	08008054 	.word	0x08008054
 80009e4:	20000388 	.word	0x20000388
 80009e8:	08008080 	.word	0x08008080
 80009ec:	2000038c 	.word	0x2000038c

080009f0 <SystemClock_Config>:
}

void SystemClock_Config(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b094      	sub	sp, #80	@ 0x50
 80009f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f6:	f107 0320 	add.w	r3, r7, #32
 80009fa:	2230      	movs	r2, #48	@ 0x30
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f006 fb16 	bl	8007030 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a14:	2300      	movs	r3, #0
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	4b22      	ldr	r3, [pc, #136]	@ (8000aa4 <SystemClock_Config+0xb4>)
 8000a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1c:	4a21      	ldr	r2, [pc, #132]	@ (8000aa4 <SystemClock_Config+0xb4>)
 8000a1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a22:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a24:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa4 <SystemClock_Config+0xb4>)
 8000a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a2c:	60bb      	str	r3, [r7, #8]
 8000a2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a30:	2300      	movs	r3, #0
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <SystemClock_Config+0xb8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa8 <SystemClock_Config+0xb8>)
 8000a3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a3e:	6013      	str	r3, [r2, #0]
 8000a40:	4b19      	ldr	r3, [pc, #100]	@ (8000aa8 <SystemClock_Config+0xb8>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a48:	607b      	str	r3, [r7, #4]
 8000a4a:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a54:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a56:	2302      	movs	r3, #2
 8000a58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a5a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a60:	2304      	movs	r3, #4
 8000a62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000a64:	2364      	movs	r3, #100	@ 0x64
 8000a66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a6c:	2304      	movs	r3, #4
 8000a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a70:	f107 0320 	add.w	r3, r7, #32
 8000a74:	4618      	mov	r0, r3
 8000a76:	f001 ff9b 	bl	80029b0 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8000a7a:	230f      	movs	r3, #15
 8000a7c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a8a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3);
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	2103      	movs	r1, #3
 8000a96:	4618      	mov	r0, r3
 8000a98:	f002 fa02 	bl	8002ea0 <HAL_RCC_ClockConfig>
}
 8000a9c:	bf00      	nop
 8000a9e:	3750      	adds	r7, #80	@ 0x50
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40007000 	.word	0x40007000

08000aac <Error_Handler>:

void Error_Handler(void) { __disable_irq(); while (1) {} }
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab0:	b672      	cpsid	i
}
 8000ab2:	bf00      	nop
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <Error_Handler+0x8>

08000ab8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8000abc:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000abe:	4a18      	ldr	r2, [pc, #96]	@ (8000b20 <MX_SPI1_Init+0x68>)
 8000ac0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ac2:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000ac4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ac8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000aca:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	609a      	str	r2, [r3, #8]

  /* [수정 포인트] 반드시 8BIT로 설정해야 4번 보내서 32비트를 맞출 수 있습니다. */
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	60da      	str	r2, [r3, #12]
  // hspi1.Init.DataSize = SPI_DATASIZE_16BIT; (삭제 또는 주석)

  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000ae4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ae8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000aea:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000aec:	2218      	movs	r2, #24
 8000aee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000af0:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000afc:	4b07      	ldr	r3, [pc, #28]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000b04:	220a      	movs	r2, #10
 8000b06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b08:	4804      	ldr	r0, [pc, #16]	@ (8000b1c <MX_SPI1_Init+0x64>)
 8000b0a:	f002 fc1b 	bl	8003344 <HAL_SPI_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b14:	f7ff ffca 	bl	8000aac <Error_Handler>
  }
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200003b0 	.word	0x200003b0
 8000b20:	40013000 	.word	0x40013000

08000b24 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08a      	sub	sp, #40	@ 0x28
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a1d      	ldr	r2, [pc, #116]	@ (8000bb8 <HAL_SPI_MspInit+0x94>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d133      	bne.n	8000bae <HAL_SPI_MspInit+0x8a>
  {
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	613b      	str	r3, [r7, #16]
 8000b4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bbc <HAL_SPI_MspInit+0x98>)
 8000b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b4e:	4a1b      	ldr	r2, [pc, #108]	@ (8000bbc <HAL_SPI_MspInit+0x98>)
 8000b50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b54:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b56:	4b19      	ldr	r3, [pc, #100]	@ (8000bbc <HAL_SPI_MspInit+0x98>)
 8000b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b5e:	613b      	str	r3, [r7, #16]
 8000b60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <HAL_SPI_MspInit+0x98>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	4a14      	ldr	r2, [pc, #80]	@ (8000bbc <HAL_SPI_MspInit+0x98>)
 8000b6c:	f043 0301 	orr.w	r3, r3, #1
 8000b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b72:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <HAL_SPI_MspInit+0x98>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b7e:	23e0      	movs	r3, #224	@ 0xe0
 8000b80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b82:	2302      	movs	r3, #2
 8000b84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b8e:	2305      	movs	r3, #5
 8000b90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b92:	f107 0314 	add.w	r3, r7, #20
 8000b96:	4619      	mov	r1, r3
 8000b98:	4809      	ldr	r0, [pc, #36]	@ (8000bc0 <HAL_SPI_MspInit+0x9c>)
 8000b9a:	f001 f8cd 	bl	8001d38 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2105      	movs	r1, #5
 8000ba2:	2023      	movs	r0, #35	@ 0x23
 8000ba4:	f001 f87c 	bl	8001ca0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000ba8:	2023      	movs	r0, #35	@ 0x23
 8000baa:	f001 f895 	bl	8001cd8 <HAL_NVIC_EnableIRQ>
  }
}
 8000bae:	bf00      	nop
 8000bb0:	3728      	adds	r7, #40	@ 0x28
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40013000 	.word	0x40013000
 8000bbc:	40023800 	.word	0x40023800
 8000bc0:	40020000 	.word	0x40020000

08000bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
 8000bce:	4b12      	ldr	r3, [pc, #72]	@ (8000c18 <HAL_MspInit+0x54>)
 8000bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd2:	4a11      	ldr	r2, [pc, #68]	@ (8000c18 <HAL_MspInit+0x54>)
 8000bd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bda:	4b0f      	ldr	r3, [pc, #60]	@ (8000c18 <HAL_MspInit+0x54>)
 8000bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	603b      	str	r3, [r7, #0]
 8000bea:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <HAL_MspInit+0x54>)
 8000bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bee:	4a0a      	ldr	r2, [pc, #40]	@ (8000c18 <HAL_MspInit+0x54>)
 8000bf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bf6:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <HAL_MspInit+0x54>)
 8000bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c02:	2200      	movs	r2, #0
 8000c04:	210f      	movs	r1, #15
 8000c06:	f06f 0001 	mvn.w	r0, #1
 8000c0a:	f001 f849 	bl	8001ca0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40023800 	.word	0x40023800

08000c1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08c      	sub	sp, #48	@ 0x30
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000c24:	2300      	movs	r3, #0
 8000c26:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	4b2e      	ldr	r3, [pc, #184]	@ (8000cec <HAL_InitTick+0xd0>)
 8000c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c34:	4a2d      	ldr	r2, [pc, #180]	@ (8000cec <HAL_InitTick+0xd0>)
 8000c36:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c3a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8000cec <HAL_InitTick+0xd0>)
 8000c3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c48:	f107 020c 	add.w	r2, r7, #12
 8000c4c:	f107 0310 	add.w	r3, r7, #16
 8000c50:	4611      	mov	r1, r2
 8000c52:	4618      	mov	r0, r3
 8000c54:	f002 fb44 	bl	80032e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000c58:	f002 fb2e 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 8000c5c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c60:	4a23      	ldr	r2, [pc, #140]	@ (8000cf0 <HAL_InitTick+0xd4>)
 8000c62:	fba2 2303 	umull	r2, r3, r2, r3
 8000c66:	0c9b      	lsrs	r3, r3, #18
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000c6c:	4b21      	ldr	r3, [pc, #132]	@ (8000cf4 <HAL_InitTick+0xd8>)
 8000c6e:	4a22      	ldr	r2, [pc, #136]	@ (8000cf8 <HAL_InitTick+0xdc>)
 8000c70:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000c72:	4b20      	ldr	r3, [pc, #128]	@ (8000cf4 <HAL_InitTick+0xd8>)
 8000c74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c78:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000c7a:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf4 <HAL_InitTick+0xd8>)
 8000c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7e:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000c80:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf4 <HAL_InitTick+0xd8>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c86:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <HAL_InitTick+0xd8>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c8c:	4b19      	ldr	r3, [pc, #100]	@ (8000cf4 <HAL_InitTick+0xd8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000c92:	4818      	ldr	r0, [pc, #96]	@ (8000cf4 <HAL_InitTick+0xd8>)
 8000c94:	f002 ffa8 	bl	8003be8 <HAL_TIM_Base_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d11b      	bne.n	8000cde <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000ca6:	4813      	ldr	r0, [pc, #76]	@ (8000cf4 <HAL_InitTick+0xd8>)
 8000ca8:	f002 fff8 	bl	8003c9c <HAL_TIM_Base_Start_IT>
 8000cac:	4603      	mov	r3, r0
 8000cae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000cb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d111      	bne.n	8000cde <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000cba:	201a      	movs	r0, #26
 8000cbc:	f001 f80c 	bl	8001cd8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b0f      	cmp	r3, #15
 8000cc4:	d808      	bhi.n	8000cd8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	6879      	ldr	r1, [r7, #4]
 8000cca:	201a      	movs	r0, #26
 8000ccc:	f000 ffe8 	bl	8001ca0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8000cfc <HAL_InitTick+0xe0>)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6013      	str	r3, [r2, #0]
 8000cd6:	e002      	b.n	8000cde <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000cde:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3730      	adds	r7, #48	@ 0x30
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	431bde83 	.word	0x431bde83
 8000cf4:	20000408 	.word	0x20000408
 8000cf8:	40014800 	.word	0x40014800
 8000cfc:	20000008 	.word	0x20000008

08000d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <NMI_Handler+0x4>

08000d08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <HardFault_Handler+0x4>

08000d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <MemManage_Handler+0x4>

08000d18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <BusFault_Handler+0x4>

08000d20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <UsageFault_Handler+0x4>

08000d28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000d3c:	4802      	ldr	r0, [pc, #8]	@ (8000d48 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000d3e:	f003 f80f 	bl	8003d60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000408 	.word	0x20000408

08000d4c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000d50:	4802      	ldr	r0, [pc, #8]	@ (8000d5c <SPI1_IRQHandler+0x10>)
 8000d52:	f002 fc0f 	bl	8003574 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	200003b0 	.word	0x200003b0

08000d60 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	60f8      	str	r0, [r7, #12]
 8000d68:	60b9      	str	r1, [r7, #8]
 8000d6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
 8000d70:	e00a      	b.n	8000d88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d72:	f3af 8000 	nop.w
 8000d76:	4601      	mov	r1, r0
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	1c5a      	adds	r2, r3, #1
 8000d7c:	60ba      	str	r2, [r7, #8]
 8000d7e:	b2ca      	uxtb	r2, r1
 8000d80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	3301      	adds	r3, #1
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	697a      	ldr	r2, [r7, #20]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	dbf0      	blt.n	8000d72 <_read+0x12>
  }

  return len;
 8000d90:	687b      	ldr	r3, [r7, #4]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3718      	adds	r7, #24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	b083      	sub	sp, #12
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000db2:	b480      	push	{r7}
 8000db4:	b083      	sub	sp, #12
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
 8000dba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dc2:	605a      	str	r2, [r3, #4]
  return 0;
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <_isatty>:

int _isatty(int file)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	b083      	sub	sp, #12
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dda:	2301      	movs	r3, #1
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	60f8      	str	r0, [r7, #12]
 8000df0:	60b9      	str	r1, [r7, #8]
 8000df2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000df4:	2300      	movs	r3, #0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3714      	adds	r7, #20
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
	...

08000e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e0c:	4a14      	ldr	r2, [pc, #80]	@ (8000e60 <_sbrk+0x5c>)
 8000e0e:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <_sbrk+0x60>)
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e18:	4b13      	ldr	r3, [pc, #76]	@ (8000e68 <_sbrk+0x64>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d102      	bne.n	8000e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e20:	4b11      	ldr	r3, [pc, #68]	@ (8000e68 <_sbrk+0x64>)
 8000e22:	4a12      	ldr	r2, [pc, #72]	@ (8000e6c <_sbrk+0x68>)
 8000e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e26:	4b10      	ldr	r3, [pc, #64]	@ (8000e68 <_sbrk+0x64>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d207      	bcs.n	8000e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e34:	f006 f9a8 	bl	8007188 <__errno>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	220c      	movs	r2, #12
 8000e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e42:	e009      	b.n	8000e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e44:	4b08      	ldr	r3, [pc, #32]	@ (8000e68 <_sbrk+0x64>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e4a:	4b07      	ldr	r3, [pc, #28]	@ (8000e68 <_sbrk+0x64>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4413      	add	r3, r2
 8000e52:	4a05      	ldr	r2, [pc, #20]	@ (8000e68 <_sbrk+0x64>)
 8000e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e56:	68fb      	ldr	r3, [r7, #12]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3718      	adds	r7, #24
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20020000 	.word	0x20020000
 8000e64:	00000400 	.word	0x00000400
 8000e68:	20000450 	.word	0x20000450
 8000e6c:	20004350 	.word	0x20004350

08000e70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e74:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <SystemInit+0x20>)
 8000e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e7a:	4a05      	ldr	r2, [pc, #20]	@ (8000e90 <SystemInit+0x20>)
 8000e7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ee4 <MX_USART2_UART_Init+0x50>)
 8000e9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000ea0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ea4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000eba:	220c      	movs	r2, #12
 8000ebc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eca:	4805      	ldr	r0, [pc, #20]	@ (8000ee0 <MX_USART2_UART_Init+0x4c>)
 8000ecc:	f003 f904 	bl	80040d8 <HAL_UART_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ed6:	f7ff fde9 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000454 	.word	0x20000454
 8000ee4:	40004400 	.word	0x40004400

08000ee8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b08a      	sub	sp, #40	@ 0x28
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef0:	f107 0314 	add.w	r3, r7, #20
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
 8000efe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a19      	ldr	r2, [pc, #100]	@ (8000f6c <HAL_UART_MspInit+0x84>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d12b      	bne.n	8000f62 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
 8000f0e:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f12:	4a17      	ldr	r2, [pc, #92]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a10      	ldr	r2, [pc, #64]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <HAL_UART_MspInit+0x88>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f42:	230c      	movs	r3, #12
 8000f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f46:	2302      	movs	r3, #2
 8000f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f52:	2307      	movs	r3, #7
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f56:	f107 0314 	add.w	r3, r7, #20
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4805      	ldr	r0, [pc, #20]	@ (8000f74 <HAL_UART_MspInit+0x8c>)
 8000f5e:	f000 feeb 	bl	8001d38 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f62:	bf00      	nop
 8000f64:	3728      	adds	r7, #40	@ 0x28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40004400 	.word	0x40004400
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020000 	.word	0x40020000

08000f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fb0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f7c:	f7ff ff78 	bl	8000e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f80:	480c      	ldr	r0, [pc, #48]	@ (8000fb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f82:	490d      	ldr	r1, [pc, #52]	@ (8000fb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f84:	4a0d      	ldr	r2, [pc, #52]	@ (8000fbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f88:	e002      	b.n	8000f90 <LoopCopyDataInit>

08000f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f8e:	3304      	adds	r3, #4

08000f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f94:	d3f9      	bcc.n	8000f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f96:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f98:	4c0a      	ldr	r4, [pc, #40]	@ (8000fc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f9c:	e001      	b.n	8000fa2 <LoopFillZerobss>

08000f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa0:	3204      	adds	r2, #4

08000fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa4:	d3fb      	bcc.n	8000f9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fa6:	f006 f8f5 	bl	8007194 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000faa:	f7ff fc83 	bl	80008b4 <main>
  bx  lr    
 8000fae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fbc:	080089d4 	.word	0x080089d4
  ldr r2, =_sbss
 8000fc0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fc4:	20004350 	.word	0x20004350

08000fc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fc8:	e7fe      	b.n	8000fc8 <ADC_IRQHandler>
	...

08000fcc <Controller_Init>:
#include "Controller.h"

// Tracking 전역 모델 참조
extern Model_Tracking_t g_tracking_model;

void Controller_Init() {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
    // Tracking Controller 초기화
    Controller_Tracking_Init();
 8000fd0:	f000 f80e 	bl	8000ff0 <Controller_Tracking_Init>

    printf("[Controller] Task Started\r\n");
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <Controller_Init+0x14>)
 8000fd6:	f005 ff29 	bl	8006e2c <puts>
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	0800809c 	.word	0x0800809c

08000fe4 <Controller_Excute>:

void Controller_Excute() {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (TaskNotify 대기 및 각도 계산)
    Controller_Tracking_Excute();
 8000fe8:	f000 f80c 	bl	8001004 <Controller_Tracking_Excute>
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <Controller_Tracking_Init>:
#define ANGLE_GAIN       0.1f // 각도 변환 게인 (조정 가능)

/**
 * @brief Controller 초기화
 */
void Controller_Tracking_Init(void) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
    printf("[Controller] Tracking Controller Initialized\r\n");
 8000ff4:	4802      	ldr	r0, [pc, #8]	@ (8001000 <Controller_Tracking_Init+0x10>)
 8000ff6:	f005 ff19 	bl	8006e2c <puts>
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	080080b8 	.word	0x080080b8

08001004 <Controller_Tracking_Excute>:

/**
 * @brief Controller Tracking Execute (TaskNotify 대기 및 각도 계산)
 * @note freertos.c의 로직을 ap/ 레이어로 이동
 */
void Controller_Tracking_Excute(void) {
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
    extern osThreadId Presenter_TaskHandle;
    extern Model_Tracking_t g_tracking_model;

    // Listener로부터 알림 대기 (Blocking)
    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001008:	f04f 31ff 	mov.w	r1, #4294967295
 800100c:	2001      	movs	r0, #1
 800100e:	f005 f831 	bl	8006074 <ulTaskNotifyTake>

    // 각도 계산
    Controller_Tracking_CalculateAngles(&g_tracking_model);
 8001012:	4806      	ldr	r0, [pc, #24]	@ (800102c <Controller_Tracking_Excute+0x28>)
 8001014:	f000 f80e 	bl	8001034 <Controller_Tracking_CalculateAngles>

    // Presenter에게 알림
    xTaskNotifyGive(Presenter_TaskHandle);
 8001018:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <Controller_Tracking_Excute+0x2c>)
 800101a:	6818      	ldr	r0, [r3, #0]
 800101c:	2300      	movs	r3, #0
 800101e:	2202      	movs	r2, #2
 8001020:	2100      	movs	r1, #0
 8001022:	f005 f873 	bl	800610c <xTaskGenericNotify>
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000390 	.word	0x20000390
 8001030:	2000038c 	.word	0x2000038c

08001034 <Controller_Tracking_CalculateAngles>:
 *  - 화면 중심으로부터 떨어진 거리를 각도로 변환
 *  - Pan (좌우): X 좌표 차이
 *  - Tilt (상하): Y 좌표 차이
 *  - 추후 PID 제어나 칼만 필터 적용 가능
 */
void Controller_Tracking_CalculateAngles(Model_Tracking_t* model) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    // 현재 타겟 좌표
    int16_t target_x = model->target_x;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	827b      	strh	r3, [r7, #18]
    int16_t target_y = model->target_y;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	885b      	ldrh	r3, [r3, #2]
 8001046:	823b      	strh	r3, [r7, #16]

    // 화면 중심으로부터의 오차 계산
    int16_t error_x = target_x - SCREEN_CENTER_X;
 8001048:	8a7b      	ldrh	r3, [r7, #18]
 800104a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800104e:	b29b      	uxth	r3, r3
 8001050:	81fb      	strh	r3, [r7, #14]
    int16_t error_y = target_y - SCREEN_CENTER_Y;
 8001052:	8a3b      	ldrh	r3, [r7, #16]
 8001054:	3bf0      	subs	r3, #240	@ 0xf0
 8001056:	b29b      	uxth	r3, r3
 8001058:	81bb      	strh	r3, [r7, #12]
    // [TODO] 여기에 실제 각도 계산 로직 구현
    // ========================================
    // 현재는 간단한 비례 제어 (P 제어)
    // 추후 PID 제어, 칼만 필터, 또는 룩업 테이블 사용 가능

    int16_t pan_angle = (int16_t)(error_x * ANGLE_GAIN);
 800105a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800105e:	ee07 3a90 	vmov	s15, r3
 8001062:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001066:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80010e8 <Controller_Tracking_CalculateAngles+0xb4>
 800106a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800106e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001072:	ee17 3a90 	vmov	r3, s15
 8001076:	82fb      	strh	r3, [r7, #22]
    int16_t tilt_angle = (int16_t)(error_y * ANGLE_GAIN);
 8001078:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800107c:	ee07 3a90 	vmov	s15, r3
 8001080:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001084:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80010e8 <Controller_Tracking_CalculateAngles+0xb4>
 8001088:	ee67 7a87 	vmul.f32	s15, s15, s14
 800108c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001090:	ee17 3a90 	vmov	r3, s15
 8001094:	82bb      	strh	r3, [r7, #20]

    // 각도 제한 (-90 ~ +90도)
    if (pan_angle > 90) pan_angle = 90;
 8001096:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800109a:	2b5a      	cmp	r3, #90	@ 0x5a
 800109c:	dd01      	ble.n	80010a2 <Controller_Tracking_CalculateAngles+0x6e>
 800109e:	235a      	movs	r3, #90	@ 0x5a
 80010a0:	82fb      	strh	r3, [r7, #22]
    if (pan_angle < -90) pan_angle = -90;
 80010a2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010a6:	f113 0f5a 	cmn.w	r3, #90	@ 0x5a
 80010aa:	da02      	bge.n	80010b2 <Controller_Tracking_CalculateAngles+0x7e>
 80010ac:	f64f 73a6 	movw	r3, #65446	@ 0xffa6
 80010b0:	82fb      	strh	r3, [r7, #22]
    if (tilt_angle > 90) tilt_angle = 90;
 80010b2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010b6:	2b5a      	cmp	r3, #90	@ 0x5a
 80010b8:	dd01      	ble.n	80010be <Controller_Tracking_CalculateAngles+0x8a>
 80010ba:	235a      	movs	r3, #90	@ 0x5a
 80010bc:	82bb      	strh	r3, [r7, #20]
    if (tilt_angle < -90) tilt_angle = -90;
 80010be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010c2:	f113 0f5a 	cmn.w	r3, #90	@ 0x5a
 80010c6:	da02      	bge.n	80010ce <Controller_Tracking_CalculateAngles+0x9a>
 80010c8:	f64f 73a6 	movw	r3, #65446	@ 0xffa6
 80010cc:	82bb      	strh	r3, [r7, #20]

    // Model에 계산된 각도 저장
    Model_Tracking_UpdateAngles(model, pan_angle, tilt_angle);
 80010ce:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80010d2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010d6:	4619      	mov	r1, r3
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f000 fa69 	bl	80015b0 <Model_Tracking_UpdateAngles>

    // 디버깅 출력 (선택적)
    // printf("[Controller] Pan:%d Tilt:%d\r\n", pan_angle, tilt_angle);
}
 80010de:	bf00      	nop
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	3dcccccd 	.word	0x3dcccccd

080010ec <Listener_Init>:
 * Listener.c
 */

#include "Listener.h"

void Listener_Init() {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
    // Tracking 리스너 초기화 (SPI 인터럽트 모드)
    Listener_Tracking_Init();
 80010f0:	f000 f810 	bl	8001114 <Listener_Tracking_Init>

    // 첫 번째 SPI 인터럽트 수신 시작
    Listener_Tracking_StartReceive();
 80010f4:	f000 f820 	bl	8001138 <Listener_Tracking_StartReceive>

    printf("[Listener] Task Started (Interrupt Mode)\r\n");
 80010f8:	4802      	ldr	r0, [pc, #8]	@ (8001104 <Listener_Init+0x18>)
 80010fa:	f005 fe97 	bl	8006e2c <puts>
}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	080080e8 	.word	0x080080e8

08001108 <Listener_Excute>:

void Listener_Excute() {
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (Queue 대기 및 처리)
    Listener_Tracking_Excute();
 800110c:	f000 f998 	bl	8001440 <Listener_Tracking_Excute>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}

08001114 <Listener_Tracking_Init>:
uint8_t rx_buff[4] = {0};                       // 수신 버퍼 (Callback에서 접근)

/**
 * @brief Listener 초기화
 */
void Listener_Tracking_Init(void) {
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
    // CS 핀 초기 상태: High (통신 대기)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001118:	2201      	movs	r2, #1
 800111a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800111e:	4804      	ldr	r0, [pc, #16]	@ (8001130 <Listener_Tracking_Init+0x1c>)
 8001120:	f000 ff8e 	bl	8002040 <HAL_GPIO_WritePin>

    printf("[Listener] Tracking Listener Initialized\r\n");
 8001124:	4803      	ldr	r0, [pc, #12]	@ (8001134 <Listener_Tracking_Init+0x20>)
 8001126:	f005 fe81 	bl	8006e2c <puts>
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40020800 	.word	0x40020800
 8001134:	08008114 	.word	0x08008114

08001138 <Listener_Tracking_StartReceive>:

/**
 * @brief SPI 인터럽트 수신 시작
 * @note FPGA가 데이터를 보낼 준비가 되면 이 함수를 호출
 */
void Listener_Tracking_StartReceive(void) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
    printf("\r\n[DEBUG] === StartReceive called ===\r\n");
 800113e:	489a      	ldr	r0, [pc, #616]	@ (80013a8 <Listener_Tracking_StartReceive+0x270>)
 8001140:	f005 fe74 	bl	8006e2c <puts>
    printf("[DEBUG] SPI State BEFORE: %d (1=READY, 2=BUSY, 4=BUSY_TX, 8=BUSY_RX, 16=BUSY_TX_RX)\r\n", hspi1.State);
 8001144:	4b99      	ldr	r3, [pc, #612]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001146:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800114a:	b2db      	uxtb	r3, r3
 800114c:	4619      	mov	r1, r3
 800114e:	4898      	ldr	r0, [pc, #608]	@ (80013b0 <Listener_Tracking_StartReceive+0x278>)
 8001150:	f005 fe04 	bl	8006d5c <iprintf>
    printf("[DEBUG] SPI Lock BEFORE: %d (0=UNLOCKED, 1=LOCKED)\r\n", hspi1.Lock);
 8001154:	4b95      	ldr	r3, [pc, #596]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001156:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800115a:	4619      	mov	r1, r3
 800115c:	4895      	ldr	r0, [pc, #596]	@ (80013b4 <Listener_Tracking_StartReceive+0x27c>)
 800115e:	f005 fdfd 	bl	8006d5c <iprintf>
    printf("[DEBUG] SPI CR1: 0x%04X\r\n", hspi1.Instance->CR1);
 8001162:	4b92      	ldr	r3, [pc, #584]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	4893      	ldr	r0, [pc, #588]	@ (80013b8 <Listener_Tracking_StartReceive+0x280>)
 800116c:	f005 fdf6 	bl	8006d5c <iprintf>
    printf("[DEBUG] SPI CR2: 0x%04X\r\n", hspi1.Instance->CR2);
 8001170:	4b8e      	ldr	r3, [pc, #568]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	4619      	mov	r1, r3
 8001178:	4890      	ldr	r0, [pc, #576]	@ (80013bc <Listener_Tracking_StartReceive+0x284>)
 800117a:	f005 fdef 	bl	8006d5c <iprintf>
    printf("[DEBUG] SPI SR: 0x%04X\r\n", hspi1.Instance->SR);
 800117e:	4b8b      	ldr	r3, [pc, #556]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	4619      	mov	r1, r3
 8001186:	488e      	ldr	r0, [pc, #568]	@ (80013c0 <Listener_Tracking_StartReceive+0x288>)
 8001188:	f005 fde8 	bl	8006d5c <iprintf>
    printf("[DEBUG] pTxBuffPtr=%p, pRxBuffPtr=%p, Size=%d\r\n",
 800118c:	2304      	movs	r3, #4
 800118e:	4a8d      	ldr	r2, [pc, #564]	@ (80013c4 <Listener_Tracking_StartReceive+0x28c>)
 8001190:	498d      	ldr	r1, [pc, #564]	@ (80013c8 <Listener_Tracking_StartReceive+0x290>)
 8001192:	488e      	ldr	r0, [pc, #568]	@ (80013cc <Listener_Tracking_StartReceive+0x294>)
 8001194:	f005 fde2 	bl	8006d5c <iprintf>
           (void*)tx_buff, (void*)rx_buff, 4);

    // CS Low (통신 시작)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800119e:	488c      	ldr	r0, [pc, #560]	@ (80013d0 <Listener_Tracking_StartReceive+0x298>)
 80011a0:	f000 ff4e 	bl	8002040 <HAL_GPIO_WritePin>
    printf("[DEBUG] CS Low set\r\n");
 80011a4:	488b      	ldr	r0, [pc, #556]	@ (80013d4 <Listener_Tracking_StartReceive+0x29c>)
 80011a6:	f005 fe41 	bl	8006e2c <puts>

    // [FIX] SPI 페리페럴 명시적 활성화 (SPE bit 설정)
    // CR1 레지스터의 bit 6 (SPE)가 0이면 SPI가 비활성화 상태
    if ((hspi1.Instance->CR1 & SPI_CR1_SPE) == 0) {
 80011aa:	4b80      	ldr	r3, [pc, #512]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d111      	bne.n	80011dc <Listener_Tracking_StartReceive+0xa4>
        printf("[DEBUG] SPI was disabled (SPE=0), manually enabling...\r\n");
 80011b8:	4887      	ldr	r0, [pc, #540]	@ (80013d8 <Listener_Tracking_StartReceive+0x2a0>)
 80011ba:	f005 fe37 	bl	8006e2c <puts>
        __HAL_SPI_ENABLE(&hspi1);
 80011be:	4b7b      	ldr	r3, [pc, #492]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b79      	ldr	r3, [pc, #484]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80011cc:	601a      	str	r2, [r3, #0]
        printf("[DEBUG] SPI enabled, CR1 now: 0x%04X\r\n", hspi1.Instance->CR1);
 80011ce:	4b77      	ldr	r3, [pc, #476]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4619      	mov	r1, r3
 80011d6:	4881      	ldr	r0, [pc, #516]	@ (80013dc <Listener_Tracking_StartReceive+0x2a4>)
 80011d8:	f005 fdc0 	bl	8006d5c <iprintf>
    }

    // SPI 인터럽트 모드로 송수신 시작
    // 완료되면 HAL_SPI_TxRxCpltCallback()이 자동 호출됨
    printf("[DEBUG] Calling HAL_SPI_TransmitReceive_IT...\r\n");
 80011dc:	4880      	ldr	r0, [pc, #512]	@ (80013e0 <Listener_Tracking_StartReceive+0x2a8>)
 80011de:	f005 fe25 	bl	8006e2c <puts>
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive_IT(&hspi1, tx_buff, rx_buff, 4);
 80011e2:	2304      	movs	r3, #4
 80011e4:	4a77      	ldr	r2, [pc, #476]	@ (80013c4 <Listener_Tracking_StartReceive+0x28c>)
 80011e6:	4978      	ldr	r1, [pc, #480]	@ (80013c8 <Listener_Tracking_StartReceive+0x290>)
 80011e8:	4870      	ldr	r0, [pc, #448]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80011ea:	f002 f935 	bl	8003458 <HAL_SPI_TransmitReceive_IT>
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
    printf("[DEBUG] HAL_SPI_TransmitReceive_IT returned\r\n");
 80011f2:	487c      	ldr	r0, [pc, #496]	@ (80013e4 <Listener_Tracking_StartReceive+0x2ac>)
 80011f4:	f005 fe1a 	bl	8006e2c <puts>

    printf("[DEBUG] SPI Return Status: %d (0=OK, 1=ERROR, 2=BUSY, 3=TIMEOUT)\r\n", status);
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	4619      	mov	r1, r3
 80011fc:	487a      	ldr	r0, [pc, #488]	@ (80013e8 <Listener_Tracking_StartReceive+0x2b0>)
 80011fe:	f005 fdad 	bl	8006d5c <iprintf>
    printf("[DEBUG] SPI State AFTER: %d\r\n", hspi1.State);
 8001202:	4b6a      	ldr	r3, [pc, #424]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001204:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001208:	b2db      	uxtb	r3, r3
 800120a:	4619      	mov	r1, r3
 800120c:	4877      	ldr	r0, [pc, #476]	@ (80013ec <Listener_Tracking_StartReceive+0x2b4>)
 800120e:	f005 fda5 	bl	8006d5c <iprintf>
    printf("[DEBUG] SPI Lock AFTER: %d\r\n", hspi1.Lock);
 8001212:	4b66      	ldr	r3, [pc, #408]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001214:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001218:	4619      	mov	r1, r3
 800121a:	4875      	ldr	r0, [pc, #468]	@ (80013f0 <Listener_Tracking_StartReceive+0x2b8>)
 800121c:	f005 fd9e 	bl	8006d5c <iprintf>
    printf("[DEBUG] SPI CR2 AFTER: 0x%04X (bit 7=TXEIE, bit 6=RXNEIE, bit 5=ERRIE)\r\n", hspi1.Instance->CR2);
 8001220:	4b62      	ldr	r3, [pc, #392]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	4619      	mov	r1, r3
 8001228:	4872      	ldr	r0, [pc, #456]	@ (80013f4 <Listener_Tracking_StartReceive+0x2bc>)
 800122a:	f005 fd97 	bl	8006d5c <iprintf>
    printf("[DEBUG] SPI SR AFTER: 0x%04X\r\n", hspi1.Instance->SR);
 800122e:	4b5f      	ldr	r3, [pc, #380]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	4619      	mov	r1, r3
 8001236:	4870      	ldr	r0, [pc, #448]	@ (80013f8 <Listener_Tracking_StartReceive+0x2c0>)
 8001238:	f005 fd90 	bl	8006d5c <iprintf>

    // [FIX] HAL 함수가 CR2를 설정하지 않는 버그 우회: 수동으로 인터럽트 활성화
    if (status == HAL_OK && hspi1.Instance->CR2 == 0x0000) {
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	2b00      	cmp	r3, #0
 8001240:	f040 8096 	bne.w	8001370 <Listener_Tracking_StartReceive+0x238>
 8001244:	4b59      	ldr	r3, [pc, #356]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	f040 8090 	bne.w	8001370 <Listener_Tracking_StartReceive+0x238>
        printf("[WORKAROUND] HAL function didn't enable interrupts, manually setting CR2...\r\n");
 8001250:	486a      	ldr	r0, [pc, #424]	@ (80013fc <Listener_Tracking_StartReceive+0x2c4>)
 8001252:	f005 fdeb 	bl	8006e2c <puts>
        printf("[WORKAROUND] hspi1.Instance address: %p, SPI1 base: %p\r\n",
               (void*)hspi1.Instance, (void*)SPI1);
 8001256:	4b55      	ldr	r3, [pc, #340]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001258:	681b      	ldr	r3, [r3, #0]
        printf("[WORKAROUND] hspi1.Instance address: %p, SPI1 base: %p\r\n",
 800125a:	4a69      	ldr	r2, [pc, #420]	@ (8001400 <Listener_Tracking_StartReceive+0x2c8>)
 800125c:	4619      	mov	r1, r3
 800125e:	4869      	ldr	r0, [pc, #420]	@ (8001404 <Listener_Tracking_StartReceive+0x2cc>)
 8001260:	f005 fd7c 	bl	8006d5c <iprintf>

        // State와 버퍼를 수동으로 설정
        printf("[WORKAROUND] Setting State to %d...\r\n", HAL_SPI_STATE_BUSY_TX_RX);
 8001264:	2105      	movs	r1, #5
 8001266:	4868      	ldr	r0, [pc, #416]	@ (8001408 <Listener_Tracking_StartReceive+0x2d0>)
 8001268:	f005 fd78 	bl	8006d5c <iprintf>
        hspi1.State = HAL_SPI_STATE_BUSY_TX_RX;
 800126c:	4b4f      	ldr	r3, [pc, #316]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 800126e:	2205      	movs	r2, #5
 8001270:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        printf("[WORKAROUND] State written, reading back: %d\r\n", hspi1.State);
 8001274:	4b4d      	ldr	r3, [pc, #308]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001276:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800127a:	b2db      	uxtb	r3, r3
 800127c:	4619      	mov	r1, r3
 800127e:	4863      	ldr	r0, [pc, #396]	@ (800140c <Listener_Tracking_StartReceive+0x2d4>)
 8001280:	f005 fd6c 	bl	8006d5c <iprintf>

        hspi1.pTxBuffPtr = tx_buff;
 8001284:	4b49      	ldr	r3, [pc, #292]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001286:	4a50      	ldr	r2, [pc, #320]	@ (80013c8 <Listener_Tracking_StartReceive+0x290>)
 8001288:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi1.pRxBuffPtr = rx_buff;
 800128a:	4b48      	ldr	r3, [pc, #288]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 800128c:	4a4d      	ldr	r2, [pc, #308]	@ (80013c4 <Listener_Tracking_StartReceive+0x28c>)
 800128e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi1.TxXferCount = 4;
 8001290:	4b46      	ldr	r3, [pc, #280]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001292:	2204      	movs	r2, #4
 8001294:	86da      	strh	r2, [r3, #54]	@ 0x36
        hspi1.RxXferCount = 4;
 8001296:	4b45      	ldr	r3, [pc, #276]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001298:	2204      	movs	r2, #4
 800129a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        hspi1.TxXferSize = 4;
 800129c:	4b43      	ldr	r3, [pc, #268]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 800129e:	2204      	movs	r2, #4
 80012a0:	869a      	strh	r2, [r3, #52]	@ 0x34
        hspi1.RxXferSize = 4;
 80012a2:	4b42      	ldr	r3, [pc, #264]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80012a4:	2204      	movs	r2, #4
 80012a6:	879a      	strh	r2, [r3, #60]	@ 0x3c

        // [FIX] STM32 하드웨어 제약: SPE=1 상태에서는 CR2 수정 불가!
        // 해결: SPE를 먼저 비활성화 → CR2 설정 → SPE 재활성화
        printf("[WORKAROUND] CR2 BEFORE: 0x%04X, CR1: 0x%04X (SPE=%d)\r\n",
               hspi1.Instance->CR2, hspi1.Instance->CR1,
 80012a8:	4b40      	ldr	r3, [pc, #256]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6859      	ldr	r1, [r3, #4]
 80012ae:	4b3f      	ldr	r3, [pc, #252]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
               (hspi1.Instance->CR1 & SPI_CR1_SPE) ? 1 : 0);
 80012b4:	4b3d      	ldr	r3, [pc, #244]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        printf("[WORKAROUND] CR2 BEFORE: 0x%04X, CR1: 0x%04X (SPE=%d)\r\n",
 80012be:	2b00      	cmp	r3, #0
 80012c0:	bf14      	ite	ne
 80012c2:	2301      	movne	r3, #1
 80012c4:	2300      	moveq	r3, #0
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	4851      	ldr	r0, [pc, #324]	@ (8001410 <Listener_Tracking_StartReceive+0x2d8>)
 80012ca:	f005 fd47 	bl	8006d5c <iprintf>

        // Step 1: SPI 비활성화 (SPE=0)
        printf("[WORKAROUND] Disabling SPI (SPE=0) to allow CR2 write...\r\n");
 80012ce:	4851      	ldr	r0, [pc, #324]	@ (8001414 <Listener_Tracking_StartReceive+0x2dc>)
 80012d0:	f005 fdac 	bl	8006e2c <puts>
        __HAL_SPI_DISABLE(&hspi1);
 80012d4:	4b35      	ldr	r3, [pc, #212]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	4b34      	ldr	r3, [pc, #208]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80012e2:	601a      	str	r2, [r3, #0]
        printf("[WORKAROUND] CR1 after disable: 0x%04X (SPE=%d)\r\n",
               hspi1.Instance->CR1, (hspi1.Instance->CR1 & SPI_CR1_SPE) ? 1 : 0);
 80012e4:	4b31      	ldr	r3, [pc, #196]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	6819      	ldr	r1, [r3, #0]
 80012ea:	4b30      	ldr	r3, [pc, #192]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        printf("[WORKAROUND] CR1 after disable: 0x%04X (SPE=%d)\r\n",
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	bf14      	ite	ne
 80012f8:	2301      	movne	r3, #1
 80012fa:	2300      	moveq	r3, #0
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	461a      	mov	r2, r3
 8001300:	4845      	ldr	r0, [pc, #276]	@ (8001418 <Listener_Tracking_StartReceive+0x2e0>)
 8001302:	f005 fd2b 	bl	8006d5c <iprintf>

        // Step 2: CR2 인터럽트 활성화 (SPE=0 상태에서)
        printf("[WORKAROUND] Setting CR2 interrupt bits (TXE|RXNE|ERR = 0x00E0)...\r\n");
 8001306:	4845      	ldr	r0, [pc, #276]	@ (800141c <Listener_Tracking_StartReceive+0x2e4>)
 8001308:	f005 fd90 	bl	8006e2c <puts>
        hspi1.Instance->CR2 = (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE);
 800130c:	4b27      	ldr	r3, [pc, #156]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	22e0      	movs	r2, #224	@ 0xe0
 8001312:	605a      	str	r2, [r3, #4]
        printf("[WORKAROUND] CR2 after write: 0x%04X\r\n", hspi1.Instance->CR2);
 8001314:	4b25      	ldr	r3, [pc, #148]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4619      	mov	r1, r3
 800131c:	4840      	ldr	r0, [pc, #256]	@ (8001420 <Listener_Tracking_StartReceive+0x2e8>)
 800131e:	f005 fd1d 	bl	8006d5c <iprintf>

        // Step 3: SPI 재활성화 (SPE=1)
        printf("[WORKAROUND] Re-enabling SPI (SPE=1)...\r\n");
 8001322:	4840      	ldr	r0, [pc, #256]	@ (8001424 <Listener_Tracking_StartReceive+0x2ec>)
 8001324:	f005 fd82 	bl	8006e2c <puts>
        __HAL_SPI_ENABLE(&hspi1);
 8001328:	4b20      	ldr	r3, [pc, #128]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	4b1f      	ldr	r3, [pc, #124]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001336:	601a      	str	r2, [r3, #0]
        printf("[WORKAROUND] CR1 after enable: 0x%04X (SPE=%d)\r\n",
               hspi1.Instance->CR1, (hspi1.Instance->CR1 & SPI_CR1_SPE) ? 1 : 0);
 8001338:	4b1c      	ldr	r3, [pc, #112]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6819      	ldr	r1, [r3, #0]
 800133e:	4b1b      	ldr	r3, [pc, #108]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        printf("[WORKAROUND] CR1 after enable: 0x%04X (SPE=%d)\r\n",
 8001348:	2b00      	cmp	r3, #0
 800134a:	bf14      	ite	ne
 800134c:	2301      	movne	r3, #1
 800134e:	2300      	moveq	r3, #0
 8001350:	b2db      	uxtb	r3, r3
 8001352:	461a      	mov	r2, r3
 8001354:	4834      	ldr	r0, [pc, #208]	@ (8001428 <Listener_Tracking_StartReceive+0x2f0>)
 8001356:	f005 fd01 	bl	8006d5c <iprintf>

        printf("[WORKAROUND] Final - CR2: 0x%04X, State: %d\r\n",
               hspi1.Instance->CR2, hspi1.State);
 800135a:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	4a12      	ldr	r2, [pc, #72]	@ (80013ac <Listener_Tracking_StartReceive+0x274>)
 8001362:	f892 2051 	ldrb.w	r2, [r2, #81]	@ 0x51
 8001366:	b2d2      	uxtb	r2, r2
        printf("[WORKAROUND] Final - CR2: 0x%04X, State: %d\r\n",
 8001368:	4619      	mov	r1, r3
 800136a:	4830      	ldr	r0, [pc, #192]	@ (800142c <Listener_Tracking_StartReceive+0x2f4>)
 800136c:	f005 fcf6 	bl	8006d5c <iprintf>
    }

    if (status != HAL_OK) {
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d00e      	beq.n	8001394 <Listener_Tracking_StartReceive+0x25c>
        printf("[ERROR] *** SPI IT Start FAILED! Status=%d ***\r\n", status);
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	4619      	mov	r1, r3
 800137a:	482d      	ldr	r0, [pc, #180]	@ (8001430 <Listener_Tracking_StartReceive+0x2f8>)
 800137c:	f005 fcee 	bl	8006d5c <iprintf>
        printf("[ERROR] This means HAL function returned early without starting transfer\r\n");
 8001380:	482c      	ldr	r0, [pc, #176]	@ (8001434 <Listener_Tracking_StartReceive+0x2fc>)
 8001382:	f005 fd53 	bl	8006e2c <puts>
        // CS High (에러 시 복구)
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001386:	2201      	movs	r2, #1
 8001388:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800138c:	4810      	ldr	r0, [pc, #64]	@ (80013d0 <Listener_Tracking_StartReceive+0x298>)
 800138e:	f000 fe57 	bl	8002040 <HAL_GPIO_WritePin>
 8001392:	e002      	b.n	800139a <Listener_Tracking_StartReceive+0x262>
    } else {
        printf("[DEBUG] SPI IT Started OK - waiting for ISR callback...\r\n");
 8001394:	4828      	ldr	r0, [pc, #160]	@ (8001438 <Listener_Tracking_StartReceive+0x300>)
 8001396:	f005 fd49 	bl	8006e2c <puts>
    }
    printf("[DEBUG] === StartReceive end ===\r\n\r\n");
 800139a:	4828      	ldr	r0, [pc, #160]	@ (800143c <Listener_Tracking_StartReceive+0x304>)
 800139c:	f005 fd46 	bl	8006e2c <puts>
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	08008140 	.word	0x08008140
 80013ac:	200003b0 	.word	0x200003b0
 80013b0:	08008168 	.word	0x08008168
 80013b4:	080081c0 	.word	0x080081c0
 80013b8:	080081f8 	.word	0x080081f8
 80013bc:	08008214 	.word	0x08008214
 80013c0:	08008230 	.word	0x08008230
 80013c4:	200004a0 	.word	0x200004a0
 80013c8:	20000004 	.word	0x20000004
 80013cc:	0800824c 	.word	0x0800824c
 80013d0:	40020800 	.word	0x40020800
 80013d4:	0800827c 	.word	0x0800827c
 80013d8:	08008290 	.word	0x08008290
 80013dc:	080082c8 	.word	0x080082c8
 80013e0:	080082f0 	.word	0x080082f0
 80013e4:	08008320 	.word	0x08008320
 80013e8:	08008350 	.word	0x08008350
 80013ec:	08008394 	.word	0x08008394
 80013f0:	080083b4 	.word	0x080083b4
 80013f4:	080083d4 	.word	0x080083d4
 80013f8:	08008420 	.word	0x08008420
 80013fc:	08008440 	.word	0x08008440
 8001400:	40013000 	.word	0x40013000
 8001404:	08008490 	.word	0x08008490
 8001408:	080084cc 	.word	0x080084cc
 800140c:	080084f4 	.word	0x080084f4
 8001410:	08008524 	.word	0x08008524
 8001414:	0800855c 	.word	0x0800855c
 8001418:	08008598 	.word	0x08008598
 800141c:	080085cc 	.word	0x080085cc
 8001420:	08008610 	.word	0x08008610
 8001424:	08008638 	.word	0x08008638
 8001428:	08008664 	.word	0x08008664
 800142c:	08008698 	.word	0x08008698
 8001430:	080086c8 	.word	0x080086c8
 8001434:	080086fc 	.word	0x080086fc
 8001438:	08008748 	.word	0x08008748
 800143c:	08008784 	.word	0x08008784

08001440 <Listener_Tracking_Excute>:

/**
 * @brief Listener Tracking Execute (Queue에서 데이터 대기 및 처리)
 * @note freertos.c의 로직을 ap/ 레이어로 이동
 */
void Listener_Tracking_Excute(void) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
    extern Model_Tracking_t g_tracking_model;

    uint32_t rx_data;

    // Queue에서 데이터 대기 (Blocking)
    if (xQueueReceive(g_queue_fpga_data, &rx_data, portMAX_DELAY) == pdTRUE)
 8001446:	4b0f      	ldr	r3, [pc, #60]	@ (8001484 <Listener_Tracking_Excute+0x44>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	1d39      	adds	r1, r7, #4
 800144c:	f04f 32ff 	mov.w	r2, #4294967295
 8001450:	4618      	mov	r0, r3
 8001452:	f003 fd89 	bl	8004f68 <xQueueReceive>
 8001456:	4603      	mov	r3, r0
 8001458:	2b01      	cmp	r3, #1
 800145a:	d10e      	bne.n	800147a <Listener_Tracking_Excute+0x3a>
    {
        // 수신된 데이터를 전역 패킷에 저장
        g_rx_packet_tracking.raw = rx_data;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <Listener_Tracking_Excute+0x48>)
 8001460:	6013      	str	r3, [r2, #0]

        // Model 업데이트
        Listener_Tracking_ProcessData(&g_tracking_model);
 8001462:	480a      	ldr	r0, [pc, #40]	@ (800148c <Listener_Tracking_Excute+0x4c>)
 8001464:	f000 f816 	bl	8001494 <Listener_Tracking_ProcessData>

        // Controller에게 알림
        xTaskNotifyGive(Controller_TaskHandle);
 8001468:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <Listener_Tracking_Excute+0x50>)
 800146a:	6818      	ldr	r0, [r3, #0]
 800146c:	2300      	movs	r3, #0
 800146e:	2202      	movs	r2, #2
 8001470:	2100      	movs	r1, #0
 8001472:	f004 fe4b 	bl	800610c <xTaskGenericNotify>

        // 다음 SPI 수신 준비
        Listener_Tracking_StartReceive();
 8001476:	f7ff fe5f 	bl	8001138 <Listener_Tracking_StartReceive>
    }
}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200003ac 	.word	0x200003ac
 8001488:	2000049c 	.word	0x2000049c
 800148c:	20000390 	.word	0x20000390
 8001490:	20000388 	.word	0x20000388

08001494 <Listener_Tracking_ProcessData>:

/**
 * @brief Queue로부터 받은 데이터를 Model에 업데이트
 * @param model: Tracking Model 포인터
 */
void Listener_Tracking_ProcessData(Model_Tracking_t* model) {
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b087      	sub	sp, #28
 8001498:	af02      	add	r7, sp, #8
 800149a:	6078      	str	r0, [r7, #4]
    // 전역 버퍼에서 데이터 복사
    model->rx_packet.raw = g_rx_packet_tracking.raw;
 800149c:	4b21      	ldr	r3, [pc, #132]	@ (8001524 <Listener_Tracking_ProcessData+0x90>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	609a      	str	r2, [r3, #8]

    // 받은 raw bytes 출력 (ISR에서 못하므로 여기서 출력)
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
           rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 80014a4:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <Listener_Tracking_ProcessData+0x94>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 80014a8:	4619      	mov	r1, r3
           rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 80014aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <Listener_Tracking_ProcessData+0x94>)
 80014ac:	785b      	ldrb	r3, [r3, #1]
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 80014ae:	4618      	mov	r0, r3
           rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 80014b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <Listener_Tracking_ProcessData+0x94>)
 80014b2:	789b      	ldrb	r3, [r3, #2]
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 80014b4:	461c      	mov	r4, r3
           rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 80014b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <Listener_Tracking_ProcessData+0x94>)
 80014b8:	78db      	ldrb	r3, [r3, #3]
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 80014ba:	461a      	mov	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	9301      	str	r3, [sp, #4]
 80014c2:	9200      	str	r2, [sp, #0]
 80014c4:	4623      	mov	r3, r4
 80014c6:	4602      	mov	r2, r0
 80014c8:	4818      	ldr	r0, [pc, #96]	@ (800152c <Listener_Tracking_ProcessData+0x98>)
 80014ca:	f005 fc47 	bl	8006d5c <iprintf>
           model->rx_packet.raw);

    // 헤더 검증
    if (Model_Tracking_ValidateRx(model)) {
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f000 f899 	bl	8001606 <Model_Tracking_ValidateRx>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d01a      	beq.n	8001510 <Listener_Tracking_ProcessData+0x7c>
        // 유효한 데이터 → XY 좌표 업데이트
        uint16_t x = model->rx_packet.fields.x_pos;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	f3c3 230b 	ubfx	r3, r3, #8, #12
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	81fb      	strh	r3, [r7, #14]
        uint16_t y = model->rx_packet.fields.y_pos;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	895b      	ldrh	r3, [r3, #10]
 80014ea:	f3c3 130b 	ubfx	r3, r3, #4, #12
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	81bb      	strh	r3, [r7, #12]

        Model_Tracking_UpdateXY(model, x, y);
 80014f2:	89ba      	ldrh	r2, [r7, #12]
 80014f4:	89fb      	ldrh	r3, [r7, #14]
 80014f6:	4619      	mov	r1, r3
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 f83d 	bl	8001578 <Model_Tracking_UpdateXY>

        // 파싱된 데이터 출력
        printf("Header=0x%02X | X=%4u | Y=%4u [OK]\r\n",
               model->rx_packet.fields.header, x, y);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	7a1b      	ldrb	r3, [r3, #8]
        printf("Header=0x%02X | X=%4u | Y=%4u [OK]\r\n",
 8001502:	4619      	mov	r1, r3
 8001504:	89fa      	ldrh	r2, [r7, #14]
 8001506:	89bb      	ldrh	r3, [r7, #12]
 8001508:	4809      	ldr	r0, [pc, #36]	@ (8001530 <Listener_Tracking_ProcessData+0x9c>)
 800150a:	f005 fc27 	bl	8006d5c <iprintf>
    } else {
        // 헤더 오류
        printf("Header=0x%02X [INVALID!]\r\n", model->rx_packet.fields.header);
    }
}
 800150e:	e005      	b.n	800151c <Listener_Tracking_ProcessData+0x88>
        printf("Header=0x%02X [INVALID!]\r\n", model->rx_packet.fields.header);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	7a1b      	ldrb	r3, [r3, #8]
 8001514:	4619      	mov	r1, r3
 8001516:	4807      	ldr	r0, [pc, #28]	@ (8001534 <Listener_Tracking_ProcessData+0xa0>)
 8001518:	f005 fc20 	bl	8006d5c <iprintf>
}
 800151c:	bf00      	nop
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	bd90      	pop	{r4, r7, pc}
 8001524:	2000049c 	.word	0x2000049c
 8001528:	200004a0 	.word	0x200004a0
 800152c:	080087a8 	.word	0x080087a8
 8001530:	080087e8 	.word	0x080087e8
 8001534:	08008810 	.word	0x08008810

08001538 <Model_Tracking_Init>:
#include <string.h>

/**
 * @brief Model 초기화
 */
void Model_Tracking_Init(Model_Tracking_t* model) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
    memset(model, 0, sizeof(Model_Tracking_t));
 8001540:	221c      	movs	r2, #28
 8001542:	2100      	movs	r1, #0
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f005 fd73 	bl	8007030 <memset>

    // 초기 상태: 화면 중앙 (640x480 기준)
    model->target_x = 320;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001550:	801a      	strh	r2, [r3, #0]
    model->target_y = 240;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	22f0      	movs	r2, #240	@ 0xf0
 8001556:	805a      	strh	r2, [r3, #2]

    // 초기 각도: 정면 (0도)
    model->pan_angle = 0;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	809a      	strh	r2, [r3, #4]
    model->tilt_angle = 0;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	80da      	strh	r2, [r3, #6]

    // 타겟 미감지 상태
    model->target_detected = 0;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	761a      	strb	r2, [r3, #24]
    model->laser_active = 0;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	765a      	strb	r2, [r3, #25]
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <Model_Tracking_UpdateXY>:

/**
 * @brief XY 좌표 업데이트 (Listener에서 호출)
 */
void Model_Tracking_UpdateXY(Model_Tracking_t* model, uint16_t x, uint16_t y) {
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	807b      	strh	r3, [r7, #2]
 8001584:	4613      	mov	r3, r2
 8001586:	803b      	strh	r3, [r7, #0]
    model->target_x = x;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	887a      	ldrh	r2, [r7, #2]
 800158c:	801a      	strh	r2, [r3, #0]
    model->target_y = y;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	883a      	ldrh	r2, [r7, #0]
 8001592:	805a      	strh	r2, [r3, #2]
    model->target_detected = 1;  // 타겟 감지됨
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2201      	movs	r2, #1
 8001598:	761a      	strb	r2, [r3, #24]
    model->rx_count++;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	1c5a      	adds	r2, r3, #1
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	611a      	str	r2, [r3, #16]
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <Model_Tracking_UpdateAngles>:

/**
 * @brief 서보모터 각도 업데이트 (Controller에서 호출)
 */
void Model_Tracking_UpdateAngles(Model_Tracking_t* model, int16_t pan, int16_t tilt) {
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	460b      	mov	r3, r1
 80015ba:	807b      	strh	r3, [r7, #2]
 80015bc:	4613      	mov	r3, r2
 80015be:	803b      	strh	r3, [r7, #0]
    model->pan_angle = pan;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	887a      	ldrh	r2, [r7, #2]
 80015c4:	809a      	strh	r2, [r3, #4]
    model->tilt_angle = tilt;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	883a      	ldrh	r2, [r7, #0]
 80015ca:	80da      	strh	r2, [r3, #6]

    // 송신 패킷 구성 (추후 FPGA로 전송용)
    model->tx_packet.fields.header = 0xAA;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	22aa      	movs	r2, #170	@ 0xaa
 80015d0:	731a      	strb	r2, [r3, #12]
    model->tx_packet.fields.pan_angle = pan;
 80015d2:	887b      	ldrh	r3, [r7, #2]
 80015d4:	011b      	lsls	r3, r3, #4
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	111b      	asrs	r3, r3, #4
 80015da:	b219      	sxth	r1, r3
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	68d3      	ldr	r3, [r2, #12]
 80015e0:	f361 2313 	bfi	r3, r1, #8, #12
 80015e4:	60d3      	str	r3, [r2, #12]
    model->tx_packet.fields.tilt_angle = tilt;
 80015e6:	883b      	ldrh	r3, [r7, #0]
 80015e8:	011b      	lsls	r3, r3, #4
 80015ea:	b21b      	sxth	r3, r3
 80015ec:	111b      	asrs	r3, r3, #4
 80015ee:	b219      	sxth	r1, r3
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	89d3      	ldrh	r3, [r2, #14]
 80015f4:	f361 130f 	bfi	r3, r1, #4, #12
 80015f8:	81d3      	strh	r3, [r2, #14]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <Model_Tracking_ValidateRx>:

/**
 * @brief 수신 데이터 검증 (헤더 체크)
 */
uint8_t Model_Tracking_ValidateRx(Model_Tracking_t* model) {
 8001606:	b480      	push	{r7}
 8001608:	b083      	sub	sp, #12
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
    if (model->rx_packet.fields.header == 0x55) {
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	7a1b      	ldrb	r3, [r3, #8]
 8001612:	2b55      	cmp	r3, #85	@ 0x55
 8001614:	d101      	bne.n	800161a <Model_Tracking_ValidateRx+0x14>
        return 1;  // 유효함
 8001616:	2301      	movs	r3, #1
 8001618:	e005      	b.n	8001626 <Model_Tracking_ValidateRx+0x20>
    } else {
        model->rx_error_count++;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	695b      	ldr	r3, [r3, #20]
 800161e:	1c5a      	adds	r2, r3, #1
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	615a      	str	r2, [r3, #20]
        return 0;  // 무효함
 8001624:	2300      	movs	r3, #0
    }
}
 8001626:	4618      	mov	r0, r3
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
	...

08001634 <Presenter_Init>:
#include "Presenter.h"

// 전역 모델 참조
extern Model_Tracking_t g_tracking_model;

void Presenter_Init() {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
    // Model 초기화
    Model_Tracking_Init(&g_tracking_model);
 8001638:	480b      	ldr	r0, [pc, #44]	@ (8001668 <Presenter_Init+0x34>)
 800163a:	f7ff ff7d 	bl	8001538 <Model_Tracking_Init>

    // Tracking Presenter 초기화 (LCD 포함)
    Presenter_Tracking_Init();
 800163e:	f000 f821 	bl	8001684 <Presenter_Tracking_Init>

    osDelay(500);
 8001642:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001646:	f003 f9be 	bl	80049c6 <osDelay>

    printf("\r\n");
 800164a:	4808      	ldr	r0, [pc, #32]	@ (800166c <Presenter_Init+0x38>)
 800164c:	f005 fbee 	bl	8006e2c <puts>
    printf("================================================\r\n");
 8001650:	4807      	ldr	r0, [pc, #28]	@ (8001670 <Presenter_Init+0x3c>)
 8001652:	f005 fbeb 	bl	8006e2c <puts>
    printf("  Drone Tracking System - Interrupt Mode\r\n");
 8001656:	4807      	ldr	r0, [pc, #28]	@ (8001674 <Presenter_Init+0x40>)
 8001658:	f005 fbe8 	bl	8006e2c <puts>
    printf("================================================\r\n");
 800165c:	4804      	ldr	r0, [pc, #16]	@ (8001670 <Presenter_Init+0x3c>)
 800165e:	f005 fbe5 	bl	8006e2c <puts>
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000390 	.word	0x20000390
 800166c:	0800882c 	.word	0x0800882c
 8001670:	08008830 	.word	0x08008830
 8001674:	08008864 	.word	0x08008864

08001678 <Presenter_Excute>:

void Presenter_Excute() {
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (TaskNotify 대기 및 출력)
    Presenter_Tracking_Excute();
 800167c:	f000 f81e 	bl	80016bc <Presenter_Tracking_Excute>
}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}

08001684 <Presenter_Tracking_Init>:
#include <stdio.h>

/**
 * @brief Presenter 초기화
 */
void Presenter_Tracking_Init(void) {
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
    // LCD 초기화
    LCD_Init(&hi2c1);
 8001688:	4808      	ldr	r0, [pc, #32]	@ (80016ac <Presenter_Tracking_Init+0x28>)
 800168a:	f000 f975 	bl	8001978 <LCD_Init>
    LCD_WriteStringXY(0, 0, "Tracking Ready  ");
 800168e:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <Presenter_Tracking_Init+0x2c>)
 8001690:	2100      	movs	r1, #0
 8001692:	2000      	movs	r0, #0
 8001694:	f000 f9e5 	bl	8001a62 <LCD_WriteStringXY>
    LCD_WriteStringXY(1, 0, "Waiting Data... ");
 8001698:	4a06      	ldr	r2, [pc, #24]	@ (80016b4 <Presenter_Tracking_Init+0x30>)
 800169a:	2100      	movs	r1, #0
 800169c:	2001      	movs	r0, #1
 800169e:	f000 f9e0 	bl	8001a62 <LCD_WriteStringXY>

    printf("[Presenter] Tracking Presenter Initialized\r\n");
 80016a2:	4805      	ldr	r0, [pc, #20]	@ (80016b8 <Presenter_Tracking_Init+0x34>)
 80016a4:	f005 fbc2 	bl	8006e2c <puts>
}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	2000032c 	.word	0x2000032c
 80016b0:	08008890 	.word	0x08008890
 80016b4:	080088a4 	.word	0x080088a4
 80016b8:	080088b8 	.word	0x080088b8

080016bc <Presenter_Tracking_Excute>:

/**
 * @brief Presenter Tracking Execute (TaskNotify 대기 및 출력)
 * @note freertos.c의 로직을 ap/ 레이어로 이동
 */
void Presenter_Tracking_Excute(void) {
 80016bc:	b5b0      	push	{r4, r5, r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af04      	add	r7, sp, #16
    extern Model_Tracking_t g_tracking_model;

    // Controller로부터 알림 대기 (Blocking)
    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80016c2:	f04f 31ff 	mov.w	r1, #4294967295
 80016c6:	2001      	movs	r0, #1
 80016c8:	f004 fcd4 	bl	8006074 <ulTaskNotifyTake>

    // 서보모터 각도 업데이트
    Presenter_Tracking_UpdateServo(&g_tracking_model);
 80016cc:	4811      	ldr	r0, [pc, #68]	@ (8001714 <Presenter_Tracking_Excute+0x58>)
 80016ce:	f000 f825 	bl	800171c <Presenter_Tracking_UpdateServo>

    // LCD 화면 업데이트
    Presenter_Tracking_UpdateLCD(&g_tracking_model);
 80016d2:	4810      	ldr	r0, [pc, #64]	@ (8001714 <Presenter_Tracking_Excute+0x58>)
 80016d4:	f000 f838 	bl	8001748 <Presenter_Tracking_UpdateLCD>

    // UART 디버깅 출력
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
           g_tracking_model.target_x,
 80016d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001714 <Presenter_Tracking_Excute+0x58>)
 80016da:	881b      	ldrh	r3, [r3, #0]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80016dc:	4618      	mov	r0, r3
           g_tracking_model.target_y,
 80016de:	4b0d      	ldr	r3, [pc, #52]	@ (8001714 <Presenter_Tracking_Excute+0x58>)
 80016e0:	885b      	ldrh	r3, [r3, #2]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80016e2:	461c      	mov	r4, r3
           g_tracking_model.pan_angle,
 80016e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <Presenter_Tracking_Excute+0x58>)
 80016e6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80016ea:	461d      	mov	r5, r3
           g_tracking_model.tilt_angle,
 80016ec:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <Presenter_Tracking_Excute+0x58>)
 80016ee:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80016f2:	4619      	mov	r1, r3
 80016f4:	4b07      	ldr	r3, [pc, #28]	@ (8001714 <Presenter_Tracking_Excute+0x58>)
 80016f6:	691b      	ldr	r3, [r3, #16]
 80016f8:	4a06      	ldr	r2, [pc, #24]	@ (8001714 <Presenter_Tracking_Excute+0x58>)
 80016fa:	6952      	ldr	r2, [r2, #20]
 80016fc:	9202      	str	r2, [sp, #8]
 80016fe:	9301      	str	r3, [sp, #4]
 8001700:	9100      	str	r1, [sp, #0]
 8001702:	462b      	mov	r3, r5
 8001704:	4622      	mov	r2, r4
 8001706:	4601      	mov	r1, r0
 8001708:	4803      	ldr	r0, [pc, #12]	@ (8001718 <Presenter_Tracking_Excute+0x5c>)
 800170a:	f005 fb27 	bl	8006d5c <iprintf>
           g_tracking_model.rx_count,
           g_tracking_model.rx_error_count);
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	bdb0      	pop	{r4, r5, r7, pc}
 8001714:	20000390 	.word	0x20000390
 8001718:	080088e4 	.word	0x080088e4

0800171c <Presenter_Tracking_UpdateServo>:
 *
 * @note [TODO] 서보모터 드라이버 연동
 *  - 현재는 UART 출력만 수행
 *  - 추후 Subo_Motor.c의 함수 호출로 교체
 */
void Presenter_Tracking_UpdateServo(Model_Tracking_t* model) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
    // Servo_SetAngle(SERVO_PAN, model->pan_angle);
    // Servo_SetAngle(SERVO_TILT, model->tilt_angle);

    // 현재는 디버깅 출력만
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
           model->pan_angle, model->tilt_angle);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
 800172a:	4619      	mov	r1, r3
           model->pan_angle, model->tilt_angle);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
 8001732:	461a      	mov	r2, r3
 8001734:	4803      	ldr	r0, [pc, #12]	@ (8001744 <Presenter_Tracking_UpdateServo+0x28>)
 8001736:	f005 fb11 	bl	8006d5c <iprintf>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	08008920 	.word	0x08008920

08001748 <Presenter_Tracking_UpdateLCD>:

/**
 * @brief LCD에 현재 상태 출력
 * @param model: Tracking Model 포인터
 */
void Presenter_Tracking_UpdateLCD(Model_Tracking_t* model) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
    char buff[17];

    // 1줄: 좌표 정보
    sprintf(buff, "X:%04u Y:%04u   ", model->target_x, model->target_y);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	881b      	ldrh	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	885b      	ldrh	r3, [r3, #2]
 800175a:	f107 000c 	add.w	r0, r7, #12
 800175e:	4910      	ldr	r1, [pc, #64]	@ (80017a0 <Presenter_Tracking_UpdateLCD+0x58>)
 8001760:	f005 fb6c 	bl	8006e3c <siprintf>
    LCD_WriteStringXY(0, 0, buff);
 8001764:	f107 030c 	add.w	r3, r7, #12
 8001768:	461a      	mov	r2, r3
 800176a:	2100      	movs	r1, #0
 800176c:	2000      	movs	r0, #0
 800176e:	f000 f978 	bl	8001a62 <LCD_WriteStringXY>

    // 2줄: 각도 정보
    sprintf(buff, "P:%+04d T:%+04d  ", model->pan_angle, model->tilt_angle);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001778:	461a      	mov	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001780:	f107 000c 	add.w	r0, r7, #12
 8001784:	4907      	ldr	r1, [pc, #28]	@ (80017a4 <Presenter_Tracking_UpdateLCD+0x5c>)
 8001786:	f005 fb59 	bl	8006e3c <siprintf>
    LCD_WriteStringXY(1, 0, buff);
 800178a:	f107 030c 	add.w	r3, r7, #12
 800178e:	461a      	mov	r2, r3
 8001790:	2100      	movs	r1, #0
 8001792:	2001      	movs	r0, #1
 8001794:	f000 f965 	bl	8001a62 <LCD_WriteStringXY>
}
 8001798:	bf00      	nop
 800179a:	3720      	adds	r7, #32
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	08008948 	.word	0x08008948
 80017a4:	0800895c 	.word	0x0800895c

080017a8 <SPI_Init>:

// CS 핀 설정 (사용하시는 보드 핀번호 확인 필수: PA4 기준)
#define SPI_CS_PORT GPIOA
#define SPI_CS_PIN  GPIO_PIN_4

void SPI_Init(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
    // 시작 시 CS를 High로 설정하여 통신 대기 상태로 만듦
    SPI_CS_High();
 80017ac:	f000 f802 	bl	80017b4 <SPI_CS_High>
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <SPI_CS_High>:

void SPI_CS_Low(void) {
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_RESET);
}

void SPI_CS_High(void) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_SET);
 80017b8:	2201      	movs	r2, #1
 80017ba:	2110      	movs	r1, #16
 80017bc:	4802      	ldr	r0, [pc, #8]	@ (80017c8 <SPI_CS_High+0x14>)
 80017be:	f000 fc3f 	bl	8002040 <HAL_GPIO_WritePin>
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40020000 	.word	0x40020000

080017cc <LCD_CmdMode>:

uint8_t lcdData = 0;
I2C_HandleTypeDef *hLcdI2C;

void LCD_CmdMode()
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 80017d0:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <LCD_CmdMode+0x1c>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	f023 0301 	bic.w	r3, r3, #1
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4b03      	ldr	r3, [pc, #12]	@ (80017e8 <LCD_CmdMode+0x1c>)
 80017dc:	701a      	strb	r2, [r3, #0]
}
 80017de:	bf00      	nop
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	200004a4 	.word	0x200004a4

080017ec <LCD_DataMode>:

void LCD_DataMode()
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 80017f0:	4b05      	ldr	r3, [pc, #20]	@ (8001808 <LCD_DataMode+0x1c>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	4b03      	ldr	r3, [pc, #12]	@ (8001808 <LCD_DataMode+0x1c>)
 80017fc:	701a      	strb	r2, [r3, #0]
}
 80017fe:	bf00      	nop
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	200004a4 	.word	0x200004a4

0800180c <LCD_WriteMode>:

void LCD_WriteMode()
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 8001810:	4b05      	ldr	r3, [pc, #20]	@ (8001828 <LCD_WriteMode+0x1c>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	f023 0302 	bic.w	r3, r3, #2
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4b03      	ldr	r3, [pc, #12]	@ (8001828 <LCD_WriteMode+0x1c>)
 800181c:	701a      	strb	r2, [r3, #0]
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	200004a4 	.word	0x200004a4

0800182c <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af02      	add	r7, sp, #8
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
	// send data to I2C interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 8001836:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <LCD_SendData+0x28>)
 8001838:	6818      	ldr	r0, [r3, #0]
 800183a:	1dfa      	adds	r2, r7, #7
 800183c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2301      	movs	r3, #1
 8001844:	214e      	movs	r1, #78	@ 0x4e
 8001846:	f000 fd59 	bl	80022fc <HAL_I2C_Master_Transmit>
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	200004a8 	.word	0x200004a8

08001858 <LCD_E_High>:

void LCD_E_High()
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 800185c:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <LCD_E_High+0x20>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	f043 0304 	orr.w	r3, r3, #4
 8001864:	b2da      	uxtb	r2, r3
 8001866:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <LCD_E_High+0x20>)
 8001868:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800186a:	4b03      	ldr	r3, [pc, #12]	@ (8001878 <LCD_E_High+0x20>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff ffdc 	bl	800182c <LCD_SendData>
	//HAL_Delay(1);
}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}
 8001878:	200004a4 	.word	0x200004a4

0800187c <LCD_E_Low>:

void LCD_E_Low()
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 8001880:	4b06      	ldr	r3, [pc, #24]	@ (800189c <LCD_E_Low+0x20>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	f023 0304 	bic.w	r3, r3, #4
 8001888:	b2da      	uxtb	r2, r3
 800188a:	4b04      	ldr	r3, [pc, #16]	@ (800189c <LCD_E_Low+0x20>)
 800188c:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800188e:	4b03      	ldr	r3, [pc, #12]	@ (800189c <LCD_E_Low+0x20>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff ffca 	bl	800182c <LCD_SendData>
	//HAL_Delay(1);
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}
 800189c:	200004a4 	.word	0x200004a4

080018a0 <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 80018aa:	f7ff ffd5 	bl	8001858 <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 80018ae:	4b0d      	ldr	r3, [pc, #52]	@ (80018e4 <LCD_WriteNibble+0x44>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	b25b      	sxtb	r3, r3
 80018b4:	f003 030f 	and.w	r3, r3, #15
 80018b8:	b25a      	sxtb	r2, r3
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	f023 030f 	bic.w	r3, r3, #15
 80018c2:	b25b      	sxtb	r3, r3
 80018c4:	4313      	orrs	r3, r2
 80018c6:	b25b      	sxtb	r3, r3
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <LCD_WriteNibble+0x44>)
 80018cc:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80018ce:	4b05      	ldr	r3, [pc, #20]	@ (80018e4 <LCD_WriteNibble+0x44>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff ffaa 	bl	800182c <LCD_SendData>
	LCD_E_Low();
 80018d8:	f7ff ffd0 	bl	800187c <LCD_E_Low>
}
 80018dc:	bf00      	nop
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	200004a4 	.word	0x200004a4

080018e8 <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ffd3 	bl	80018a0 <LCD_WriteNibble>
	data <<= 4;
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	011b      	lsls	r3, r3, #4
 80018fe:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff ffcc 	bl	80018a0 <LCD_WriteNibble>
}
 8001908:	bf00      	nop
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <LCD_WriteCmdData>:

void LCD_WriteCmdData(uint8_t data)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]
	LCD_CmdMode();
 800191a:	f7ff ff57 	bl	80017cc <LCD_CmdMode>
	LCD_WriteMode();
 800191e:	f7ff ff75 	bl	800180c <LCD_WriteMode>
	LCD_WriteByte(data);
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ffdf 	bl	80018e8 <LCD_WriteByte>
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <LCD_WriteCharData>:

void LCD_WriteCharData(uint8_t data)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	4603      	mov	r3, r0
 800193a:	71fb      	strb	r3, [r7, #7]
	LCD_DataMode();
 800193c:	f7ff ff56 	bl	80017ec <LCD_DataMode>
	LCD_WriteMode();
 8001940:	f7ff ff64 	bl	800180c <LCD_WriteMode>
	LCD_WriteByte(data);
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff ffce 	bl	80018e8 <LCD_WriteByte>
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <LCD_BackLightOn>:

void LCD_BackLightOn()
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8001958:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <LCD_BackLightOn+0x20>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	f043 0308 	orr.w	r3, r3, #8
 8001960:	b2da      	uxtb	r2, r3
 8001962:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <LCD_BackLightOn+0x20>)
 8001964:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 8001966:	4b03      	ldr	r3, [pc, #12]	@ (8001974 <LCD_BackLightOn+0x20>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff ffbc 	bl	80018e8 <LCD_WriteByte>
}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	200004a4 	.word	0x200004a4

08001978 <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 8001980:	4a18      	ldr	r2, [pc, #96]	@ (80019e4 <LCD_Init+0x6c>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 8001986:	2028      	movs	r0, #40	@ 0x28
 8001988:	f000 f8ae 	bl	8001ae8 <HAL_Delay>
	LCD_CmdMode();
 800198c:	f7ff ff1e 	bl	80017cc <LCD_CmdMode>
	LCD_WriteMode();
 8001990:	f7ff ff3c 	bl	800180c <LCD_WriteMode>
	LCD_WriteNibble(0x30);
 8001994:	2030      	movs	r0, #48	@ 0x30
 8001996:	f7ff ff83 	bl	80018a0 <LCD_WriteNibble>
	HAL_Delay(5);
 800199a:	2005      	movs	r0, #5
 800199c:	f000 f8a4 	bl	8001ae8 <HAL_Delay>
	LCD_WriteNibble(0x30);
 80019a0:	2030      	movs	r0, #48	@ 0x30
 80019a2:	f7ff ff7d 	bl	80018a0 <LCD_WriteNibble>
	HAL_Delay(1);
 80019a6:	2001      	movs	r0, #1
 80019a8:	f000 f89e 	bl	8001ae8 <HAL_Delay>
	LCD_WriteNibble(0x30);
 80019ac:	2030      	movs	r0, #48	@ 0x30
 80019ae:	f7ff ff77 	bl	80018a0 <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 80019b2:	2020      	movs	r0, #32
 80019b4:	f7ff ff74 	bl	80018a0 <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUNCTION_SET); // 0x28
 80019b8:	2028      	movs	r0, #40	@ 0x28
 80019ba:	f7ff ff95 	bl	80018e8 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); // 0x08
 80019be:	2008      	movs	r0, #8
 80019c0:	f7ff ff92 	bl	80018e8 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); // 0x01
 80019c4:	2001      	movs	r0, #1
 80019c6:	f7ff ff8f 	bl	80018e8 <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); // 0x06
 80019ca:	2006      	movs	r0, #6
 80019cc:	f7ff ff8c 	bl	80018e8 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); // 0x0C
 80019d0:	200c      	movs	r0, #12
 80019d2:	f7ff ff89 	bl	80018e8 <LCD_WriteByte>
	LCD_BackLightOn();
 80019d6:	f7ff ffbd 	bl	8001954 <LCD_BackLightOn>
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	200004a8 	.word	0x200004a8

080019e8 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	460a      	mov	r2, r1
 80019f2:	71fb      	strb	r3, [r7, #7]
 80019f4:	4613      	mov	r3, r2
 80019f6:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 80019f8:	79bb      	ldrb	r3, [r7, #6]
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegisterAddress = (0x40 * row) + col;
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	019b      	lsls	r3, r3, #6
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	79bb      	ldrb	r3, [r7, #6]
 8001a10:	4413      	add	r3, r2
 8001a12:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegisterAddress;
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	3b80      	subs	r3, #128	@ 0x80
 8001a18:	73bb      	strb	r3, [r7, #14]
	LCD_WriteCmdData(command);
 8001a1a:	7bbb      	ldrb	r3, [r7, #14]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff77 	bl	8001910 <LCD_WriteCmdData>
}
 8001a22:	bf00      	nop
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <LCD_WriteString>:

void LCD_WriteString(char *str)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b084      	sub	sp, #16
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	e009      	b.n	8001a4c <LCD_WriteString+0x22>
		LCD_WriteCharData(str[i]);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff76 	bl	8001932 <LCD_WriteCharData>
	for (int i=0; str[i]; i++) {
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1ef      	bne.n	8001a38 <LCD_WriteString+0xe>
	}
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <LCD_WriteStringXY>:

void LCD_WriteStringXY(uint8_t row, uint8_t col, char *str)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	4603      	mov	r3, r0
 8001a6a:	603a      	str	r2, [r7, #0]
 8001a6c:	71fb      	strb	r3, [r7, #7]
 8001a6e:	460b      	mov	r3, r1
 8001a70:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 8001a72:	79ba      	ldrb	r2, [r7, #6]
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ffb5 	bl	80019e8 <LCD_gotoXY>
	LCD_WriteString(str);
 8001a7e:	6838      	ldr	r0, [r7, #0]
 8001a80:	f7ff ffd3 	bl	8001a2a <LCD_WriteString>
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a90:	4b0e      	ldr	r3, [pc, #56]	@ (8001acc <HAL_Init+0x40>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a0d      	ldr	r2, [pc, #52]	@ (8001acc <HAL_Init+0x40>)
 8001a96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <HAL_Init+0x40>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8001acc <HAL_Init+0x40>)
 8001aa2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aa8:	4b08      	ldr	r3, [pc, #32]	@ (8001acc <HAL_Init+0x40>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a07      	ldr	r2, [pc, #28]	@ (8001acc <HAL_Init+0x40>)
 8001aae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ab4:	2003      	movs	r0, #3
 8001ab6:	f000 f8e8 	bl	8001c8a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aba:	200f      	movs	r0, #15
 8001abc:	f7ff f8ae 	bl	8000c1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ac0:	f7ff f880 	bl	8000bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023c00 	.word	0x40023c00

08001ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad4:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <HAL_GetTick+0x14>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	200004ac 	.word	0x200004ac

08001ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001af0:	f7ff ffee 	bl	8001ad0 <HAL_GetTick>
 8001af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b00:	d005      	beq.n	8001b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b02:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <HAL_Delay+0x44>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	461a      	mov	r2, r3
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b0e:	bf00      	nop
 8001b10:	f7ff ffde 	bl	8001ad0 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d8f7      	bhi.n	8001b10 <HAL_Delay+0x28>
  {
  }
}
 8001b20:	bf00      	nop
 8001b22:	bf00      	nop
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	2000000c 	.word	0x2000000c

08001b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b40:	4b0c      	ldr	r3, [pc, #48]	@ (8001b74 <__NVIC_SetPriorityGrouping+0x44>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b62:	4a04      	ldr	r2, [pc, #16]	@ (8001b74 <__NVIC_SetPriorityGrouping+0x44>)
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	60d3      	str	r3, [r2, #12]
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b7c:	4b04      	ldr	r3, [pc, #16]	@ (8001b90 <__NVIC_GetPriorityGrouping+0x18>)
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	0a1b      	lsrs	r3, r3, #8
 8001b82:	f003 0307 	and.w	r3, r3, #7
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	db0b      	blt.n	8001bbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	f003 021f 	and.w	r2, r3, #31
 8001bac:	4907      	ldr	r1, [pc, #28]	@ (8001bcc <__NVIC_EnableIRQ+0x38>)
 8001bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb2:	095b      	lsrs	r3, r3, #5
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	e000e100 	.word	0xe000e100

08001bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	6039      	str	r1, [r7, #0]
 8001bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	db0a      	blt.n	8001bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	490c      	ldr	r1, [pc, #48]	@ (8001c1c <__NVIC_SetPriority+0x4c>)
 8001bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bee:	0112      	lsls	r2, r2, #4
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf8:	e00a      	b.n	8001c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	b2da      	uxtb	r2, r3
 8001bfe:	4908      	ldr	r1, [pc, #32]	@ (8001c20 <__NVIC_SetPriority+0x50>)
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	3b04      	subs	r3, #4
 8001c08:	0112      	lsls	r2, r2, #4
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	761a      	strb	r2, [r3, #24]
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	e000e100 	.word	0xe000e100
 8001c20:	e000ed00 	.word	0xe000ed00

08001c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b089      	sub	sp, #36	@ 0x24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f1c3 0307 	rsb	r3, r3, #7
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	bf28      	it	cs
 8001c42:	2304      	movcs	r3, #4
 8001c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	3304      	adds	r3, #4
 8001c4a:	2b06      	cmp	r3, #6
 8001c4c:	d902      	bls.n	8001c54 <NVIC_EncodePriority+0x30>
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	3b03      	subs	r3, #3
 8001c52:	e000      	b.n	8001c56 <NVIC_EncodePriority+0x32>
 8001c54:	2300      	movs	r3, #0
 8001c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c58:	f04f 32ff 	mov.w	r2, #4294967295
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43da      	mvns	r2, r3
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	401a      	ands	r2, r3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	fa01 f303 	lsl.w	r3, r1, r3
 8001c76:	43d9      	mvns	r1, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c7c:	4313      	orrs	r3, r2
         );
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3724      	adds	r7, #36	@ 0x24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b082      	sub	sp, #8
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff ff4c 	bl	8001b30 <__NVIC_SetPriorityGrouping>
}
 8001c98:	bf00      	nop
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
 8001cac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb2:	f7ff ff61 	bl	8001b78 <__NVIC_GetPriorityGrouping>
 8001cb6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	68b9      	ldr	r1, [r7, #8]
 8001cbc:	6978      	ldr	r0, [r7, #20]
 8001cbe:	f7ff ffb1 	bl	8001c24 <NVIC_EncodePriority>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc8:	4611      	mov	r1, r2
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff ff80 	bl	8001bd0 <__NVIC_SetPriority>
}
 8001cd0:	bf00      	nop
 8001cd2:	3718      	adds	r7, #24
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff ff54 	bl	8001b94 <__NVIC_EnableIRQ>
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d004      	beq.n	8001d12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2280      	movs	r2, #128	@ 0x80
 8001d0c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e00c      	b.n	8001d2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2205      	movs	r2, #5
 8001d16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f022 0201 	bic.w	r2, r2, #1
 8001d28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d2a:	2300      	movs	r3, #0
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b089      	sub	sp, #36	@ 0x24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d46:	2300      	movs	r3, #0
 8001d48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61fb      	str	r3, [r7, #28]
 8001d52:	e159      	b.n	8002008 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d54:	2201      	movs	r2, #1
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	697a      	ldr	r2, [r7, #20]
 8001d64:	4013      	ands	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	f040 8148 	bne.w	8002002 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 0303 	and.w	r3, r3, #3
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d005      	beq.n	8001d8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d130      	bne.n	8001dec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	2203      	movs	r2, #3
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	68da      	ldr	r2, [r3, #12]
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	091b      	lsrs	r3, r3, #4
 8001dd6:	f003 0201 	and.w	r2, r3, #1
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 0303 	and.w	r3, r3, #3
 8001df4:	2b03      	cmp	r3, #3
 8001df6:	d017      	beq.n	8001e28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	2203      	movs	r2, #3
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f003 0303 	and.w	r3, r3, #3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d123      	bne.n	8001e7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	08da      	lsrs	r2, r3, #3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3208      	adds	r2, #8
 8001e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	f003 0307 	and.w	r3, r3, #7
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	220f      	movs	r2, #15
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	4013      	ands	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	691a      	ldr	r2, [r3, #16]
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	08da      	lsrs	r2, r3, #3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	3208      	adds	r2, #8
 8001e76:	69b9      	ldr	r1, [r7, #24]
 8001e78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	2203      	movs	r2, #3
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	69ba      	ldr	r2, [r7, #24]
 8001e90:	4013      	ands	r3, r2
 8001e92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 0203 	and.w	r2, r3, #3
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	f000 80a2 	beq.w	8002002 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	4b57      	ldr	r3, [pc, #348]	@ (8002020 <HAL_GPIO_Init+0x2e8>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	4a56      	ldr	r2, [pc, #344]	@ (8002020 <HAL_GPIO_Init+0x2e8>)
 8001ec8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ecc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ece:	4b54      	ldr	r3, [pc, #336]	@ (8002020 <HAL_GPIO_Init+0x2e8>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eda:	4a52      	ldr	r2, [pc, #328]	@ (8002024 <HAL_GPIO_Init+0x2ec>)
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	089b      	lsrs	r3, r3, #2
 8001ee0:	3302      	adds	r3, #2
 8001ee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	f003 0303 	and.w	r3, r3, #3
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	220f      	movs	r2, #15
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	43db      	mvns	r3, r3
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4013      	ands	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a49      	ldr	r2, [pc, #292]	@ (8002028 <HAL_GPIO_Init+0x2f0>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d019      	beq.n	8001f3a <HAL_GPIO_Init+0x202>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a48      	ldr	r2, [pc, #288]	@ (800202c <HAL_GPIO_Init+0x2f4>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d013      	beq.n	8001f36 <HAL_GPIO_Init+0x1fe>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a47      	ldr	r2, [pc, #284]	@ (8002030 <HAL_GPIO_Init+0x2f8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d00d      	beq.n	8001f32 <HAL_GPIO_Init+0x1fa>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a46      	ldr	r2, [pc, #280]	@ (8002034 <HAL_GPIO_Init+0x2fc>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d007      	beq.n	8001f2e <HAL_GPIO_Init+0x1f6>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a45      	ldr	r2, [pc, #276]	@ (8002038 <HAL_GPIO_Init+0x300>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d101      	bne.n	8001f2a <HAL_GPIO_Init+0x1f2>
 8001f26:	2304      	movs	r3, #4
 8001f28:	e008      	b.n	8001f3c <HAL_GPIO_Init+0x204>
 8001f2a:	2307      	movs	r3, #7
 8001f2c:	e006      	b.n	8001f3c <HAL_GPIO_Init+0x204>
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e004      	b.n	8001f3c <HAL_GPIO_Init+0x204>
 8001f32:	2302      	movs	r3, #2
 8001f34:	e002      	b.n	8001f3c <HAL_GPIO_Init+0x204>
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <HAL_GPIO_Init+0x204>
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	69fa      	ldr	r2, [r7, #28]
 8001f3e:	f002 0203 	and.w	r2, r2, #3
 8001f42:	0092      	lsls	r2, r2, #2
 8001f44:	4093      	lsls	r3, r2
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f4c:	4935      	ldr	r1, [pc, #212]	@ (8002024 <HAL_GPIO_Init+0x2ec>)
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	089b      	lsrs	r3, r3, #2
 8001f52:	3302      	adds	r3, #2
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f5a:	4b38      	ldr	r3, [pc, #224]	@ (800203c <HAL_GPIO_Init+0x304>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	43db      	mvns	r3, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4013      	ands	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f7e:	4a2f      	ldr	r2, [pc, #188]	@ (800203c <HAL_GPIO_Init+0x304>)
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f84:	4b2d      	ldr	r3, [pc, #180]	@ (800203c <HAL_GPIO_Init+0x304>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4013      	ands	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fa8:	4a24      	ldr	r2, [pc, #144]	@ (800203c <HAL_GPIO_Init+0x304>)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fae:	4b23      	ldr	r3, [pc, #140]	@ (800203c <HAL_GPIO_Init+0x304>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800203c <HAL_GPIO_Init+0x304>)
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fd8:	4b18      	ldr	r3, [pc, #96]	@ (800203c <HAL_GPIO_Init+0x304>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d003      	beq.n	8001ffc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ffc:	4a0f      	ldr	r2, [pc, #60]	@ (800203c <HAL_GPIO_Init+0x304>)
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	3301      	adds	r3, #1
 8002006:	61fb      	str	r3, [r7, #28]
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	2b0f      	cmp	r3, #15
 800200c:	f67f aea2 	bls.w	8001d54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002010:	bf00      	nop
 8002012:	bf00      	nop
 8002014:	3724      	adds	r7, #36	@ 0x24
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	40023800 	.word	0x40023800
 8002024:	40013800 	.word	0x40013800
 8002028:	40020000 	.word	0x40020000
 800202c:	40020400 	.word	0x40020400
 8002030:	40020800 	.word	0x40020800
 8002034:	40020c00 	.word	0x40020c00
 8002038:	40021000 	.word	0x40021000
 800203c:	40013c00 	.word	0x40013c00

08002040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
 800204c:	4613      	mov	r3, r2
 800204e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002050:	787b      	ldrb	r3, [r7, #1]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002056:	887a      	ldrh	r2, [r7, #2]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800205c:	e003      	b.n	8002066 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800205e:	887b      	ldrh	r3, [r7, #2]
 8002060:	041a      	lsls	r2, r3, #16
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	619a      	str	r2, [r3, #24]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e12b      	b.n	80022de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2b00      	cmp	r3, #0
 8002090:	d106      	bne.n	80020a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7fe fb68 	bl	8000770 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2224      	movs	r2, #36	@ 0x24
 80020a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 0201 	bic.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020d8:	f001 f8da 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 80020dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	4a81      	ldr	r2, [pc, #516]	@ (80022e8 <HAL_I2C_Init+0x274>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d807      	bhi.n	80020f8 <HAL_I2C_Init+0x84>
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	4a80      	ldr	r2, [pc, #512]	@ (80022ec <HAL_I2C_Init+0x278>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	bf94      	ite	ls
 80020f0:	2301      	movls	r3, #1
 80020f2:	2300      	movhi	r3, #0
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	e006      	b.n	8002106 <HAL_I2C_Init+0x92>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4a7d      	ldr	r2, [pc, #500]	@ (80022f0 <HAL_I2C_Init+0x27c>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	bf94      	ite	ls
 8002100:	2301      	movls	r3, #1
 8002102:	2300      	movhi	r3, #0
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e0e7      	b.n	80022de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	4a78      	ldr	r2, [pc, #480]	@ (80022f4 <HAL_I2C_Init+0x280>)
 8002112:	fba2 2303 	umull	r2, r3, r2, r3
 8002116:	0c9b      	lsrs	r3, r3, #18
 8002118:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	430a      	orrs	r2, r1
 800212c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	4a6a      	ldr	r2, [pc, #424]	@ (80022e8 <HAL_I2C_Init+0x274>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d802      	bhi.n	8002148 <HAL_I2C_Init+0xd4>
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	3301      	adds	r3, #1
 8002146:	e009      	b.n	800215c <HAL_I2C_Init+0xe8>
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800214e:	fb02 f303 	mul.w	r3, r2, r3
 8002152:	4a69      	ldr	r2, [pc, #420]	@ (80022f8 <HAL_I2C_Init+0x284>)
 8002154:	fba2 2303 	umull	r2, r3, r2, r3
 8002158:	099b      	lsrs	r3, r3, #6
 800215a:	3301      	adds	r3, #1
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	430b      	orrs	r3, r1
 8002162:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800216e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	495c      	ldr	r1, [pc, #368]	@ (80022e8 <HAL_I2C_Init+0x274>)
 8002178:	428b      	cmp	r3, r1
 800217a:	d819      	bhi.n	80021b0 <HAL_I2C_Init+0x13c>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	1e59      	subs	r1, r3, #1
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	fbb1 f3f3 	udiv	r3, r1, r3
 800218a:	1c59      	adds	r1, r3, #1
 800218c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002190:	400b      	ands	r3, r1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00a      	beq.n	80021ac <HAL_I2C_Init+0x138>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	1e59      	subs	r1, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80021a4:	3301      	adds	r3, #1
 80021a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021aa:	e051      	b.n	8002250 <HAL_I2C_Init+0x1dc>
 80021ac:	2304      	movs	r3, #4
 80021ae:	e04f      	b.n	8002250 <HAL_I2C_Init+0x1dc>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d111      	bne.n	80021dc <HAL_I2C_Init+0x168>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	1e58      	subs	r0, r3, #1
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6859      	ldr	r1, [r3, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	440b      	add	r3, r1
 80021c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ca:	3301      	adds	r3, #1
 80021cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	bf0c      	ite	eq
 80021d4:	2301      	moveq	r3, #1
 80021d6:	2300      	movne	r3, #0
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	e012      	b.n	8002202 <HAL_I2C_Init+0x18e>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	1e58      	subs	r0, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6859      	ldr	r1, [r3, #4]
 80021e4:	460b      	mov	r3, r1
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	0099      	lsls	r1, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80021f2:	3301      	adds	r3, #1
 80021f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	bf0c      	ite	eq
 80021fc:	2301      	moveq	r3, #1
 80021fe:	2300      	movne	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <HAL_I2C_Init+0x196>
 8002206:	2301      	movs	r3, #1
 8002208:	e022      	b.n	8002250 <HAL_I2C_Init+0x1dc>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10e      	bne.n	8002230 <HAL_I2C_Init+0x1bc>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	1e58      	subs	r0, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6859      	ldr	r1, [r3, #4]
 800221a:	460b      	mov	r3, r1
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	440b      	add	r3, r1
 8002220:	fbb0 f3f3 	udiv	r3, r0, r3
 8002224:	3301      	adds	r3, #1
 8002226:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800222a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800222e:	e00f      	b.n	8002250 <HAL_I2C_Init+0x1dc>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	1e58      	subs	r0, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6859      	ldr	r1, [r3, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	0099      	lsls	r1, r3, #2
 8002240:	440b      	add	r3, r1
 8002242:	fbb0 f3f3 	udiv	r3, r0, r3
 8002246:	3301      	adds	r3, #1
 8002248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800224c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	6809      	ldr	r1, [r1, #0]
 8002254:	4313      	orrs	r3, r2
 8002256:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69da      	ldr	r2, [r3, #28]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800227e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6911      	ldr	r1, [r2, #16]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68d2      	ldr	r2, [r2, #12]
 800228a:	4311      	orrs	r1, r2
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	6812      	ldr	r2, [r2, #0]
 8002290:	430b      	orrs	r3, r1
 8002292:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	695a      	ldr	r2, [r3, #20]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 0201 	orr.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2220      	movs	r2, #32
 80022ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	000186a0 	.word	0x000186a0
 80022ec:	001e847f 	.word	0x001e847f
 80022f0:	003d08ff 	.word	0x003d08ff
 80022f4:	431bde83 	.word	0x431bde83
 80022f8:	10624dd3 	.word	0x10624dd3

080022fc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b088      	sub	sp, #32
 8002300:	af02      	add	r7, sp, #8
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	607a      	str	r2, [r7, #4]
 8002306:	461a      	mov	r2, r3
 8002308:	460b      	mov	r3, r1
 800230a:	817b      	strh	r3, [r7, #10]
 800230c:	4613      	mov	r3, r2
 800230e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002310:	f7ff fbde 	bl	8001ad0 <HAL_GetTick>
 8002314:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b20      	cmp	r3, #32
 8002320:	f040 80e0 	bne.w	80024e4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	2319      	movs	r3, #25
 800232a:	2201      	movs	r2, #1
 800232c:	4970      	ldr	r1, [pc, #448]	@ (80024f0 <HAL_I2C_Master_Transmit+0x1f4>)
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 f964 	bl	80025fc <I2C_WaitOnFlagUntilTimeout>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800233a:	2302      	movs	r3, #2
 800233c:	e0d3      	b.n	80024e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002344:	2b01      	cmp	r3, #1
 8002346:	d101      	bne.n	800234c <HAL_I2C_Master_Transmit+0x50>
 8002348:	2302      	movs	r3, #2
 800234a:	e0cc      	b.n	80024e6 <HAL_I2C_Master_Transmit+0x1ea>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b01      	cmp	r3, #1
 8002360:	d007      	beq.n	8002372 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f042 0201 	orr.w	r2, r2, #1
 8002370:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002380:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2221      	movs	r2, #33	@ 0x21
 8002386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2210      	movs	r2, #16
 800238e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2200      	movs	r2, #0
 8002396:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	893a      	ldrh	r2, [r7, #8]
 80023a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023a8:	b29a      	uxth	r2, r3
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4a50      	ldr	r2, [pc, #320]	@ (80024f4 <HAL_I2C_Master_Transmit+0x1f8>)
 80023b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80023b4:	8979      	ldrh	r1, [r7, #10]
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	6a3a      	ldr	r2, [r7, #32]
 80023ba:	68f8      	ldr	r0, [r7, #12]
 80023bc:	f000 f89c 	bl	80024f8 <I2C_MasterRequestWrite>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e08d      	b.n	80024e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ca:	2300      	movs	r3, #0
 80023cc:	613b      	str	r3, [r7, #16]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	695b      	ldr	r3, [r3, #20]
 80023d4:	613b      	str	r3, [r7, #16]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80023e0:	e066      	b.n	80024b0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023e2:	697a      	ldr	r2, [r7, #20]
 80023e4:	6a39      	ldr	r1, [r7, #32]
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f000 fa22 	bl	8002830 <I2C_WaitOnTXEFlagUntilTimeout>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00d      	beq.n	800240e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	2b04      	cmp	r3, #4
 80023f8:	d107      	bne.n	800240a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002408:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e06b      	b.n	80024e6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002412:	781a      	ldrb	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241e:	1c5a      	adds	r2, r3, #1
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002428:	b29b      	uxth	r3, r3
 800242a:	3b01      	subs	r3, #1
 800242c:	b29a      	uxth	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002436:	3b01      	subs	r3, #1
 8002438:	b29a      	uxth	r2, r3
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	695b      	ldr	r3, [r3, #20]
 8002444:	f003 0304 	and.w	r3, r3, #4
 8002448:	2b04      	cmp	r3, #4
 800244a:	d11b      	bne.n	8002484 <HAL_I2C_Master_Transmit+0x188>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002450:	2b00      	cmp	r3, #0
 8002452:	d017      	beq.n	8002484 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002458:	781a      	ldrb	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800246e:	b29b      	uxth	r3, r3
 8002470:	3b01      	subs	r3, #1
 8002472:	b29a      	uxth	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800247c:	3b01      	subs	r3, #1
 800247e:	b29a      	uxth	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	6a39      	ldr	r1, [r7, #32]
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f000 fa19 	bl	80028c0 <I2C_WaitOnBTFFlagUntilTimeout>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d00d      	beq.n	80024b0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002498:	2b04      	cmp	r3, #4
 800249a:	d107      	bne.n	80024ac <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024aa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e01a      	b.n	80024e6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d194      	bne.n	80023e2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2220      	movs	r2, #32
 80024cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	e000      	b.n	80024e6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80024e4:	2302      	movs	r3, #2
  }
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3718      	adds	r7, #24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	00100002 	.word	0x00100002
 80024f4:	ffff0000 	.word	0xffff0000

080024f8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af02      	add	r7, sp, #8
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	603b      	str	r3, [r7, #0]
 8002504:	460b      	mov	r3, r1
 8002506:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	2b08      	cmp	r3, #8
 8002512:	d006      	beq.n	8002522 <I2C_MasterRequestWrite+0x2a>
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	2b01      	cmp	r3, #1
 8002518:	d003      	beq.n	8002522 <I2C_MasterRequestWrite+0x2a>
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002520:	d108      	bne.n	8002534 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002530:	601a      	str	r2, [r3, #0]
 8002532:	e00b      	b.n	800254c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002538:	2b12      	cmp	r3, #18
 800253a:	d107      	bne.n	800254c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800254a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 f84f 	bl	80025fc <I2C_WaitOnFlagUntilTimeout>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00d      	beq.n	8002580 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002572:	d103      	bne.n	800257c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800257a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	e035      	b.n	80025ec <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002588:	d108      	bne.n	800259c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800258a:	897b      	ldrh	r3, [r7, #10]
 800258c:	b2db      	uxtb	r3, r3
 800258e:	461a      	mov	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002598:	611a      	str	r2, [r3, #16]
 800259a:	e01b      	b.n	80025d4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800259c:	897b      	ldrh	r3, [r7, #10]
 800259e:	11db      	asrs	r3, r3, #7
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	f003 0306 	and.w	r3, r3, #6
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	f063 030f 	orn	r3, r3, #15
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	490e      	ldr	r1, [pc, #56]	@ (80025f4 <I2C_MasterRequestWrite+0xfc>)
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 f898 	bl	80026f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e010      	b.n	80025ec <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025ca:	897b      	ldrh	r3, [r7, #10]
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	4907      	ldr	r1, [pc, #28]	@ (80025f8 <I2C_MasterRequestWrite+0x100>)
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f000 f888 	bl	80026f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e000      	b.n	80025ec <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	00010008 	.word	0x00010008
 80025f8:	00010002 	.word	0x00010002

080025fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	603b      	str	r3, [r7, #0]
 8002608:	4613      	mov	r3, r2
 800260a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800260c:	e048      	b.n	80026a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002614:	d044      	beq.n	80026a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002616:	f7ff fa5b 	bl	8001ad0 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d302      	bcc.n	800262c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d139      	bne.n	80026a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	0c1b      	lsrs	r3, r3, #16
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b01      	cmp	r3, #1
 8002634:	d10d      	bne.n	8002652 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	43da      	mvns	r2, r3
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	4013      	ands	r3, r2
 8002642:	b29b      	uxth	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	461a      	mov	r2, r3
 8002650:	e00c      	b.n	800266c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	43da      	mvns	r2, r3
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	4013      	ands	r3, r2
 800265e:	b29b      	uxth	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	bf0c      	ite	eq
 8002664:	2301      	moveq	r3, #1
 8002666:	2300      	movne	r3, #0
 8002668:	b2db      	uxtb	r3, r3
 800266a:	461a      	mov	r2, r3
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	429a      	cmp	r2, r3
 8002670:	d116      	bne.n	80026a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2220      	movs	r2, #32
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268c:	f043 0220 	orr.w	r2, r3, #32
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e023      	b.n	80026e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	0c1b      	lsrs	r3, r3, #16
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d10d      	bne.n	80026c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	43da      	mvns	r2, r3
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	4013      	ands	r3, r2
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	bf0c      	ite	eq
 80026bc:	2301      	moveq	r3, #1
 80026be:	2300      	movne	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	461a      	mov	r2, r3
 80026c4:	e00c      	b.n	80026e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	43da      	mvns	r2, r3
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	4013      	ands	r3, r2
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	bf0c      	ite	eq
 80026d8:	2301      	moveq	r3, #1
 80026da:	2300      	movne	r3, #0
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	461a      	mov	r2, r3
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d093      	beq.n	800260e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3710      	adds	r7, #16
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
 80026fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026fe:	e071      	b.n	80027e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800270a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800270e:	d123      	bne.n	8002758 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800271e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002728:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2220      	movs	r2, #32
 8002734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002744:	f043 0204 	orr.w	r2, r3, #4
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e067      	b.n	8002828 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800275e:	d041      	beq.n	80027e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002760:	f7ff f9b6 	bl	8001ad0 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	429a      	cmp	r2, r3
 800276e:	d302      	bcc.n	8002776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d136      	bne.n	80027e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	0c1b      	lsrs	r3, r3, #16
 800277a:	b2db      	uxtb	r3, r3
 800277c:	2b01      	cmp	r3, #1
 800277e:	d10c      	bne.n	800279a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	43da      	mvns	r2, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	4013      	ands	r3, r2
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	e00b      	b.n	80027b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	43da      	mvns	r2, r3
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	4013      	ands	r3, r2
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	bf14      	ite	ne
 80027ac:	2301      	movne	r3, #1
 80027ae:	2300      	moveq	r3, #0
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d016      	beq.n	80027e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2220      	movs	r2, #32
 80027c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d0:	f043 0220 	orr.w	r2, r3, #32
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e021      	b.n	8002828 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	0c1b      	lsrs	r3, r3, #16
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d10c      	bne.n	8002808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	43da      	mvns	r2, r3
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	4013      	ands	r3, r2
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	bf14      	ite	ne
 8002800:	2301      	movne	r3, #1
 8002802:	2300      	moveq	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	e00b      	b.n	8002820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	43da      	mvns	r2, r3
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	4013      	ands	r3, r2
 8002814:	b29b      	uxth	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	bf14      	ite	ne
 800281a:	2301      	movne	r3, #1
 800281c:	2300      	moveq	r3, #0
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2b00      	cmp	r3, #0
 8002822:	f47f af6d 	bne.w	8002700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800283c:	e034      	b.n	80028a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f000 f886 	bl	8002950 <I2C_IsAcknowledgeFailed>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e034      	b.n	80028b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002854:	d028      	beq.n	80028a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002856:	f7ff f93b 	bl	8001ad0 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	68ba      	ldr	r2, [r7, #8]
 8002862:	429a      	cmp	r2, r3
 8002864:	d302      	bcc.n	800286c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d11d      	bne.n	80028a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002876:	2b80      	cmp	r3, #128	@ 0x80
 8002878:	d016      	beq.n	80028a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2220      	movs	r2, #32
 8002884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002894:	f043 0220 	orr.w	r2, r3, #32
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e007      	b.n	80028b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b2:	2b80      	cmp	r3, #128	@ 0x80
 80028b4:	d1c3      	bne.n	800283e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028cc:	e034      	b.n	8002938 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f000 f83e 	bl	8002950 <I2C_IsAcknowledgeFailed>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e034      	b.n	8002948 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e4:	d028      	beq.n	8002938 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028e6:	f7ff f8f3 	bl	8001ad0 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d302      	bcc.n	80028fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d11d      	bne.n	8002938 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	2b04      	cmp	r3, #4
 8002908:	d016      	beq.n	8002938 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2220      	movs	r2, #32
 8002914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	f043 0220 	orr.w	r2, r3, #32
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e007      	b.n	8002948 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f003 0304 	and.w	r3, r3, #4
 8002942:	2b04      	cmp	r3, #4
 8002944:	d1c3      	bne.n	80028ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002966:	d11b      	bne.n	80029a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002970:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2220      	movs	r2, #32
 800297c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298c:	f043 0204 	orr.w	r2, r3, #4
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e000      	b.n	80029a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
	...

080029b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e267      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d075      	beq.n	8002aba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029ce:	4b88      	ldr	r3, [pc, #544]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f003 030c 	and.w	r3, r3, #12
 80029d6:	2b04      	cmp	r3, #4
 80029d8:	d00c      	beq.n	80029f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029da:	4b85      	ldr	r3, [pc, #532]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029e2:	2b08      	cmp	r3, #8
 80029e4:	d112      	bne.n	8002a0c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029e6:	4b82      	ldr	r3, [pc, #520]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029f2:	d10b      	bne.n	8002a0c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f4:	4b7e      	ldr	r3, [pc, #504]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d05b      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x108>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d157      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e242      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a14:	d106      	bne.n	8002a24 <HAL_RCC_OscConfig+0x74>
 8002a16:	4b76      	ldr	r3, [pc, #472]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a75      	ldr	r2, [pc, #468]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a20:	6013      	str	r3, [r2, #0]
 8002a22:	e01d      	b.n	8002a60 <HAL_RCC_OscConfig+0xb0>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a2c:	d10c      	bne.n	8002a48 <HAL_RCC_OscConfig+0x98>
 8002a2e:	4b70      	ldr	r3, [pc, #448]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a6f      	ldr	r2, [pc, #444]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a38:	6013      	str	r3, [r2, #0]
 8002a3a:	4b6d      	ldr	r3, [pc, #436]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a6c      	ldr	r2, [pc, #432]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a44:	6013      	str	r3, [r2, #0]
 8002a46:	e00b      	b.n	8002a60 <HAL_RCC_OscConfig+0xb0>
 8002a48:	4b69      	ldr	r3, [pc, #420]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a68      	ldr	r2, [pc, #416]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a52:	6013      	str	r3, [r2, #0]
 8002a54:	4b66      	ldr	r3, [pc, #408]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a65      	ldr	r2, [pc, #404]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d013      	beq.n	8002a90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a68:	f7ff f832 	bl	8001ad0 <HAL_GetTick>
 8002a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a6e:	e008      	b.n	8002a82 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a70:	f7ff f82e 	bl	8001ad0 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2b64      	cmp	r3, #100	@ 0x64
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e207      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a82:	4b5b      	ldr	r3, [pc, #364]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d0f0      	beq.n	8002a70 <HAL_RCC_OscConfig+0xc0>
 8002a8e:	e014      	b.n	8002aba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a90:	f7ff f81e 	bl	8001ad0 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a98:	f7ff f81a 	bl	8001ad0 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b64      	cmp	r3, #100	@ 0x64
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e1f3      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aaa:	4b51      	ldr	r3, [pc, #324]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_RCC_OscConfig+0xe8>
 8002ab6:	e000      	b.n	8002aba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d063      	beq.n	8002b8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ac6:	4b4a      	ldr	r3, [pc, #296]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 030c 	and.w	r3, r3, #12
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00b      	beq.n	8002aea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ad2:	4b47      	ldr	r3, [pc, #284]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ada:	2b08      	cmp	r3, #8
 8002adc:	d11c      	bne.n	8002b18 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ade:	4b44      	ldr	r3, [pc, #272]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d116      	bne.n	8002b18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aea:	4b41      	ldr	r3, [pc, #260]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d005      	beq.n	8002b02 <HAL_RCC_OscConfig+0x152>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d001      	beq.n	8002b02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e1c7      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b02:	4b3b      	ldr	r3, [pc, #236]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	00db      	lsls	r3, r3, #3
 8002b10:	4937      	ldr	r1, [pc, #220]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b16:	e03a      	b.n	8002b8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d020      	beq.n	8002b62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b20:	4b34      	ldr	r3, [pc, #208]	@ (8002bf4 <HAL_RCC_OscConfig+0x244>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b26:	f7fe ffd3 	bl	8001ad0 <HAL_GetTick>
 8002b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b2e:	f7fe ffcf 	bl	8001ad0 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e1a8      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b40:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0f0      	beq.n	8002b2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b4c:	4b28      	ldr	r3, [pc, #160]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	4925      	ldr	r1, [pc, #148]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	600b      	str	r3, [r1, #0]
 8002b60:	e015      	b.n	8002b8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b62:	4b24      	ldr	r3, [pc, #144]	@ (8002bf4 <HAL_RCC_OscConfig+0x244>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b68:	f7fe ffb2 	bl	8001ad0 <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b70:	f7fe ffae 	bl	8001ad0 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e187      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b82:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1f0      	bne.n	8002b70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0308 	and.w	r3, r3, #8
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d036      	beq.n	8002c08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d016      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ba2:	4b15      	ldr	r3, [pc, #84]	@ (8002bf8 <HAL_RCC_OscConfig+0x248>)
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba8:	f7fe ff92 	bl	8001ad0 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb0:	f7fe ff8e 	bl	8001ad0 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e167      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d0f0      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x200>
 8002bce:	e01b      	b.n	8002c08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bd0:	4b09      	ldr	r3, [pc, #36]	@ (8002bf8 <HAL_RCC_OscConfig+0x248>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bd6:	f7fe ff7b 	bl	8001ad0 <HAL_GetTick>
 8002bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bdc:	e00e      	b.n	8002bfc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bde:	f7fe ff77 	bl	8001ad0 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d907      	bls.n	8002bfc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e150      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	42470000 	.word	0x42470000
 8002bf8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bfc:	4b88      	ldr	r3, [pc, #544]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002bfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1ea      	bne.n	8002bde <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f000 8097 	beq.w	8002d44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c16:	2300      	movs	r3, #0
 8002c18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c1a:	4b81      	ldr	r3, [pc, #516]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d10f      	bne.n	8002c46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c26:	2300      	movs	r3, #0
 8002c28:	60bb      	str	r3, [r7, #8]
 8002c2a:	4b7d      	ldr	r3, [pc, #500]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2e:	4a7c      	ldr	r2, [pc, #496]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c36:	4b7a      	ldr	r3, [pc, #488]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c42:	2301      	movs	r3, #1
 8002c44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c46:	4b77      	ldr	r3, [pc, #476]	@ (8002e24 <HAL_RCC_OscConfig+0x474>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d118      	bne.n	8002c84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c52:	4b74      	ldr	r3, [pc, #464]	@ (8002e24 <HAL_RCC_OscConfig+0x474>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a73      	ldr	r2, [pc, #460]	@ (8002e24 <HAL_RCC_OscConfig+0x474>)
 8002c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c5e:	f7fe ff37 	bl	8001ad0 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c66:	f7fe ff33 	bl	8001ad0 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e10c      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c78:	4b6a      	ldr	r3, [pc, #424]	@ (8002e24 <HAL_RCC_OscConfig+0x474>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0f0      	beq.n	8002c66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d106      	bne.n	8002c9a <HAL_RCC_OscConfig+0x2ea>
 8002c8c:	4b64      	ldr	r3, [pc, #400]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c90:	4a63      	ldr	r2, [pc, #396]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002c92:	f043 0301 	orr.w	r3, r3, #1
 8002c96:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c98:	e01c      	b.n	8002cd4 <HAL_RCC_OscConfig+0x324>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	2b05      	cmp	r3, #5
 8002ca0:	d10c      	bne.n	8002cbc <HAL_RCC_OscConfig+0x30c>
 8002ca2:	4b5f      	ldr	r3, [pc, #380]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca6:	4a5e      	ldr	r2, [pc, #376]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002ca8:	f043 0304 	orr.w	r3, r3, #4
 8002cac:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cae:	4b5c      	ldr	r3, [pc, #368]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb2:	4a5b      	ldr	r2, [pc, #364]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cba:	e00b      	b.n	8002cd4 <HAL_RCC_OscConfig+0x324>
 8002cbc:	4b58      	ldr	r3, [pc, #352]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc0:	4a57      	ldr	r2, [pc, #348]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002cc2:	f023 0301 	bic.w	r3, r3, #1
 8002cc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cc8:	4b55      	ldr	r3, [pc, #340]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ccc:	4a54      	ldr	r2, [pc, #336]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002cce:	f023 0304 	bic.w	r3, r3, #4
 8002cd2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d015      	beq.n	8002d08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cdc:	f7fe fef8 	bl	8001ad0 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ce2:	e00a      	b.n	8002cfa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce4:	f7fe fef4 	bl	8001ad0 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e0cb      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cfa:	4b49      	ldr	r3, [pc, #292]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d0ee      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x334>
 8002d06:	e014      	b.n	8002d32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d08:	f7fe fee2 	bl	8001ad0 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d0e:	e00a      	b.n	8002d26 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d10:	f7fe fede 	bl	8001ad0 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e0b5      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d26:	4b3e      	ldr	r3, [pc, #248]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1ee      	bne.n	8002d10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d32:	7dfb      	ldrb	r3, [r7, #23]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d105      	bne.n	8002d44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d38:	4b39      	ldr	r3, [pc, #228]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3c:	4a38      	ldr	r2, [pc, #224]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002d3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d42:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 80a1 	beq.w	8002e90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d4e:	4b34      	ldr	r3, [pc, #208]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 030c 	and.w	r3, r3, #12
 8002d56:	2b08      	cmp	r3, #8
 8002d58:	d05c      	beq.n	8002e14 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d141      	bne.n	8002de6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d62:	4b31      	ldr	r3, [pc, #196]	@ (8002e28 <HAL_RCC_OscConfig+0x478>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d68:	f7fe feb2 	bl	8001ad0 <HAL_GetTick>
 8002d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d70:	f7fe feae 	bl	8001ad0 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e087      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d82:	4b27      	ldr	r3, [pc, #156]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1f0      	bne.n	8002d70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69da      	ldr	r2, [r3, #28]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	431a      	orrs	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9c:	019b      	lsls	r3, r3, #6
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da4:	085b      	lsrs	r3, r3, #1
 8002da6:	3b01      	subs	r3, #1
 8002da8:	041b      	lsls	r3, r3, #16
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db0:	061b      	lsls	r3, r3, #24
 8002db2:	491b      	ldr	r1, [pc, #108]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002db8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e28 <HAL_RCC_OscConfig+0x478>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dbe:	f7fe fe87 	bl	8001ad0 <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc6:	f7fe fe83 	bl	8001ad0 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e05c      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dd8:	4b11      	ldr	r3, [pc, #68]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0f0      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x416>
 8002de4:	e054      	b.n	8002e90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de6:	4b10      	ldr	r3, [pc, #64]	@ (8002e28 <HAL_RCC_OscConfig+0x478>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dec:	f7fe fe70 	bl	8001ad0 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df4:	f7fe fe6c 	bl	8001ad0 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e045      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e06:	4b06      	ldr	r3, [pc, #24]	@ (8002e20 <HAL_RCC_OscConfig+0x470>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1f0      	bne.n	8002df4 <HAL_RCC_OscConfig+0x444>
 8002e12:	e03d      	b.n	8002e90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d107      	bne.n	8002e2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e038      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
 8002e20:	40023800 	.word	0x40023800
 8002e24:	40007000 	.word	0x40007000
 8002e28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e9c <HAL_RCC_OscConfig+0x4ec>)
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d028      	beq.n	8002e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d121      	bne.n	8002e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d11a      	bne.n	8002e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d111      	bne.n	8002e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e72:	085b      	lsrs	r3, r3, #1
 8002e74:	3b01      	subs	r3, #1
 8002e76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d107      	bne.n	8002e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d001      	beq.n	8002e90 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e000      	b.n	8002e92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3718      	adds	r7, #24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40023800 	.word	0x40023800

08002ea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e0cc      	b.n	800304e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb4:	4b68      	ldr	r3, [pc, #416]	@ (8003058 <HAL_RCC_ClockConfig+0x1b8>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0307 	and.w	r3, r3, #7
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d90c      	bls.n	8002edc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ec2:	4b65      	ldr	r3, [pc, #404]	@ (8003058 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eca:	4b63      	ldr	r3, [pc, #396]	@ (8003058 <HAL_RCC_ClockConfig+0x1b8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d001      	beq.n	8002edc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e0b8      	b.n	800304e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d020      	beq.n	8002f2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0304 	and.w	r3, r3, #4
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d005      	beq.n	8002f00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef4:	4b59      	ldr	r3, [pc, #356]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	4a58      	ldr	r2, [pc, #352]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002efa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002efe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0308 	and.w	r3, r3, #8
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d005      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f0c:	4b53      	ldr	r3, [pc, #332]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	4a52      	ldr	r2, [pc, #328]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f18:	4b50      	ldr	r3, [pc, #320]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	494d      	ldr	r1, [pc, #308]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d044      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d107      	bne.n	8002f4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3e:	4b47      	ldr	r3, [pc, #284]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d119      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e07f      	b.n	800304e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d003      	beq.n	8002f5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f5a:	2b03      	cmp	r3, #3
 8002f5c:	d107      	bne.n	8002f6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5e:	4b3f      	ldr	r3, [pc, #252]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d109      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e06f      	b.n	800304e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f6e:	4b3b      	ldr	r3, [pc, #236]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e067      	b.n	800304e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f7e:	4b37      	ldr	r3, [pc, #220]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f023 0203 	bic.w	r2, r3, #3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	4934      	ldr	r1, [pc, #208]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f90:	f7fe fd9e 	bl	8001ad0 <HAL_GetTick>
 8002f94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f96:	e00a      	b.n	8002fae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f98:	f7fe fd9a 	bl	8001ad0 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e04f      	b.n	800304e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fae:	4b2b      	ldr	r3, [pc, #172]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 020c 	and.w	r2, r3, #12
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d1eb      	bne.n	8002f98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fc0:	4b25      	ldr	r3, [pc, #148]	@ (8003058 <HAL_RCC_ClockConfig+0x1b8>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d20c      	bcs.n	8002fe8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fce:	4b22      	ldr	r3, [pc, #136]	@ (8003058 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd0:	683a      	ldr	r2, [r7, #0]
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd6:	4b20      	ldr	r3, [pc, #128]	@ (8003058 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d001      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e032      	b.n	800304e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d008      	beq.n	8003006 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff4:	4b19      	ldr	r3, [pc, #100]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	4916      	ldr	r1, [pc, #88]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8003002:	4313      	orrs	r3, r2
 8003004:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d009      	beq.n	8003026 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003012:	4b12      	ldr	r3, [pc, #72]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	490e      	ldr	r1, [pc, #56]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 8003022:	4313      	orrs	r3, r2
 8003024:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003026:	f000 f821 	bl	800306c <HAL_RCC_GetSysClockFreq>
 800302a:	4602      	mov	r2, r0
 800302c:	4b0b      	ldr	r3, [pc, #44]	@ (800305c <HAL_RCC_ClockConfig+0x1bc>)
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	091b      	lsrs	r3, r3, #4
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	490a      	ldr	r1, [pc, #40]	@ (8003060 <HAL_RCC_ClockConfig+0x1c0>)
 8003038:	5ccb      	ldrb	r3, [r1, r3]
 800303a:	fa22 f303 	lsr.w	r3, r2, r3
 800303e:	4a09      	ldr	r2, [pc, #36]	@ (8003064 <HAL_RCC_ClockConfig+0x1c4>)
 8003040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003042:	4b09      	ldr	r3, [pc, #36]	@ (8003068 <HAL_RCC_ClockConfig+0x1c8>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7fd fde8 	bl	8000c1c <HAL_InitTick>

  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40023c00 	.word	0x40023c00
 800305c:	40023800 	.word	0x40023800
 8003060:	08008978 	.word	0x08008978
 8003064:	20000000 	.word	0x20000000
 8003068:	20000008 	.word	0x20000008

0800306c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800306c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003070:	b094      	sub	sp, #80	@ 0x50
 8003072:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003074:	2300      	movs	r3, #0
 8003076:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003078:	2300      	movs	r3, #0
 800307a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003084:	4b79      	ldr	r3, [pc, #484]	@ (800326c <HAL_RCC_GetSysClockFreq+0x200>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f003 030c 	and.w	r3, r3, #12
 800308c:	2b08      	cmp	r3, #8
 800308e:	d00d      	beq.n	80030ac <HAL_RCC_GetSysClockFreq+0x40>
 8003090:	2b08      	cmp	r3, #8
 8003092:	f200 80e1 	bhi.w	8003258 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003096:	2b00      	cmp	r3, #0
 8003098:	d002      	beq.n	80030a0 <HAL_RCC_GetSysClockFreq+0x34>
 800309a:	2b04      	cmp	r3, #4
 800309c:	d003      	beq.n	80030a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800309e:	e0db      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030a0:	4b73      	ldr	r3, [pc, #460]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x204>)
 80030a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030a4:	e0db      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030a6:	4b73      	ldr	r3, [pc, #460]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x208>)
 80030a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030aa:	e0d8      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030ac:	4b6f      	ldr	r3, [pc, #444]	@ (800326c <HAL_RCC_GetSysClockFreq+0x200>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030b6:	4b6d      	ldr	r3, [pc, #436]	@ (800326c <HAL_RCC_GetSysClockFreq+0x200>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d063      	beq.n	800318a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030c2:	4b6a      	ldr	r3, [pc, #424]	@ (800326c <HAL_RCC_GetSysClockFreq+0x200>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	099b      	lsrs	r3, r3, #6
 80030c8:	2200      	movs	r2, #0
 80030ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80030ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80030d6:	2300      	movs	r3, #0
 80030d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80030da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80030de:	4622      	mov	r2, r4
 80030e0:	462b      	mov	r3, r5
 80030e2:	f04f 0000 	mov.w	r0, #0
 80030e6:	f04f 0100 	mov.w	r1, #0
 80030ea:	0159      	lsls	r1, r3, #5
 80030ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030f0:	0150      	lsls	r0, r2, #5
 80030f2:	4602      	mov	r2, r0
 80030f4:	460b      	mov	r3, r1
 80030f6:	4621      	mov	r1, r4
 80030f8:	1a51      	subs	r1, r2, r1
 80030fa:	6139      	str	r1, [r7, #16]
 80030fc:	4629      	mov	r1, r5
 80030fe:	eb63 0301 	sbc.w	r3, r3, r1
 8003102:	617b      	str	r3, [r7, #20]
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	f04f 0300 	mov.w	r3, #0
 800310c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003110:	4659      	mov	r1, fp
 8003112:	018b      	lsls	r3, r1, #6
 8003114:	4651      	mov	r1, sl
 8003116:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800311a:	4651      	mov	r1, sl
 800311c:	018a      	lsls	r2, r1, #6
 800311e:	4651      	mov	r1, sl
 8003120:	ebb2 0801 	subs.w	r8, r2, r1
 8003124:	4659      	mov	r1, fp
 8003126:	eb63 0901 	sbc.w	r9, r3, r1
 800312a:	f04f 0200 	mov.w	r2, #0
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003136:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800313a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800313e:	4690      	mov	r8, r2
 8003140:	4699      	mov	r9, r3
 8003142:	4623      	mov	r3, r4
 8003144:	eb18 0303 	adds.w	r3, r8, r3
 8003148:	60bb      	str	r3, [r7, #8]
 800314a:	462b      	mov	r3, r5
 800314c:	eb49 0303 	adc.w	r3, r9, r3
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	f04f 0200 	mov.w	r2, #0
 8003156:	f04f 0300 	mov.w	r3, #0
 800315a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800315e:	4629      	mov	r1, r5
 8003160:	024b      	lsls	r3, r1, #9
 8003162:	4621      	mov	r1, r4
 8003164:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003168:	4621      	mov	r1, r4
 800316a:	024a      	lsls	r2, r1, #9
 800316c:	4610      	mov	r0, r2
 800316e:	4619      	mov	r1, r3
 8003170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003172:	2200      	movs	r2, #0
 8003174:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003176:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003178:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800317c:	f7fd f880 	bl	8000280 <__aeabi_uldivmod>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	4613      	mov	r3, r2
 8003186:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003188:	e058      	b.n	800323c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800318a:	4b38      	ldr	r3, [pc, #224]	@ (800326c <HAL_RCC_GetSysClockFreq+0x200>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	099b      	lsrs	r3, r3, #6
 8003190:	2200      	movs	r2, #0
 8003192:	4618      	mov	r0, r3
 8003194:	4611      	mov	r1, r2
 8003196:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800319a:	623b      	str	r3, [r7, #32]
 800319c:	2300      	movs	r3, #0
 800319e:	627b      	str	r3, [r7, #36]	@ 0x24
 80031a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031a4:	4642      	mov	r2, r8
 80031a6:	464b      	mov	r3, r9
 80031a8:	f04f 0000 	mov.w	r0, #0
 80031ac:	f04f 0100 	mov.w	r1, #0
 80031b0:	0159      	lsls	r1, r3, #5
 80031b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031b6:	0150      	lsls	r0, r2, #5
 80031b8:	4602      	mov	r2, r0
 80031ba:	460b      	mov	r3, r1
 80031bc:	4641      	mov	r1, r8
 80031be:	ebb2 0a01 	subs.w	sl, r2, r1
 80031c2:	4649      	mov	r1, r9
 80031c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031dc:	ebb2 040a 	subs.w	r4, r2, sl
 80031e0:	eb63 050b 	sbc.w	r5, r3, fp
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	f04f 0300 	mov.w	r3, #0
 80031ec:	00eb      	lsls	r3, r5, #3
 80031ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031f2:	00e2      	lsls	r2, r4, #3
 80031f4:	4614      	mov	r4, r2
 80031f6:	461d      	mov	r5, r3
 80031f8:	4643      	mov	r3, r8
 80031fa:	18e3      	adds	r3, r4, r3
 80031fc:	603b      	str	r3, [r7, #0]
 80031fe:	464b      	mov	r3, r9
 8003200:	eb45 0303 	adc.w	r3, r5, r3
 8003204:	607b      	str	r3, [r7, #4]
 8003206:	f04f 0200 	mov.w	r2, #0
 800320a:	f04f 0300 	mov.w	r3, #0
 800320e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003212:	4629      	mov	r1, r5
 8003214:	028b      	lsls	r3, r1, #10
 8003216:	4621      	mov	r1, r4
 8003218:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800321c:	4621      	mov	r1, r4
 800321e:	028a      	lsls	r2, r1, #10
 8003220:	4610      	mov	r0, r2
 8003222:	4619      	mov	r1, r3
 8003224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003226:	2200      	movs	r2, #0
 8003228:	61bb      	str	r3, [r7, #24]
 800322a:	61fa      	str	r2, [r7, #28]
 800322c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003230:	f7fd f826 	bl	8000280 <__aeabi_uldivmod>
 8003234:	4602      	mov	r2, r0
 8003236:	460b      	mov	r3, r1
 8003238:	4613      	mov	r3, r2
 800323a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800323c:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <HAL_RCC_GetSysClockFreq+0x200>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	0c1b      	lsrs	r3, r3, #16
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	3301      	adds	r3, #1
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800324c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800324e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003250:	fbb2 f3f3 	udiv	r3, r2, r3
 8003254:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003256:	e002      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003258:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x204>)
 800325a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800325c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800325e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003260:	4618      	mov	r0, r3
 8003262:	3750      	adds	r7, #80	@ 0x50
 8003264:	46bd      	mov	sp, r7
 8003266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800
 8003270:	00f42400 	.word	0x00f42400
 8003274:	007a1200 	.word	0x007a1200

08003278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800327c:	4b03      	ldr	r3, [pc, #12]	@ (800328c <HAL_RCC_GetHCLKFreq+0x14>)
 800327e:	681b      	ldr	r3, [r3, #0]
}
 8003280:	4618      	mov	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	20000000 	.word	0x20000000

08003290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003294:	f7ff fff0 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 8003298:	4602      	mov	r2, r0
 800329a:	4b05      	ldr	r3, [pc, #20]	@ (80032b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	0a9b      	lsrs	r3, r3, #10
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	4903      	ldr	r1, [pc, #12]	@ (80032b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032a6:	5ccb      	ldrb	r3, [r1, r3]
 80032a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40023800 	.word	0x40023800
 80032b4:	08008988 	.word	0x08008988

080032b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032bc:	f7ff ffdc 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 80032c0:	4602      	mov	r2, r0
 80032c2:	4b05      	ldr	r3, [pc, #20]	@ (80032d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	0b5b      	lsrs	r3, r3, #13
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	4903      	ldr	r1, [pc, #12]	@ (80032dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ce:	5ccb      	ldrb	r3, [r1, r3]
 80032d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	40023800 	.word	0x40023800
 80032dc:	08008988 	.word	0x08008988

080032e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	220f      	movs	r2, #15
 80032ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032f0:	4b12      	ldr	r3, [pc, #72]	@ (800333c <HAL_RCC_GetClockConfig+0x5c>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 0203 	and.w	r2, r3, #3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032fc:	4b0f      	ldr	r3, [pc, #60]	@ (800333c <HAL_RCC_GetClockConfig+0x5c>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003308:	4b0c      	ldr	r3, [pc, #48]	@ (800333c <HAL_RCC_GetClockConfig+0x5c>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003314:	4b09      	ldr	r3, [pc, #36]	@ (800333c <HAL_RCC_GetClockConfig+0x5c>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	08db      	lsrs	r3, r3, #3
 800331a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003322:	4b07      	ldr	r3, [pc, #28]	@ (8003340 <HAL_RCC_GetClockConfig+0x60>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0207 	and.w	r2, r3, #7
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	601a      	str	r2, [r3, #0]
}
 800332e:	bf00      	nop
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40023800 	.word	0x40023800
 8003340:	40023c00 	.word	0x40023c00

08003344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e07b      	b.n	800344e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	2b00      	cmp	r3, #0
 800335c:	d108      	bne.n	8003370 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003366:	d009      	beq.n	800337c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	61da      	str	r2, [r3, #28]
 800336e:	e005      	b.n	800337c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2b00      	cmp	r3, #0
 800338c:	d106      	bne.n	800339c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7fd fbc4 	bl	8000b24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2202      	movs	r2, #2
 80033a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80033c4:	431a      	orrs	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	431a      	orrs	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	431a      	orrs	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033ec:	431a      	orrs	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033f6:	431a      	orrs	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003400:	ea42 0103 	orr.w	r1, r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003408:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	430a      	orrs	r2, r1
 8003412:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	0c1b      	lsrs	r3, r3, #16
 800341a:	f003 0104 	and.w	r1, r3, #4
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	f003 0210 	and.w	r2, r3, #16
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	69da      	ldr	r2, [r3, #28]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800343c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
 8003464:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800346c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003474:	7dfb      	ldrb	r3, [r7, #23]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d00c      	beq.n	8003494 <HAL_SPI_TransmitReceive_IT+0x3c>
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003480:	d106      	bne.n	8003490 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d102      	bne.n	8003490 <HAL_SPI_TransmitReceive_IT+0x38>
 800348a:	7dfb      	ldrb	r3, [r7, #23]
 800348c:	2b04      	cmp	r3, #4
 800348e:	d001      	beq.n	8003494 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003490:	2302      	movs	r3, #2
 8003492:	e061      	b.n	8003558 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d005      	beq.n	80034a6 <HAL_SPI_TransmitReceive_IT+0x4e>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d002      	beq.n	80034a6 <HAL_SPI_TransmitReceive_IT+0x4e>
 80034a0:	887b      	ldrh	r3, [r7, #2]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e056      	b.n	8003558 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d101      	bne.n	80034b8 <HAL_SPI_TransmitReceive_IT+0x60>
 80034b4:	2302      	movs	r3, #2
 80034b6:	e04f      	b.n	8003558 <HAL_SPI_TransmitReceive_IT+0x100>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	d003      	beq.n	80034d4 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2205      	movs	r2, #5
 80034d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	887a      	ldrh	r2, [r7, #2]
 80034e4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	887a      	ldrh	r2, [r7, #2]
 80034ea:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	887a      	ldrh	r2, [r7, #2]
 80034f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	887a      	ldrh	r2, [r7, #2]
 80034fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d006      	beq.n	8003514 <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	4a16      	ldr	r2, [pc, #88]	@ (8003564 <HAL_SPI_TransmitReceive_IT+0x10c>)
 800350a:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4a16      	ldr	r2, [pc, #88]	@ (8003568 <HAL_SPI_TransmitReceive_IT+0x110>)
 8003510:	645a      	str	r2, [r3, #68]	@ 0x44
 8003512:	e005      	b.n	8003520 <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4a15      	ldr	r2, [pc, #84]	@ (800356c <HAL_SPI_TransmitReceive_IT+0x114>)
 8003518:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	4a14      	ldr	r2, [pc, #80]	@ (8003570 <HAL_SPI_TransmitReceive_IT+0x118>)
 800351e:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800352a:	2b40      	cmp	r3, #64	@ 0x40
 800352c:	d007      	beq.n	800353e <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800353c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8003554:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	371c      	adds	r7, #28
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	08003889 	.word	0x08003889
 8003568:	080038e9 	.word	0x080038e9
 800356c:	080037c5 	.word	0x080037c5
 8003570:	08003829 	.word	0x08003829

08003574 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b088      	sub	sp, #32
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	099b      	lsrs	r3, r3, #6
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10f      	bne.n	80035b8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00a      	beq.n	80035b8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	099b      	lsrs	r3, r3, #6
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d004      	beq.n	80035b8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	4798      	blx	r3
    return;
 80035b6:	e0d7      	b.n	8003768 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	085b      	lsrs	r3, r3, #1
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00a      	beq.n	80035da <HAL_SPI_IRQHandler+0x66>
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	09db      	lsrs	r3, r3, #7
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d004      	beq.n	80035da <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	4798      	blx	r3
    return;
 80035d8:	e0c6      	b.n	8003768 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	095b      	lsrs	r3, r3, #5
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10c      	bne.n	8003600 <HAL_SPI_IRQHandler+0x8c>
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	099b      	lsrs	r3, r3, #6
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d106      	bne.n	8003600 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	0a1b      	lsrs	r3, r3, #8
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 80b4 	beq.w	8003768 <HAL_SPI_IRQHandler+0x1f4>
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	095b      	lsrs	r3, r3, #5
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 80ad 	beq.w	8003768 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	099b      	lsrs	r3, r3, #6
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d023      	beq.n	8003662 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b03      	cmp	r3, #3
 8003624:	d011      	beq.n	800364a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362a:	f043 0204 	orr.w	r2, r3, #4
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003632:	2300      	movs	r3, #0
 8003634:	617b      	str	r3, [r7, #20]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	617b      	str	r3, [r7, #20]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	617b      	str	r3, [r7, #20]
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	e00b      	b.n	8003662 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800364a:	2300      	movs	r3, #0
 800364c:	613b      	str	r3, [r7, #16]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	613b      	str	r3, [r7, #16]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	613b      	str	r3, [r7, #16]
 800365e:	693b      	ldr	r3, [r7, #16]
        return;
 8003660:	e082      	b.n	8003768 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	095b      	lsrs	r3, r3, #5
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d014      	beq.n	8003698 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003672:	f043 0201 	orr.w	r2, r3, #1
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800367a:	2300      	movs	r3, #0
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	60fb      	str	r3, [r7, #12]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003694:	601a      	str	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	0a1b      	lsrs	r3, r3, #8
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00c      	beq.n	80036be <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a8:	f043 0208 	orr.w	r2, r3, #8
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80036b0:	2300      	movs	r3, #0
 80036b2:	60bb      	str	r3, [r7, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	60bb      	str	r3, [r7, #8]
 80036bc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d04f      	beq.n	8003766 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80036d4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d104      	bne.n	80036f2 <HAL_SPI_IRQHandler+0x17e>
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d034      	beq.n	800375c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0203 	bic.w	r2, r2, #3
 8003700:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003706:	2b00      	cmp	r3, #0
 8003708:	d011      	beq.n	800372e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800370e:	4a18      	ldr	r2, [pc, #96]	@ (8003770 <HAL_SPI_IRQHandler+0x1fc>)
 8003710:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003716:	4618      	mov	r0, r3
 8003718:	f7fe faec 	bl	8001cf4 <HAL_DMA_Abort_IT>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d005      	beq.n	800372e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003726:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003732:	2b00      	cmp	r3, #0
 8003734:	d016      	beq.n	8003764 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800373a:	4a0d      	ldr	r2, [pc, #52]	@ (8003770 <HAL_SPI_IRQHandler+0x1fc>)
 800373c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003742:	4618      	mov	r0, r3
 8003744:	f7fe fad6 	bl	8001cf4 <HAL_DMA_Abort_IT>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003752:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800375a:	e003      	b.n	8003764 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 f813 	bl	8003788 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003762:	e000      	b.n	8003766 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003764:	bf00      	nop
    return;
 8003766:	bf00      	nop
  }
}
 8003768:	3720      	adds	r7, #32
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	0800379d 	.word	0x0800379d

08003774 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f7ff ffe6 	bl	8003788 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80037bc:	bf00      	nop
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f103 020c 	add.w	r2, r3, #12
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d8:	7812      	ldrb	r2, [r2, #0]
 80037da:	b2d2      	uxtb	r2, r2
 80037dc:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d10f      	bne.n	8003820 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800380e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003814:	b29b      	uxth	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d102      	bne.n	8003820 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 f970 	bl	8003b00 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003820:	bf00      	nop
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	330c      	adds	r3, #12
 800383a:	7812      	ldrb	r2, [r2, #0]
 800383c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003842:	1c5a      	adds	r2, r3, #1
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800384c:	b29b      	uxth	r3, r3
 800384e:	3b01      	subs	r3, #1
 8003850:	b29a      	uxth	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800385a:	b29b      	uxth	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10f      	bne.n	8003880 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800386e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003874:	b29b      	uxth	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d102      	bne.n	8003880 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f940 	bl	8003b00 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003880:	bf00      	nop
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389a:	b292      	uxth	r2, r2
 800389c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a2:	1c9a      	adds	r2, r3, #2
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	3b01      	subs	r3, #1
 80038b0:	b29a      	uxth	r2, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10f      	bne.n	80038e0 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038ce:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d102      	bne.n	80038e0 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 f910 	bl	8003b00 <SPI_CloseRxTx_ISR>
    }
  }
}
 80038e0:	bf00      	nop
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f4:	881a      	ldrh	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003900:	1c9a      	adds	r2, r3, #2
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800390a:	b29b      	uxth	r3, r3
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003918:	b29b      	uxth	r3, r3
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10f      	bne.n	800393e <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800392c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003932:	b29b      	uxth	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	d102      	bne.n	800393e <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 f8e1 	bl	8003b00 <SPI_CloseRxTx_ISR>
    }
  }
}
 800393e:	bf00      	nop
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
	...

08003948 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	603b      	str	r3, [r7, #0]
 8003954:	4613      	mov	r3, r2
 8003956:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003958:	f7fe f8ba 	bl	8001ad0 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003960:	1a9b      	subs	r3, r3, r2
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	4413      	add	r3, r2
 8003966:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003968:	f7fe f8b2 	bl	8001ad0 <HAL_GetTick>
 800396c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800396e:	4b39      	ldr	r3, [pc, #228]	@ (8003a54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	015b      	lsls	r3, r3, #5
 8003974:	0d1b      	lsrs	r3, r3, #20
 8003976:	69fa      	ldr	r2, [r7, #28]
 8003978:	fb02 f303 	mul.w	r3, r2, r3
 800397c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800397e:	e055      	b.n	8003a2c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003986:	d051      	beq.n	8003a2c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003988:	f7fe f8a2 	bl	8001ad0 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	69fa      	ldr	r2, [r7, #28]
 8003994:	429a      	cmp	r2, r3
 8003996:	d902      	bls.n	800399e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d13d      	bne.n	8003a1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80039ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039b6:	d111      	bne.n	80039dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039c0:	d004      	beq.n	80039cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ca:	d107      	bne.n	80039dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039e4:	d10f      	bne.n	8003a06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e018      	b.n	8003a4c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d102      	bne.n	8003a26 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	61fb      	str	r3, [r7, #28]
 8003a24:	e002      	b.n	8003a2c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	4013      	ands	r3, r2
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	bf0c      	ite	eq
 8003a3c:	2301      	moveq	r3, #1
 8003a3e:	2300      	movne	r3, #0
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	461a      	mov	r2, r3
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d19a      	bne.n	8003980 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3720      	adds	r7, #32
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	20000000 	.word	0x20000000

08003a58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b088      	sub	sp, #32
 8003a5c:	af02      	add	r7, sp, #8
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	2102      	movs	r1, #2
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f7ff ff6a 	bl	8003948 <SPI_WaitFlagStateUntilTimeout>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7e:	f043 0220 	orr.w	r2, r3, #32
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e032      	b.n	8003af0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8003af8 <SPI_EndRxTxTransaction+0xa0>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8003afc <SPI_EndRxTxTransaction+0xa4>)
 8003a90:	fba2 2303 	umull	r2, r3, r2, r3
 8003a94:	0d5b      	lsrs	r3, r3, #21
 8003a96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a9a:	fb02 f303 	mul.w	r3, r2, r3
 8003a9e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003aa8:	d112      	bne.n	8003ad0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2180      	movs	r1, #128	@ 0x80
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f7ff ff47 	bl	8003948 <SPI_WaitFlagStateUntilTimeout>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d016      	beq.n	8003aee <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ac4:	f043 0220 	orr.w	r2, r3, #32
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e00f      	b.n	8003af0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00a      	beq.n	8003aec <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ae6:	2b80      	cmp	r3, #128	@ 0x80
 8003ae8:	d0f2      	beq.n	8003ad0 <SPI_EndRxTxTransaction+0x78>
 8003aea:	e000      	b.n	8003aee <SPI_EndRxTxTransaction+0x96>
        break;
 8003aec:	bf00      	nop
  }

  return HAL_OK;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	20000000 	.word	0x20000000
 8003afc:	165e9f81 	.word	0x165e9f81

08003b00 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003b08:	4b35      	ldr	r3, [pc, #212]	@ (8003be0 <SPI_CloseRxTx_ISR+0xe0>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a35      	ldr	r2, [pc, #212]	@ (8003be4 <SPI_CloseRxTx_ISR+0xe4>)
 8003b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b12:	0a5b      	lsrs	r3, r3, #9
 8003b14:	2264      	movs	r2, #100	@ 0x64
 8003b16:	fb02 f303 	mul.w	r3, r2, r3
 8003b1a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b1c:	f7fd ffd8 	bl	8001ad0 <HAL_GetTick>
 8003b20:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0220 	bic.w	r2, r2, #32
 8003b30:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d106      	bne.n	8003b46 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b3c:	f043 0220 	orr.w	r2, r3, #32
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003b44:	e009      	b.n	8003b5a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d0eb      	beq.n	8003b32 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	2164      	movs	r1, #100	@ 0x64
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f7ff ff7a 	bl	8003a58 <SPI_EndRxTxTransaction>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d005      	beq.n	8003b76 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6e:	f043 0220 	orr.w	r2, r3, #32
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10a      	bne.n	8003b94 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d115      	bne.n	8003bc8 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b04      	cmp	r3, #4
 8003ba6:	d107      	bne.n	8003bb8 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff fddf 	bl	8003774 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003bb6:	e00e      	b.n	8003bd6 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f7fc fe31 	bl	8000828 <HAL_SPI_TxRxCpltCallback>
}
 8003bc6:	e006      	b.n	8003bd6 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f7ff fdd9 	bl	8003788 <HAL_SPI_ErrorCallback>
}
 8003bd6:	bf00      	nop
 8003bd8:	3718      	adds	r7, #24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	20000000 	.word	0x20000000
 8003be4:	057619f1 	.word	0x057619f1

08003be8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e041      	b.n	8003c7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d106      	bne.n	8003c14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f839 	bl	8003c86 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2202      	movs	r2, #2
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	3304      	adds	r3, #4
 8003c24:	4619      	mov	r1, r3
 8003c26:	4610      	mov	r0, r2
 8003c28:	f000 f9bc 	bl	8003fa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003c8e:	bf00      	nop
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
	...

08003c9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d001      	beq.n	8003cb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e044      	b.n	8003d3e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0201 	orr.w	r2, r2, #1
 8003cca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a1e      	ldr	r2, [pc, #120]	@ (8003d4c <HAL_TIM_Base_Start_IT+0xb0>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d018      	beq.n	8003d08 <HAL_TIM_Base_Start_IT+0x6c>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cde:	d013      	beq.n	8003d08 <HAL_TIM_Base_Start_IT+0x6c>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a1a      	ldr	r2, [pc, #104]	@ (8003d50 <HAL_TIM_Base_Start_IT+0xb4>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d00e      	beq.n	8003d08 <HAL_TIM_Base_Start_IT+0x6c>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a19      	ldr	r2, [pc, #100]	@ (8003d54 <HAL_TIM_Base_Start_IT+0xb8>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d009      	beq.n	8003d08 <HAL_TIM_Base_Start_IT+0x6c>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a17      	ldr	r2, [pc, #92]	@ (8003d58 <HAL_TIM_Base_Start_IT+0xbc>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d004      	beq.n	8003d08 <HAL_TIM_Base_Start_IT+0x6c>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a16      	ldr	r2, [pc, #88]	@ (8003d5c <HAL_TIM_Base_Start_IT+0xc0>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d111      	bne.n	8003d2c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 0307 	and.w	r3, r3, #7
 8003d12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2b06      	cmp	r3, #6
 8003d18:	d010      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f042 0201 	orr.w	r2, r2, #1
 8003d28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d2a:	e007      	b.n	8003d3c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3714      	adds	r7, #20
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	40010000 	.word	0x40010000
 8003d50:	40000400 	.word	0x40000400
 8003d54:	40000800 	.word	0x40000800
 8003d58:	40000c00 	.word	0x40000c00
 8003d5c:	40014000 	.word	0x40014000

08003d60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d020      	beq.n	8003dc4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d01b      	beq.n	8003dc4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f06f 0202 	mvn.w	r2, #2
 8003d94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	f003 0303 	and.w	r3, r3, #3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f8dc 	bl	8003f68 <HAL_TIM_IC_CaptureCallback>
 8003db0:	e005      	b.n	8003dbe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f8ce 	bl	8003f54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f000 f8df 	bl	8003f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d020      	beq.n	8003e10 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f003 0304 	and.w	r3, r3, #4
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d01b      	beq.n	8003e10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f06f 0204 	mvn.w	r2, #4
 8003de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2202      	movs	r2, #2
 8003de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d003      	beq.n	8003dfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f8b6 	bl	8003f68 <HAL_TIM_IC_CaptureCallback>
 8003dfc:	e005      	b.n	8003e0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f8a8 	bl	8003f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f000 f8b9 	bl	8003f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	f003 0308 	and.w	r3, r3, #8
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d020      	beq.n	8003e5c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f003 0308 	and.w	r3, r3, #8
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d01b      	beq.n	8003e5c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f06f 0208 	mvn.w	r2, #8
 8003e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2204      	movs	r2, #4
 8003e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	f003 0303 	and.w	r3, r3, #3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 f890 	bl	8003f68 <HAL_TIM_IC_CaptureCallback>
 8003e48:	e005      	b.n	8003e56 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f882 	bl	8003f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f000 f893 	bl	8003f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	f003 0310 	and.w	r3, r3, #16
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d020      	beq.n	8003ea8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	f003 0310 	and.w	r3, r3, #16
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d01b      	beq.n	8003ea8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f06f 0210 	mvn.w	r2, #16
 8003e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2208      	movs	r2, #8
 8003e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d003      	beq.n	8003e96 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 f86a 	bl	8003f68 <HAL_TIM_IC_CaptureCallback>
 8003e94:	e005      	b.n	8003ea2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f85c 	bl	8003f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f000 f86d 	bl	8003f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00c      	beq.n	8003ecc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d007      	beq.n	8003ecc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f06f 0201 	mvn.w	r2, #1
 8003ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 f83a 	bl	8003f40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00c      	beq.n	8003ef0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d007      	beq.n	8003ef0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 f8ea 	bl	80040c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00c      	beq.n	8003f14 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d007      	beq.n	8003f14 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 f83e 	bl	8003f90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	f003 0320 	and.w	r3, r3, #32
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00c      	beq.n	8003f38 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f003 0320 	and.w	r3, r3, #32
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d007      	beq.n	8003f38 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f06f 0220 	mvn.w	r2, #32
 8003f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f8bc 	bl	80040b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f38:	bf00      	nop
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a37      	ldr	r2, [pc, #220]	@ (8004094 <TIM_Base_SetConfig+0xf0>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d00f      	beq.n	8003fdc <TIM_Base_SetConfig+0x38>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fc2:	d00b      	beq.n	8003fdc <TIM_Base_SetConfig+0x38>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a34      	ldr	r2, [pc, #208]	@ (8004098 <TIM_Base_SetConfig+0xf4>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d007      	beq.n	8003fdc <TIM_Base_SetConfig+0x38>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	4a33      	ldr	r2, [pc, #204]	@ (800409c <TIM_Base_SetConfig+0xf8>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d003      	beq.n	8003fdc <TIM_Base_SetConfig+0x38>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a32      	ldr	r2, [pc, #200]	@ (80040a0 <TIM_Base_SetConfig+0xfc>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d108      	bne.n	8003fee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fe2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a28      	ldr	r2, [pc, #160]	@ (8004094 <TIM_Base_SetConfig+0xf0>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d01b      	beq.n	800402e <TIM_Base_SetConfig+0x8a>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ffc:	d017      	beq.n	800402e <TIM_Base_SetConfig+0x8a>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a25      	ldr	r2, [pc, #148]	@ (8004098 <TIM_Base_SetConfig+0xf4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d013      	beq.n	800402e <TIM_Base_SetConfig+0x8a>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a24      	ldr	r2, [pc, #144]	@ (800409c <TIM_Base_SetConfig+0xf8>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d00f      	beq.n	800402e <TIM_Base_SetConfig+0x8a>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a23      	ldr	r2, [pc, #140]	@ (80040a0 <TIM_Base_SetConfig+0xfc>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d00b      	beq.n	800402e <TIM_Base_SetConfig+0x8a>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a22      	ldr	r2, [pc, #136]	@ (80040a4 <TIM_Base_SetConfig+0x100>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d007      	beq.n	800402e <TIM_Base_SetConfig+0x8a>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a21      	ldr	r2, [pc, #132]	@ (80040a8 <TIM_Base_SetConfig+0x104>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d003      	beq.n	800402e <TIM_Base_SetConfig+0x8a>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a20      	ldr	r2, [pc, #128]	@ (80040ac <TIM_Base_SetConfig+0x108>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d108      	bne.n	8004040 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4313      	orrs	r3, r2
 800403e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a0c      	ldr	r2, [pc, #48]	@ (8004094 <TIM_Base_SetConfig+0xf0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d103      	bne.n	800406e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	691a      	ldr	r2, [r3, #16]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f043 0204 	orr.w	r2, r3, #4
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	601a      	str	r2, [r3, #0]
}
 8004086:	bf00      	nop
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	40010000 	.word	0x40010000
 8004098:	40000400 	.word	0x40000400
 800409c:	40000800 	.word	0x40000800
 80040a0:	40000c00 	.word	0x40000c00
 80040a4:	40014000 	.word	0x40014000
 80040a8:	40014400 	.word	0x40014400
 80040ac:	40014800 	.word	0x40014800

080040b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e042      	b.n	8004170 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d106      	bne.n	8004104 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f7fc fef2 	bl	8000ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2224      	movs	r2, #36	@ 0x24
 8004108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68da      	ldr	r2, [r3, #12]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800411a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 f973 	bl	8004408 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	691a      	ldr	r2, [r3, #16]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004130:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	695a      	ldr	r2, [r3, #20]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004140:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68da      	ldr	r2, [r3, #12]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004150:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2220      	movs	r2, #32
 800415c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3708      	adds	r7, #8
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b08a      	sub	sp, #40	@ 0x28
 800417c:	af02      	add	r7, sp, #8
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	603b      	str	r3, [r7, #0]
 8004184:	4613      	mov	r3, r2
 8004186:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b20      	cmp	r3, #32
 8004196:	d175      	bne.n	8004284 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <HAL_UART_Transmit+0x2c>
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e06e      	b.n	8004286 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2221      	movs	r2, #33	@ 0x21
 80041b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041b6:	f7fd fc8b 	bl	8001ad0 <HAL_GetTick>
 80041ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	88fa      	ldrh	r2, [r7, #6]
 80041c0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	88fa      	ldrh	r2, [r7, #6]
 80041c6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041d0:	d108      	bne.n	80041e4 <HAL_UART_Transmit+0x6c>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d104      	bne.n	80041e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041da:	2300      	movs	r3, #0
 80041dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	61bb      	str	r3, [r7, #24]
 80041e2:	e003      	b.n	80041ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041e8:	2300      	movs	r3, #0
 80041ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041ec:	e02e      	b.n	800424c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	2200      	movs	r2, #0
 80041f6:	2180      	movs	r1, #128	@ 0x80
 80041f8:	68f8      	ldr	r0, [r7, #12]
 80041fa:	f000 f848 	bl	800428e <UART_WaitOnFlagUntilTimeout>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d005      	beq.n	8004210 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2220      	movs	r2, #32
 8004208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e03a      	b.n	8004286 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10b      	bne.n	800422e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	881b      	ldrh	r3, [r3, #0]
 800421a:	461a      	mov	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004224:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	3302      	adds	r3, #2
 800422a:	61bb      	str	r3, [r7, #24]
 800422c:	e007      	b.n	800423e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	781a      	ldrb	r2, [r3, #0]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	3301      	adds	r3, #1
 800423c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004242:	b29b      	uxth	r3, r3
 8004244:	3b01      	subs	r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1cb      	bne.n	80041ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	2200      	movs	r2, #0
 800425e:	2140      	movs	r1, #64	@ 0x40
 8004260:	68f8      	ldr	r0, [r7, #12]
 8004262:	f000 f814 	bl	800428e <UART_WaitOnFlagUntilTimeout>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d005      	beq.n	8004278 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e006      	b.n	8004286 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2220      	movs	r2, #32
 800427c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004280:	2300      	movs	r3, #0
 8004282:	e000      	b.n	8004286 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004284:	2302      	movs	r3, #2
  }
}
 8004286:	4618      	mov	r0, r3
 8004288:	3720      	adds	r7, #32
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b086      	sub	sp, #24
 8004292:	af00      	add	r7, sp, #0
 8004294:	60f8      	str	r0, [r7, #12]
 8004296:	60b9      	str	r1, [r7, #8]
 8004298:	603b      	str	r3, [r7, #0]
 800429a:	4613      	mov	r3, r2
 800429c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800429e:	e03b      	b.n	8004318 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a6:	d037      	beq.n	8004318 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a8:	f7fd fc12 	bl	8001ad0 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	6a3a      	ldr	r2, [r7, #32]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d302      	bcc.n	80042be <UART_WaitOnFlagUntilTimeout+0x30>
 80042b8:	6a3b      	ldr	r3, [r7, #32]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e03a      	b.n	8004338 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	f003 0304 	and.w	r3, r3, #4
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d023      	beq.n	8004318 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	2b80      	cmp	r3, #128	@ 0x80
 80042d4:	d020      	beq.n	8004318 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b40      	cmp	r3, #64	@ 0x40
 80042da:	d01d      	beq.n	8004318 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0308 	and.w	r3, r3, #8
 80042e6:	2b08      	cmp	r3, #8
 80042e8:	d116      	bne.n	8004318 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80042ea:	2300      	movs	r3, #0
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	617b      	str	r3, [r7, #20]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	617b      	str	r3, [r7, #20]
 80042fe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f81d 	bl	8004340 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2208      	movs	r2, #8
 800430a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e00f      	b.n	8004338 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	4013      	ands	r3, r2
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	429a      	cmp	r2, r3
 8004326:	bf0c      	ite	eq
 8004328:	2301      	moveq	r3, #1
 800432a:	2300      	movne	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	461a      	mov	r2, r3
 8004330:	79fb      	ldrb	r3, [r7, #7]
 8004332:	429a      	cmp	r2, r3
 8004334:	d0b4      	beq.n	80042a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004340:	b480      	push	{r7}
 8004342:	b095      	sub	sp, #84	@ 0x54
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	330c      	adds	r3, #12
 800434e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004352:	e853 3f00 	ldrex	r3, [r3]
 8004356:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800435a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800435e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	330c      	adds	r3, #12
 8004366:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004368:	643a      	str	r2, [r7, #64]	@ 0x40
 800436a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800436e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004370:	e841 2300 	strex	r3, r2, [r1]
 8004374:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1e5      	bne.n	8004348 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	3314      	adds	r3, #20
 8004382:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004384:	6a3b      	ldr	r3, [r7, #32]
 8004386:	e853 3f00 	ldrex	r3, [r3]
 800438a:	61fb      	str	r3, [r7, #28]
   return(result);
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f023 0301 	bic.w	r3, r3, #1
 8004392:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	3314      	adds	r3, #20
 800439a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800439c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800439e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043a4:	e841 2300 	strex	r3, r2, [r1]
 80043a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1e5      	bne.n	800437c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d119      	bne.n	80043ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	330c      	adds	r3, #12
 80043be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	e853 3f00 	ldrex	r3, [r3]
 80043c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f023 0310 	bic.w	r3, r3, #16
 80043ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	330c      	adds	r3, #12
 80043d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043d8:	61ba      	str	r2, [r7, #24]
 80043da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043dc:	6979      	ldr	r1, [r7, #20]
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	e841 2300 	strex	r3, r2, [r1]
 80043e4:	613b      	str	r3, [r7, #16]
   return(result);
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1e5      	bne.n	80043b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2220      	movs	r2, #32
 80043f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80043fa:	bf00      	nop
 80043fc:	3754      	adds	r7, #84	@ 0x54
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
	...

08004408 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800440c:	b0c0      	sub	sp, #256	@ 0x100
 800440e:	af00      	add	r7, sp, #0
 8004410:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004424:	68d9      	ldr	r1, [r3, #12]
 8004426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	ea40 0301 	orr.w	r3, r0, r1
 8004430:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	431a      	orrs	r2, r3
 8004440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	431a      	orrs	r2, r3
 8004448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	4313      	orrs	r3, r2
 8004450:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004460:	f021 010c 	bic.w	r1, r1, #12
 8004464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800446e:	430b      	orrs	r3, r1
 8004470:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800447e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004482:	6999      	ldr	r1, [r3, #24]
 8004484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	ea40 0301 	orr.w	r3, r0, r1
 800448e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	4b8f      	ldr	r3, [pc, #572]	@ (80046d4 <UART_SetConfig+0x2cc>)
 8004498:	429a      	cmp	r2, r3
 800449a:	d005      	beq.n	80044a8 <UART_SetConfig+0xa0>
 800449c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	4b8d      	ldr	r3, [pc, #564]	@ (80046d8 <UART_SetConfig+0x2d0>)
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d104      	bne.n	80044b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044a8:	f7fe ff06 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 80044ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80044b0:	e003      	b.n	80044ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044b2:	f7fe feed 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 80044b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044be:	69db      	ldr	r3, [r3, #28]
 80044c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044c4:	f040 810c 	bne.w	80046e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044cc:	2200      	movs	r2, #0
 80044ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80044d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80044d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80044da:	4622      	mov	r2, r4
 80044dc:	462b      	mov	r3, r5
 80044de:	1891      	adds	r1, r2, r2
 80044e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80044e2:	415b      	adcs	r3, r3
 80044e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80044ea:	4621      	mov	r1, r4
 80044ec:	eb12 0801 	adds.w	r8, r2, r1
 80044f0:	4629      	mov	r1, r5
 80044f2:	eb43 0901 	adc.w	r9, r3, r1
 80044f6:	f04f 0200 	mov.w	r2, #0
 80044fa:	f04f 0300 	mov.w	r3, #0
 80044fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004502:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004506:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800450a:	4690      	mov	r8, r2
 800450c:	4699      	mov	r9, r3
 800450e:	4623      	mov	r3, r4
 8004510:	eb18 0303 	adds.w	r3, r8, r3
 8004514:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004518:	462b      	mov	r3, r5
 800451a:	eb49 0303 	adc.w	r3, r9, r3
 800451e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800452e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004532:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004536:	460b      	mov	r3, r1
 8004538:	18db      	adds	r3, r3, r3
 800453a:	653b      	str	r3, [r7, #80]	@ 0x50
 800453c:	4613      	mov	r3, r2
 800453e:	eb42 0303 	adc.w	r3, r2, r3
 8004542:	657b      	str	r3, [r7, #84]	@ 0x54
 8004544:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004548:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800454c:	f7fb fe98 	bl	8000280 <__aeabi_uldivmod>
 8004550:	4602      	mov	r2, r0
 8004552:	460b      	mov	r3, r1
 8004554:	4b61      	ldr	r3, [pc, #388]	@ (80046dc <UART_SetConfig+0x2d4>)
 8004556:	fba3 2302 	umull	r2, r3, r3, r2
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	011c      	lsls	r4, r3, #4
 800455e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004562:	2200      	movs	r2, #0
 8004564:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004568:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800456c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004570:	4642      	mov	r2, r8
 8004572:	464b      	mov	r3, r9
 8004574:	1891      	adds	r1, r2, r2
 8004576:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004578:	415b      	adcs	r3, r3
 800457a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800457c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004580:	4641      	mov	r1, r8
 8004582:	eb12 0a01 	adds.w	sl, r2, r1
 8004586:	4649      	mov	r1, r9
 8004588:	eb43 0b01 	adc.w	fp, r3, r1
 800458c:	f04f 0200 	mov.w	r2, #0
 8004590:	f04f 0300 	mov.w	r3, #0
 8004594:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004598:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800459c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045a0:	4692      	mov	sl, r2
 80045a2:	469b      	mov	fp, r3
 80045a4:	4643      	mov	r3, r8
 80045a6:	eb1a 0303 	adds.w	r3, sl, r3
 80045aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045ae:	464b      	mov	r3, r9
 80045b0:	eb4b 0303 	adc.w	r3, fp, r3
 80045b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80045b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80045c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80045cc:	460b      	mov	r3, r1
 80045ce:	18db      	adds	r3, r3, r3
 80045d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80045d2:	4613      	mov	r3, r2
 80045d4:	eb42 0303 	adc.w	r3, r2, r3
 80045d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80045da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80045de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80045e2:	f7fb fe4d 	bl	8000280 <__aeabi_uldivmod>
 80045e6:	4602      	mov	r2, r0
 80045e8:	460b      	mov	r3, r1
 80045ea:	4611      	mov	r1, r2
 80045ec:	4b3b      	ldr	r3, [pc, #236]	@ (80046dc <UART_SetConfig+0x2d4>)
 80045ee:	fba3 2301 	umull	r2, r3, r3, r1
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	2264      	movs	r2, #100	@ 0x64
 80045f6:	fb02 f303 	mul.w	r3, r2, r3
 80045fa:	1acb      	subs	r3, r1, r3
 80045fc:	00db      	lsls	r3, r3, #3
 80045fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004602:	4b36      	ldr	r3, [pc, #216]	@ (80046dc <UART_SetConfig+0x2d4>)
 8004604:	fba3 2302 	umull	r2, r3, r3, r2
 8004608:	095b      	lsrs	r3, r3, #5
 800460a:	005b      	lsls	r3, r3, #1
 800460c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004610:	441c      	add	r4, r3
 8004612:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004616:	2200      	movs	r2, #0
 8004618:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800461c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004620:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004624:	4642      	mov	r2, r8
 8004626:	464b      	mov	r3, r9
 8004628:	1891      	adds	r1, r2, r2
 800462a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800462c:	415b      	adcs	r3, r3
 800462e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004630:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004634:	4641      	mov	r1, r8
 8004636:	1851      	adds	r1, r2, r1
 8004638:	6339      	str	r1, [r7, #48]	@ 0x30
 800463a:	4649      	mov	r1, r9
 800463c:	414b      	adcs	r3, r1
 800463e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004640:	f04f 0200 	mov.w	r2, #0
 8004644:	f04f 0300 	mov.w	r3, #0
 8004648:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800464c:	4659      	mov	r1, fp
 800464e:	00cb      	lsls	r3, r1, #3
 8004650:	4651      	mov	r1, sl
 8004652:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004656:	4651      	mov	r1, sl
 8004658:	00ca      	lsls	r2, r1, #3
 800465a:	4610      	mov	r0, r2
 800465c:	4619      	mov	r1, r3
 800465e:	4603      	mov	r3, r0
 8004660:	4642      	mov	r2, r8
 8004662:	189b      	adds	r3, r3, r2
 8004664:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004668:	464b      	mov	r3, r9
 800466a:	460a      	mov	r2, r1
 800466c:	eb42 0303 	adc.w	r3, r2, r3
 8004670:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004680:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004684:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004688:	460b      	mov	r3, r1
 800468a:	18db      	adds	r3, r3, r3
 800468c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800468e:	4613      	mov	r3, r2
 8004690:	eb42 0303 	adc.w	r3, r2, r3
 8004694:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004696:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800469a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800469e:	f7fb fdef 	bl	8000280 <__aeabi_uldivmod>
 80046a2:	4602      	mov	r2, r0
 80046a4:	460b      	mov	r3, r1
 80046a6:	4b0d      	ldr	r3, [pc, #52]	@ (80046dc <UART_SetConfig+0x2d4>)
 80046a8:	fba3 1302 	umull	r1, r3, r3, r2
 80046ac:	095b      	lsrs	r3, r3, #5
 80046ae:	2164      	movs	r1, #100	@ 0x64
 80046b0:	fb01 f303 	mul.w	r3, r1, r3
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	00db      	lsls	r3, r3, #3
 80046b8:	3332      	adds	r3, #50	@ 0x32
 80046ba:	4a08      	ldr	r2, [pc, #32]	@ (80046dc <UART_SetConfig+0x2d4>)
 80046bc:	fba2 2303 	umull	r2, r3, r2, r3
 80046c0:	095b      	lsrs	r3, r3, #5
 80046c2:	f003 0207 	and.w	r2, r3, #7
 80046c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4422      	add	r2, r4
 80046ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046d0:	e106      	b.n	80048e0 <UART_SetConfig+0x4d8>
 80046d2:	bf00      	nop
 80046d4:	40011000 	.word	0x40011000
 80046d8:	40011400 	.word	0x40011400
 80046dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046e4:	2200      	movs	r2, #0
 80046e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80046ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80046f2:	4642      	mov	r2, r8
 80046f4:	464b      	mov	r3, r9
 80046f6:	1891      	adds	r1, r2, r2
 80046f8:	6239      	str	r1, [r7, #32]
 80046fa:	415b      	adcs	r3, r3
 80046fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80046fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004702:	4641      	mov	r1, r8
 8004704:	1854      	adds	r4, r2, r1
 8004706:	4649      	mov	r1, r9
 8004708:	eb43 0501 	adc.w	r5, r3, r1
 800470c:	f04f 0200 	mov.w	r2, #0
 8004710:	f04f 0300 	mov.w	r3, #0
 8004714:	00eb      	lsls	r3, r5, #3
 8004716:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800471a:	00e2      	lsls	r2, r4, #3
 800471c:	4614      	mov	r4, r2
 800471e:	461d      	mov	r5, r3
 8004720:	4643      	mov	r3, r8
 8004722:	18e3      	adds	r3, r4, r3
 8004724:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004728:	464b      	mov	r3, r9
 800472a:	eb45 0303 	adc.w	r3, r5, r3
 800472e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800473e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004742:	f04f 0200 	mov.w	r2, #0
 8004746:	f04f 0300 	mov.w	r3, #0
 800474a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800474e:	4629      	mov	r1, r5
 8004750:	008b      	lsls	r3, r1, #2
 8004752:	4621      	mov	r1, r4
 8004754:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004758:	4621      	mov	r1, r4
 800475a:	008a      	lsls	r2, r1, #2
 800475c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004760:	f7fb fd8e 	bl	8000280 <__aeabi_uldivmod>
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	4b60      	ldr	r3, [pc, #384]	@ (80048ec <UART_SetConfig+0x4e4>)
 800476a:	fba3 2302 	umull	r2, r3, r3, r2
 800476e:	095b      	lsrs	r3, r3, #5
 8004770:	011c      	lsls	r4, r3, #4
 8004772:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004776:	2200      	movs	r2, #0
 8004778:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800477c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004780:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004784:	4642      	mov	r2, r8
 8004786:	464b      	mov	r3, r9
 8004788:	1891      	adds	r1, r2, r2
 800478a:	61b9      	str	r1, [r7, #24]
 800478c:	415b      	adcs	r3, r3
 800478e:	61fb      	str	r3, [r7, #28]
 8004790:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004794:	4641      	mov	r1, r8
 8004796:	1851      	adds	r1, r2, r1
 8004798:	6139      	str	r1, [r7, #16]
 800479a:	4649      	mov	r1, r9
 800479c:	414b      	adcs	r3, r1
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	f04f 0300 	mov.w	r3, #0
 80047a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047ac:	4659      	mov	r1, fp
 80047ae:	00cb      	lsls	r3, r1, #3
 80047b0:	4651      	mov	r1, sl
 80047b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047b6:	4651      	mov	r1, sl
 80047b8:	00ca      	lsls	r2, r1, #3
 80047ba:	4610      	mov	r0, r2
 80047bc:	4619      	mov	r1, r3
 80047be:	4603      	mov	r3, r0
 80047c0:	4642      	mov	r2, r8
 80047c2:	189b      	adds	r3, r3, r2
 80047c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047c8:	464b      	mov	r3, r9
 80047ca:	460a      	mov	r2, r1
 80047cc:	eb42 0303 	adc.w	r3, r2, r3
 80047d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80047e0:	f04f 0200 	mov.w	r2, #0
 80047e4:	f04f 0300 	mov.w	r3, #0
 80047e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80047ec:	4649      	mov	r1, r9
 80047ee:	008b      	lsls	r3, r1, #2
 80047f0:	4641      	mov	r1, r8
 80047f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047f6:	4641      	mov	r1, r8
 80047f8:	008a      	lsls	r2, r1, #2
 80047fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80047fe:	f7fb fd3f 	bl	8000280 <__aeabi_uldivmod>
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	4611      	mov	r1, r2
 8004808:	4b38      	ldr	r3, [pc, #224]	@ (80048ec <UART_SetConfig+0x4e4>)
 800480a:	fba3 2301 	umull	r2, r3, r3, r1
 800480e:	095b      	lsrs	r3, r3, #5
 8004810:	2264      	movs	r2, #100	@ 0x64
 8004812:	fb02 f303 	mul.w	r3, r2, r3
 8004816:	1acb      	subs	r3, r1, r3
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	3332      	adds	r3, #50	@ 0x32
 800481c:	4a33      	ldr	r2, [pc, #204]	@ (80048ec <UART_SetConfig+0x4e4>)
 800481e:	fba2 2303 	umull	r2, r3, r2, r3
 8004822:	095b      	lsrs	r3, r3, #5
 8004824:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004828:	441c      	add	r4, r3
 800482a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800482e:	2200      	movs	r2, #0
 8004830:	673b      	str	r3, [r7, #112]	@ 0x70
 8004832:	677a      	str	r2, [r7, #116]	@ 0x74
 8004834:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004838:	4642      	mov	r2, r8
 800483a:	464b      	mov	r3, r9
 800483c:	1891      	adds	r1, r2, r2
 800483e:	60b9      	str	r1, [r7, #8]
 8004840:	415b      	adcs	r3, r3
 8004842:	60fb      	str	r3, [r7, #12]
 8004844:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004848:	4641      	mov	r1, r8
 800484a:	1851      	adds	r1, r2, r1
 800484c:	6039      	str	r1, [r7, #0]
 800484e:	4649      	mov	r1, r9
 8004850:	414b      	adcs	r3, r1
 8004852:	607b      	str	r3, [r7, #4]
 8004854:	f04f 0200 	mov.w	r2, #0
 8004858:	f04f 0300 	mov.w	r3, #0
 800485c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004860:	4659      	mov	r1, fp
 8004862:	00cb      	lsls	r3, r1, #3
 8004864:	4651      	mov	r1, sl
 8004866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800486a:	4651      	mov	r1, sl
 800486c:	00ca      	lsls	r2, r1, #3
 800486e:	4610      	mov	r0, r2
 8004870:	4619      	mov	r1, r3
 8004872:	4603      	mov	r3, r0
 8004874:	4642      	mov	r2, r8
 8004876:	189b      	adds	r3, r3, r2
 8004878:	66bb      	str	r3, [r7, #104]	@ 0x68
 800487a:	464b      	mov	r3, r9
 800487c:	460a      	mov	r2, r1
 800487e:	eb42 0303 	adc.w	r3, r2, r3
 8004882:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	663b      	str	r3, [r7, #96]	@ 0x60
 800488e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004890:	f04f 0200 	mov.w	r2, #0
 8004894:	f04f 0300 	mov.w	r3, #0
 8004898:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800489c:	4649      	mov	r1, r9
 800489e:	008b      	lsls	r3, r1, #2
 80048a0:	4641      	mov	r1, r8
 80048a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048a6:	4641      	mov	r1, r8
 80048a8:	008a      	lsls	r2, r1, #2
 80048aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80048ae:	f7fb fce7 	bl	8000280 <__aeabi_uldivmod>
 80048b2:	4602      	mov	r2, r0
 80048b4:	460b      	mov	r3, r1
 80048b6:	4b0d      	ldr	r3, [pc, #52]	@ (80048ec <UART_SetConfig+0x4e4>)
 80048b8:	fba3 1302 	umull	r1, r3, r3, r2
 80048bc:	095b      	lsrs	r3, r3, #5
 80048be:	2164      	movs	r1, #100	@ 0x64
 80048c0:	fb01 f303 	mul.w	r3, r1, r3
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	011b      	lsls	r3, r3, #4
 80048c8:	3332      	adds	r3, #50	@ 0x32
 80048ca:	4a08      	ldr	r2, [pc, #32]	@ (80048ec <UART_SetConfig+0x4e4>)
 80048cc:	fba2 2303 	umull	r2, r3, r2, r3
 80048d0:	095b      	lsrs	r3, r3, #5
 80048d2:	f003 020f 	and.w	r2, r3, #15
 80048d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4422      	add	r2, r4
 80048de:	609a      	str	r2, [r3, #8]
}
 80048e0:	bf00      	nop
 80048e2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80048e6:	46bd      	mov	sp, r7
 80048e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048ec:	51eb851f 	.word	0x51eb851f

080048f0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	4603      	mov	r3, r0
 80048f8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80048fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004902:	2b84      	cmp	r3, #132	@ 0x84
 8004904:	d005      	beq.n	8004912 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004906:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	4413      	add	r3, r2
 800490e:	3303      	adds	r3, #3
 8004910:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004912:	68fb      	ldr	r3, [r7, #12]
}
 8004914:	4618      	mov	r0, r3
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004924:	f000 fee0 	bl	80056e8 <vTaskStartScheduler>
  
  return osOK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	bd80      	pop	{r7, pc}

0800492e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800492e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004930:	b089      	sub	sp, #36	@ 0x24
 8004932:	af04      	add	r7, sp, #16
 8004934:	6078      	str	r0, [r7, #4]
 8004936:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d020      	beq.n	8004982 <osThreadCreate+0x54>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d01c      	beq.n	8004982 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685c      	ldr	r4, [r3, #4]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691e      	ldr	r6, [r3, #16]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff ffc8 	bl	80048f0 <makeFreeRtosPriority>
 8004960:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800496a:	9202      	str	r2, [sp, #8]
 800496c:	9301      	str	r3, [sp, #4]
 800496e:	9100      	str	r1, [sp, #0]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	4632      	mov	r2, r6
 8004974:	4629      	mov	r1, r5
 8004976:	4620      	mov	r0, r4
 8004978:	f000 fcd0 	bl	800531c <xTaskCreateStatic>
 800497c:	4603      	mov	r3, r0
 800497e:	60fb      	str	r3, [r7, #12]
 8004980:	e01c      	b.n	80049bc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685c      	ldr	r4, [r3, #4]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800498e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004996:	4618      	mov	r0, r3
 8004998:	f7ff ffaa 	bl	80048f0 <makeFreeRtosPriority>
 800499c:	4602      	mov	r2, r0
 800499e:	f107 030c 	add.w	r3, r7, #12
 80049a2:	9301      	str	r3, [sp, #4]
 80049a4:	9200      	str	r2, [sp, #0]
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	4632      	mov	r2, r6
 80049aa:	4629      	mov	r1, r5
 80049ac:	4620      	mov	r0, r4
 80049ae:	f000 fd15 	bl	80053dc <xTaskCreate>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d001      	beq.n	80049bc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80049b8:	2300      	movs	r3, #0
 80049ba:	e000      	b.n	80049be <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80049bc:	68fb      	ldr	r3, [r7, #12]
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080049c6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b084      	sub	sp, #16
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <osDelay+0x16>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	e000      	b.n	80049de <osDelay+0x18>
 80049dc:	2301      	movs	r3, #1
 80049de:	4618      	mov	r0, r3
 80049e0:	f000 fe4c 	bl	800567c <vTaskDelay>
  
  return osOK;
 80049e4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80049ee:	b590      	push	{r4, r7, lr}
 80049f0:	b085      	sub	sp, #20
 80049f2:	af02      	add	r7, sp, #8
 80049f4:	6078      	str	r0, [r7, #4]
 80049f6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d011      	beq.n	8004a24 <osMessageCreate+0x36>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00d      	beq.n	8004a24 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6818      	ldr	r0, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6859      	ldr	r1, [r3, #4]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	2400      	movs	r4, #0
 8004a1a:	9400      	str	r4, [sp, #0]
 8004a1c:	f000 f92e 	bl	8004c7c <xQueueGenericCreateStatic>
 8004a20:	4603      	mov	r3, r0
 8004a22:	e008      	b.n	8004a36 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6818      	ldr	r0, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	4619      	mov	r1, r3
 8004a30:	f000 f9a1 	bl	8004d76 <xQueueGenericCreate>
 8004a34:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd90      	pop	{r4, r7, pc}

08004a3e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b083      	sub	sp, #12
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f103 0208 	add.w	r2, r3, #8
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f04f 32ff 	mov.w	r2, #4294967295
 8004a56:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f103 0208 	add.w	r2, r3, #8
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f103 0208 	add.w	r2, r3, #8
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a72:	bf00      	nop
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b083      	sub	sp, #12
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	689a      	ldr	r2, [r3, #8]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	601a      	str	r2, [r3, #0]
}
 8004ad4:	bf00      	nop
 8004ad6:	3714      	adds	r7, #20
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af6:	d103      	bne.n	8004b00 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	60fb      	str	r3, [r7, #12]
 8004afe:	e00c      	b.n	8004b1a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	3308      	adds	r3, #8
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	e002      	b.n	8004b0e <vListInsert+0x2e>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d2f6      	bcs.n	8004b08 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	683a      	ldr	r2, [r7, #0]
 8004b28:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	601a      	str	r2, [r3, #0]
}
 8004b46:	bf00      	nop
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b52:	b480      	push	{r7}
 8004b54:	b085      	sub	sp, #20
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6892      	ldr	r2, [r2, #8]
 8004b68:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	6852      	ldr	r2, [r2, #4]
 8004b72:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d103      	bne.n	8004b86 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689a      	ldr	r2, [r3, #8]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	1e5a      	subs	r2, r3, #1
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
	...

08004ba8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d10b      	bne.n	8004bd4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc0:	f383 8811 	msr	BASEPRI, r3
 8004bc4:	f3bf 8f6f 	isb	sy
 8004bc8:	f3bf 8f4f 	dsb	sy
 8004bcc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004bce:	bf00      	nop
 8004bd0:	bf00      	nop
 8004bd2:	e7fd      	b.n	8004bd0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004bd4:	f001 fcf0 	bl	80065b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be0:	68f9      	ldr	r1, [r7, #12]
 8004be2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004be4:	fb01 f303 	mul.w	r3, r1, r3
 8004be8:	441a      	add	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c04:	3b01      	subs	r3, #1
 8004c06:	68f9      	ldr	r1, [r7, #12]
 8004c08:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c0a:	fb01 f303 	mul.w	r3, r1, r3
 8004c0e:	441a      	add	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	22ff      	movs	r2, #255	@ 0xff
 8004c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	22ff      	movs	r2, #255	@ 0xff
 8004c20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d114      	bne.n	8004c54 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d01a      	beq.n	8004c68 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	3310      	adds	r3, #16
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 ffb0 	bl	8005b9c <xTaskRemoveFromEventList>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d012      	beq.n	8004c68 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c42:	4b0d      	ldr	r3, [pc, #52]	@ (8004c78 <xQueueGenericReset+0xd0>)
 8004c44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	f3bf 8f4f 	dsb	sy
 8004c4e:	f3bf 8f6f 	isb	sy
 8004c52:	e009      	b.n	8004c68 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	3310      	adds	r3, #16
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f7ff fef0 	bl	8004a3e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	3324      	adds	r3, #36	@ 0x24
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7ff feeb 	bl	8004a3e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c68:	f001 fcd8 	bl	800661c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c6c:	2301      	movs	r3, #1
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	e000ed04 	.word	0xe000ed04

08004c7c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08e      	sub	sp, #56	@ 0x38
 8004c80:	af02      	add	r7, sp, #8
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
 8004c88:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d10b      	bne.n	8004ca8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c94:	f383 8811 	msr	BASEPRI, r3
 8004c98:	f3bf 8f6f 	isb	sy
 8004c9c:	f3bf 8f4f 	dsb	sy
 8004ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ca2:	bf00      	nop
 8004ca4:	bf00      	nop
 8004ca6:	e7fd      	b.n	8004ca4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10b      	bne.n	8004cc6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb2:	f383 8811 	msr	BASEPRI, r3
 8004cb6:	f3bf 8f6f 	isb	sy
 8004cba:	f3bf 8f4f 	dsb	sy
 8004cbe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004cc0:	bf00      	nop
 8004cc2:	bf00      	nop
 8004cc4:	e7fd      	b.n	8004cc2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d002      	beq.n	8004cd2 <xQueueGenericCreateStatic+0x56>
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <xQueueGenericCreateStatic+0x5a>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e000      	b.n	8004cd8 <xQueueGenericCreateStatic+0x5c>
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10b      	bne.n	8004cf4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce0:	f383 8811 	msr	BASEPRI, r3
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	623b      	str	r3, [r7, #32]
}
 8004cee:	bf00      	nop
 8004cf0:	bf00      	nop
 8004cf2:	e7fd      	b.n	8004cf0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d102      	bne.n	8004d00 <xQueueGenericCreateStatic+0x84>
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <xQueueGenericCreateStatic+0x88>
 8004d00:	2301      	movs	r3, #1
 8004d02:	e000      	b.n	8004d06 <xQueueGenericCreateStatic+0x8a>
 8004d04:	2300      	movs	r3, #0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10b      	bne.n	8004d22 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d0e:	f383 8811 	msr	BASEPRI, r3
 8004d12:	f3bf 8f6f 	isb	sy
 8004d16:	f3bf 8f4f 	dsb	sy
 8004d1a:	61fb      	str	r3, [r7, #28]
}
 8004d1c:	bf00      	nop
 8004d1e:	bf00      	nop
 8004d20:	e7fd      	b.n	8004d1e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d22:	2348      	movs	r3, #72	@ 0x48
 8004d24:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	2b48      	cmp	r3, #72	@ 0x48
 8004d2a:	d00b      	beq.n	8004d44 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d30:	f383 8811 	msr	BASEPRI, r3
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	61bb      	str	r3, [r7, #24]
}
 8004d3e:	bf00      	nop
 8004d40:	bf00      	nop
 8004d42:	e7fd      	b.n	8004d40 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004d44:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00d      	beq.n	8004d6c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d58:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	4613      	mov	r3, r2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	68b9      	ldr	r1, [r7, #8]
 8004d66:	68f8      	ldr	r0, [r7, #12]
 8004d68:	f000 f840 	bl	8004dec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3730      	adds	r7, #48	@ 0x30
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b08a      	sub	sp, #40	@ 0x28
 8004d7a:	af02      	add	r7, sp, #8
 8004d7c:	60f8      	str	r0, [r7, #12]
 8004d7e:	60b9      	str	r1, [r7, #8]
 8004d80:	4613      	mov	r3, r2
 8004d82:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10b      	bne.n	8004da2 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d8e:	f383 8811 	msr	BASEPRI, r3
 8004d92:	f3bf 8f6f 	isb	sy
 8004d96:	f3bf 8f4f 	dsb	sy
 8004d9a:	613b      	str	r3, [r7, #16]
}
 8004d9c:	bf00      	nop
 8004d9e:	bf00      	nop
 8004da0:	e7fd      	b.n	8004d9e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	fb02 f303 	mul.w	r3, r2, r3
 8004daa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	3348      	adds	r3, #72	@ 0x48
 8004db0:	4618      	mov	r0, r3
 8004db2:	f001 fd23 	bl	80067fc <pvPortMalloc>
 8004db6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d011      	beq.n	8004de2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	3348      	adds	r3, #72	@ 0x48
 8004dc6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004dd0:	79fa      	ldrb	r2, [r7, #7]
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	68b9      	ldr	r1, [r7, #8]
 8004ddc:	68f8      	ldr	r0, [r7, #12]
 8004dde:	f000 f805 	bl	8004dec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004de2:	69bb      	ldr	r3, [r7, #24]
	}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3720      	adds	r7, #32
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
 8004df8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d103      	bne.n	8004e08 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	601a      	str	r2, [r3, #0]
 8004e06:	e002      	b.n	8004e0e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e1a:	2101      	movs	r1, #1
 8004e1c:	69b8      	ldr	r0, [r7, #24]
 8004e1e:	f7ff fec3 	bl	8004ba8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e22:	bf00      	nop
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b090      	sub	sp, #64	@ 0x40
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	60f8      	str	r0, [r7, #12]
 8004e32:	60b9      	str	r1, [r7, #8]
 8004e34:	607a      	str	r2, [r7, #4]
 8004e36:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10b      	bne.n	8004e5a <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e46:	f383 8811 	msr	BASEPRI, r3
 8004e4a:	f3bf 8f6f 	isb	sy
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop
 8004e58:	e7fd      	b.n	8004e56 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d103      	bne.n	8004e68 <xQueueGenericSendFromISR+0x3e>
 8004e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d101      	bne.n	8004e6c <xQueueGenericSendFromISR+0x42>
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e000      	b.n	8004e6e <xQueueGenericSendFromISR+0x44>
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10b      	bne.n	8004e8a <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e76:	f383 8811 	msr	BASEPRI, r3
 8004e7a:	f3bf 8f6f 	isb	sy
 8004e7e:	f3bf 8f4f 	dsb	sy
 8004e82:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e84:	bf00      	nop
 8004e86:	bf00      	nop
 8004e88:	e7fd      	b.n	8004e86 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d103      	bne.n	8004e98 <xQueueGenericSendFromISR+0x6e>
 8004e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d101      	bne.n	8004e9c <xQueueGenericSendFromISR+0x72>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <xQueueGenericSendFromISR+0x74>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10b      	bne.n	8004eba <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	623b      	str	r3, [r7, #32]
}
 8004eb4:	bf00      	nop
 8004eb6:	bf00      	nop
 8004eb8:	e7fd      	b.n	8004eb6 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004eba:	f001 fc5d 	bl	8006778 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004ebe:	f3ef 8211 	mrs	r2, BASEPRI
 8004ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec6:	f383 8811 	msr	BASEPRI, r3
 8004eca:	f3bf 8f6f 	isb	sy
 8004ece:	f3bf 8f4f 	dsb	sy
 8004ed2:	61fa      	str	r2, [r7, #28]
 8004ed4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ed6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ed8:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004edc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d302      	bcc.n	8004eec <xQueueGenericSendFromISR+0xc2>
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d12f      	bne.n	8004f4c <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ef2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004efc:	683a      	ldr	r2, [r7, #0]
 8004efe:	68b9      	ldr	r1, [r7, #8]
 8004f00:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004f02:	f000 f913 	bl	800512c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f06:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0e:	d112      	bne.n	8004f36 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d016      	beq.n	8004f46 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1a:	3324      	adds	r3, #36	@ 0x24
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 fe3d 	bl	8005b9c <xTaskRemoveFromEventList>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d00e      	beq.n	8004f46 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00b      	beq.n	8004f46 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	601a      	str	r2, [r3, #0]
 8004f34:	e007      	b.n	8004f46 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004f36:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	b25a      	sxtb	r2, r3
 8004f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004f46:	2301      	movs	r3, #1
 8004f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004f4a:	e001      	b.n	8004f50 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f52:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004f5a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3740      	adds	r7, #64	@ 0x40
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b08c      	sub	sp, #48	@ 0x30
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004f74:	2300      	movs	r3, #0
 8004f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10b      	bne.n	8004f9a <xQueueReceive+0x32>
	__asm volatile
 8004f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f86:	f383 8811 	msr	BASEPRI, r3
 8004f8a:	f3bf 8f6f 	isb	sy
 8004f8e:	f3bf 8f4f 	dsb	sy
 8004f92:	623b      	str	r3, [r7, #32]
}
 8004f94:	bf00      	nop
 8004f96:	bf00      	nop
 8004f98:	e7fd      	b.n	8004f96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d103      	bne.n	8004fa8 <xQueueReceive+0x40>
 8004fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d101      	bne.n	8004fac <xQueueReceive+0x44>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e000      	b.n	8004fae <xQueueReceive+0x46>
 8004fac:	2300      	movs	r3, #0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10b      	bne.n	8004fca <xQueueReceive+0x62>
	__asm volatile
 8004fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb6:	f383 8811 	msr	BASEPRI, r3
 8004fba:	f3bf 8f6f 	isb	sy
 8004fbe:	f3bf 8f4f 	dsb	sy
 8004fc2:	61fb      	str	r3, [r7, #28]
}
 8004fc4:	bf00      	nop
 8004fc6:	bf00      	nop
 8004fc8:	e7fd      	b.n	8004fc6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004fca:	f000 ffad 	bl	8005f28 <xTaskGetSchedulerState>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d102      	bne.n	8004fda <xQueueReceive+0x72>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <xQueueReceive+0x76>
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e000      	b.n	8004fe0 <xQueueReceive+0x78>
 8004fde:	2300      	movs	r3, #0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10b      	bne.n	8004ffc <xQueueReceive+0x94>
	__asm volatile
 8004fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe8:	f383 8811 	msr	BASEPRI, r3
 8004fec:	f3bf 8f6f 	isb	sy
 8004ff0:	f3bf 8f4f 	dsb	sy
 8004ff4:	61bb      	str	r3, [r7, #24]
}
 8004ff6:	bf00      	nop
 8004ff8:	bf00      	nop
 8004ffa:	e7fd      	b.n	8004ff8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ffc:	f001 fadc 	bl	80065b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005004:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	2b00      	cmp	r3, #0
 800500a:	d01f      	beq.n	800504c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800500c:	68b9      	ldr	r1, [r7, #8]
 800500e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005010:	f000 f8f6 	bl	8005200 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005016:	1e5a      	subs	r2, r3, #1
 8005018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800501c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00f      	beq.n	8005044 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005026:	3310      	adds	r3, #16
 8005028:	4618      	mov	r0, r3
 800502a:	f000 fdb7 	bl	8005b9c <xTaskRemoveFromEventList>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005034:	4b3c      	ldr	r3, [pc, #240]	@ (8005128 <xQueueReceive+0x1c0>)
 8005036:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	f3bf 8f4f 	dsb	sy
 8005040:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005044:	f001 faea 	bl	800661c <vPortExitCritical>
				return pdPASS;
 8005048:	2301      	movs	r3, #1
 800504a:	e069      	b.n	8005120 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d103      	bne.n	800505a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005052:	f001 fae3 	bl	800661c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005056:	2300      	movs	r3, #0
 8005058:	e062      	b.n	8005120 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800505a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800505c:	2b00      	cmp	r3, #0
 800505e:	d106      	bne.n	800506e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005060:	f107 0310 	add.w	r3, r7, #16
 8005064:	4618      	mov	r0, r3
 8005066:	f000 fdfd 	bl	8005c64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800506a:	2301      	movs	r3, #1
 800506c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800506e:	f001 fad5 	bl	800661c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005072:	f000 fba3 	bl	80057bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005076:	f001 fa9f 	bl	80065b8 <vPortEnterCritical>
 800507a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005080:	b25b      	sxtb	r3, r3
 8005082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005086:	d103      	bne.n	8005090 <xQueueReceive+0x128>
 8005088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508a:	2200      	movs	r2, #0
 800508c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005092:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005096:	b25b      	sxtb	r3, r3
 8005098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509c:	d103      	bne.n	80050a6 <xQueueReceive+0x13e>
 800509e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050a6:	f001 fab9 	bl	800661c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050aa:	1d3a      	adds	r2, r7, #4
 80050ac:	f107 0310 	add.w	r3, r7, #16
 80050b0:	4611      	mov	r1, r2
 80050b2:	4618      	mov	r0, r3
 80050b4:	f000 fdec 	bl	8005c90 <xTaskCheckForTimeOut>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d123      	bne.n	8005106 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050c0:	f000 f916 	bl	80052f0 <prvIsQueueEmpty>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d017      	beq.n	80050fa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80050ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050cc:	3324      	adds	r3, #36	@ 0x24
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	4611      	mov	r1, r2
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 fd3c 	bl	8005b50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80050d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050da:	f000 f8b7 	bl	800524c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80050de:	f000 fb7b 	bl	80057d8 <xTaskResumeAll>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d189      	bne.n	8004ffc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80050e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005128 <xQueueReceive+0x1c0>)
 80050ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050ee:	601a      	str	r2, [r3, #0]
 80050f0:	f3bf 8f4f 	dsb	sy
 80050f4:	f3bf 8f6f 	isb	sy
 80050f8:	e780      	b.n	8004ffc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80050fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050fc:	f000 f8a6 	bl	800524c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005100:	f000 fb6a 	bl	80057d8 <xTaskResumeAll>
 8005104:	e77a      	b.n	8004ffc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005106:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005108:	f000 f8a0 	bl	800524c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800510c:	f000 fb64 	bl	80057d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005110:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005112:	f000 f8ed 	bl	80052f0 <prvIsQueueEmpty>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	f43f af6f 	beq.w	8004ffc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800511e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005120:	4618      	mov	r0, r3
 8005122:	3730      	adds	r7, #48	@ 0x30
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	e000ed04 	.word	0xe000ed04

0800512c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005138:	2300      	movs	r3, #0
 800513a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005140:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005146:	2b00      	cmp	r3, #0
 8005148:	d10d      	bne.n	8005166 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d14d      	bne.n	80051ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	4618      	mov	r0, r3
 8005158:	f000 ff04 	bl	8005f64 <xTaskPriorityDisinherit>
 800515c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	609a      	str	r2, [r3, #8]
 8005164:	e043      	b.n	80051ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d119      	bne.n	80051a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6858      	ldr	r0, [r3, #4]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005174:	461a      	mov	r2, r3
 8005176:	68b9      	ldr	r1, [r7, #8]
 8005178:	f002 f833 	bl	80071e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005184:	441a      	add	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	429a      	cmp	r2, r3
 8005194:	d32b      	bcc.n	80051ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	605a      	str	r2, [r3, #4]
 800519e:	e026      	b.n	80051ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	68d8      	ldr	r0, [r3, #12]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a8:	461a      	mov	r2, r3
 80051aa:	68b9      	ldr	r1, [r7, #8]
 80051ac:	f002 f819 	bl	80071e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	68da      	ldr	r2, [r3, #12]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b8:	425b      	negs	r3, r3
 80051ba:	441a      	add	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	68da      	ldr	r2, [r3, #12]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d207      	bcs.n	80051dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d4:	425b      	negs	r3, r3
 80051d6:	441a      	add	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d105      	bne.n	80051ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d002      	beq.n	80051ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	3b01      	subs	r3, #1
 80051ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	1c5a      	adds	r2, r3, #1
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80051f6:	697b      	ldr	r3, [r7, #20]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3718      	adds	r7, #24
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520e:	2b00      	cmp	r3, #0
 8005210:	d018      	beq.n	8005244 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521a:	441a      	add	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	68da      	ldr	r2, [r3, #12]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	429a      	cmp	r2, r3
 800522a:	d303      	bcc.n	8005234 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	68d9      	ldr	r1, [r3, #12]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800523c:	461a      	mov	r2, r3
 800523e:	6838      	ldr	r0, [r7, #0]
 8005240:	f001 ffcf 	bl	80071e2 <memcpy>
	}
}
 8005244:	bf00      	nop
 8005246:	3708      	adds	r7, #8
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005254:	f001 f9b0 	bl	80065b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800525e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005260:	e011      	b.n	8005286 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005266:	2b00      	cmp	r3, #0
 8005268:	d012      	beq.n	8005290 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	3324      	adds	r3, #36	@ 0x24
 800526e:	4618      	mov	r0, r3
 8005270:	f000 fc94 	bl	8005b9c <xTaskRemoveFromEventList>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800527a:	f000 fd6d 	bl	8005d58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800527e:	7bfb      	ldrb	r3, [r7, #15]
 8005280:	3b01      	subs	r3, #1
 8005282:	b2db      	uxtb	r3, r3
 8005284:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800528a:	2b00      	cmp	r3, #0
 800528c:	dce9      	bgt.n	8005262 <prvUnlockQueue+0x16>
 800528e:	e000      	b.n	8005292 <prvUnlockQueue+0x46>
					break;
 8005290:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	22ff      	movs	r2, #255	@ 0xff
 8005296:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800529a:	f001 f9bf 	bl	800661c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800529e:	f001 f98b 	bl	80065b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80052aa:	e011      	b.n	80052d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	691b      	ldr	r3, [r3, #16]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d012      	beq.n	80052da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	3310      	adds	r3, #16
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 fc6f 	bl	8005b9c <xTaskRemoveFromEventList>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d001      	beq.n	80052c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80052c4:	f000 fd48 	bl	8005d58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80052c8:	7bbb      	ldrb	r3, [r7, #14]
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80052d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	dce9      	bgt.n	80052ac <prvUnlockQueue+0x60>
 80052d8:	e000      	b.n	80052dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80052da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	22ff      	movs	r2, #255	@ 0xff
 80052e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80052e4:	f001 f99a 	bl	800661c <vPortExitCritical>
}
 80052e8:	bf00      	nop
 80052ea:	3710      	adds	r7, #16
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80052f8:	f001 f95e 	bl	80065b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005300:	2b00      	cmp	r3, #0
 8005302:	d102      	bne.n	800530a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005304:	2301      	movs	r3, #1
 8005306:	60fb      	str	r3, [r7, #12]
 8005308:	e001      	b.n	800530e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800530a:	2300      	movs	r3, #0
 800530c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800530e:	f001 f985 	bl	800661c <vPortExitCritical>

	return xReturn;
 8005312:	68fb      	ldr	r3, [r7, #12]
}
 8005314:	4618      	mov	r0, r3
 8005316:	3710      	adds	r7, #16
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800531c:	b580      	push	{r7, lr}
 800531e:	b08e      	sub	sp, #56	@ 0x38
 8005320:	af04      	add	r7, sp, #16
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
 8005328:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800532a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10b      	bne.n	8005348 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005334:	f383 8811 	msr	BASEPRI, r3
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	f3bf 8f4f 	dsb	sy
 8005340:	623b      	str	r3, [r7, #32]
}
 8005342:	bf00      	nop
 8005344:	bf00      	nop
 8005346:	e7fd      	b.n	8005344 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10b      	bne.n	8005366 <xTaskCreateStatic+0x4a>
	__asm volatile
 800534e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005352:	f383 8811 	msr	BASEPRI, r3
 8005356:	f3bf 8f6f 	isb	sy
 800535a:	f3bf 8f4f 	dsb	sy
 800535e:	61fb      	str	r3, [r7, #28]
}
 8005360:	bf00      	nop
 8005362:	bf00      	nop
 8005364:	e7fd      	b.n	8005362 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005366:	23a0      	movs	r3, #160	@ 0xa0
 8005368:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	2ba0      	cmp	r3, #160	@ 0xa0
 800536e:	d00b      	beq.n	8005388 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	61bb      	str	r3, [r7, #24]
}
 8005382:	bf00      	nop
 8005384:	bf00      	nop
 8005386:	e7fd      	b.n	8005384 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005388:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800538a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800538c:	2b00      	cmp	r3, #0
 800538e:	d01e      	beq.n	80053ce <xTaskCreateStatic+0xb2>
 8005390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005392:	2b00      	cmp	r3, #0
 8005394:	d01b      	beq.n	80053ce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005398:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800539a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800539e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80053a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a2:	2202      	movs	r2, #2
 80053a4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80053a8:	2300      	movs	r3, #0
 80053aa:	9303      	str	r3, [sp, #12]
 80053ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ae:	9302      	str	r3, [sp, #8]
 80053b0:	f107 0314 	add.w	r3, r7, #20
 80053b4:	9301      	str	r3, [sp, #4]
 80053b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	68b9      	ldr	r1, [r7, #8]
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 f851 	bl	8005468 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80053c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053c8:	f000 f8ee 	bl	80055a8 <prvAddNewTaskToReadyList>
 80053cc:	e001      	b.n	80053d2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80053ce:	2300      	movs	r3, #0
 80053d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80053d2:	697b      	ldr	r3, [r7, #20]
	}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3728      	adds	r7, #40	@ 0x28
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b08c      	sub	sp, #48	@ 0x30
 80053e0:	af04      	add	r7, sp, #16
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	603b      	str	r3, [r7, #0]
 80053e8:	4613      	mov	r3, r2
 80053ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80053ec:	88fb      	ldrh	r3, [r7, #6]
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4618      	mov	r0, r3
 80053f2:	f001 fa03 	bl	80067fc <pvPortMalloc>
 80053f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00e      	beq.n	800541c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80053fe:	20a0      	movs	r0, #160	@ 0xa0
 8005400:	f001 f9fc 	bl	80067fc <pvPortMalloc>
 8005404:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d003      	beq.n	8005414 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	697a      	ldr	r2, [r7, #20]
 8005410:	631a      	str	r2, [r3, #48]	@ 0x30
 8005412:	e005      	b.n	8005420 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005414:	6978      	ldr	r0, [r7, #20]
 8005416:	f001 fabf 	bl	8006998 <vPortFree>
 800541a:	e001      	b.n	8005420 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800541c:	2300      	movs	r3, #0
 800541e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d017      	beq.n	8005456 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800542e:	88fa      	ldrh	r2, [r7, #6]
 8005430:	2300      	movs	r3, #0
 8005432:	9303      	str	r3, [sp, #12]
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	9302      	str	r3, [sp, #8]
 8005438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800543a:	9301      	str	r3, [sp, #4]
 800543c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	68b9      	ldr	r1, [r7, #8]
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f000 f80f 	bl	8005468 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800544a:	69f8      	ldr	r0, [r7, #28]
 800544c:	f000 f8ac 	bl	80055a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005450:	2301      	movs	r3, #1
 8005452:	61bb      	str	r3, [r7, #24]
 8005454:	e002      	b.n	800545c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005456:	f04f 33ff 	mov.w	r3, #4294967295
 800545a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800545c:	69bb      	ldr	r3, [r7, #24]
	}
 800545e:	4618      	mov	r0, r3
 8005460:	3720      	adds	r7, #32
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
	...

08005468 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b088      	sub	sp, #32
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
 8005474:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005480:	3b01      	subs	r3, #1
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	f023 0307 	bic.w	r3, r3, #7
 800548e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00b      	beq.n	80054b2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800549a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549e:	f383 8811 	msr	BASEPRI, r3
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	f3bf 8f4f 	dsb	sy
 80054aa:	617b      	str	r3, [r7, #20]
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	e7fd      	b.n	80054ae <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d01f      	beq.n	80054f8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054b8:	2300      	movs	r3, #0
 80054ba:	61fb      	str	r3, [r7, #28]
 80054bc:	e012      	b.n	80054e4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	4413      	add	r3, r2
 80054c4:	7819      	ldrb	r1, [r3, #0]
 80054c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	4413      	add	r3, r2
 80054cc:	3334      	adds	r3, #52	@ 0x34
 80054ce:	460a      	mov	r2, r1
 80054d0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	4413      	add	r3, r2
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d006      	beq.n	80054ec <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	3301      	adds	r3, #1
 80054e2:	61fb      	str	r3, [r7, #28]
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	2b0f      	cmp	r3, #15
 80054e8:	d9e9      	bls.n	80054be <prvInitialiseNewTask+0x56>
 80054ea:	e000      	b.n	80054ee <prvInitialiseNewTask+0x86>
			{
				break;
 80054ec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80054ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054f6:	e003      	b.n	8005500 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80054f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005502:	2b06      	cmp	r3, #6
 8005504:	d901      	bls.n	800550a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005506:	2306      	movs	r3, #6
 8005508:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800550a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800550e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005514:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005518:	2200      	movs	r2, #0
 800551a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800551c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551e:	3304      	adds	r3, #4
 8005520:	4618      	mov	r0, r3
 8005522:	f7ff faac 	bl	8004a7e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005528:	3318      	adds	r3, #24
 800552a:	4618      	mov	r0, r3
 800552c:	f7ff faa7 	bl	8004a7e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005534:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005538:	f1c3 0207 	rsb	r2, r3, #7
 800553c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005544:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005548:	2200      	movs	r2, #0
 800554a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005550:	2200      	movs	r2, #0
 8005552:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005558:	334c      	adds	r3, #76	@ 0x4c
 800555a:	224c      	movs	r2, #76	@ 0x4c
 800555c:	2100      	movs	r1, #0
 800555e:	4618      	mov	r0, r3
 8005560:	f001 fd66 	bl	8007030 <memset>
 8005564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005566:	4a0d      	ldr	r2, [pc, #52]	@ (800559c <prvInitialiseNewTask+0x134>)
 8005568:	651a      	str	r2, [r3, #80]	@ 0x50
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	4a0c      	ldr	r2, [pc, #48]	@ (80055a0 <prvInitialiseNewTask+0x138>)
 800556e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005572:	4a0c      	ldr	r2, [pc, #48]	@ (80055a4 <prvInitialiseNewTask+0x13c>)
 8005574:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005576:	683a      	ldr	r2, [r7, #0]
 8005578:	68f9      	ldr	r1, [r7, #12]
 800557a:	69b8      	ldr	r0, [r7, #24]
 800557c:	f000 feee 	bl	800635c <pxPortInitialiseStack>
 8005580:	4602      	mov	r2, r0
 8005582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005584:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800558c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800558e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005590:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005592:	bf00      	nop
 8005594:	3720      	adds	r7, #32
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	20004204 	.word	0x20004204
 80055a0:	2000426c 	.word	0x2000426c
 80055a4:	200042d4 	.word	0x200042d4

080055a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80055b0:	f001 f802 	bl	80065b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80055b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005660 <prvAddNewTaskToReadyList+0xb8>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	3301      	adds	r3, #1
 80055ba:	4a29      	ldr	r2, [pc, #164]	@ (8005660 <prvAddNewTaskToReadyList+0xb8>)
 80055bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80055be:	4b29      	ldr	r3, [pc, #164]	@ (8005664 <prvAddNewTaskToReadyList+0xbc>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d109      	bne.n	80055da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80055c6:	4a27      	ldr	r2, [pc, #156]	@ (8005664 <prvAddNewTaskToReadyList+0xbc>)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80055cc:	4b24      	ldr	r3, [pc, #144]	@ (8005660 <prvAddNewTaskToReadyList+0xb8>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d110      	bne.n	80055f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80055d4:	f000 fbe4 	bl	8005da0 <prvInitialiseTaskLists>
 80055d8:	e00d      	b.n	80055f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80055da:	4b23      	ldr	r3, [pc, #140]	@ (8005668 <prvAddNewTaskToReadyList+0xc0>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d109      	bne.n	80055f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80055e2:	4b20      	ldr	r3, [pc, #128]	@ (8005664 <prvAddNewTaskToReadyList+0xbc>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d802      	bhi.n	80055f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80055f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005664 <prvAddNewTaskToReadyList+0xbc>)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80055f6:	4b1d      	ldr	r3, [pc, #116]	@ (800566c <prvAddNewTaskToReadyList+0xc4>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	3301      	adds	r3, #1
 80055fc:	4a1b      	ldr	r2, [pc, #108]	@ (800566c <prvAddNewTaskToReadyList+0xc4>)
 80055fe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005604:	2201      	movs	r2, #1
 8005606:	409a      	lsls	r2, r3
 8005608:	4b19      	ldr	r3, [pc, #100]	@ (8005670 <prvAddNewTaskToReadyList+0xc8>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4313      	orrs	r3, r2
 800560e:	4a18      	ldr	r2, [pc, #96]	@ (8005670 <prvAddNewTaskToReadyList+0xc8>)
 8005610:	6013      	str	r3, [r2, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005616:	4613      	mov	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4413      	add	r3, r2
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	4a15      	ldr	r2, [pc, #84]	@ (8005674 <prvAddNewTaskToReadyList+0xcc>)
 8005620:	441a      	add	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	3304      	adds	r3, #4
 8005626:	4619      	mov	r1, r3
 8005628:	4610      	mov	r0, r2
 800562a:	f7ff fa35 	bl	8004a98 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800562e:	f000 fff5 	bl	800661c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005632:	4b0d      	ldr	r3, [pc, #52]	@ (8005668 <prvAddNewTaskToReadyList+0xc0>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00e      	beq.n	8005658 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800563a:	4b0a      	ldr	r3, [pc, #40]	@ (8005664 <prvAddNewTaskToReadyList+0xbc>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005644:	429a      	cmp	r2, r3
 8005646:	d207      	bcs.n	8005658 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005648:	4b0b      	ldr	r3, [pc, #44]	@ (8005678 <prvAddNewTaskToReadyList+0xd0>)
 800564a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800564e:	601a      	str	r2, [r3, #0]
 8005650:	f3bf 8f4f 	dsb	sy
 8005654:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005658:	bf00      	nop
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	200005b0 	.word	0x200005b0
 8005664:	200004b0 	.word	0x200004b0
 8005668:	200005bc 	.word	0x200005bc
 800566c:	200005cc 	.word	0x200005cc
 8005670:	200005b8 	.word	0x200005b8
 8005674:	200004b4 	.word	0x200004b4
 8005678:	e000ed04 	.word	0xe000ed04

0800567c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005684:	2300      	movs	r3, #0
 8005686:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d018      	beq.n	80056c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800568e:	4b14      	ldr	r3, [pc, #80]	@ (80056e0 <vTaskDelay+0x64>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00b      	beq.n	80056ae <vTaskDelay+0x32>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	60bb      	str	r3, [r7, #8]
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	e7fd      	b.n	80056aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80056ae:	f000 f885 	bl	80057bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80056b2:	2100      	movs	r1, #0
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 fdeb 	bl	8006290 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80056ba:	f000 f88d 	bl	80057d8 <xTaskResumeAll>
 80056be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d107      	bne.n	80056d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80056c6:	4b07      	ldr	r3, [pc, #28]	@ (80056e4 <vTaskDelay+0x68>)
 80056c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056cc:	601a      	str	r2, [r3, #0]
 80056ce:	f3bf 8f4f 	dsb	sy
 80056d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80056d6:	bf00      	nop
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	200005d8 	.word	0x200005d8
 80056e4:	e000ed04 	.word	0xe000ed04

080056e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b08a      	sub	sp, #40	@ 0x28
 80056ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80056f2:	2300      	movs	r3, #0
 80056f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80056f6:	463a      	mov	r2, r7
 80056f8:	1d39      	adds	r1, r7, #4
 80056fa:	f107 0308 	add.w	r3, r7, #8
 80056fe:	4618      	mov	r0, r3
 8005700:	f7fa ff54 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005704:	6839      	ldr	r1, [r7, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68ba      	ldr	r2, [r7, #8]
 800570a:	9202      	str	r2, [sp, #8]
 800570c:	9301      	str	r3, [sp, #4]
 800570e:	2300      	movs	r3, #0
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	2300      	movs	r3, #0
 8005714:	460a      	mov	r2, r1
 8005716:	4921      	ldr	r1, [pc, #132]	@ (800579c <vTaskStartScheduler+0xb4>)
 8005718:	4821      	ldr	r0, [pc, #132]	@ (80057a0 <vTaskStartScheduler+0xb8>)
 800571a:	f7ff fdff 	bl	800531c <xTaskCreateStatic>
 800571e:	4603      	mov	r3, r0
 8005720:	4a20      	ldr	r2, [pc, #128]	@ (80057a4 <vTaskStartScheduler+0xbc>)
 8005722:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005724:	4b1f      	ldr	r3, [pc, #124]	@ (80057a4 <vTaskStartScheduler+0xbc>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d002      	beq.n	8005732 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800572c:	2301      	movs	r3, #1
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	e001      	b.n	8005736 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005732:	2300      	movs	r3, #0
 8005734:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d11b      	bne.n	8005774 <vTaskStartScheduler+0x8c>
	__asm volatile
 800573c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005740:	f383 8811 	msr	BASEPRI, r3
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	f3bf 8f4f 	dsb	sy
 800574c:	613b      	str	r3, [r7, #16]
}
 800574e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005750:	4b15      	ldr	r3, [pc, #84]	@ (80057a8 <vTaskStartScheduler+0xc0>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	334c      	adds	r3, #76	@ 0x4c
 8005756:	4a15      	ldr	r2, [pc, #84]	@ (80057ac <vTaskStartScheduler+0xc4>)
 8005758:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800575a:	4b15      	ldr	r3, [pc, #84]	@ (80057b0 <vTaskStartScheduler+0xc8>)
 800575c:	f04f 32ff 	mov.w	r2, #4294967295
 8005760:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005762:	4b14      	ldr	r3, [pc, #80]	@ (80057b4 <vTaskStartScheduler+0xcc>)
 8005764:	2201      	movs	r2, #1
 8005766:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005768:	4b13      	ldr	r3, [pc, #76]	@ (80057b8 <vTaskStartScheduler+0xd0>)
 800576a:	2200      	movs	r2, #0
 800576c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800576e:	f000 fe7f 	bl	8006470 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005772:	e00f      	b.n	8005794 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577a:	d10b      	bne.n	8005794 <vTaskStartScheduler+0xac>
	__asm volatile
 800577c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005780:	f383 8811 	msr	BASEPRI, r3
 8005784:	f3bf 8f6f 	isb	sy
 8005788:	f3bf 8f4f 	dsb	sy
 800578c:	60fb      	str	r3, [r7, #12]
}
 800578e:	bf00      	nop
 8005790:	bf00      	nop
 8005792:	e7fd      	b.n	8005790 <vTaskStartScheduler+0xa8>
}
 8005794:	bf00      	nop
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	08008970 	.word	0x08008970
 80057a0:	08005d71 	.word	0x08005d71
 80057a4:	200005d4 	.word	0x200005d4
 80057a8:	200004b0 	.word	0x200004b0
 80057ac:	20000020 	.word	0x20000020
 80057b0:	200005d0 	.word	0x200005d0
 80057b4:	200005bc 	.word	0x200005bc
 80057b8:	200005b4 	.word	0x200005b4

080057bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80057bc:	b480      	push	{r7}
 80057be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80057c0:	4b04      	ldr	r3, [pc, #16]	@ (80057d4 <vTaskSuspendAll+0x18>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	3301      	adds	r3, #1
 80057c6:	4a03      	ldr	r2, [pc, #12]	@ (80057d4 <vTaskSuspendAll+0x18>)
 80057c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80057ca:	bf00      	nop
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	200005d8 	.word	0x200005d8

080057d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80057e6:	4b42      	ldr	r3, [pc, #264]	@ (80058f0 <xTaskResumeAll+0x118>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10b      	bne.n	8005806 <xTaskResumeAll+0x2e>
	__asm volatile
 80057ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f2:	f383 8811 	msr	BASEPRI, r3
 80057f6:	f3bf 8f6f 	isb	sy
 80057fa:	f3bf 8f4f 	dsb	sy
 80057fe:	603b      	str	r3, [r7, #0]
}
 8005800:	bf00      	nop
 8005802:	bf00      	nop
 8005804:	e7fd      	b.n	8005802 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005806:	f000 fed7 	bl	80065b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800580a:	4b39      	ldr	r3, [pc, #228]	@ (80058f0 <xTaskResumeAll+0x118>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	3b01      	subs	r3, #1
 8005810:	4a37      	ldr	r2, [pc, #220]	@ (80058f0 <xTaskResumeAll+0x118>)
 8005812:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005814:	4b36      	ldr	r3, [pc, #216]	@ (80058f0 <xTaskResumeAll+0x118>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d161      	bne.n	80058e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800581c:	4b35      	ldr	r3, [pc, #212]	@ (80058f4 <xTaskResumeAll+0x11c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d05d      	beq.n	80058e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005824:	e02e      	b.n	8005884 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005826:	4b34      	ldr	r3, [pc, #208]	@ (80058f8 <xTaskResumeAll+0x120>)
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	3318      	adds	r3, #24
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff f98d 	bl	8004b52 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	3304      	adds	r3, #4
 800583c:	4618      	mov	r0, r3
 800583e:	f7ff f988 	bl	8004b52 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005846:	2201      	movs	r2, #1
 8005848:	409a      	lsls	r2, r3
 800584a:	4b2c      	ldr	r3, [pc, #176]	@ (80058fc <xTaskResumeAll+0x124>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4313      	orrs	r3, r2
 8005850:	4a2a      	ldr	r2, [pc, #168]	@ (80058fc <xTaskResumeAll+0x124>)
 8005852:	6013      	str	r3, [r2, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005858:	4613      	mov	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4413      	add	r3, r2
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	4a27      	ldr	r2, [pc, #156]	@ (8005900 <xTaskResumeAll+0x128>)
 8005862:	441a      	add	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	3304      	adds	r3, #4
 8005868:	4619      	mov	r1, r3
 800586a:	4610      	mov	r0, r2
 800586c:	f7ff f914 	bl	8004a98 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005874:	4b23      	ldr	r3, [pc, #140]	@ (8005904 <xTaskResumeAll+0x12c>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800587a:	429a      	cmp	r2, r3
 800587c:	d302      	bcc.n	8005884 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800587e:	4b22      	ldr	r3, [pc, #136]	@ (8005908 <xTaskResumeAll+0x130>)
 8005880:	2201      	movs	r2, #1
 8005882:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005884:	4b1c      	ldr	r3, [pc, #112]	@ (80058f8 <xTaskResumeAll+0x120>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1cc      	bne.n	8005826 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d001      	beq.n	8005896 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005892:	f000 fb29 	bl	8005ee8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005896:	4b1d      	ldr	r3, [pc, #116]	@ (800590c <xTaskResumeAll+0x134>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d010      	beq.n	80058c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80058a2:	f000 f837 	bl	8005914 <xTaskIncrementTick>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d002      	beq.n	80058b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80058ac:	4b16      	ldr	r3, [pc, #88]	@ (8005908 <xTaskResumeAll+0x130>)
 80058ae:	2201      	movs	r2, #1
 80058b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	3b01      	subs	r3, #1
 80058b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1f1      	bne.n	80058a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80058be:	4b13      	ldr	r3, [pc, #76]	@ (800590c <xTaskResumeAll+0x134>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80058c4:	4b10      	ldr	r3, [pc, #64]	@ (8005908 <xTaskResumeAll+0x130>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d009      	beq.n	80058e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80058cc:	2301      	movs	r3, #1
 80058ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80058d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005910 <xTaskResumeAll+0x138>)
 80058d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058d6:	601a      	str	r2, [r3, #0]
 80058d8:	f3bf 8f4f 	dsb	sy
 80058dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80058e0:	f000 fe9c 	bl	800661c <vPortExitCritical>

	return xAlreadyYielded;
 80058e4:	68bb      	ldr	r3, [r7, #8]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	200005d8 	.word	0x200005d8
 80058f4:	200005b0 	.word	0x200005b0
 80058f8:	20000570 	.word	0x20000570
 80058fc:	200005b8 	.word	0x200005b8
 8005900:	200004b4 	.word	0x200004b4
 8005904:	200004b0 	.word	0x200004b0
 8005908:	200005c4 	.word	0x200005c4
 800590c:	200005c0 	.word	0x200005c0
 8005910:	e000ed04 	.word	0xe000ed04

08005914 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800591a:	2300      	movs	r3, #0
 800591c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800591e:	4b4f      	ldr	r3, [pc, #316]	@ (8005a5c <xTaskIncrementTick+0x148>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	f040 808f 	bne.w	8005a46 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005928:	4b4d      	ldr	r3, [pc, #308]	@ (8005a60 <xTaskIncrementTick+0x14c>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	3301      	adds	r3, #1
 800592e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005930:	4a4b      	ldr	r2, [pc, #300]	@ (8005a60 <xTaskIncrementTick+0x14c>)
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d121      	bne.n	8005980 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800593c:	4b49      	ldr	r3, [pc, #292]	@ (8005a64 <xTaskIncrementTick+0x150>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00b      	beq.n	800595e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800594a:	f383 8811 	msr	BASEPRI, r3
 800594e:	f3bf 8f6f 	isb	sy
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	603b      	str	r3, [r7, #0]
}
 8005958:	bf00      	nop
 800595a:	bf00      	nop
 800595c:	e7fd      	b.n	800595a <xTaskIncrementTick+0x46>
 800595e:	4b41      	ldr	r3, [pc, #260]	@ (8005a64 <xTaskIncrementTick+0x150>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	60fb      	str	r3, [r7, #12]
 8005964:	4b40      	ldr	r3, [pc, #256]	@ (8005a68 <xTaskIncrementTick+0x154>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a3e      	ldr	r2, [pc, #248]	@ (8005a64 <xTaskIncrementTick+0x150>)
 800596a:	6013      	str	r3, [r2, #0]
 800596c:	4a3e      	ldr	r2, [pc, #248]	@ (8005a68 <xTaskIncrementTick+0x154>)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6013      	str	r3, [r2, #0]
 8005972:	4b3e      	ldr	r3, [pc, #248]	@ (8005a6c <xTaskIncrementTick+0x158>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	3301      	adds	r3, #1
 8005978:	4a3c      	ldr	r2, [pc, #240]	@ (8005a6c <xTaskIncrementTick+0x158>)
 800597a:	6013      	str	r3, [r2, #0]
 800597c:	f000 fab4 	bl	8005ee8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005980:	4b3b      	ldr	r3, [pc, #236]	@ (8005a70 <xTaskIncrementTick+0x15c>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	429a      	cmp	r2, r3
 8005988:	d348      	bcc.n	8005a1c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800598a:	4b36      	ldr	r3, [pc, #216]	@ (8005a64 <xTaskIncrementTick+0x150>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d104      	bne.n	800599e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005994:	4b36      	ldr	r3, [pc, #216]	@ (8005a70 <xTaskIncrementTick+0x15c>)
 8005996:	f04f 32ff 	mov.w	r2, #4294967295
 800599a:	601a      	str	r2, [r3, #0]
					break;
 800599c:	e03e      	b.n	8005a1c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800599e:	4b31      	ldr	r3, [pc, #196]	@ (8005a64 <xTaskIncrementTick+0x150>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d203      	bcs.n	80059be <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80059b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005a70 <xTaskIncrementTick+0x15c>)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80059bc:	e02e      	b.n	8005a1c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	3304      	adds	r3, #4
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff f8c5 	bl	8004b52 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d004      	beq.n	80059da <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	3318      	adds	r3, #24
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7ff f8bc 	bl	8004b52 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059de:	2201      	movs	r2, #1
 80059e0:	409a      	lsls	r2, r3
 80059e2:	4b24      	ldr	r3, [pc, #144]	@ (8005a74 <xTaskIncrementTick+0x160>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	4a22      	ldr	r2, [pc, #136]	@ (8005a74 <xTaskIncrementTick+0x160>)
 80059ea:	6013      	str	r3, [r2, #0]
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f0:	4613      	mov	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4413      	add	r3, r2
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a78 <xTaskIncrementTick+0x164>)
 80059fa:	441a      	add	r2, r3
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	3304      	adds	r3, #4
 8005a00:	4619      	mov	r1, r3
 8005a02:	4610      	mov	r0, r2
 8005a04:	f7ff f848 	bl	8004a98 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8005a7c <xTaskIncrementTick+0x168>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d3b9      	bcc.n	800598a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005a16:	2301      	movs	r3, #1
 8005a18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a1a:	e7b6      	b.n	800598a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005a1c:	4b17      	ldr	r3, [pc, #92]	@ (8005a7c <xTaskIncrementTick+0x168>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a22:	4915      	ldr	r1, [pc, #84]	@ (8005a78 <xTaskIncrementTick+0x164>)
 8005a24:	4613      	mov	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4413      	add	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	440b      	add	r3, r1
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d901      	bls.n	8005a38 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005a34:	2301      	movs	r3, #1
 8005a36:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005a38:	4b11      	ldr	r3, [pc, #68]	@ (8005a80 <xTaskIncrementTick+0x16c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d007      	beq.n	8005a50 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005a40:	2301      	movs	r3, #1
 8005a42:	617b      	str	r3, [r7, #20]
 8005a44:	e004      	b.n	8005a50 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005a46:	4b0f      	ldr	r3, [pc, #60]	@ (8005a84 <xTaskIncrementTick+0x170>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8005a84 <xTaskIncrementTick+0x170>)
 8005a4e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005a50:	697b      	ldr	r3, [r7, #20]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3718      	adds	r7, #24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	200005d8 	.word	0x200005d8
 8005a60:	200005b4 	.word	0x200005b4
 8005a64:	20000568 	.word	0x20000568
 8005a68:	2000056c 	.word	0x2000056c
 8005a6c:	200005c8 	.word	0x200005c8
 8005a70:	200005d0 	.word	0x200005d0
 8005a74:	200005b8 	.word	0x200005b8
 8005a78:	200004b4 	.word	0x200004b4
 8005a7c:	200004b0 	.word	0x200004b0
 8005a80:	200005c4 	.word	0x200005c4
 8005a84:	200005c0 	.word	0x200005c0

08005a88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b087      	sub	sp, #28
 8005a8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005a8e:	4b2a      	ldr	r3, [pc, #168]	@ (8005b38 <vTaskSwitchContext+0xb0>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005a96:	4b29      	ldr	r3, [pc, #164]	@ (8005b3c <vTaskSwitchContext+0xb4>)
 8005a98:	2201      	movs	r2, #1
 8005a9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005a9c:	e045      	b.n	8005b2a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005a9e:	4b27      	ldr	r3, [pc, #156]	@ (8005b3c <vTaskSwitchContext+0xb4>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aa4:	4b26      	ldr	r3, [pc, #152]	@ (8005b40 <vTaskSwitchContext+0xb8>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	fab3 f383 	clz	r3, r3
 8005ab0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005ab2:	7afb      	ldrb	r3, [r7, #11]
 8005ab4:	f1c3 031f 	rsb	r3, r3, #31
 8005ab8:	617b      	str	r3, [r7, #20]
 8005aba:	4922      	ldr	r1, [pc, #136]	@ (8005b44 <vTaskSwitchContext+0xbc>)
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	440b      	add	r3, r1
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10b      	bne.n	8005ae6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8005ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad2:	f383 8811 	msr	BASEPRI, r3
 8005ad6:	f3bf 8f6f 	isb	sy
 8005ada:	f3bf 8f4f 	dsb	sy
 8005ade:	607b      	str	r3, [r7, #4]
}
 8005ae0:	bf00      	nop
 8005ae2:	bf00      	nop
 8005ae4:	e7fd      	b.n	8005ae2 <vTaskSwitchContext+0x5a>
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	4413      	add	r3, r2
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	4a14      	ldr	r2, [pc, #80]	@ (8005b44 <vTaskSwitchContext+0xbc>)
 8005af2:	4413      	add	r3, r2
 8005af4:	613b      	str	r3, [r7, #16]
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	605a      	str	r2, [r3, #4]
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	3308      	adds	r3, #8
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d104      	bne.n	8005b16 <vTaskSwitchContext+0x8e>
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	605a      	str	r2, [r3, #4]
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8005b48 <vTaskSwitchContext+0xc0>)
 8005b1e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b20:	4b09      	ldr	r3, [pc, #36]	@ (8005b48 <vTaskSwitchContext+0xc0>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	334c      	adds	r3, #76	@ 0x4c
 8005b26:	4a09      	ldr	r2, [pc, #36]	@ (8005b4c <vTaskSwitchContext+0xc4>)
 8005b28:	6013      	str	r3, [r2, #0]
}
 8005b2a:	bf00      	nop
 8005b2c:	371c      	adds	r7, #28
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	200005d8 	.word	0x200005d8
 8005b3c:	200005c4 	.word	0x200005c4
 8005b40:	200005b8 	.word	0x200005b8
 8005b44:	200004b4 	.word	0x200004b4
 8005b48:	200004b0 	.word	0x200004b0
 8005b4c:	20000020 	.word	0x20000020

08005b50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10b      	bne.n	8005b78 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	60fb      	str	r3, [r7, #12]
}
 8005b72:	bf00      	nop
 8005b74:	bf00      	nop
 8005b76:	e7fd      	b.n	8005b74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b78:	4b07      	ldr	r3, [pc, #28]	@ (8005b98 <vTaskPlaceOnEventList+0x48>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	3318      	adds	r3, #24
 8005b7e:	4619      	mov	r1, r3
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7fe ffad 	bl	8004ae0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005b86:	2101      	movs	r1, #1
 8005b88:	6838      	ldr	r0, [r7, #0]
 8005b8a:	f000 fb81 	bl	8006290 <prvAddCurrentTaskToDelayedList>
}
 8005b8e:	bf00      	nop
 8005b90:	3710      	adds	r7, #16
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	200004b0 	.word	0x200004b0

08005b9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b086      	sub	sp, #24
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10b      	bne.n	8005bca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb6:	f383 8811 	msr	BASEPRI, r3
 8005bba:	f3bf 8f6f 	isb	sy
 8005bbe:	f3bf 8f4f 	dsb	sy
 8005bc2:	60fb      	str	r3, [r7, #12]
}
 8005bc4:	bf00      	nop
 8005bc6:	bf00      	nop
 8005bc8:	e7fd      	b.n	8005bc6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	3318      	adds	r3, #24
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f7fe ffbf 	bl	8004b52 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8005c4c <xTaskRemoveFromEventList+0xb0>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d11c      	bne.n	8005c16 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	3304      	adds	r3, #4
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7fe ffb6 	bl	8004b52 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bea:	2201      	movs	r2, #1
 8005bec:	409a      	lsls	r2, r3
 8005bee:	4b18      	ldr	r3, [pc, #96]	@ (8005c50 <xTaskRemoveFromEventList+0xb4>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	4a16      	ldr	r2, [pc, #88]	@ (8005c50 <xTaskRemoveFromEventList+0xb4>)
 8005bf6:	6013      	str	r3, [r2, #0]
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4a13      	ldr	r2, [pc, #76]	@ (8005c54 <xTaskRemoveFromEventList+0xb8>)
 8005c06:	441a      	add	r2, r3
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	4610      	mov	r0, r2
 8005c10:	f7fe ff42 	bl	8004a98 <vListInsertEnd>
 8005c14:	e005      	b.n	8005c22 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	3318      	adds	r3, #24
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	480e      	ldr	r0, [pc, #56]	@ (8005c58 <xTaskRemoveFromEventList+0xbc>)
 8005c1e:	f7fe ff3b 	bl	8004a98 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c26:	4b0d      	ldr	r3, [pc, #52]	@ (8005c5c <xTaskRemoveFromEventList+0xc0>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d905      	bls.n	8005c3c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005c30:	2301      	movs	r3, #1
 8005c32:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005c34:	4b0a      	ldr	r3, [pc, #40]	@ (8005c60 <xTaskRemoveFromEventList+0xc4>)
 8005c36:	2201      	movs	r2, #1
 8005c38:	601a      	str	r2, [r3, #0]
 8005c3a:	e001      	b.n	8005c40 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005c40:	697b      	ldr	r3, [r7, #20]
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	200005d8 	.word	0x200005d8
 8005c50:	200005b8 	.word	0x200005b8
 8005c54:	200004b4 	.word	0x200004b4
 8005c58:	20000570 	.word	0x20000570
 8005c5c:	200004b0 	.word	0x200004b0
 8005c60:	200005c4 	.word	0x200005c4

08005c64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005c6c:	4b06      	ldr	r3, [pc, #24]	@ (8005c88 <vTaskInternalSetTimeOutState+0x24>)
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005c74:	4b05      	ldr	r3, [pc, #20]	@ (8005c8c <vTaskInternalSetTimeOutState+0x28>)
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	605a      	str	r2, [r3, #4]
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	200005c8 	.word	0x200005c8
 8005c8c:	200005b4 	.word	0x200005b4

08005c90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b088      	sub	sp, #32
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d10b      	bne.n	8005cb8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca4:	f383 8811 	msr	BASEPRI, r3
 8005ca8:	f3bf 8f6f 	isb	sy
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	613b      	str	r3, [r7, #16]
}
 8005cb2:	bf00      	nop
 8005cb4:	bf00      	nop
 8005cb6:	e7fd      	b.n	8005cb4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10b      	bne.n	8005cd6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc2:	f383 8811 	msr	BASEPRI, r3
 8005cc6:	f3bf 8f6f 	isb	sy
 8005cca:	f3bf 8f4f 	dsb	sy
 8005cce:	60fb      	str	r3, [r7, #12]
}
 8005cd0:	bf00      	nop
 8005cd2:	bf00      	nop
 8005cd4:	e7fd      	b.n	8005cd2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005cd6:	f000 fc6f 	bl	80065b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005cda:	4b1d      	ldr	r3, [pc, #116]	@ (8005d50 <xTaskCheckForTimeOut+0xc0>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	69ba      	ldr	r2, [r7, #24]
 8005ce6:	1ad3      	subs	r3, r2, r3
 8005ce8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf2:	d102      	bne.n	8005cfa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	61fb      	str	r3, [r7, #28]
 8005cf8:	e023      	b.n	8005d42 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	4b15      	ldr	r3, [pc, #84]	@ (8005d54 <xTaskCheckForTimeOut+0xc4>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d007      	beq.n	8005d16 <xTaskCheckForTimeOut+0x86>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	69ba      	ldr	r2, [r7, #24]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d302      	bcc.n	8005d16 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005d10:	2301      	movs	r3, #1
 8005d12:	61fb      	str	r3, [r7, #28]
 8005d14:	e015      	b.n	8005d42 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d20b      	bcs.n	8005d38 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	1ad2      	subs	r2, r2, r3
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7ff ff99 	bl	8005c64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005d32:	2300      	movs	r3, #0
 8005d34:	61fb      	str	r3, [r7, #28]
 8005d36:	e004      	b.n	8005d42 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005d42:	f000 fc6b 	bl	800661c <vPortExitCritical>

	return xReturn;
 8005d46:	69fb      	ldr	r3, [r7, #28]
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3720      	adds	r7, #32
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	200005b4 	.word	0x200005b4
 8005d54:	200005c8 	.word	0x200005c8

08005d58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005d58:	b480      	push	{r7}
 8005d5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005d5c:	4b03      	ldr	r3, [pc, #12]	@ (8005d6c <vTaskMissedYield+0x14>)
 8005d5e:	2201      	movs	r2, #1
 8005d60:	601a      	str	r2, [r3, #0]
}
 8005d62:	bf00      	nop
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr
 8005d6c:	200005c4 	.word	0x200005c4

08005d70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005d78:	f000 f852 	bl	8005e20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005d7c:	4b06      	ldr	r3, [pc, #24]	@ (8005d98 <prvIdleTask+0x28>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d9f9      	bls.n	8005d78 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d84:	4b05      	ldr	r3, [pc, #20]	@ (8005d9c <prvIdleTask+0x2c>)
 8005d86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d8a:	601a      	str	r2, [r3, #0]
 8005d8c:	f3bf 8f4f 	dsb	sy
 8005d90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d94:	e7f0      	b.n	8005d78 <prvIdleTask+0x8>
 8005d96:	bf00      	nop
 8005d98:	200004b4 	.word	0x200004b4
 8005d9c:	e000ed04 	.word	0xe000ed04

08005da0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005da6:	2300      	movs	r3, #0
 8005da8:	607b      	str	r3, [r7, #4]
 8005daa:	e00c      	b.n	8005dc6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	4613      	mov	r3, r2
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	4413      	add	r3, r2
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	4a12      	ldr	r2, [pc, #72]	@ (8005e00 <prvInitialiseTaskLists+0x60>)
 8005db8:	4413      	add	r3, r2
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7fe fe3f 	bl	8004a3e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	607b      	str	r3, [r7, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2b06      	cmp	r3, #6
 8005dca:	d9ef      	bls.n	8005dac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005dcc:	480d      	ldr	r0, [pc, #52]	@ (8005e04 <prvInitialiseTaskLists+0x64>)
 8005dce:	f7fe fe36 	bl	8004a3e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005dd2:	480d      	ldr	r0, [pc, #52]	@ (8005e08 <prvInitialiseTaskLists+0x68>)
 8005dd4:	f7fe fe33 	bl	8004a3e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005dd8:	480c      	ldr	r0, [pc, #48]	@ (8005e0c <prvInitialiseTaskLists+0x6c>)
 8005dda:	f7fe fe30 	bl	8004a3e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005dde:	480c      	ldr	r0, [pc, #48]	@ (8005e10 <prvInitialiseTaskLists+0x70>)
 8005de0:	f7fe fe2d 	bl	8004a3e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005de4:	480b      	ldr	r0, [pc, #44]	@ (8005e14 <prvInitialiseTaskLists+0x74>)
 8005de6:	f7fe fe2a 	bl	8004a3e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005dea:	4b0b      	ldr	r3, [pc, #44]	@ (8005e18 <prvInitialiseTaskLists+0x78>)
 8005dec:	4a05      	ldr	r2, [pc, #20]	@ (8005e04 <prvInitialiseTaskLists+0x64>)
 8005dee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005df0:	4b0a      	ldr	r3, [pc, #40]	@ (8005e1c <prvInitialiseTaskLists+0x7c>)
 8005df2:	4a05      	ldr	r2, [pc, #20]	@ (8005e08 <prvInitialiseTaskLists+0x68>)
 8005df4:	601a      	str	r2, [r3, #0]
}
 8005df6:	bf00      	nop
 8005df8:	3708      	adds	r7, #8
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	200004b4 	.word	0x200004b4
 8005e04:	20000540 	.word	0x20000540
 8005e08:	20000554 	.word	0x20000554
 8005e0c:	20000570 	.word	0x20000570
 8005e10:	20000584 	.word	0x20000584
 8005e14:	2000059c 	.word	0x2000059c
 8005e18:	20000568 	.word	0x20000568
 8005e1c:	2000056c 	.word	0x2000056c

08005e20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e26:	e019      	b.n	8005e5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005e28:	f000 fbc6 	bl	80065b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e2c:	4b10      	ldr	r3, [pc, #64]	@ (8005e70 <prvCheckTasksWaitingTermination+0x50>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	3304      	adds	r3, #4
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7fe fe8a 	bl	8004b52 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e74 <prvCheckTasksWaitingTermination+0x54>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3b01      	subs	r3, #1
 8005e44:	4a0b      	ldr	r2, [pc, #44]	@ (8005e74 <prvCheckTasksWaitingTermination+0x54>)
 8005e46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e48:	4b0b      	ldr	r3, [pc, #44]	@ (8005e78 <prvCheckTasksWaitingTermination+0x58>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8005e78 <prvCheckTasksWaitingTermination+0x58>)
 8005e50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005e52:	f000 fbe3 	bl	800661c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 f810 	bl	8005e7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e5c:	4b06      	ldr	r3, [pc, #24]	@ (8005e78 <prvCheckTasksWaitingTermination+0x58>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1e1      	bne.n	8005e28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005e64:	bf00      	nop
 8005e66:	bf00      	nop
 8005e68:	3708      	adds	r7, #8
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	20000584 	.word	0x20000584
 8005e74:	200005b0 	.word	0x200005b0
 8005e78:	20000598 	.word	0x20000598

08005e7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	334c      	adds	r3, #76	@ 0x4c
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f001 f8e9 	bl	8007060 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d108      	bne.n	8005eaa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f000 fd7b 	bl	8006998 <vPortFree>
				vPortFree( pxTCB );
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 fd78 	bl	8006998 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005ea8:	e019      	b.n	8005ede <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d103      	bne.n	8005ebc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 fd6f 	bl	8006998 <vPortFree>
	}
 8005eba:	e010      	b.n	8005ede <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d00b      	beq.n	8005ede <prvDeleteTCB+0x62>
	__asm volatile
 8005ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eca:	f383 8811 	msr	BASEPRI, r3
 8005ece:	f3bf 8f6f 	isb	sy
 8005ed2:	f3bf 8f4f 	dsb	sy
 8005ed6:	60fb      	str	r3, [r7, #12]
}
 8005ed8:	bf00      	nop
 8005eda:	bf00      	nop
 8005edc:	e7fd      	b.n	8005eda <prvDeleteTCB+0x5e>
	}
 8005ede:	bf00      	nop
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
	...

08005ee8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005eee:	4b0c      	ldr	r3, [pc, #48]	@ (8005f20 <prvResetNextTaskUnblockTime+0x38>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d104      	bne.n	8005f02 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8005f24 <prvResetNextTaskUnblockTime+0x3c>)
 8005efa:	f04f 32ff 	mov.w	r2, #4294967295
 8005efe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005f00:	e008      	b.n	8005f14 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f02:	4b07      	ldr	r3, [pc, #28]	@ (8005f20 <prvResetNextTaskUnblockTime+0x38>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	4a04      	ldr	r2, [pc, #16]	@ (8005f24 <prvResetNextTaskUnblockTime+0x3c>)
 8005f12:	6013      	str	r3, [r2, #0]
}
 8005f14:	bf00      	nop
 8005f16:	370c      	adds	r7, #12
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr
 8005f20:	20000568 	.word	0x20000568
 8005f24:	200005d0 	.word	0x200005d0

08005f28 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f5c <xTaskGetSchedulerState+0x34>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d102      	bne.n	8005f3c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005f36:	2301      	movs	r3, #1
 8005f38:	607b      	str	r3, [r7, #4]
 8005f3a:	e008      	b.n	8005f4e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f3c:	4b08      	ldr	r3, [pc, #32]	@ (8005f60 <xTaskGetSchedulerState+0x38>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d102      	bne.n	8005f4a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005f44:	2302      	movs	r3, #2
 8005f46:	607b      	str	r3, [r7, #4]
 8005f48:	e001      	b.n	8005f4e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005f4e:	687b      	ldr	r3, [r7, #4]
	}
 8005f50:	4618      	mov	r0, r3
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr
 8005f5c:	200005bc 	.word	0x200005bc
 8005f60:	200005d8 	.word	0x200005d8

08005f64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005f70:	2300      	movs	r3, #0
 8005f72:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d070      	beq.n	800605c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8006068 <xTaskPriorityDisinherit+0x104>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d00b      	beq.n	8005f9c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f88:	f383 8811 	msr	BASEPRI, r3
 8005f8c:	f3bf 8f6f 	isb	sy
 8005f90:	f3bf 8f4f 	dsb	sy
 8005f94:	60fb      	str	r3, [r7, #12]
}
 8005f96:	bf00      	nop
 8005f98:	bf00      	nop
 8005f9a:	e7fd      	b.n	8005f98 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10b      	bne.n	8005fbc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa8:	f383 8811 	msr	BASEPRI, r3
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f3bf 8f4f 	dsb	sy
 8005fb4:	60bb      	str	r3, [r7, #8]
}
 8005fb6:	bf00      	nop
 8005fb8:	bf00      	nop
 8005fba:	e7fd      	b.n	8005fb8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fc0:	1e5a      	subs	r2, r3, #1
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d044      	beq.n	800605c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d140      	bne.n	800605c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	3304      	adds	r3, #4
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7fe fdb7 	bl	8004b52 <uxListRemove>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d115      	bne.n	8006016 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fee:	491f      	ldr	r1, [pc, #124]	@ (800606c <xTaskPriorityDisinherit+0x108>)
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	440b      	add	r3, r1
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10a      	bne.n	8006016 <xTaskPriorityDisinherit+0xb2>
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006004:	2201      	movs	r2, #1
 8006006:	fa02 f303 	lsl.w	r3, r2, r3
 800600a:	43da      	mvns	r2, r3
 800600c:	4b18      	ldr	r3, [pc, #96]	@ (8006070 <xTaskPriorityDisinherit+0x10c>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4013      	ands	r3, r2
 8006012:	4a17      	ldr	r2, [pc, #92]	@ (8006070 <xTaskPriorityDisinherit+0x10c>)
 8006014:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006022:	f1c3 0207 	rsb	r2, r3, #7
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602e:	2201      	movs	r2, #1
 8006030:	409a      	lsls	r2, r3
 8006032:	4b0f      	ldr	r3, [pc, #60]	@ (8006070 <xTaskPriorityDisinherit+0x10c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4313      	orrs	r3, r2
 8006038:	4a0d      	ldr	r2, [pc, #52]	@ (8006070 <xTaskPriorityDisinherit+0x10c>)
 800603a:	6013      	str	r3, [r2, #0]
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4a08      	ldr	r2, [pc, #32]	@ (800606c <xTaskPriorityDisinherit+0x108>)
 800604a:	441a      	add	r2, r3
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	3304      	adds	r3, #4
 8006050:	4619      	mov	r1, r3
 8006052:	4610      	mov	r0, r2
 8006054:	f7fe fd20 	bl	8004a98 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006058:	2301      	movs	r3, #1
 800605a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800605c:	697b      	ldr	r3, [r7, #20]
	}
 800605e:	4618      	mov	r0, r3
 8006060:	3718      	adds	r7, #24
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	200004b0 	.word	0x200004b0
 800606c:	200004b4 	.word	0x200004b4
 8006070:	200005b8 	.word	0x200005b8

08006074 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800607e:	f000 fa9b 	bl	80065b8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006082:	4b20      	ldr	r3, [pc, #128]	@ (8006104 <ulTaskNotifyTake+0x90>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800608a:	2b00      	cmp	r3, #0
 800608c:	d113      	bne.n	80060b6 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800608e:	4b1d      	ldr	r3, [pc, #116]	@ (8006104 <ulTaskNotifyTake+0x90>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d00b      	beq.n	80060b6 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800609e:	2101      	movs	r1, #1
 80060a0:	6838      	ldr	r0, [r7, #0]
 80060a2:	f000 f8f5 	bl	8006290 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80060a6:	4b18      	ldr	r3, [pc, #96]	@ (8006108 <ulTaskNotifyTake+0x94>)
 80060a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	f3bf 8f4f 	dsb	sy
 80060b2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80060b6:	f000 fab1 	bl	800661c <vPortExitCritical>

		taskENTER_CRITICAL();
 80060ba:	f000 fa7d 	bl	80065b8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80060be:	4b11      	ldr	r3, [pc, #68]	@ (8006104 <ulTaskNotifyTake+0x90>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060c6:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d00e      	beq.n	80060ec <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d005      	beq.n	80060e0 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80060d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006104 <ulTaskNotifyTake+0x90>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2200      	movs	r2, #0
 80060da:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80060de:	e005      	b.n	80060ec <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80060e0:	4b08      	ldr	r3, [pc, #32]	@ (8006104 <ulTaskNotifyTake+0x90>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	3a01      	subs	r2, #1
 80060e8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80060ec:	4b05      	ldr	r3, [pc, #20]	@ (8006104 <ulTaskNotifyTake+0x90>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 80060f6:	f000 fa91 	bl	800661c <vPortExitCritical>

		return ulReturn;
 80060fa:	68fb      	ldr	r3, [r7, #12]
	}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	200004b0 	.word	0x200004b0
 8006108:	e000ed04 	.word	0xe000ed04

0800610c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800610c:	b580      	push	{r7, lr}
 800610e:	b08a      	sub	sp, #40	@ 0x28
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	603b      	str	r3, [r7, #0]
 8006118:	4613      	mov	r3, r2
 800611a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800611c:	2301      	movs	r3, #1
 800611e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d10b      	bne.n	800613e <xTaskGenericNotify+0x32>
	__asm volatile
 8006126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612a:	f383 8811 	msr	BASEPRI, r3
 800612e:	f3bf 8f6f 	isb	sy
 8006132:	f3bf 8f4f 	dsb	sy
 8006136:	61bb      	str	r3, [r7, #24]
}
 8006138:	bf00      	nop
 800613a:	bf00      	nop
 800613c:	e7fd      	b.n	800613a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8006142:	f000 fa39 	bl	80065b8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d004      	beq.n	8006156 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800614c:	6a3b      	ldr	r3, [r7, #32]
 800614e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800615c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	2202      	movs	r2, #2
 8006162:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 8006166:	79fb      	ldrb	r3, [r7, #7]
 8006168:	2b04      	cmp	r3, #4
 800616a:	d82e      	bhi.n	80061ca <xTaskGenericNotify+0xbe>
 800616c:	a201      	add	r2, pc, #4	@ (adr r2, 8006174 <xTaskGenericNotify+0x68>)
 800616e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006172:	bf00      	nop
 8006174:	080061ef 	.word	0x080061ef
 8006178:	08006189 	.word	0x08006189
 800617c:	0800619b 	.word	0x0800619b
 8006180:	080061ab 	.word	0x080061ab
 8006184:	080061b5 	.word	0x080061b5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	431a      	orrs	r2, r3
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8006198:	e02c      	b.n	80061f4 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800619a:	6a3b      	ldr	r3, [r7, #32]
 800619c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061a0:	1c5a      	adds	r2, r3, #1
 80061a2:	6a3b      	ldr	r3, [r7, #32]
 80061a4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 80061a8:	e024      	b.n	80061f4 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 80061b2:	e01f      	b.n	80061f4 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80061b4:	7ffb      	ldrb	r3, [r7, #31]
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d004      	beq.n	80061c4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80061c2:	e017      	b.n	80061f4 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80061c4:	2300      	movs	r3, #0
 80061c6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80061c8:	e014      	b.n	80061f4 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80061ca:	6a3b      	ldr	r3, [r7, #32]
 80061cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d4:	d00d      	beq.n	80061f2 <xTaskGenericNotify+0xe6>
	__asm volatile
 80061d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061da:	f383 8811 	msr	BASEPRI, r3
 80061de:	f3bf 8f6f 	isb	sy
 80061e2:	f3bf 8f4f 	dsb	sy
 80061e6:	617b      	str	r3, [r7, #20]
}
 80061e8:	bf00      	nop
 80061ea:	bf00      	nop
 80061ec:	e7fd      	b.n	80061ea <xTaskGenericNotify+0xde>
					break;
 80061ee:	bf00      	nop
 80061f0:	e000      	b.n	80061f4 <xTaskGenericNotify+0xe8>

					break;
 80061f2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80061f4:	7ffb      	ldrb	r3, [r7, #31]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d13a      	bne.n	8006270 <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061fa:	6a3b      	ldr	r3, [r7, #32]
 80061fc:	3304      	adds	r3, #4
 80061fe:	4618      	mov	r0, r3
 8006200:	f7fe fca7 	bl	8004b52 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006204:	6a3b      	ldr	r3, [r7, #32]
 8006206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006208:	2201      	movs	r2, #1
 800620a:	409a      	lsls	r2, r3
 800620c:	4b1c      	ldr	r3, [pc, #112]	@ (8006280 <xTaskGenericNotify+0x174>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4313      	orrs	r3, r2
 8006212:	4a1b      	ldr	r2, [pc, #108]	@ (8006280 <xTaskGenericNotify+0x174>)
 8006214:	6013      	str	r3, [r2, #0]
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800621a:	4613      	mov	r3, r2
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	4413      	add	r3, r2
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	4a18      	ldr	r2, [pc, #96]	@ (8006284 <xTaskGenericNotify+0x178>)
 8006224:	441a      	add	r2, r3
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	3304      	adds	r3, #4
 800622a:	4619      	mov	r1, r3
 800622c:	4610      	mov	r0, r2
 800622e:	f7fe fc33 	bl	8004a98 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006232:	6a3b      	ldr	r3, [r7, #32]
 8006234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00b      	beq.n	8006252 <xTaskGenericNotify+0x146>
	__asm volatile
 800623a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800623e:	f383 8811 	msr	BASEPRI, r3
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	613b      	str	r3, [r7, #16]
}
 800624c:	bf00      	nop
 800624e:	bf00      	nop
 8006250:	e7fd      	b.n	800624e <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006256:	4b0c      	ldr	r3, [pc, #48]	@ (8006288 <xTaskGenericNotify+0x17c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625c:	429a      	cmp	r2, r3
 800625e:	d907      	bls.n	8006270 <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8006260:	4b0a      	ldr	r3, [pc, #40]	@ (800628c <xTaskGenericNotify+0x180>)
 8006262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006266:	601a      	str	r2, [r3, #0]
 8006268:	f3bf 8f4f 	dsb	sy
 800626c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006270:	f000 f9d4 	bl	800661c <vPortExitCritical>

		return xReturn;
 8006274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8006276:	4618      	mov	r0, r3
 8006278:	3728      	adds	r7, #40	@ 0x28
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	200005b8 	.word	0x200005b8
 8006284:	200004b4 	.word	0x200004b4
 8006288:	200004b0 	.word	0x200004b0
 800628c:	e000ed04 	.word	0xe000ed04

08006290 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800629a:	4b29      	ldr	r3, [pc, #164]	@ (8006340 <prvAddCurrentTaskToDelayedList+0xb0>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062a0:	4b28      	ldr	r3, [pc, #160]	@ (8006344 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	3304      	adds	r3, #4
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7fe fc53 	bl	8004b52 <uxListRemove>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d10b      	bne.n	80062ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80062b2:	4b24      	ldr	r3, [pc, #144]	@ (8006344 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b8:	2201      	movs	r2, #1
 80062ba:	fa02 f303 	lsl.w	r3, r2, r3
 80062be:	43da      	mvns	r2, r3
 80062c0:	4b21      	ldr	r3, [pc, #132]	@ (8006348 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4013      	ands	r3, r2
 80062c6:	4a20      	ldr	r2, [pc, #128]	@ (8006348 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d0:	d10a      	bne.n	80062e8 <prvAddCurrentTaskToDelayedList+0x58>
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d007      	beq.n	80062e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062d8:	4b1a      	ldr	r3, [pc, #104]	@ (8006344 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	3304      	adds	r3, #4
 80062de:	4619      	mov	r1, r3
 80062e0:	481a      	ldr	r0, [pc, #104]	@ (800634c <prvAddCurrentTaskToDelayedList+0xbc>)
 80062e2:	f7fe fbd9 	bl	8004a98 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062e6:	e026      	b.n	8006336 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4413      	add	r3, r2
 80062ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80062f0:	4b14      	ldr	r3, [pc, #80]	@ (8006344 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d209      	bcs.n	8006314 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006300:	4b13      	ldr	r3, [pc, #76]	@ (8006350 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	4b0f      	ldr	r3, [pc, #60]	@ (8006344 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	3304      	adds	r3, #4
 800630a:	4619      	mov	r1, r3
 800630c:	4610      	mov	r0, r2
 800630e:	f7fe fbe7 	bl	8004ae0 <vListInsert>
}
 8006312:	e010      	b.n	8006336 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006314:	4b0f      	ldr	r3, [pc, #60]	@ (8006354 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	4b0a      	ldr	r3, [pc, #40]	@ (8006344 <prvAddCurrentTaskToDelayedList+0xb4>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	3304      	adds	r3, #4
 800631e:	4619      	mov	r1, r3
 8006320:	4610      	mov	r0, r2
 8006322:	f7fe fbdd 	bl	8004ae0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006326:	4b0c      	ldr	r3, [pc, #48]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68ba      	ldr	r2, [r7, #8]
 800632c:	429a      	cmp	r2, r3
 800632e:	d202      	bcs.n	8006336 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006330:	4a09      	ldr	r2, [pc, #36]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	6013      	str	r3, [r2, #0]
}
 8006336:	bf00      	nop
 8006338:	3710      	adds	r7, #16
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
 800633e:	bf00      	nop
 8006340:	200005b4 	.word	0x200005b4
 8006344:	200004b0 	.word	0x200004b0
 8006348:	200005b8 	.word	0x200005b8
 800634c:	2000059c 	.word	0x2000059c
 8006350:	2000056c 	.word	0x2000056c
 8006354:	20000568 	.word	0x20000568
 8006358:	200005d0 	.word	0x200005d0

0800635c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800635c:	b480      	push	{r7}
 800635e:	b085      	sub	sp, #20
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	3b04      	subs	r3, #4
 800636c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006374:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	3b04      	subs	r3, #4
 800637a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f023 0201 	bic.w	r2, r3, #1
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	3b04      	subs	r3, #4
 800638a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800638c:	4a0c      	ldr	r2, [pc, #48]	@ (80063c0 <pxPortInitialiseStack+0x64>)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	3b14      	subs	r3, #20
 8006396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	3b04      	subs	r3, #4
 80063a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f06f 0202 	mvn.w	r2, #2
 80063aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	3b20      	subs	r3, #32
 80063b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80063b2:	68fb      	ldr	r3, [r7, #12]
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr
 80063c0:	080063c5 	.word	0x080063c5

080063c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80063c4:	b480      	push	{r7}
 80063c6:	b085      	sub	sp, #20
 80063c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80063ca:	2300      	movs	r3, #0
 80063cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80063ce:	4b13      	ldr	r3, [pc, #76]	@ (800641c <prvTaskExitError+0x58>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d6:	d00b      	beq.n	80063f0 <prvTaskExitError+0x2c>
	__asm volatile
 80063d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063dc:	f383 8811 	msr	BASEPRI, r3
 80063e0:	f3bf 8f6f 	isb	sy
 80063e4:	f3bf 8f4f 	dsb	sy
 80063e8:	60fb      	str	r3, [r7, #12]
}
 80063ea:	bf00      	nop
 80063ec:	bf00      	nop
 80063ee:	e7fd      	b.n	80063ec <prvTaskExitError+0x28>
	__asm volatile
 80063f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f4:	f383 8811 	msr	BASEPRI, r3
 80063f8:	f3bf 8f6f 	isb	sy
 80063fc:	f3bf 8f4f 	dsb	sy
 8006400:	60bb      	str	r3, [r7, #8]
}
 8006402:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006404:	bf00      	nop
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d0fc      	beq.n	8006406 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800640c:	bf00      	nop
 800640e:	bf00      	nop
 8006410:	3714      	adds	r7, #20
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	20000010 	.word	0x20000010

08006420 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006420:	4b07      	ldr	r3, [pc, #28]	@ (8006440 <pxCurrentTCBConst2>)
 8006422:	6819      	ldr	r1, [r3, #0]
 8006424:	6808      	ldr	r0, [r1, #0]
 8006426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800642a:	f380 8809 	msr	PSP, r0
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f04f 0000 	mov.w	r0, #0
 8006436:	f380 8811 	msr	BASEPRI, r0
 800643a:	4770      	bx	lr
 800643c:	f3af 8000 	nop.w

08006440 <pxCurrentTCBConst2>:
 8006440:	200004b0 	.word	0x200004b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006444:	bf00      	nop
 8006446:	bf00      	nop

08006448 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006448:	4808      	ldr	r0, [pc, #32]	@ (800646c <prvPortStartFirstTask+0x24>)
 800644a:	6800      	ldr	r0, [r0, #0]
 800644c:	6800      	ldr	r0, [r0, #0]
 800644e:	f380 8808 	msr	MSP, r0
 8006452:	f04f 0000 	mov.w	r0, #0
 8006456:	f380 8814 	msr	CONTROL, r0
 800645a:	b662      	cpsie	i
 800645c:	b661      	cpsie	f
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	f3bf 8f6f 	isb	sy
 8006466:	df00      	svc	0
 8006468:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800646a:	bf00      	nop
 800646c:	e000ed08 	.word	0xe000ed08

08006470 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b086      	sub	sp, #24
 8006474:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006476:	4b47      	ldr	r3, [pc, #284]	@ (8006594 <xPortStartScheduler+0x124>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a47      	ldr	r2, [pc, #284]	@ (8006598 <xPortStartScheduler+0x128>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d10b      	bne.n	8006498 <xPortStartScheduler+0x28>
	__asm volatile
 8006480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006484:	f383 8811 	msr	BASEPRI, r3
 8006488:	f3bf 8f6f 	isb	sy
 800648c:	f3bf 8f4f 	dsb	sy
 8006490:	60fb      	str	r3, [r7, #12]
}
 8006492:	bf00      	nop
 8006494:	bf00      	nop
 8006496:	e7fd      	b.n	8006494 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006498:	4b3e      	ldr	r3, [pc, #248]	@ (8006594 <xPortStartScheduler+0x124>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a3f      	ldr	r2, [pc, #252]	@ (800659c <xPortStartScheduler+0x12c>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d10b      	bne.n	80064ba <xPortStartScheduler+0x4a>
	__asm volatile
 80064a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a6:	f383 8811 	msr	BASEPRI, r3
 80064aa:	f3bf 8f6f 	isb	sy
 80064ae:	f3bf 8f4f 	dsb	sy
 80064b2:	613b      	str	r3, [r7, #16]
}
 80064b4:	bf00      	nop
 80064b6:	bf00      	nop
 80064b8:	e7fd      	b.n	80064b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80064ba:	4b39      	ldr	r3, [pc, #228]	@ (80065a0 <xPortStartScheduler+0x130>)
 80064bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	22ff      	movs	r2, #255	@ 0xff
 80064ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	781b      	ldrb	r3, [r3, #0]
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80064d4:	78fb      	ldrb	r3, [r7, #3]
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80064dc:	b2da      	uxtb	r2, r3
 80064de:	4b31      	ldr	r3, [pc, #196]	@ (80065a4 <xPortStartScheduler+0x134>)
 80064e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80064e2:	4b31      	ldr	r3, [pc, #196]	@ (80065a8 <xPortStartScheduler+0x138>)
 80064e4:	2207      	movs	r2, #7
 80064e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80064e8:	e009      	b.n	80064fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80064ea:	4b2f      	ldr	r3, [pc, #188]	@ (80065a8 <xPortStartScheduler+0x138>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	4a2d      	ldr	r2, [pc, #180]	@ (80065a8 <xPortStartScheduler+0x138>)
 80064f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	005b      	lsls	r3, r3, #1
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80064fe:	78fb      	ldrb	r3, [r7, #3]
 8006500:	b2db      	uxtb	r3, r3
 8006502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006506:	2b80      	cmp	r3, #128	@ 0x80
 8006508:	d0ef      	beq.n	80064ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800650a:	4b27      	ldr	r3, [pc, #156]	@ (80065a8 <xPortStartScheduler+0x138>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f1c3 0307 	rsb	r3, r3, #7
 8006512:	2b04      	cmp	r3, #4
 8006514:	d00b      	beq.n	800652e <xPortStartScheduler+0xbe>
	__asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	60bb      	str	r3, [r7, #8]
}
 8006528:	bf00      	nop
 800652a:	bf00      	nop
 800652c:	e7fd      	b.n	800652a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800652e:	4b1e      	ldr	r3, [pc, #120]	@ (80065a8 <xPortStartScheduler+0x138>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	021b      	lsls	r3, r3, #8
 8006534:	4a1c      	ldr	r2, [pc, #112]	@ (80065a8 <xPortStartScheduler+0x138>)
 8006536:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006538:	4b1b      	ldr	r3, [pc, #108]	@ (80065a8 <xPortStartScheduler+0x138>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006540:	4a19      	ldr	r2, [pc, #100]	@ (80065a8 <xPortStartScheduler+0x138>)
 8006542:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	b2da      	uxtb	r2, r3
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800654c:	4b17      	ldr	r3, [pc, #92]	@ (80065ac <xPortStartScheduler+0x13c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a16      	ldr	r2, [pc, #88]	@ (80065ac <xPortStartScheduler+0x13c>)
 8006552:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006556:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006558:	4b14      	ldr	r3, [pc, #80]	@ (80065ac <xPortStartScheduler+0x13c>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a13      	ldr	r2, [pc, #76]	@ (80065ac <xPortStartScheduler+0x13c>)
 800655e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006562:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006564:	f000 f8da 	bl	800671c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006568:	4b11      	ldr	r3, [pc, #68]	@ (80065b0 <xPortStartScheduler+0x140>)
 800656a:	2200      	movs	r2, #0
 800656c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800656e:	f000 f8f9 	bl	8006764 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006572:	4b10      	ldr	r3, [pc, #64]	@ (80065b4 <xPortStartScheduler+0x144>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a0f      	ldr	r2, [pc, #60]	@ (80065b4 <xPortStartScheduler+0x144>)
 8006578:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800657c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800657e:	f7ff ff63 	bl	8006448 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006582:	f7ff fa81 	bl	8005a88 <vTaskSwitchContext>
	prvTaskExitError();
 8006586:	f7ff ff1d 	bl	80063c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3718      	adds	r7, #24
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	e000ed00 	.word	0xe000ed00
 8006598:	410fc271 	.word	0x410fc271
 800659c:	410fc270 	.word	0x410fc270
 80065a0:	e000e400 	.word	0xe000e400
 80065a4:	200005dc 	.word	0x200005dc
 80065a8:	200005e0 	.word	0x200005e0
 80065ac:	e000ed20 	.word	0xe000ed20
 80065b0:	20000010 	.word	0x20000010
 80065b4:	e000ef34 	.word	0xe000ef34

080065b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
	__asm volatile
 80065be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c2:	f383 8811 	msr	BASEPRI, r3
 80065c6:	f3bf 8f6f 	isb	sy
 80065ca:	f3bf 8f4f 	dsb	sy
 80065ce:	607b      	str	r3, [r7, #4]
}
 80065d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80065d2:	4b10      	ldr	r3, [pc, #64]	@ (8006614 <vPortEnterCritical+0x5c>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	3301      	adds	r3, #1
 80065d8:	4a0e      	ldr	r2, [pc, #56]	@ (8006614 <vPortEnterCritical+0x5c>)
 80065da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80065dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006614 <vPortEnterCritical+0x5c>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d110      	bne.n	8006606 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80065e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006618 <vPortEnterCritical+0x60>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00b      	beq.n	8006606 <vPortEnterCritical+0x4e>
	__asm volatile
 80065ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f2:	f383 8811 	msr	BASEPRI, r3
 80065f6:	f3bf 8f6f 	isb	sy
 80065fa:	f3bf 8f4f 	dsb	sy
 80065fe:	603b      	str	r3, [r7, #0]
}
 8006600:	bf00      	nop
 8006602:	bf00      	nop
 8006604:	e7fd      	b.n	8006602 <vPortEnterCritical+0x4a>
	}
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000010 	.word	0x20000010
 8006618:	e000ed04 	.word	0xe000ed04

0800661c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006622:	4b12      	ldr	r3, [pc, #72]	@ (800666c <vPortExitCritical+0x50>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d10b      	bne.n	8006642 <vPortExitCritical+0x26>
	__asm volatile
 800662a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800662e:	f383 8811 	msr	BASEPRI, r3
 8006632:	f3bf 8f6f 	isb	sy
 8006636:	f3bf 8f4f 	dsb	sy
 800663a:	607b      	str	r3, [r7, #4]
}
 800663c:	bf00      	nop
 800663e:	bf00      	nop
 8006640:	e7fd      	b.n	800663e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006642:	4b0a      	ldr	r3, [pc, #40]	@ (800666c <vPortExitCritical+0x50>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	3b01      	subs	r3, #1
 8006648:	4a08      	ldr	r2, [pc, #32]	@ (800666c <vPortExitCritical+0x50>)
 800664a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800664c:	4b07      	ldr	r3, [pc, #28]	@ (800666c <vPortExitCritical+0x50>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d105      	bne.n	8006660 <vPortExitCritical+0x44>
 8006654:	2300      	movs	r3, #0
 8006656:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	f383 8811 	msr	BASEPRI, r3
}
 800665e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr
 800666c:	20000010 	.word	0x20000010

08006670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006670:	f3ef 8009 	mrs	r0, PSP
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	4b15      	ldr	r3, [pc, #84]	@ (80066d0 <pxCurrentTCBConst>)
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	f01e 0f10 	tst.w	lr, #16
 8006680:	bf08      	it	eq
 8006682:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006686:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800668a:	6010      	str	r0, [r2, #0]
 800668c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006690:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006694:	f380 8811 	msr	BASEPRI, r0
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	f3bf 8f6f 	isb	sy
 80066a0:	f7ff f9f2 	bl	8005a88 <vTaskSwitchContext>
 80066a4:	f04f 0000 	mov.w	r0, #0
 80066a8:	f380 8811 	msr	BASEPRI, r0
 80066ac:	bc09      	pop	{r0, r3}
 80066ae:	6819      	ldr	r1, [r3, #0]
 80066b0:	6808      	ldr	r0, [r1, #0]
 80066b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b6:	f01e 0f10 	tst.w	lr, #16
 80066ba:	bf08      	it	eq
 80066bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80066c0:	f380 8809 	msr	PSP, r0
 80066c4:	f3bf 8f6f 	isb	sy
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	f3af 8000 	nop.w

080066d0 <pxCurrentTCBConst>:
 80066d0:	200004b0 	.word	0x200004b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80066d4:	bf00      	nop
 80066d6:	bf00      	nop

080066d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	607b      	str	r3, [r7, #4]
}
 80066f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80066f2:	f7ff f90f 	bl	8005914 <xTaskIncrementTick>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d003      	beq.n	8006704 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80066fc:	4b06      	ldr	r3, [pc, #24]	@ (8006718 <SysTick_Handler+0x40>)
 80066fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006702:	601a      	str	r2, [r3, #0]
 8006704:	2300      	movs	r3, #0
 8006706:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	f383 8811 	msr	BASEPRI, r3
}
 800670e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006710:	bf00      	nop
 8006712:	3708      	adds	r7, #8
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	e000ed04 	.word	0xe000ed04

0800671c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800671c:	b480      	push	{r7}
 800671e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006720:	4b0b      	ldr	r3, [pc, #44]	@ (8006750 <vPortSetupTimerInterrupt+0x34>)
 8006722:	2200      	movs	r2, #0
 8006724:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006726:	4b0b      	ldr	r3, [pc, #44]	@ (8006754 <vPortSetupTimerInterrupt+0x38>)
 8006728:	2200      	movs	r2, #0
 800672a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800672c:	4b0a      	ldr	r3, [pc, #40]	@ (8006758 <vPortSetupTimerInterrupt+0x3c>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a0a      	ldr	r2, [pc, #40]	@ (800675c <vPortSetupTimerInterrupt+0x40>)
 8006732:	fba2 2303 	umull	r2, r3, r2, r3
 8006736:	099b      	lsrs	r3, r3, #6
 8006738:	4a09      	ldr	r2, [pc, #36]	@ (8006760 <vPortSetupTimerInterrupt+0x44>)
 800673a:	3b01      	subs	r3, #1
 800673c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800673e:	4b04      	ldr	r3, [pc, #16]	@ (8006750 <vPortSetupTimerInterrupt+0x34>)
 8006740:	2207      	movs	r2, #7
 8006742:	601a      	str	r2, [r3, #0]
}
 8006744:	bf00      	nop
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	e000e010 	.word	0xe000e010
 8006754:	e000e018 	.word	0xe000e018
 8006758:	20000000 	.word	0x20000000
 800675c:	10624dd3 	.word	0x10624dd3
 8006760:	e000e014 	.word	0xe000e014

08006764 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006764:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006774 <vPortEnableVFP+0x10>
 8006768:	6801      	ldr	r1, [r0, #0]
 800676a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800676e:	6001      	str	r1, [r0, #0]
 8006770:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006772:	bf00      	nop
 8006774:	e000ed88 	.word	0xe000ed88

08006778 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800677e:	f3ef 8305 	mrs	r3, IPSR
 8006782:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2b0f      	cmp	r3, #15
 8006788:	d915      	bls.n	80067b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800678a:	4a18      	ldr	r2, [pc, #96]	@ (80067ec <vPortValidateInterruptPriority+0x74>)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4413      	add	r3, r2
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006794:	4b16      	ldr	r3, [pc, #88]	@ (80067f0 <vPortValidateInterruptPriority+0x78>)
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	7afa      	ldrb	r2, [r7, #11]
 800679a:	429a      	cmp	r2, r3
 800679c:	d20b      	bcs.n	80067b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800679e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a2:	f383 8811 	msr	BASEPRI, r3
 80067a6:	f3bf 8f6f 	isb	sy
 80067aa:	f3bf 8f4f 	dsb	sy
 80067ae:	607b      	str	r3, [r7, #4]
}
 80067b0:	bf00      	nop
 80067b2:	bf00      	nop
 80067b4:	e7fd      	b.n	80067b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80067b6:	4b0f      	ldr	r3, [pc, #60]	@ (80067f4 <vPortValidateInterruptPriority+0x7c>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80067be:	4b0e      	ldr	r3, [pc, #56]	@ (80067f8 <vPortValidateInterruptPriority+0x80>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d90b      	bls.n	80067de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80067c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ca:	f383 8811 	msr	BASEPRI, r3
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	f3bf 8f4f 	dsb	sy
 80067d6:	603b      	str	r3, [r7, #0]
}
 80067d8:	bf00      	nop
 80067da:	bf00      	nop
 80067dc:	e7fd      	b.n	80067da <vPortValidateInterruptPriority+0x62>
	}
 80067de:	bf00      	nop
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	e000e3f0 	.word	0xe000e3f0
 80067f0:	200005dc 	.word	0x200005dc
 80067f4:	e000ed0c 	.word	0xe000ed0c
 80067f8:	200005e0 	.word	0x200005e0

080067fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b08a      	sub	sp, #40	@ 0x28
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006804:	2300      	movs	r3, #0
 8006806:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006808:	f7fe ffd8 	bl	80057bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800680c:	4b5c      	ldr	r3, [pc, #368]	@ (8006980 <pvPortMalloc+0x184>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d101      	bne.n	8006818 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006814:	f000 f924 	bl	8006a60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006818:	4b5a      	ldr	r3, [pc, #360]	@ (8006984 <pvPortMalloc+0x188>)
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4013      	ands	r3, r2
 8006820:	2b00      	cmp	r3, #0
 8006822:	f040 8095 	bne.w	8006950 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d01e      	beq.n	800686a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800682c:	2208      	movs	r2, #8
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4413      	add	r3, r2
 8006832:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f003 0307 	and.w	r3, r3, #7
 800683a:	2b00      	cmp	r3, #0
 800683c:	d015      	beq.n	800686a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f023 0307 	bic.w	r3, r3, #7
 8006844:	3308      	adds	r3, #8
 8006846:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f003 0307 	and.w	r3, r3, #7
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00b      	beq.n	800686a <pvPortMalloc+0x6e>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	617b      	str	r3, [r7, #20]
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop
 8006868:	e7fd      	b.n	8006866 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d06f      	beq.n	8006950 <pvPortMalloc+0x154>
 8006870:	4b45      	ldr	r3, [pc, #276]	@ (8006988 <pvPortMalloc+0x18c>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	429a      	cmp	r2, r3
 8006878:	d86a      	bhi.n	8006950 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800687a:	4b44      	ldr	r3, [pc, #272]	@ (800698c <pvPortMalloc+0x190>)
 800687c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800687e:	4b43      	ldr	r3, [pc, #268]	@ (800698c <pvPortMalloc+0x190>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006884:	e004      	b.n	8006890 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006888:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	429a      	cmp	r2, r3
 8006898:	d903      	bls.n	80068a2 <pvPortMalloc+0xa6>
 800689a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1f1      	bne.n	8006886 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80068a2:	4b37      	ldr	r3, [pc, #220]	@ (8006980 <pvPortMalloc+0x184>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d051      	beq.n	8006950 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80068ac:	6a3b      	ldr	r3, [r7, #32]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2208      	movs	r2, #8
 80068b2:	4413      	add	r3, r2
 80068b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c0:	685a      	ldr	r2, [r3, #4]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	1ad2      	subs	r2, r2, r3
 80068c6:	2308      	movs	r3, #8
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d920      	bls.n	8006910 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80068ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4413      	add	r3, r2
 80068d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	f003 0307 	and.w	r3, r3, #7
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00b      	beq.n	80068f8 <pvPortMalloc+0xfc>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	613b      	str	r3, [r7, #16]
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80068f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fa:	685a      	ldr	r2, [r3, #4]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	1ad2      	subs	r2, r2, r3
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800690a:	69b8      	ldr	r0, [r7, #24]
 800690c:	f000 f90a 	bl	8006b24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006910:	4b1d      	ldr	r3, [pc, #116]	@ (8006988 <pvPortMalloc+0x18c>)
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	4a1b      	ldr	r2, [pc, #108]	@ (8006988 <pvPortMalloc+0x18c>)
 800691c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800691e:	4b1a      	ldr	r3, [pc, #104]	@ (8006988 <pvPortMalloc+0x18c>)
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	4b1b      	ldr	r3, [pc, #108]	@ (8006990 <pvPortMalloc+0x194>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	429a      	cmp	r2, r3
 8006928:	d203      	bcs.n	8006932 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800692a:	4b17      	ldr	r3, [pc, #92]	@ (8006988 <pvPortMalloc+0x18c>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a18      	ldr	r2, [pc, #96]	@ (8006990 <pvPortMalloc+0x194>)
 8006930:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006934:	685a      	ldr	r2, [r3, #4]
 8006936:	4b13      	ldr	r3, [pc, #76]	@ (8006984 <pvPortMalloc+0x188>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	431a      	orrs	r2, r3
 800693c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006942:	2200      	movs	r2, #0
 8006944:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006946:	4b13      	ldr	r3, [pc, #76]	@ (8006994 <pvPortMalloc+0x198>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	3301      	adds	r3, #1
 800694c:	4a11      	ldr	r2, [pc, #68]	@ (8006994 <pvPortMalloc+0x198>)
 800694e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006950:	f7fe ff42 	bl	80057d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	f003 0307 	and.w	r3, r3, #7
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00b      	beq.n	8006976 <pvPortMalloc+0x17a>
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	60fb      	str	r3, [r7, #12]
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop
 8006974:	e7fd      	b.n	8006972 <pvPortMalloc+0x176>
	return pvReturn;
 8006976:	69fb      	ldr	r3, [r7, #28]
}
 8006978:	4618      	mov	r0, r3
 800697a:	3728      	adds	r7, #40	@ 0x28
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}
 8006980:	200041ec 	.word	0x200041ec
 8006984:	20004200 	.word	0x20004200
 8006988:	200041f0 	.word	0x200041f0
 800698c:	200041e4 	.word	0x200041e4
 8006990:	200041f4 	.word	0x200041f4
 8006994:	200041f8 	.word	0x200041f8

08006998 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d04f      	beq.n	8006a4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80069aa:	2308      	movs	r3, #8
 80069ac:	425b      	negs	r3, r3
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	4413      	add	r3, r2
 80069b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	685a      	ldr	r2, [r3, #4]
 80069bc:	4b25      	ldr	r3, [pc, #148]	@ (8006a54 <vPortFree+0xbc>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4013      	ands	r3, r2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d10b      	bne.n	80069de <vPortFree+0x46>
	__asm volatile
 80069c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ca:	f383 8811 	msr	BASEPRI, r3
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	60fb      	str	r3, [r7, #12]
}
 80069d8:	bf00      	nop
 80069da:	bf00      	nop
 80069dc:	e7fd      	b.n	80069da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00b      	beq.n	80069fe <vPortFree+0x66>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	60bb      	str	r3, [r7, #8]
}
 80069f8:	bf00      	nop
 80069fa:	bf00      	nop
 80069fc:	e7fd      	b.n	80069fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	685a      	ldr	r2, [r3, #4]
 8006a02:	4b14      	ldr	r3, [pc, #80]	@ (8006a54 <vPortFree+0xbc>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4013      	ands	r3, r2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d01e      	beq.n	8006a4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d11a      	bne.n	8006a4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	4b0e      	ldr	r3, [pc, #56]	@ (8006a54 <vPortFree+0xbc>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	43db      	mvns	r3, r3
 8006a1e:	401a      	ands	r2, r3
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a24:	f7fe feca 	bl	80057bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a58 <vPortFree+0xc0>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4413      	add	r3, r2
 8006a32:	4a09      	ldr	r2, [pc, #36]	@ (8006a58 <vPortFree+0xc0>)
 8006a34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a36:	6938      	ldr	r0, [r7, #16]
 8006a38:	f000 f874 	bl	8006b24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006a3c:	4b07      	ldr	r3, [pc, #28]	@ (8006a5c <vPortFree+0xc4>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	3301      	adds	r3, #1
 8006a42:	4a06      	ldr	r2, [pc, #24]	@ (8006a5c <vPortFree+0xc4>)
 8006a44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006a46:	f7fe fec7 	bl	80057d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006a4a:	bf00      	nop
 8006a4c:	3718      	adds	r7, #24
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	20004200 	.word	0x20004200
 8006a58:	200041f0 	.word	0x200041f0
 8006a5c:	200041fc 	.word	0x200041fc

08006a60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006a6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a6c:	4b27      	ldr	r3, [pc, #156]	@ (8006b0c <prvHeapInit+0xac>)
 8006a6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f003 0307 	and.w	r3, r3, #7
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00c      	beq.n	8006a94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	3307      	adds	r3, #7
 8006a7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0307 	bic.w	r3, r3, #7
 8006a86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006a88:	68ba      	ldr	r2, [r7, #8]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	4a1f      	ldr	r2, [pc, #124]	@ (8006b0c <prvHeapInit+0xac>)
 8006a90:	4413      	add	r3, r2
 8006a92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006a98:	4a1d      	ldr	r2, [pc, #116]	@ (8006b10 <prvHeapInit+0xb0>)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8006b10 <prvHeapInit+0xb0>)
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	68ba      	ldr	r2, [r7, #8]
 8006aa8:	4413      	add	r3, r2
 8006aaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006aac:	2208      	movs	r2, #8
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	1a9b      	subs	r3, r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 0307 	bic.w	r3, r3, #7
 8006aba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	4a15      	ldr	r2, [pc, #84]	@ (8006b14 <prvHeapInit+0xb4>)
 8006ac0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ac2:	4b14      	ldr	r3, [pc, #80]	@ (8006b14 <prvHeapInit+0xb4>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006aca:	4b12      	ldr	r3, [pc, #72]	@ (8006b14 <prvHeapInit+0xb4>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	1ad2      	subs	r2, r2, r3
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8006b14 <prvHeapInit+0xb4>)
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	4a0a      	ldr	r2, [pc, #40]	@ (8006b18 <prvHeapInit+0xb8>)
 8006aee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	4a09      	ldr	r2, [pc, #36]	@ (8006b1c <prvHeapInit+0xbc>)
 8006af6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006af8:	4b09      	ldr	r3, [pc, #36]	@ (8006b20 <prvHeapInit+0xc0>)
 8006afa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006afe:	601a      	str	r2, [r3, #0]
}
 8006b00:	bf00      	nop
 8006b02:	3714      	adds	r7, #20
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr
 8006b0c:	200005e4 	.word	0x200005e4
 8006b10:	200041e4 	.word	0x200041e4
 8006b14:	200041ec 	.word	0x200041ec
 8006b18:	200041f4 	.word	0x200041f4
 8006b1c:	200041f0 	.word	0x200041f0
 8006b20:	20004200 	.word	0x20004200

08006b24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b2c:	4b28      	ldr	r3, [pc, #160]	@ (8006bd0 <prvInsertBlockIntoFreeList+0xac>)
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	e002      	b.n	8006b38 <prvInsertBlockIntoFreeList+0x14>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d8f7      	bhi.n	8006b32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	68ba      	ldr	r2, [r7, #8]
 8006b4c:	4413      	add	r3, r2
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d108      	bne.n	8006b66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	685a      	ldr	r2, [r3, #4]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	441a      	add	r2, r3
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	68ba      	ldr	r2, [r7, #8]
 8006b70:	441a      	add	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d118      	bne.n	8006bac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	4b15      	ldr	r3, [pc, #84]	@ (8006bd4 <prvInsertBlockIntoFreeList+0xb0>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d00d      	beq.n	8006ba2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	685a      	ldr	r2, [r3, #4]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	441a      	add	r2, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	601a      	str	r2, [r3, #0]
 8006ba0:	e008      	b.n	8006bb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8006bd4 <prvInsertBlockIntoFreeList+0xb0>)
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	601a      	str	r2, [r3, #0]
 8006baa:	e003      	b.n	8006bb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d002      	beq.n	8006bc2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bc2:	bf00      	nop
 8006bc4:	3714      	adds	r7, #20
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	200041e4 	.word	0x200041e4
 8006bd4:	200041ec 	.word	0x200041ec

08006bd8 <std>:
 8006bd8:	2300      	movs	r3, #0
 8006bda:	b510      	push	{r4, lr}
 8006bdc:	4604      	mov	r4, r0
 8006bde:	e9c0 3300 	strd	r3, r3, [r0]
 8006be2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006be6:	6083      	str	r3, [r0, #8]
 8006be8:	8181      	strh	r1, [r0, #12]
 8006bea:	6643      	str	r3, [r0, #100]	@ 0x64
 8006bec:	81c2      	strh	r2, [r0, #14]
 8006bee:	6183      	str	r3, [r0, #24]
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	2208      	movs	r2, #8
 8006bf4:	305c      	adds	r0, #92	@ 0x5c
 8006bf6:	f000 fa1b 	bl	8007030 <memset>
 8006bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8006c30 <std+0x58>)
 8006bfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8006bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8006c34 <std+0x5c>)
 8006c00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c02:	4b0d      	ldr	r3, [pc, #52]	@ (8006c38 <std+0x60>)
 8006c04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c06:	4b0d      	ldr	r3, [pc, #52]	@ (8006c3c <std+0x64>)
 8006c08:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c40 <std+0x68>)
 8006c0c:	6224      	str	r4, [r4, #32]
 8006c0e:	429c      	cmp	r4, r3
 8006c10:	d006      	beq.n	8006c20 <std+0x48>
 8006c12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c16:	4294      	cmp	r4, r2
 8006c18:	d002      	beq.n	8006c20 <std+0x48>
 8006c1a:	33d0      	adds	r3, #208	@ 0xd0
 8006c1c:	429c      	cmp	r4, r3
 8006c1e:	d105      	bne.n	8006c2c <std+0x54>
 8006c20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c28:	f000 bad8 	b.w	80071dc <__retarget_lock_init_recursive>
 8006c2c:	bd10      	pop	{r4, pc}
 8006c2e:	bf00      	nop
 8006c30:	08006e81 	.word	0x08006e81
 8006c34:	08006ea3 	.word	0x08006ea3
 8006c38:	08006edb 	.word	0x08006edb
 8006c3c:	08006eff 	.word	0x08006eff
 8006c40:	20004204 	.word	0x20004204

08006c44 <stdio_exit_handler>:
 8006c44:	4a02      	ldr	r2, [pc, #8]	@ (8006c50 <stdio_exit_handler+0xc>)
 8006c46:	4903      	ldr	r1, [pc, #12]	@ (8006c54 <stdio_exit_handler+0x10>)
 8006c48:	4803      	ldr	r0, [pc, #12]	@ (8006c58 <stdio_exit_handler+0x14>)
 8006c4a:	f000 b869 	b.w	8006d20 <_fwalk_sglue>
 8006c4e:	bf00      	nop
 8006c50:	20000014 	.word	0x20000014
 8006c54:	08007d45 	.word	0x08007d45
 8006c58:	20000024 	.word	0x20000024

08006c5c <cleanup_stdio>:
 8006c5c:	6841      	ldr	r1, [r0, #4]
 8006c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c90 <cleanup_stdio+0x34>)
 8006c60:	4299      	cmp	r1, r3
 8006c62:	b510      	push	{r4, lr}
 8006c64:	4604      	mov	r4, r0
 8006c66:	d001      	beq.n	8006c6c <cleanup_stdio+0x10>
 8006c68:	f001 f86c 	bl	8007d44 <_fflush_r>
 8006c6c:	68a1      	ldr	r1, [r4, #8]
 8006c6e:	4b09      	ldr	r3, [pc, #36]	@ (8006c94 <cleanup_stdio+0x38>)
 8006c70:	4299      	cmp	r1, r3
 8006c72:	d002      	beq.n	8006c7a <cleanup_stdio+0x1e>
 8006c74:	4620      	mov	r0, r4
 8006c76:	f001 f865 	bl	8007d44 <_fflush_r>
 8006c7a:	68e1      	ldr	r1, [r4, #12]
 8006c7c:	4b06      	ldr	r3, [pc, #24]	@ (8006c98 <cleanup_stdio+0x3c>)
 8006c7e:	4299      	cmp	r1, r3
 8006c80:	d004      	beq.n	8006c8c <cleanup_stdio+0x30>
 8006c82:	4620      	mov	r0, r4
 8006c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c88:	f001 b85c 	b.w	8007d44 <_fflush_r>
 8006c8c:	bd10      	pop	{r4, pc}
 8006c8e:	bf00      	nop
 8006c90:	20004204 	.word	0x20004204
 8006c94:	2000426c 	.word	0x2000426c
 8006c98:	200042d4 	.word	0x200042d4

08006c9c <global_stdio_init.part.0>:
 8006c9c:	b510      	push	{r4, lr}
 8006c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8006ccc <global_stdio_init.part.0+0x30>)
 8006ca0:	4c0b      	ldr	r4, [pc, #44]	@ (8006cd0 <global_stdio_init.part.0+0x34>)
 8006ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8006cd4 <global_stdio_init.part.0+0x38>)
 8006ca4:	601a      	str	r2, [r3, #0]
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	2200      	movs	r2, #0
 8006caa:	2104      	movs	r1, #4
 8006cac:	f7ff ff94 	bl	8006bd8 <std>
 8006cb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	2109      	movs	r1, #9
 8006cb8:	f7ff ff8e 	bl	8006bd8 <std>
 8006cbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006cc0:	2202      	movs	r2, #2
 8006cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cc6:	2112      	movs	r1, #18
 8006cc8:	f7ff bf86 	b.w	8006bd8 <std>
 8006ccc:	2000433c 	.word	0x2000433c
 8006cd0:	20004204 	.word	0x20004204
 8006cd4:	08006c45 	.word	0x08006c45

08006cd8 <__sfp_lock_acquire>:
 8006cd8:	4801      	ldr	r0, [pc, #4]	@ (8006ce0 <__sfp_lock_acquire+0x8>)
 8006cda:	f000 ba80 	b.w	80071de <__retarget_lock_acquire_recursive>
 8006cde:	bf00      	nop
 8006ce0:	20004345 	.word	0x20004345

08006ce4 <__sfp_lock_release>:
 8006ce4:	4801      	ldr	r0, [pc, #4]	@ (8006cec <__sfp_lock_release+0x8>)
 8006ce6:	f000 ba7b 	b.w	80071e0 <__retarget_lock_release_recursive>
 8006cea:	bf00      	nop
 8006cec:	20004345 	.word	0x20004345

08006cf0 <__sinit>:
 8006cf0:	b510      	push	{r4, lr}
 8006cf2:	4604      	mov	r4, r0
 8006cf4:	f7ff fff0 	bl	8006cd8 <__sfp_lock_acquire>
 8006cf8:	6a23      	ldr	r3, [r4, #32]
 8006cfa:	b11b      	cbz	r3, 8006d04 <__sinit+0x14>
 8006cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d00:	f7ff bff0 	b.w	8006ce4 <__sfp_lock_release>
 8006d04:	4b04      	ldr	r3, [pc, #16]	@ (8006d18 <__sinit+0x28>)
 8006d06:	6223      	str	r3, [r4, #32]
 8006d08:	4b04      	ldr	r3, [pc, #16]	@ (8006d1c <__sinit+0x2c>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d1f5      	bne.n	8006cfc <__sinit+0xc>
 8006d10:	f7ff ffc4 	bl	8006c9c <global_stdio_init.part.0>
 8006d14:	e7f2      	b.n	8006cfc <__sinit+0xc>
 8006d16:	bf00      	nop
 8006d18:	08006c5d 	.word	0x08006c5d
 8006d1c:	2000433c 	.word	0x2000433c

08006d20 <_fwalk_sglue>:
 8006d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d24:	4607      	mov	r7, r0
 8006d26:	4688      	mov	r8, r1
 8006d28:	4614      	mov	r4, r2
 8006d2a:	2600      	movs	r6, #0
 8006d2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d30:	f1b9 0901 	subs.w	r9, r9, #1
 8006d34:	d505      	bpl.n	8006d42 <_fwalk_sglue+0x22>
 8006d36:	6824      	ldr	r4, [r4, #0]
 8006d38:	2c00      	cmp	r4, #0
 8006d3a:	d1f7      	bne.n	8006d2c <_fwalk_sglue+0xc>
 8006d3c:	4630      	mov	r0, r6
 8006d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d42:	89ab      	ldrh	r3, [r5, #12]
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d907      	bls.n	8006d58 <_fwalk_sglue+0x38>
 8006d48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	d003      	beq.n	8006d58 <_fwalk_sglue+0x38>
 8006d50:	4629      	mov	r1, r5
 8006d52:	4638      	mov	r0, r7
 8006d54:	47c0      	blx	r8
 8006d56:	4306      	orrs	r6, r0
 8006d58:	3568      	adds	r5, #104	@ 0x68
 8006d5a:	e7e9      	b.n	8006d30 <_fwalk_sglue+0x10>

08006d5c <iprintf>:
 8006d5c:	b40f      	push	{r0, r1, r2, r3}
 8006d5e:	b507      	push	{r0, r1, r2, lr}
 8006d60:	4906      	ldr	r1, [pc, #24]	@ (8006d7c <iprintf+0x20>)
 8006d62:	ab04      	add	r3, sp, #16
 8006d64:	6808      	ldr	r0, [r1, #0]
 8006d66:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d6a:	6881      	ldr	r1, [r0, #8]
 8006d6c:	9301      	str	r3, [sp, #4]
 8006d6e:	f000 fcc1 	bl	80076f4 <_vfiprintf_r>
 8006d72:	b003      	add	sp, #12
 8006d74:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d78:	b004      	add	sp, #16
 8006d7a:	4770      	bx	lr
 8006d7c:	20000020 	.word	0x20000020

08006d80 <_puts_r>:
 8006d80:	6a03      	ldr	r3, [r0, #32]
 8006d82:	b570      	push	{r4, r5, r6, lr}
 8006d84:	6884      	ldr	r4, [r0, #8]
 8006d86:	4605      	mov	r5, r0
 8006d88:	460e      	mov	r6, r1
 8006d8a:	b90b      	cbnz	r3, 8006d90 <_puts_r+0x10>
 8006d8c:	f7ff ffb0 	bl	8006cf0 <__sinit>
 8006d90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d92:	07db      	lsls	r3, r3, #31
 8006d94:	d405      	bmi.n	8006da2 <_puts_r+0x22>
 8006d96:	89a3      	ldrh	r3, [r4, #12]
 8006d98:	0598      	lsls	r0, r3, #22
 8006d9a:	d402      	bmi.n	8006da2 <_puts_r+0x22>
 8006d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d9e:	f000 fa1e 	bl	80071de <__retarget_lock_acquire_recursive>
 8006da2:	89a3      	ldrh	r3, [r4, #12]
 8006da4:	0719      	lsls	r1, r3, #28
 8006da6:	d502      	bpl.n	8006dae <_puts_r+0x2e>
 8006da8:	6923      	ldr	r3, [r4, #16]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d135      	bne.n	8006e1a <_puts_r+0x9a>
 8006dae:	4621      	mov	r1, r4
 8006db0:	4628      	mov	r0, r5
 8006db2:	f000 f8e7 	bl	8006f84 <__swsetup_r>
 8006db6:	b380      	cbz	r0, 8006e1a <_puts_r+0x9a>
 8006db8:	f04f 35ff 	mov.w	r5, #4294967295
 8006dbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dbe:	07da      	lsls	r2, r3, #31
 8006dc0:	d405      	bmi.n	8006dce <_puts_r+0x4e>
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	059b      	lsls	r3, r3, #22
 8006dc6:	d402      	bmi.n	8006dce <_puts_r+0x4e>
 8006dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dca:	f000 fa09 	bl	80071e0 <__retarget_lock_release_recursive>
 8006dce:	4628      	mov	r0, r5
 8006dd0:	bd70      	pop	{r4, r5, r6, pc}
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	da04      	bge.n	8006de0 <_puts_r+0x60>
 8006dd6:	69a2      	ldr	r2, [r4, #24]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	dc17      	bgt.n	8006e0c <_puts_r+0x8c>
 8006ddc:	290a      	cmp	r1, #10
 8006dde:	d015      	beq.n	8006e0c <_puts_r+0x8c>
 8006de0:	6823      	ldr	r3, [r4, #0]
 8006de2:	1c5a      	adds	r2, r3, #1
 8006de4:	6022      	str	r2, [r4, #0]
 8006de6:	7019      	strb	r1, [r3, #0]
 8006de8:	68a3      	ldr	r3, [r4, #8]
 8006dea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006dee:	3b01      	subs	r3, #1
 8006df0:	60a3      	str	r3, [r4, #8]
 8006df2:	2900      	cmp	r1, #0
 8006df4:	d1ed      	bne.n	8006dd2 <_puts_r+0x52>
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	da11      	bge.n	8006e1e <_puts_r+0x9e>
 8006dfa:	4622      	mov	r2, r4
 8006dfc:	210a      	movs	r1, #10
 8006dfe:	4628      	mov	r0, r5
 8006e00:	f000 f881 	bl	8006f06 <__swbuf_r>
 8006e04:	3001      	adds	r0, #1
 8006e06:	d0d7      	beq.n	8006db8 <_puts_r+0x38>
 8006e08:	250a      	movs	r5, #10
 8006e0a:	e7d7      	b.n	8006dbc <_puts_r+0x3c>
 8006e0c:	4622      	mov	r2, r4
 8006e0e:	4628      	mov	r0, r5
 8006e10:	f000 f879 	bl	8006f06 <__swbuf_r>
 8006e14:	3001      	adds	r0, #1
 8006e16:	d1e7      	bne.n	8006de8 <_puts_r+0x68>
 8006e18:	e7ce      	b.n	8006db8 <_puts_r+0x38>
 8006e1a:	3e01      	subs	r6, #1
 8006e1c:	e7e4      	b.n	8006de8 <_puts_r+0x68>
 8006e1e:	6823      	ldr	r3, [r4, #0]
 8006e20:	1c5a      	adds	r2, r3, #1
 8006e22:	6022      	str	r2, [r4, #0]
 8006e24:	220a      	movs	r2, #10
 8006e26:	701a      	strb	r2, [r3, #0]
 8006e28:	e7ee      	b.n	8006e08 <_puts_r+0x88>
	...

08006e2c <puts>:
 8006e2c:	4b02      	ldr	r3, [pc, #8]	@ (8006e38 <puts+0xc>)
 8006e2e:	4601      	mov	r1, r0
 8006e30:	6818      	ldr	r0, [r3, #0]
 8006e32:	f7ff bfa5 	b.w	8006d80 <_puts_r>
 8006e36:	bf00      	nop
 8006e38:	20000020 	.word	0x20000020

08006e3c <siprintf>:
 8006e3c:	b40e      	push	{r1, r2, r3}
 8006e3e:	b510      	push	{r4, lr}
 8006e40:	b09d      	sub	sp, #116	@ 0x74
 8006e42:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006e44:	9002      	str	r0, [sp, #8]
 8006e46:	9006      	str	r0, [sp, #24]
 8006e48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006e4c:	480a      	ldr	r0, [pc, #40]	@ (8006e78 <siprintf+0x3c>)
 8006e4e:	9107      	str	r1, [sp, #28]
 8006e50:	9104      	str	r1, [sp, #16]
 8006e52:	490a      	ldr	r1, [pc, #40]	@ (8006e7c <siprintf+0x40>)
 8006e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e58:	9105      	str	r1, [sp, #20]
 8006e5a:	2400      	movs	r4, #0
 8006e5c:	a902      	add	r1, sp, #8
 8006e5e:	6800      	ldr	r0, [r0, #0]
 8006e60:	9301      	str	r3, [sp, #4]
 8006e62:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006e64:	f000 fb20 	bl	80074a8 <_svfiprintf_r>
 8006e68:	9b02      	ldr	r3, [sp, #8]
 8006e6a:	701c      	strb	r4, [r3, #0]
 8006e6c:	b01d      	add	sp, #116	@ 0x74
 8006e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e72:	b003      	add	sp, #12
 8006e74:	4770      	bx	lr
 8006e76:	bf00      	nop
 8006e78:	20000020 	.word	0x20000020
 8006e7c:	ffff0208 	.word	0xffff0208

08006e80 <__sread>:
 8006e80:	b510      	push	{r4, lr}
 8006e82:	460c      	mov	r4, r1
 8006e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e88:	f000 f95a 	bl	8007140 <_read_r>
 8006e8c:	2800      	cmp	r0, #0
 8006e8e:	bfab      	itete	ge
 8006e90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e92:	89a3      	ldrhlt	r3, [r4, #12]
 8006e94:	181b      	addge	r3, r3, r0
 8006e96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e9a:	bfac      	ite	ge
 8006e9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e9e:	81a3      	strhlt	r3, [r4, #12]
 8006ea0:	bd10      	pop	{r4, pc}

08006ea2 <__swrite>:
 8006ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ea6:	461f      	mov	r7, r3
 8006ea8:	898b      	ldrh	r3, [r1, #12]
 8006eaa:	05db      	lsls	r3, r3, #23
 8006eac:	4605      	mov	r5, r0
 8006eae:	460c      	mov	r4, r1
 8006eb0:	4616      	mov	r6, r2
 8006eb2:	d505      	bpl.n	8006ec0 <__swrite+0x1e>
 8006eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb8:	2302      	movs	r3, #2
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f000 f92e 	bl	800711c <_lseek_r>
 8006ec0:	89a3      	ldrh	r3, [r4, #12]
 8006ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ec6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006eca:	81a3      	strh	r3, [r4, #12]
 8006ecc:	4632      	mov	r2, r6
 8006ece:	463b      	mov	r3, r7
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed6:	f000 b945 	b.w	8007164 <_write_r>

08006eda <__sseek>:
 8006eda:	b510      	push	{r4, lr}
 8006edc:	460c      	mov	r4, r1
 8006ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee2:	f000 f91b 	bl	800711c <_lseek_r>
 8006ee6:	1c43      	adds	r3, r0, #1
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	bf15      	itete	ne
 8006eec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006eee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006ef2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006ef6:	81a3      	strheq	r3, [r4, #12]
 8006ef8:	bf18      	it	ne
 8006efa:	81a3      	strhne	r3, [r4, #12]
 8006efc:	bd10      	pop	{r4, pc}

08006efe <__sclose>:
 8006efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f02:	f000 b89d 	b.w	8007040 <_close_r>

08006f06 <__swbuf_r>:
 8006f06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f08:	460e      	mov	r6, r1
 8006f0a:	4614      	mov	r4, r2
 8006f0c:	4605      	mov	r5, r0
 8006f0e:	b118      	cbz	r0, 8006f18 <__swbuf_r+0x12>
 8006f10:	6a03      	ldr	r3, [r0, #32]
 8006f12:	b90b      	cbnz	r3, 8006f18 <__swbuf_r+0x12>
 8006f14:	f7ff feec 	bl	8006cf0 <__sinit>
 8006f18:	69a3      	ldr	r3, [r4, #24]
 8006f1a:	60a3      	str	r3, [r4, #8]
 8006f1c:	89a3      	ldrh	r3, [r4, #12]
 8006f1e:	071a      	lsls	r2, r3, #28
 8006f20:	d501      	bpl.n	8006f26 <__swbuf_r+0x20>
 8006f22:	6923      	ldr	r3, [r4, #16]
 8006f24:	b943      	cbnz	r3, 8006f38 <__swbuf_r+0x32>
 8006f26:	4621      	mov	r1, r4
 8006f28:	4628      	mov	r0, r5
 8006f2a:	f000 f82b 	bl	8006f84 <__swsetup_r>
 8006f2e:	b118      	cbz	r0, 8006f38 <__swbuf_r+0x32>
 8006f30:	f04f 37ff 	mov.w	r7, #4294967295
 8006f34:	4638      	mov	r0, r7
 8006f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	6922      	ldr	r2, [r4, #16]
 8006f3c:	1a98      	subs	r0, r3, r2
 8006f3e:	6963      	ldr	r3, [r4, #20]
 8006f40:	b2f6      	uxtb	r6, r6
 8006f42:	4283      	cmp	r3, r0
 8006f44:	4637      	mov	r7, r6
 8006f46:	dc05      	bgt.n	8006f54 <__swbuf_r+0x4e>
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	f000 fefa 	bl	8007d44 <_fflush_r>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	d1ed      	bne.n	8006f30 <__swbuf_r+0x2a>
 8006f54:	68a3      	ldr	r3, [r4, #8]
 8006f56:	3b01      	subs	r3, #1
 8006f58:	60a3      	str	r3, [r4, #8]
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	1c5a      	adds	r2, r3, #1
 8006f5e:	6022      	str	r2, [r4, #0]
 8006f60:	701e      	strb	r6, [r3, #0]
 8006f62:	6962      	ldr	r2, [r4, #20]
 8006f64:	1c43      	adds	r3, r0, #1
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d004      	beq.n	8006f74 <__swbuf_r+0x6e>
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	07db      	lsls	r3, r3, #31
 8006f6e:	d5e1      	bpl.n	8006f34 <__swbuf_r+0x2e>
 8006f70:	2e0a      	cmp	r6, #10
 8006f72:	d1df      	bne.n	8006f34 <__swbuf_r+0x2e>
 8006f74:	4621      	mov	r1, r4
 8006f76:	4628      	mov	r0, r5
 8006f78:	f000 fee4 	bl	8007d44 <_fflush_r>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	d0d9      	beq.n	8006f34 <__swbuf_r+0x2e>
 8006f80:	e7d6      	b.n	8006f30 <__swbuf_r+0x2a>
	...

08006f84 <__swsetup_r>:
 8006f84:	b538      	push	{r3, r4, r5, lr}
 8006f86:	4b29      	ldr	r3, [pc, #164]	@ (800702c <__swsetup_r+0xa8>)
 8006f88:	4605      	mov	r5, r0
 8006f8a:	6818      	ldr	r0, [r3, #0]
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	b118      	cbz	r0, 8006f98 <__swsetup_r+0x14>
 8006f90:	6a03      	ldr	r3, [r0, #32]
 8006f92:	b90b      	cbnz	r3, 8006f98 <__swsetup_r+0x14>
 8006f94:	f7ff feac 	bl	8006cf0 <__sinit>
 8006f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f9c:	0719      	lsls	r1, r3, #28
 8006f9e:	d422      	bmi.n	8006fe6 <__swsetup_r+0x62>
 8006fa0:	06da      	lsls	r2, r3, #27
 8006fa2:	d407      	bmi.n	8006fb4 <__swsetup_r+0x30>
 8006fa4:	2209      	movs	r2, #9
 8006fa6:	602a      	str	r2, [r5, #0]
 8006fa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fac:	81a3      	strh	r3, [r4, #12]
 8006fae:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb2:	e033      	b.n	800701c <__swsetup_r+0x98>
 8006fb4:	0758      	lsls	r0, r3, #29
 8006fb6:	d512      	bpl.n	8006fde <__swsetup_r+0x5a>
 8006fb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fba:	b141      	cbz	r1, 8006fce <__swsetup_r+0x4a>
 8006fbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fc0:	4299      	cmp	r1, r3
 8006fc2:	d002      	beq.n	8006fca <__swsetup_r+0x46>
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	f000 f91b 	bl	8007200 <_free_r>
 8006fca:	2300      	movs	r3, #0
 8006fcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fce:	89a3      	ldrh	r3, [r4, #12]
 8006fd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006fd4:	81a3      	strh	r3, [r4, #12]
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	6063      	str	r3, [r4, #4]
 8006fda:	6923      	ldr	r3, [r4, #16]
 8006fdc:	6023      	str	r3, [r4, #0]
 8006fde:	89a3      	ldrh	r3, [r4, #12]
 8006fe0:	f043 0308 	orr.w	r3, r3, #8
 8006fe4:	81a3      	strh	r3, [r4, #12]
 8006fe6:	6923      	ldr	r3, [r4, #16]
 8006fe8:	b94b      	cbnz	r3, 8006ffe <__swsetup_r+0x7a>
 8006fea:	89a3      	ldrh	r3, [r4, #12]
 8006fec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ff4:	d003      	beq.n	8006ffe <__swsetup_r+0x7a>
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	f000 fef1 	bl	8007de0 <__smakebuf_r>
 8006ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007002:	f013 0201 	ands.w	r2, r3, #1
 8007006:	d00a      	beq.n	800701e <__swsetup_r+0x9a>
 8007008:	2200      	movs	r2, #0
 800700a:	60a2      	str	r2, [r4, #8]
 800700c:	6962      	ldr	r2, [r4, #20]
 800700e:	4252      	negs	r2, r2
 8007010:	61a2      	str	r2, [r4, #24]
 8007012:	6922      	ldr	r2, [r4, #16]
 8007014:	b942      	cbnz	r2, 8007028 <__swsetup_r+0xa4>
 8007016:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800701a:	d1c5      	bne.n	8006fa8 <__swsetup_r+0x24>
 800701c:	bd38      	pop	{r3, r4, r5, pc}
 800701e:	0799      	lsls	r1, r3, #30
 8007020:	bf58      	it	pl
 8007022:	6962      	ldrpl	r2, [r4, #20]
 8007024:	60a2      	str	r2, [r4, #8]
 8007026:	e7f4      	b.n	8007012 <__swsetup_r+0x8e>
 8007028:	2000      	movs	r0, #0
 800702a:	e7f7      	b.n	800701c <__swsetup_r+0x98>
 800702c:	20000020 	.word	0x20000020

08007030 <memset>:
 8007030:	4402      	add	r2, r0
 8007032:	4603      	mov	r3, r0
 8007034:	4293      	cmp	r3, r2
 8007036:	d100      	bne.n	800703a <memset+0xa>
 8007038:	4770      	bx	lr
 800703a:	f803 1b01 	strb.w	r1, [r3], #1
 800703e:	e7f9      	b.n	8007034 <memset+0x4>

08007040 <_close_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4d06      	ldr	r5, [pc, #24]	@ (800705c <_close_r+0x1c>)
 8007044:	2300      	movs	r3, #0
 8007046:	4604      	mov	r4, r0
 8007048:	4608      	mov	r0, r1
 800704a:	602b      	str	r3, [r5, #0]
 800704c:	f7f9 fea5 	bl	8000d9a <_close>
 8007050:	1c43      	adds	r3, r0, #1
 8007052:	d102      	bne.n	800705a <_close_r+0x1a>
 8007054:	682b      	ldr	r3, [r5, #0]
 8007056:	b103      	cbz	r3, 800705a <_close_r+0x1a>
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	bd38      	pop	{r3, r4, r5, pc}
 800705c:	20004340 	.word	0x20004340

08007060 <_reclaim_reent>:
 8007060:	4b2d      	ldr	r3, [pc, #180]	@ (8007118 <_reclaim_reent+0xb8>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4283      	cmp	r3, r0
 8007066:	b570      	push	{r4, r5, r6, lr}
 8007068:	4604      	mov	r4, r0
 800706a:	d053      	beq.n	8007114 <_reclaim_reent+0xb4>
 800706c:	69c3      	ldr	r3, [r0, #28]
 800706e:	b31b      	cbz	r3, 80070b8 <_reclaim_reent+0x58>
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	b163      	cbz	r3, 800708e <_reclaim_reent+0x2e>
 8007074:	2500      	movs	r5, #0
 8007076:	69e3      	ldr	r3, [r4, #28]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	5959      	ldr	r1, [r3, r5]
 800707c:	b9b1      	cbnz	r1, 80070ac <_reclaim_reent+0x4c>
 800707e:	3504      	adds	r5, #4
 8007080:	2d80      	cmp	r5, #128	@ 0x80
 8007082:	d1f8      	bne.n	8007076 <_reclaim_reent+0x16>
 8007084:	69e3      	ldr	r3, [r4, #28]
 8007086:	4620      	mov	r0, r4
 8007088:	68d9      	ldr	r1, [r3, #12]
 800708a:	f000 f8b9 	bl	8007200 <_free_r>
 800708e:	69e3      	ldr	r3, [r4, #28]
 8007090:	6819      	ldr	r1, [r3, #0]
 8007092:	b111      	cbz	r1, 800709a <_reclaim_reent+0x3a>
 8007094:	4620      	mov	r0, r4
 8007096:	f000 f8b3 	bl	8007200 <_free_r>
 800709a:	69e3      	ldr	r3, [r4, #28]
 800709c:	689d      	ldr	r5, [r3, #8]
 800709e:	b15d      	cbz	r5, 80070b8 <_reclaim_reent+0x58>
 80070a0:	4629      	mov	r1, r5
 80070a2:	4620      	mov	r0, r4
 80070a4:	682d      	ldr	r5, [r5, #0]
 80070a6:	f000 f8ab 	bl	8007200 <_free_r>
 80070aa:	e7f8      	b.n	800709e <_reclaim_reent+0x3e>
 80070ac:	680e      	ldr	r6, [r1, #0]
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 f8a6 	bl	8007200 <_free_r>
 80070b4:	4631      	mov	r1, r6
 80070b6:	e7e1      	b.n	800707c <_reclaim_reent+0x1c>
 80070b8:	6961      	ldr	r1, [r4, #20]
 80070ba:	b111      	cbz	r1, 80070c2 <_reclaim_reent+0x62>
 80070bc:	4620      	mov	r0, r4
 80070be:	f000 f89f 	bl	8007200 <_free_r>
 80070c2:	69e1      	ldr	r1, [r4, #28]
 80070c4:	b111      	cbz	r1, 80070cc <_reclaim_reent+0x6c>
 80070c6:	4620      	mov	r0, r4
 80070c8:	f000 f89a 	bl	8007200 <_free_r>
 80070cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80070ce:	b111      	cbz	r1, 80070d6 <_reclaim_reent+0x76>
 80070d0:	4620      	mov	r0, r4
 80070d2:	f000 f895 	bl	8007200 <_free_r>
 80070d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070d8:	b111      	cbz	r1, 80070e0 <_reclaim_reent+0x80>
 80070da:	4620      	mov	r0, r4
 80070dc:	f000 f890 	bl	8007200 <_free_r>
 80070e0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80070e2:	b111      	cbz	r1, 80070ea <_reclaim_reent+0x8a>
 80070e4:	4620      	mov	r0, r4
 80070e6:	f000 f88b 	bl	8007200 <_free_r>
 80070ea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80070ec:	b111      	cbz	r1, 80070f4 <_reclaim_reent+0x94>
 80070ee:	4620      	mov	r0, r4
 80070f0:	f000 f886 	bl	8007200 <_free_r>
 80070f4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80070f6:	b111      	cbz	r1, 80070fe <_reclaim_reent+0x9e>
 80070f8:	4620      	mov	r0, r4
 80070fa:	f000 f881 	bl	8007200 <_free_r>
 80070fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007100:	b111      	cbz	r1, 8007108 <_reclaim_reent+0xa8>
 8007102:	4620      	mov	r0, r4
 8007104:	f000 f87c 	bl	8007200 <_free_r>
 8007108:	6a23      	ldr	r3, [r4, #32]
 800710a:	b11b      	cbz	r3, 8007114 <_reclaim_reent+0xb4>
 800710c:	4620      	mov	r0, r4
 800710e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007112:	4718      	bx	r3
 8007114:	bd70      	pop	{r4, r5, r6, pc}
 8007116:	bf00      	nop
 8007118:	20000020 	.word	0x20000020

0800711c <_lseek_r>:
 800711c:	b538      	push	{r3, r4, r5, lr}
 800711e:	4d07      	ldr	r5, [pc, #28]	@ (800713c <_lseek_r+0x20>)
 8007120:	4604      	mov	r4, r0
 8007122:	4608      	mov	r0, r1
 8007124:	4611      	mov	r1, r2
 8007126:	2200      	movs	r2, #0
 8007128:	602a      	str	r2, [r5, #0]
 800712a:	461a      	mov	r2, r3
 800712c:	f7f9 fe5c 	bl	8000de8 <_lseek>
 8007130:	1c43      	adds	r3, r0, #1
 8007132:	d102      	bne.n	800713a <_lseek_r+0x1e>
 8007134:	682b      	ldr	r3, [r5, #0]
 8007136:	b103      	cbz	r3, 800713a <_lseek_r+0x1e>
 8007138:	6023      	str	r3, [r4, #0]
 800713a:	bd38      	pop	{r3, r4, r5, pc}
 800713c:	20004340 	.word	0x20004340

08007140 <_read_r>:
 8007140:	b538      	push	{r3, r4, r5, lr}
 8007142:	4d07      	ldr	r5, [pc, #28]	@ (8007160 <_read_r+0x20>)
 8007144:	4604      	mov	r4, r0
 8007146:	4608      	mov	r0, r1
 8007148:	4611      	mov	r1, r2
 800714a:	2200      	movs	r2, #0
 800714c:	602a      	str	r2, [r5, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	f7f9 fe06 	bl	8000d60 <_read>
 8007154:	1c43      	adds	r3, r0, #1
 8007156:	d102      	bne.n	800715e <_read_r+0x1e>
 8007158:	682b      	ldr	r3, [r5, #0]
 800715a:	b103      	cbz	r3, 800715e <_read_r+0x1e>
 800715c:	6023      	str	r3, [r4, #0]
 800715e:	bd38      	pop	{r3, r4, r5, pc}
 8007160:	20004340 	.word	0x20004340

08007164 <_write_r>:
 8007164:	b538      	push	{r3, r4, r5, lr}
 8007166:	4d07      	ldr	r5, [pc, #28]	@ (8007184 <_write_r+0x20>)
 8007168:	4604      	mov	r4, r0
 800716a:	4608      	mov	r0, r1
 800716c:	4611      	mov	r1, r2
 800716e:	2200      	movs	r2, #0
 8007170:	602a      	str	r2, [r5, #0]
 8007172:	461a      	mov	r2, r3
 8007174:	f7f9 fb44 	bl	8000800 <_write>
 8007178:	1c43      	adds	r3, r0, #1
 800717a:	d102      	bne.n	8007182 <_write_r+0x1e>
 800717c:	682b      	ldr	r3, [r5, #0]
 800717e:	b103      	cbz	r3, 8007182 <_write_r+0x1e>
 8007180:	6023      	str	r3, [r4, #0]
 8007182:	bd38      	pop	{r3, r4, r5, pc}
 8007184:	20004340 	.word	0x20004340

08007188 <__errno>:
 8007188:	4b01      	ldr	r3, [pc, #4]	@ (8007190 <__errno+0x8>)
 800718a:	6818      	ldr	r0, [r3, #0]
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	20000020 	.word	0x20000020

08007194 <__libc_init_array>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	4d0d      	ldr	r5, [pc, #52]	@ (80071cc <__libc_init_array+0x38>)
 8007198:	4c0d      	ldr	r4, [pc, #52]	@ (80071d0 <__libc_init_array+0x3c>)
 800719a:	1b64      	subs	r4, r4, r5
 800719c:	10a4      	asrs	r4, r4, #2
 800719e:	2600      	movs	r6, #0
 80071a0:	42a6      	cmp	r6, r4
 80071a2:	d109      	bne.n	80071b8 <__libc_init_array+0x24>
 80071a4:	4d0b      	ldr	r5, [pc, #44]	@ (80071d4 <__libc_init_array+0x40>)
 80071a6:	4c0c      	ldr	r4, [pc, #48]	@ (80071d8 <__libc_init_array+0x44>)
 80071a8:	f000 fed8 	bl	8007f5c <_init>
 80071ac:	1b64      	subs	r4, r4, r5
 80071ae:	10a4      	asrs	r4, r4, #2
 80071b0:	2600      	movs	r6, #0
 80071b2:	42a6      	cmp	r6, r4
 80071b4:	d105      	bne.n	80071c2 <__libc_init_array+0x2e>
 80071b6:	bd70      	pop	{r4, r5, r6, pc}
 80071b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80071bc:	4798      	blx	r3
 80071be:	3601      	adds	r6, #1
 80071c0:	e7ee      	b.n	80071a0 <__libc_init_array+0xc>
 80071c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80071c6:	4798      	blx	r3
 80071c8:	3601      	adds	r6, #1
 80071ca:	e7f2      	b.n	80071b2 <__libc_init_array+0x1e>
 80071cc:	080089cc 	.word	0x080089cc
 80071d0:	080089cc 	.word	0x080089cc
 80071d4:	080089cc 	.word	0x080089cc
 80071d8:	080089d0 	.word	0x080089d0

080071dc <__retarget_lock_init_recursive>:
 80071dc:	4770      	bx	lr

080071de <__retarget_lock_acquire_recursive>:
 80071de:	4770      	bx	lr

080071e0 <__retarget_lock_release_recursive>:
 80071e0:	4770      	bx	lr

080071e2 <memcpy>:
 80071e2:	440a      	add	r2, r1
 80071e4:	4291      	cmp	r1, r2
 80071e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80071ea:	d100      	bne.n	80071ee <memcpy+0xc>
 80071ec:	4770      	bx	lr
 80071ee:	b510      	push	{r4, lr}
 80071f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071f8:	4291      	cmp	r1, r2
 80071fa:	d1f9      	bne.n	80071f0 <memcpy+0xe>
 80071fc:	bd10      	pop	{r4, pc}
	...

08007200 <_free_r>:
 8007200:	b538      	push	{r3, r4, r5, lr}
 8007202:	4605      	mov	r5, r0
 8007204:	2900      	cmp	r1, #0
 8007206:	d041      	beq.n	800728c <_free_r+0x8c>
 8007208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800720c:	1f0c      	subs	r4, r1, #4
 800720e:	2b00      	cmp	r3, #0
 8007210:	bfb8      	it	lt
 8007212:	18e4      	addlt	r4, r4, r3
 8007214:	f000 f8e0 	bl	80073d8 <__malloc_lock>
 8007218:	4a1d      	ldr	r2, [pc, #116]	@ (8007290 <_free_r+0x90>)
 800721a:	6813      	ldr	r3, [r2, #0]
 800721c:	b933      	cbnz	r3, 800722c <_free_r+0x2c>
 800721e:	6063      	str	r3, [r4, #4]
 8007220:	6014      	str	r4, [r2, #0]
 8007222:	4628      	mov	r0, r5
 8007224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007228:	f000 b8dc 	b.w	80073e4 <__malloc_unlock>
 800722c:	42a3      	cmp	r3, r4
 800722e:	d908      	bls.n	8007242 <_free_r+0x42>
 8007230:	6820      	ldr	r0, [r4, #0]
 8007232:	1821      	adds	r1, r4, r0
 8007234:	428b      	cmp	r3, r1
 8007236:	bf01      	itttt	eq
 8007238:	6819      	ldreq	r1, [r3, #0]
 800723a:	685b      	ldreq	r3, [r3, #4]
 800723c:	1809      	addeq	r1, r1, r0
 800723e:	6021      	streq	r1, [r4, #0]
 8007240:	e7ed      	b.n	800721e <_free_r+0x1e>
 8007242:	461a      	mov	r2, r3
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	b10b      	cbz	r3, 800724c <_free_r+0x4c>
 8007248:	42a3      	cmp	r3, r4
 800724a:	d9fa      	bls.n	8007242 <_free_r+0x42>
 800724c:	6811      	ldr	r1, [r2, #0]
 800724e:	1850      	adds	r0, r2, r1
 8007250:	42a0      	cmp	r0, r4
 8007252:	d10b      	bne.n	800726c <_free_r+0x6c>
 8007254:	6820      	ldr	r0, [r4, #0]
 8007256:	4401      	add	r1, r0
 8007258:	1850      	adds	r0, r2, r1
 800725a:	4283      	cmp	r3, r0
 800725c:	6011      	str	r1, [r2, #0]
 800725e:	d1e0      	bne.n	8007222 <_free_r+0x22>
 8007260:	6818      	ldr	r0, [r3, #0]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	6053      	str	r3, [r2, #4]
 8007266:	4408      	add	r0, r1
 8007268:	6010      	str	r0, [r2, #0]
 800726a:	e7da      	b.n	8007222 <_free_r+0x22>
 800726c:	d902      	bls.n	8007274 <_free_r+0x74>
 800726e:	230c      	movs	r3, #12
 8007270:	602b      	str	r3, [r5, #0]
 8007272:	e7d6      	b.n	8007222 <_free_r+0x22>
 8007274:	6820      	ldr	r0, [r4, #0]
 8007276:	1821      	adds	r1, r4, r0
 8007278:	428b      	cmp	r3, r1
 800727a:	bf04      	itt	eq
 800727c:	6819      	ldreq	r1, [r3, #0]
 800727e:	685b      	ldreq	r3, [r3, #4]
 8007280:	6063      	str	r3, [r4, #4]
 8007282:	bf04      	itt	eq
 8007284:	1809      	addeq	r1, r1, r0
 8007286:	6021      	streq	r1, [r4, #0]
 8007288:	6054      	str	r4, [r2, #4]
 800728a:	e7ca      	b.n	8007222 <_free_r+0x22>
 800728c:	bd38      	pop	{r3, r4, r5, pc}
 800728e:	bf00      	nop
 8007290:	2000434c 	.word	0x2000434c

08007294 <sbrk_aligned>:
 8007294:	b570      	push	{r4, r5, r6, lr}
 8007296:	4e0f      	ldr	r6, [pc, #60]	@ (80072d4 <sbrk_aligned+0x40>)
 8007298:	460c      	mov	r4, r1
 800729a:	6831      	ldr	r1, [r6, #0]
 800729c:	4605      	mov	r5, r0
 800729e:	b911      	cbnz	r1, 80072a6 <sbrk_aligned+0x12>
 80072a0:	f000 fe16 	bl	8007ed0 <_sbrk_r>
 80072a4:	6030      	str	r0, [r6, #0]
 80072a6:	4621      	mov	r1, r4
 80072a8:	4628      	mov	r0, r5
 80072aa:	f000 fe11 	bl	8007ed0 <_sbrk_r>
 80072ae:	1c43      	adds	r3, r0, #1
 80072b0:	d103      	bne.n	80072ba <sbrk_aligned+0x26>
 80072b2:	f04f 34ff 	mov.w	r4, #4294967295
 80072b6:	4620      	mov	r0, r4
 80072b8:	bd70      	pop	{r4, r5, r6, pc}
 80072ba:	1cc4      	adds	r4, r0, #3
 80072bc:	f024 0403 	bic.w	r4, r4, #3
 80072c0:	42a0      	cmp	r0, r4
 80072c2:	d0f8      	beq.n	80072b6 <sbrk_aligned+0x22>
 80072c4:	1a21      	subs	r1, r4, r0
 80072c6:	4628      	mov	r0, r5
 80072c8:	f000 fe02 	bl	8007ed0 <_sbrk_r>
 80072cc:	3001      	adds	r0, #1
 80072ce:	d1f2      	bne.n	80072b6 <sbrk_aligned+0x22>
 80072d0:	e7ef      	b.n	80072b2 <sbrk_aligned+0x1e>
 80072d2:	bf00      	nop
 80072d4:	20004348 	.word	0x20004348

080072d8 <_malloc_r>:
 80072d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072dc:	1ccd      	adds	r5, r1, #3
 80072de:	f025 0503 	bic.w	r5, r5, #3
 80072e2:	3508      	adds	r5, #8
 80072e4:	2d0c      	cmp	r5, #12
 80072e6:	bf38      	it	cc
 80072e8:	250c      	movcc	r5, #12
 80072ea:	2d00      	cmp	r5, #0
 80072ec:	4606      	mov	r6, r0
 80072ee:	db01      	blt.n	80072f4 <_malloc_r+0x1c>
 80072f0:	42a9      	cmp	r1, r5
 80072f2:	d904      	bls.n	80072fe <_malloc_r+0x26>
 80072f4:	230c      	movs	r3, #12
 80072f6:	6033      	str	r3, [r6, #0]
 80072f8:	2000      	movs	r0, #0
 80072fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073d4 <_malloc_r+0xfc>
 8007302:	f000 f869 	bl	80073d8 <__malloc_lock>
 8007306:	f8d8 3000 	ldr.w	r3, [r8]
 800730a:	461c      	mov	r4, r3
 800730c:	bb44      	cbnz	r4, 8007360 <_malloc_r+0x88>
 800730e:	4629      	mov	r1, r5
 8007310:	4630      	mov	r0, r6
 8007312:	f7ff ffbf 	bl	8007294 <sbrk_aligned>
 8007316:	1c43      	adds	r3, r0, #1
 8007318:	4604      	mov	r4, r0
 800731a:	d158      	bne.n	80073ce <_malloc_r+0xf6>
 800731c:	f8d8 4000 	ldr.w	r4, [r8]
 8007320:	4627      	mov	r7, r4
 8007322:	2f00      	cmp	r7, #0
 8007324:	d143      	bne.n	80073ae <_malloc_r+0xd6>
 8007326:	2c00      	cmp	r4, #0
 8007328:	d04b      	beq.n	80073c2 <_malloc_r+0xea>
 800732a:	6823      	ldr	r3, [r4, #0]
 800732c:	4639      	mov	r1, r7
 800732e:	4630      	mov	r0, r6
 8007330:	eb04 0903 	add.w	r9, r4, r3
 8007334:	f000 fdcc 	bl	8007ed0 <_sbrk_r>
 8007338:	4581      	cmp	r9, r0
 800733a:	d142      	bne.n	80073c2 <_malloc_r+0xea>
 800733c:	6821      	ldr	r1, [r4, #0]
 800733e:	1a6d      	subs	r5, r5, r1
 8007340:	4629      	mov	r1, r5
 8007342:	4630      	mov	r0, r6
 8007344:	f7ff ffa6 	bl	8007294 <sbrk_aligned>
 8007348:	3001      	adds	r0, #1
 800734a:	d03a      	beq.n	80073c2 <_malloc_r+0xea>
 800734c:	6823      	ldr	r3, [r4, #0]
 800734e:	442b      	add	r3, r5
 8007350:	6023      	str	r3, [r4, #0]
 8007352:	f8d8 3000 	ldr.w	r3, [r8]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	bb62      	cbnz	r2, 80073b4 <_malloc_r+0xdc>
 800735a:	f8c8 7000 	str.w	r7, [r8]
 800735e:	e00f      	b.n	8007380 <_malloc_r+0xa8>
 8007360:	6822      	ldr	r2, [r4, #0]
 8007362:	1b52      	subs	r2, r2, r5
 8007364:	d420      	bmi.n	80073a8 <_malloc_r+0xd0>
 8007366:	2a0b      	cmp	r2, #11
 8007368:	d917      	bls.n	800739a <_malloc_r+0xc2>
 800736a:	1961      	adds	r1, r4, r5
 800736c:	42a3      	cmp	r3, r4
 800736e:	6025      	str	r5, [r4, #0]
 8007370:	bf18      	it	ne
 8007372:	6059      	strne	r1, [r3, #4]
 8007374:	6863      	ldr	r3, [r4, #4]
 8007376:	bf08      	it	eq
 8007378:	f8c8 1000 	streq.w	r1, [r8]
 800737c:	5162      	str	r2, [r4, r5]
 800737e:	604b      	str	r3, [r1, #4]
 8007380:	4630      	mov	r0, r6
 8007382:	f000 f82f 	bl	80073e4 <__malloc_unlock>
 8007386:	f104 000b 	add.w	r0, r4, #11
 800738a:	1d23      	adds	r3, r4, #4
 800738c:	f020 0007 	bic.w	r0, r0, #7
 8007390:	1ac2      	subs	r2, r0, r3
 8007392:	bf1c      	itt	ne
 8007394:	1a1b      	subne	r3, r3, r0
 8007396:	50a3      	strne	r3, [r4, r2]
 8007398:	e7af      	b.n	80072fa <_malloc_r+0x22>
 800739a:	6862      	ldr	r2, [r4, #4]
 800739c:	42a3      	cmp	r3, r4
 800739e:	bf0c      	ite	eq
 80073a0:	f8c8 2000 	streq.w	r2, [r8]
 80073a4:	605a      	strne	r2, [r3, #4]
 80073a6:	e7eb      	b.n	8007380 <_malloc_r+0xa8>
 80073a8:	4623      	mov	r3, r4
 80073aa:	6864      	ldr	r4, [r4, #4]
 80073ac:	e7ae      	b.n	800730c <_malloc_r+0x34>
 80073ae:	463c      	mov	r4, r7
 80073b0:	687f      	ldr	r7, [r7, #4]
 80073b2:	e7b6      	b.n	8007322 <_malloc_r+0x4a>
 80073b4:	461a      	mov	r2, r3
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	42a3      	cmp	r3, r4
 80073ba:	d1fb      	bne.n	80073b4 <_malloc_r+0xdc>
 80073bc:	2300      	movs	r3, #0
 80073be:	6053      	str	r3, [r2, #4]
 80073c0:	e7de      	b.n	8007380 <_malloc_r+0xa8>
 80073c2:	230c      	movs	r3, #12
 80073c4:	6033      	str	r3, [r6, #0]
 80073c6:	4630      	mov	r0, r6
 80073c8:	f000 f80c 	bl	80073e4 <__malloc_unlock>
 80073cc:	e794      	b.n	80072f8 <_malloc_r+0x20>
 80073ce:	6005      	str	r5, [r0, #0]
 80073d0:	e7d6      	b.n	8007380 <_malloc_r+0xa8>
 80073d2:	bf00      	nop
 80073d4:	2000434c 	.word	0x2000434c

080073d8 <__malloc_lock>:
 80073d8:	4801      	ldr	r0, [pc, #4]	@ (80073e0 <__malloc_lock+0x8>)
 80073da:	f7ff bf00 	b.w	80071de <__retarget_lock_acquire_recursive>
 80073de:	bf00      	nop
 80073e0:	20004344 	.word	0x20004344

080073e4 <__malloc_unlock>:
 80073e4:	4801      	ldr	r0, [pc, #4]	@ (80073ec <__malloc_unlock+0x8>)
 80073e6:	f7ff befb 	b.w	80071e0 <__retarget_lock_release_recursive>
 80073ea:	bf00      	nop
 80073ec:	20004344 	.word	0x20004344

080073f0 <__ssputs_r>:
 80073f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073f4:	688e      	ldr	r6, [r1, #8]
 80073f6:	461f      	mov	r7, r3
 80073f8:	42be      	cmp	r6, r7
 80073fa:	680b      	ldr	r3, [r1, #0]
 80073fc:	4682      	mov	sl, r0
 80073fe:	460c      	mov	r4, r1
 8007400:	4690      	mov	r8, r2
 8007402:	d82d      	bhi.n	8007460 <__ssputs_r+0x70>
 8007404:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007408:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800740c:	d026      	beq.n	800745c <__ssputs_r+0x6c>
 800740e:	6965      	ldr	r5, [r4, #20]
 8007410:	6909      	ldr	r1, [r1, #16]
 8007412:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007416:	eba3 0901 	sub.w	r9, r3, r1
 800741a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800741e:	1c7b      	adds	r3, r7, #1
 8007420:	444b      	add	r3, r9
 8007422:	106d      	asrs	r5, r5, #1
 8007424:	429d      	cmp	r5, r3
 8007426:	bf38      	it	cc
 8007428:	461d      	movcc	r5, r3
 800742a:	0553      	lsls	r3, r2, #21
 800742c:	d527      	bpl.n	800747e <__ssputs_r+0x8e>
 800742e:	4629      	mov	r1, r5
 8007430:	f7ff ff52 	bl	80072d8 <_malloc_r>
 8007434:	4606      	mov	r6, r0
 8007436:	b360      	cbz	r0, 8007492 <__ssputs_r+0xa2>
 8007438:	6921      	ldr	r1, [r4, #16]
 800743a:	464a      	mov	r2, r9
 800743c:	f7ff fed1 	bl	80071e2 <memcpy>
 8007440:	89a3      	ldrh	r3, [r4, #12]
 8007442:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800744a:	81a3      	strh	r3, [r4, #12]
 800744c:	6126      	str	r6, [r4, #16]
 800744e:	6165      	str	r5, [r4, #20]
 8007450:	444e      	add	r6, r9
 8007452:	eba5 0509 	sub.w	r5, r5, r9
 8007456:	6026      	str	r6, [r4, #0]
 8007458:	60a5      	str	r5, [r4, #8]
 800745a:	463e      	mov	r6, r7
 800745c:	42be      	cmp	r6, r7
 800745e:	d900      	bls.n	8007462 <__ssputs_r+0x72>
 8007460:	463e      	mov	r6, r7
 8007462:	6820      	ldr	r0, [r4, #0]
 8007464:	4632      	mov	r2, r6
 8007466:	4641      	mov	r1, r8
 8007468:	f000 fcf6 	bl	8007e58 <memmove>
 800746c:	68a3      	ldr	r3, [r4, #8]
 800746e:	1b9b      	subs	r3, r3, r6
 8007470:	60a3      	str	r3, [r4, #8]
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	4433      	add	r3, r6
 8007476:	6023      	str	r3, [r4, #0]
 8007478:	2000      	movs	r0, #0
 800747a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800747e:	462a      	mov	r2, r5
 8007480:	f000 fd36 	bl	8007ef0 <_realloc_r>
 8007484:	4606      	mov	r6, r0
 8007486:	2800      	cmp	r0, #0
 8007488:	d1e0      	bne.n	800744c <__ssputs_r+0x5c>
 800748a:	6921      	ldr	r1, [r4, #16]
 800748c:	4650      	mov	r0, sl
 800748e:	f7ff feb7 	bl	8007200 <_free_r>
 8007492:	230c      	movs	r3, #12
 8007494:	f8ca 3000 	str.w	r3, [sl]
 8007498:	89a3      	ldrh	r3, [r4, #12]
 800749a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800749e:	81a3      	strh	r3, [r4, #12]
 80074a0:	f04f 30ff 	mov.w	r0, #4294967295
 80074a4:	e7e9      	b.n	800747a <__ssputs_r+0x8a>
	...

080074a8 <_svfiprintf_r>:
 80074a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ac:	4698      	mov	r8, r3
 80074ae:	898b      	ldrh	r3, [r1, #12]
 80074b0:	061b      	lsls	r3, r3, #24
 80074b2:	b09d      	sub	sp, #116	@ 0x74
 80074b4:	4607      	mov	r7, r0
 80074b6:	460d      	mov	r5, r1
 80074b8:	4614      	mov	r4, r2
 80074ba:	d510      	bpl.n	80074de <_svfiprintf_r+0x36>
 80074bc:	690b      	ldr	r3, [r1, #16]
 80074be:	b973      	cbnz	r3, 80074de <_svfiprintf_r+0x36>
 80074c0:	2140      	movs	r1, #64	@ 0x40
 80074c2:	f7ff ff09 	bl	80072d8 <_malloc_r>
 80074c6:	6028      	str	r0, [r5, #0]
 80074c8:	6128      	str	r0, [r5, #16]
 80074ca:	b930      	cbnz	r0, 80074da <_svfiprintf_r+0x32>
 80074cc:	230c      	movs	r3, #12
 80074ce:	603b      	str	r3, [r7, #0]
 80074d0:	f04f 30ff 	mov.w	r0, #4294967295
 80074d4:	b01d      	add	sp, #116	@ 0x74
 80074d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074da:	2340      	movs	r3, #64	@ 0x40
 80074dc:	616b      	str	r3, [r5, #20]
 80074de:	2300      	movs	r3, #0
 80074e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074e2:	2320      	movs	r3, #32
 80074e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80074e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80074ec:	2330      	movs	r3, #48	@ 0x30
 80074ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800768c <_svfiprintf_r+0x1e4>
 80074f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80074f6:	f04f 0901 	mov.w	r9, #1
 80074fa:	4623      	mov	r3, r4
 80074fc:	469a      	mov	sl, r3
 80074fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007502:	b10a      	cbz	r2, 8007508 <_svfiprintf_r+0x60>
 8007504:	2a25      	cmp	r2, #37	@ 0x25
 8007506:	d1f9      	bne.n	80074fc <_svfiprintf_r+0x54>
 8007508:	ebba 0b04 	subs.w	fp, sl, r4
 800750c:	d00b      	beq.n	8007526 <_svfiprintf_r+0x7e>
 800750e:	465b      	mov	r3, fp
 8007510:	4622      	mov	r2, r4
 8007512:	4629      	mov	r1, r5
 8007514:	4638      	mov	r0, r7
 8007516:	f7ff ff6b 	bl	80073f0 <__ssputs_r>
 800751a:	3001      	adds	r0, #1
 800751c:	f000 80a7 	beq.w	800766e <_svfiprintf_r+0x1c6>
 8007520:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007522:	445a      	add	r2, fp
 8007524:	9209      	str	r2, [sp, #36]	@ 0x24
 8007526:	f89a 3000 	ldrb.w	r3, [sl]
 800752a:	2b00      	cmp	r3, #0
 800752c:	f000 809f 	beq.w	800766e <_svfiprintf_r+0x1c6>
 8007530:	2300      	movs	r3, #0
 8007532:	f04f 32ff 	mov.w	r2, #4294967295
 8007536:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800753a:	f10a 0a01 	add.w	sl, sl, #1
 800753e:	9304      	str	r3, [sp, #16]
 8007540:	9307      	str	r3, [sp, #28]
 8007542:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007546:	931a      	str	r3, [sp, #104]	@ 0x68
 8007548:	4654      	mov	r4, sl
 800754a:	2205      	movs	r2, #5
 800754c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007550:	484e      	ldr	r0, [pc, #312]	@ (800768c <_svfiprintf_r+0x1e4>)
 8007552:	f7f8 fe45 	bl	80001e0 <memchr>
 8007556:	9a04      	ldr	r2, [sp, #16]
 8007558:	b9d8      	cbnz	r0, 8007592 <_svfiprintf_r+0xea>
 800755a:	06d0      	lsls	r0, r2, #27
 800755c:	bf44      	itt	mi
 800755e:	2320      	movmi	r3, #32
 8007560:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007564:	0711      	lsls	r1, r2, #28
 8007566:	bf44      	itt	mi
 8007568:	232b      	movmi	r3, #43	@ 0x2b
 800756a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800756e:	f89a 3000 	ldrb.w	r3, [sl]
 8007572:	2b2a      	cmp	r3, #42	@ 0x2a
 8007574:	d015      	beq.n	80075a2 <_svfiprintf_r+0xfa>
 8007576:	9a07      	ldr	r2, [sp, #28]
 8007578:	4654      	mov	r4, sl
 800757a:	2000      	movs	r0, #0
 800757c:	f04f 0c0a 	mov.w	ip, #10
 8007580:	4621      	mov	r1, r4
 8007582:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007586:	3b30      	subs	r3, #48	@ 0x30
 8007588:	2b09      	cmp	r3, #9
 800758a:	d94b      	bls.n	8007624 <_svfiprintf_r+0x17c>
 800758c:	b1b0      	cbz	r0, 80075bc <_svfiprintf_r+0x114>
 800758e:	9207      	str	r2, [sp, #28]
 8007590:	e014      	b.n	80075bc <_svfiprintf_r+0x114>
 8007592:	eba0 0308 	sub.w	r3, r0, r8
 8007596:	fa09 f303 	lsl.w	r3, r9, r3
 800759a:	4313      	orrs	r3, r2
 800759c:	9304      	str	r3, [sp, #16]
 800759e:	46a2      	mov	sl, r4
 80075a0:	e7d2      	b.n	8007548 <_svfiprintf_r+0xa0>
 80075a2:	9b03      	ldr	r3, [sp, #12]
 80075a4:	1d19      	adds	r1, r3, #4
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	9103      	str	r1, [sp, #12]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	bfbb      	ittet	lt
 80075ae:	425b      	neglt	r3, r3
 80075b0:	f042 0202 	orrlt.w	r2, r2, #2
 80075b4:	9307      	strge	r3, [sp, #28]
 80075b6:	9307      	strlt	r3, [sp, #28]
 80075b8:	bfb8      	it	lt
 80075ba:	9204      	strlt	r2, [sp, #16]
 80075bc:	7823      	ldrb	r3, [r4, #0]
 80075be:	2b2e      	cmp	r3, #46	@ 0x2e
 80075c0:	d10a      	bne.n	80075d8 <_svfiprintf_r+0x130>
 80075c2:	7863      	ldrb	r3, [r4, #1]
 80075c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80075c6:	d132      	bne.n	800762e <_svfiprintf_r+0x186>
 80075c8:	9b03      	ldr	r3, [sp, #12]
 80075ca:	1d1a      	adds	r2, r3, #4
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	9203      	str	r2, [sp, #12]
 80075d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075d4:	3402      	adds	r4, #2
 80075d6:	9305      	str	r3, [sp, #20]
 80075d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800769c <_svfiprintf_r+0x1f4>
 80075dc:	7821      	ldrb	r1, [r4, #0]
 80075de:	2203      	movs	r2, #3
 80075e0:	4650      	mov	r0, sl
 80075e2:	f7f8 fdfd 	bl	80001e0 <memchr>
 80075e6:	b138      	cbz	r0, 80075f8 <_svfiprintf_r+0x150>
 80075e8:	9b04      	ldr	r3, [sp, #16]
 80075ea:	eba0 000a 	sub.w	r0, r0, sl
 80075ee:	2240      	movs	r2, #64	@ 0x40
 80075f0:	4082      	lsls	r2, r0
 80075f2:	4313      	orrs	r3, r2
 80075f4:	3401      	adds	r4, #1
 80075f6:	9304      	str	r3, [sp, #16]
 80075f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075fc:	4824      	ldr	r0, [pc, #144]	@ (8007690 <_svfiprintf_r+0x1e8>)
 80075fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007602:	2206      	movs	r2, #6
 8007604:	f7f8 fdec 	bl	80001e0 <memchr>
 8007608:	2800      	cmp	r0, #0
 800760a:	d036      	beq.n	800767a <_svfiprintf_r+0x1d2>
 800760c:	4b21      	ldr	r3, [pc, #132]	@ (8007694 <_svfiprintf_r+0x1ec>)
 800760e:	bb1b      	cbnz	r3, 8007658 <_svfiprintf_r+0x1b0>
 8007610:	9b03      	ldr	r3, [sp, #12]
 8007612:	3307      	adds	r3, #7
 8007614:	f023 0307 	bic.w	r3, r3, #7
 8007618:	3308      	adds	r3, #8
 800761a:	9303      	str	r3, [sp, #12]
 800761c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800761e:	4433      	add	r3, r6
 8007620:	9309      	str	r3, [sp, #36]	@ 0x24
 8007622:	e76a      	b.n	80074fa <_svfiprintf_r+0x52>
 8007624:	fb0c 3202 	mla	r2, ip, r2, r3
 8007628:	460c      	mov	r4, r1
 800762a:	2001      	movs	r0, #1
 800762c:	e7a8      	b.n	8007580 <_svfiprintf_r+0xd8>
 800762e:	2300      	movs	r3, #0
 8007630:	3401      	adds	r4, #1
 8007632:	9305      	str	r3, [sp, #20]
 8007634:	4619      	mov	r1, r3
 8007636:	f04f 0c0a 	mov.w	ip, #10
 800763a:	4620      	mov	r0, r4
 800763c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007640:	3a30      	subs	r2, #48	@ 0x30
 8007642:	2a09      	cmp	r2, #9
 8007644:	d903      	bls.n	800764e <_svfiprintf_r+0x1a6>
 8007646:	2b00      	cmp	r3, #0
 8007648:	d0c6      	beq.n	80075d8 <_svfiprintf_r+0x130>
 800764a:	9105      	str	r1, [sp, #20]
 800764c:	e7c4      	b.n	80075d8 <_svfiprintf_r+0x130>
 800764e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007652:	4604      	mov	r4, r0
 8007654:	2301      	movs	r3, #1
 8007656:	e7f0      	b.n	800763a <_svfiprintf_r+0x192>
 8007658:	ab03      	add	r3, sp, #12
 800765a:	9300      	str	r3, [sp, #0]
 800765c:	462a      	mov	r2, r5
 800765e:	4b0e      	ldr	r3, [pc, #56]	@ (8007698 <_svfiprintf_r+0x1f0>)
 8007660:	a904      	add	r1, sp, #16
 8007662:	4638      	mov	r0, r7
 8007664:	f3af 8000 	nop.w
 8007668:	1c42      	adds	r2, r0, #1
 800766a:	4606      	mov	r6, r0
 800766c:	d1d6      	bne.n	800761c <_svfiprintf_r+0x174>
 800766e:	89ab      	ldrh	r3, [r5, #12]
 8007670:	065b      	lsls	r3, r3, #25
 8007672:	f53f af2d 	bmi.w	80074d0 <_svfiprintf_r+0x28>
 8007676:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007678:	e72c      	b.n	80074d4 <_svfiprintf_r+0x2c>
 800767a:	ab03      	add	r3, sp, #12
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	462a      	mov	r2, r5
 8007680:	4b05      	ldr	r3, [pc, #20]	@ (8007698 <_svfiprintf_r+0x1f0>)
 8007682:	a904      	add	r1, sp, #16
 8007684:	4638      	mov	r0, r7
 8007686:	f000 f9bb 	bl	8007a00 <_printf_i>
 800768a:	e7ed      	b.n	8007668 <_svfiprintf_r+0x1c0>
 800768c:	08008990 	.word	0x08008990
 8007690:	0800899a 	.word	0x0800899a
 8007694:	00000000 	.word	0x00000000
 8007698:	080073f1 	.word	0x080073f1
 800769c:	08008996 	.word	0x08008996

080076a0 <__sfputc_r>:
 80076a0:	6893      	ldr	r3, [r2, #8]
 80076a2:	3b01      	subs	r3, #1
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	b410      	push	{r4}
 80076a8:	6093      	str	r3, [r2, #8]
 80076aa:	da08      	bge.n	80076be <__sfputc_r+0x1e>
 80076ac:	6994      	ldr	r4, [r2, #24]
 80076ae:	42a3      	cmp	r3, r4
 80076b0:	db01      	blt.n	80076b6 <__sfputc_r+0x16>
 80076b2:	290a      	cmp	r1, #10
 80076b4:	d103      	bne.n	80076be <__sfputc_r+0x1e>
 80076b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076ba:	f7ff bc24 	b.w	8006f06 <__swbuf_r>
 80076be:	6813      	ldr	r3, [r2, #0]
 80076c0:	1c58      	adds	r0, r3, #1
 80076c2:	6010      	str	r0, [r2, #0]
 80076c4:	7019      	strb	r1, [r3, #0]
 80076c6:	4608      	mov	r0, r1
 80076c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076cc:	4770      	bx	lr

080076ce <__sfputs_r>:
 80076ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d0:	4606      	mov	r6, r0
 80076d2:	460f      	mov	r7, r1
 80076d4:	4614      	mov	r4, r2
 80076d6:	18d5      	adds	r5, r2, r3
 80076d8:	42ac      	cmp	r4, r5
 80076da:	d101      	bne.n	80076e0 <__sfputs_r+0x12>
 80076dc:	2000      	movs	r0, #0
 80076de:	e007      	b.n	80076f0 <__sfputs_r+0x22>
 80076e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076e4:	463a      	mov	r2, r7
 80076e6:	4630      	mov	r0, r6
 80076e8:	f7ff ffda 	bl	80076a0 <__sfputc_r>
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d1f3      	bne.n	80076d8 <__sfputs_r+0xa>
 80076f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076f4 <_vfiprintf_r>:
 80076f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f8:	460d      	mov	r5, r1
 80076fa:	b09d      	sub	sp, #116	@ 0x74
 80076fc:	4614      	mov	r4, r2
 80076fe:	4698      	mov	r8, r3
 8007700:	4606      	mov	r6, r0
 8007702:	b118      	cbz	r0, 800770c <_vfiprintf_r+0x18>
 8007704:	6a03      	ldr	r3, [r0, #32]
 8007706:	b90b      	cbnz	r3, 800770c <_vfiprintf_r+0x18>
 8007708:	f7ff faf2 	bl	8006cf0 <__sinit>
 800770c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800770e:	07d9      	lsls	r1, r3, #31
 8007710:	d405      	bmi.n	800771e <_vfiprintf_r+0x2a>
 8007712:	89ab      	ldrh	r3, [r5, #12]
 8007714:	059a      	lsls	r2, r3, #22
 8007716:	d402      	bmi.n	800771e <_vfiprintf_r+0x2a>
 8007718:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800771a:	f7ff fd60 	bl	80071de <__retarget_lock_acquire_recursive>
 800771e:	89ab      	ldrh	r3, [r5, #12]
 8007720:	071b      	lsls	r3, r3, #28
 8007722:	d501      	bpl.n	8007728 <_vfiprintf_r+0x34>
 8007724:	692b      	ldr	r3, [r5, #16]
 8007726:	b99b      	cbnz	r3, 8007750 <_vfiprintf_r+0x5c>
 8007728:	4629      	mov	r1, r5
 800772a:	4630      	mov	r0, r6
 800772c:	f7ff fc2a 	bl	8006f84 <__swsetup_r>
 8007730:	b170      	cbz	r0, 8007750 <_vfiprintf_r+0x5c>
 8007732:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007734:	07dc      	lsls	r4, r3, #31
 8007736:	d504      	bpl.n	8007742 <_vfiprintf_r+0x4e>
 8007738:	f04f 30ff 	mov.w	r0, #4294967295
 800773c:	b01d      	add	sp, #116	@ 0x74
 800773e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007742:	89ab      	ldrh	r3, [r5, #12]
 8007744:	0598      	lsls	r0, r3, #22
 8007746:	d4f7      	bmi.n	8007738 <_vfiprintf_r+0x44>
 8007748:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800774a:	f7ff fd49 	bl	80071e0 <__retarget_lock_release_recursive>
 800774e:	e7f3      	b.n	8007738 <_vfiprintf_r+0x44>
 8007750:	2300      	movs	r3, #0
 8007752:	9309      	str	r3, [sp, #36]	@ 0x24
 8007754:	2320      	movs	r3, #32
 8007756:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800775a:	f8cd 800c 	str.w	r8, [sp, #12]
 800775e:	2330      	movs	r3, #48	@ 0x30
 8007760:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007910 <_vfiprintf_r+0x21c>
 8007764:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007768:	f04f 0901 	mov.w	r9, #1
 800776c:	4623      	mov	r3, r4
 800776e:	469a      	mov	sl, r3
 8007770:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007774:	b10a      	cbz	r2, 800777a <_vfiprintf_r+0x86>
 8007776:	2a25      	cmp	r2, #37	@ 0x25
 8007778:	d1f9      	bne.n	800776e <_vfiprintf_r+0x7a>
 800777a:	ebba 0b04 	subs.w	fp, sl, r4
 800777e:	d00b      	beq.n	8007798 <_vfiprintf_r+0xa4>
 8007780:	465b      	mov	r3, fp
 8007782:	4622      	mov	r2, r4
 8007784:	4629      	mov	r1, r5
 8007786:	4630      	mov	r0, r6
 8007788:	f7ff ffa1 	bl	80076ce <__sfputs_r>
 800778c:	3001      	adds	r0, #1
 800778e:	f000 80a7 	beq.w	80078e0 <_vfiprintf_r+0x1ec>
 8007792:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007794:	445a      	add	r2, fp
 8007796:	9209      	str	r2, [sp, #36]	@ 0x24
 8007798:	f89a 3000 	ldrb.w	r3, [sl]
 800779c:	2b00      	cmp	r3, #0
 800779e:	f000 809f 	beq.w	80078e0 <_vfiprintf_r+0x1ec>
 80077a2:	2300      	movs	r3, #0
 80077a4:	f04f 32ff 	mov.w	r2, #4294967295
 80077a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077ac:	f10a 0a01 	add.w	sl, sl, #1
 80077b0:	9304      	str	r3, [sp, #16]
 80077b2:	9307      	str	r3, [sp, #28]
 80077b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80077b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80077ba:	4654      	mov	r4, sl
 80077bc:	2205      	movs	r2, #5
 80077be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077c2:	4853      	ldr	r0, [pc, #332]	@ (8007910 <_vfiprintf_r+0x21c>)
 80077c4:	f7f8 fd0c 	bl	80001e0 <memchr>
 80077c8:	9a04      	ldr	r2, [sp, #16]
 80077ca:	b9d8      	cbnz	r0, 8007804 <_vfiprintf_r+0x110>
 80077cc:	06d1      	lsls	r1, r2, #27
 80077ce:	bf44      	itt	mi
 80077d0:	2320      	movmi	r3, #32
 80077d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077d6:	0713      	lsls	r3, r2, #28
 80077d8:	bf44      	itt	mi
 80077da:	232b      	movmi	r3, #43	@ 0x2b
 80077dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077e0:	f89a 3000 	ldrb.w	r3, [sl]
 80077e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80077e6:	d015      	beq.n	8007814 <_vfiprintf_r+0x120>
 80077e8:	9a07      	ldr	r2, [sp, #28]
 80077ea:	4654      	mov	r4, sl
 80077ec:	2000      	movs	r0, #0
 80077ee:	f04f 0c0a 	mov.w	ip, #10
 80077f2:	4621      	mov	r1, r4
 80077f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077f8:	3b30      	subs	r3, #48	@ 0x30
 80077fa:	2b09      	cmp	r3, #9
 80077fc:	d94b      	bls.n	8007896 <_vfiprintf_r+0x1a2>
 80077fe:	b1b0      	cbz	r0, 800782e <_vfiprintf_r+0x13a>
 8007800:	9207      	str	r2, [sp, #28]
 8007802:	e014      	b.n	800782e <_vfiprintf_r+0x13a>
 8007804:	eba0 0308 	sub.w	r3, r0, r8
 8007808:	fa09 f303 	lsl.w	r3, r9, r3
 800780c:	4313      	orrs	r3, r2
 800780e:	9304      	str	r3, [sp, #16]
 8007810:	46a2      	mov	sl, r4
 8007812:	e7d2      	b.n	80077ba <_vfiprintf_r+0xc6>
 8007814:	9b03      	ldr	r3, [sp, #12]
 8007816:	1d19      	adds	r1, r3, #4
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	9103      	str	r1, [sp, #12]
 800781c:	2b00      	cmp	r3, #0
 800781e:	bfbb      	ittet	lt
 8007820:	425b      	neglt	r3, r3
 8007822:	f042 0202 	orrlt.w	r2, r2, #2
 8007826:	9307      	strge	r3, [sp, #28]
 8007828:	9307      	strlt	r3, [sp, #28]
 800782a:	bfb8      	it	lt
 800782c:	9204      	strlt	r2, [sp, #16]
 800782e:	7823      	ldrb	r3, [r4, #0]
 8007830:	2b2e      	cmp	r3, #46	@ 0x2e
 8007832:	d10a      	bne.n	800784a <_vfiprintf_r+0x156>
 8007834:	7863      	ldrb	r3, [r4, #1]
 8007836:	2b2a      	cmp	r3, #42	@ 0x2a
 8007838:	d132      	bne.n	80078a0 <_vfiprintf_r+0x1ac>
 800783a:	9b03      	ldr	r3, [sp, #12]
 800783c:	1d1a      	adds	r2, r3, #4
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	9203      	str	r2, [sp, #12]
 8007842:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007846:	3402      	adds	r4, #2
 8007848:	9305      	str	r3, [sp, #20]
 800784a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007920 <_vfiprintf_r+0x22c>
 800784e:	7821      	ldrb	r1, [r4, #0]
 8007850:	2203      	movs	r2, #3
 8007852:	4650      	mov	r0, sl
 8007854:	f7f8 fcc4 	bl	80001e0 <memchr>
 8007858:	b138      	cbz	r0, 800786a <_vfiprintf_r+0x176>
 800785a:	9b04      	ldr	r3, [sp, #16]
 800785c:	eba0 000a 	sub.w	r0, r0, sl
 8007860:	2240      	movs	r2, #64	@ 0x40
 8007862:	4082      	lsls	r2, r0
 8007864:	4313      	orrs	r3, r2
 8007866:	3401      	adds	r4, #1
 8007868:	9304      	str	r3, [sp, #16]
 800786a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800786e:	4829      	ldr	r0, [pc, #164]	@ (8007914 <_vfiprintf_r+0x220>)
 8007870:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007874:	2206      	movs	r2, #6
 8007876:	f7f8 fcb3 	bl	80001e0 <memchr>
 800787a:	2800      	cmp	r0, #0
 800787c:	d03f      	beq.n	80078fe <_vfiprintf_r+0x20a>
 800787e:	4b26      	ldr	r3, [pc, #152]	@ (8007918 <_vfiprintf_r+0x224>)
 8007880:	bb1b      	cbnz	r3, 80078ca <_vfiprintf_r+0x1d6>
 8007882:	9b03      	ldr	r3, [sp, #12]
 8007884:	3307      	adds	r3, #7
 8007886:	f023 0307 	bic.w	r3, r3, #7
 800788a:	3308      	adds	r3, #8
 800788c:	9303      	str	r3, [sp, #12]
 800788e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007890:	443b      	add	r3, r7
 8007892:	9309      	str	r3, [sp, #36]	@ 0x24
 8007894:	e76a      	b.n	800776c <_vfiprintf_r+0x78>
 8007896:	fb0c 3202 	mla	r2, ip, r2, r3
 800789a:	460c      	mov	r4, r1
 800789c:	2001      	movs	r0, #1
 800789e:	e7a8      	b.n	80077f2 <_vfiprintf_r+0xfe>
 80078a0:	2300      	movs	r3, #0
 80078a2:	3401      	adds	r4, #1
 80078a4:	9305      	str	r3, [sp, #20]
 80078a6:	4619      	mov	r1, r3
 80078a8:	f04f 0c0a 	mov.w	ip, #10
 80078ac:	4620      	mov	r0, r4
 80078ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078b2:	3a30      	subs	r2, #48	@ 0x30
 80078b4:	2a09      	cmp	r2, #9
 80078b6:	d903      	bls.n	80078c0 <_vfiprintf_r+0x1cc>
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d0c6      	beq.n	800784a <_vfiprintf_r+0x156>
 80078bc:	9105      	str	r1, [sp, #20]
 80078be:	e7c4      	b.n	800784a <_vfiprintf_r+0x156>
 80078c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80078c4:	4604      	mov	r4, r0
 80078c6:	2301      	movs	r3, #1
 80078c8:	e7f0      	b.n	80078ac <_vfiprintf_r+0x1b8>
 80078ca:	ab03      	add	r3, sp, #12
 80078cc:	9300      	str	r3, [sp, #0]
 80078ce:	462a      	mov	r2, r5
 80078d0:	4b12      	ldr	r3, [pc, #72]	@ (800791c <_vfiprintf_r+0x228>)
 80078d2:	a904      	add	r1, sp, #16
 80078d4:	4630      	mov	r0, r6
 80078d6:	f3af 8000 	nop.w
 80078da:	4607      	mov	r7, r0
 80078dc:	1c78      	adds	r0, r7, #1
 80078de:	d1d6      	bne.n	800788e <_vfiprintf_r+0x19a>
 80078e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078e2:	07d9      	lsls	r1, r3, #31
 80078e4:	d405      	bmi.n	80078f2 <_vfiprintf_r+0x1fe>
 80078e6:	89ab      	ldrh	r3, [r5, #12]
 80078e8:	059a      	lsls	r2, r3, #22
 80078ea:	d402      	bmi.n	80078f2 <_vfiprintf_r+0x1fe>
 80078ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078ee:	f7ff fc77 	bl	80071e0 <__retarget_lock_release_recursive>
 80078f2:	89ab      	ldrh	r3, [r5, #12]
 80078f4:	065b      	lsls	r3, r3, #25
 80078f6:	f53f af1f 	bmi.w	8007738 <_vfiprintf_r+0x44>
 80078fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078fc:	e71e      	b.n	800773c <_vfiprintf_r+0x48>
 80078fe:	ab03      	add	r3, sp, #12
 8007900:	9300      	str	r3, [sp, #0]
 8007902:	462a      	mov	r2, r5
 8007904:	4b05      	ldr	r3, [pc, #20]	@ (800791c <_vfiprintf_r+0x228>)
 8007906:	a904      	add	r1, sp, #16
 8007908:	4630      	mov	r0, r6
 800790a:	f000 f879 	bl	8007a00 <_printf_i>
 800790e:	e7e4      	b.n	80078da <_vfiprintf_r+0x1e6>
 8007910:	08008990 	.word	0x08008990
 8007914:	0800899a 	.word	0x0800899a
 8007918:	00000000 	.word	0x00000000
 800791c:	080076cf 	.word	0x080076cf
 8007920:	08008996 	.word	0x08008996

08007924 <_printf_common>:
 8007924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007928:	4616      	mov	r6, r2
 800792a:	4698      	mov	r8, r3
 800792c:	688a      	ldr	r2, [r1, #8]
 800792e:	690b      	ldr	r3, [r1, #16]
 8007930:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007934:	4293      	cmp	r3, r2
 8007936:	bfb8      	it	lt
 8007938:	4613      	movlt	r3, r2
 800793a:	6033      	str	r3, [r6, #0]
 800793c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007940:	4607      	mov	r7, r0
 8007942:	460c      	mov	r4, r1
 8007944:	b10a      	cbz	r2, 800794a <_printf_common+0x26>
 8007946:	3301      	adds	r3, #1
 8007948:	6033      	str	r3, [r6, #0]
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	0699      	lsls	r1, r3, #26
 800794e:	bf42      	ittt	mi
 8007950:	6833      	ldrmi	r3, [r6, #0]
 8007952:	3302      	addmi	r3, #2
 8007954:	6033      	strmi	r3, [r6, #0]
 8007956:	6825      	ldr	r5, [r4, #0]
 8007958:	f015 0506 	ands.w	r5, r5, #6
 800795c:	d106      	bne.n	800796c <_printf_common+0x48>
 800795e:	f104 0a19 	add.w	sl, r4, #25
 8007962:	68e3      	ldr	r3, [r4, #12]
 8007964:	6832      	ldr	r2, [r6, #0]
 8007966:	1a9b      	subs	r3, r3, r2
 8007968:	42ab      	cmp	r3, r5
 800796a:	dc26      	bgt.n	80079ba <_printf_common+0x96>
 800796c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007970:	6822      	ldr	r2, [r4, #0]
 8007972:	3b00      	subs	r3, #0
 8007974:	bf18      	it	ne
 8007976:	2301      	movne	r3, #1
 8007978:	0692      	lsls	r2, r2, #26
 800797a:	d42b      	bmi.n	80079d4 <_printf_common+0xb0>
 800797c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007980:	4641      	mov	r1, r8
 8007982:	4638      	mov	r0, r7
 8007984:	47c8      	blx	r9
 8007986:	3001      	adds	r0, #1
 8007988:	d01e      	beq.n	80079c8 <_printf_common+0xa4>
 800798a:	6823      	ldr	r3, [r4, #0]
 800798c:	6922      	ldr	r2, [r4, #16]
 800798e:	f003 0306 	and.w	r3, r3, #6
 8007992:	2b04      	cmp	r3, #4
 8007994:	bf02      	ittt	eq
 8007996:	68e5      	ldreq	r5, [r4, #12]
 8007998:	6833      	ldreq	r3, [r6, #0]
 800799a:	1aed      	subeq	r5, r5, r3
 800799c:	68a3      	ldr	r3, [r4, #8]
 800799e:	bf0c      	ite	eq
 80079a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079a4:	2500      	movne	r5, #0
 80079a6:	4293      	cmp	r3, r2
 80079a8:	bfc4      	itt	gt
 80079aa:	1a9b      	subgt	r3, r3, r2
 80079ac:	18ed      	addgt	r5, r5, r3
 80079ae:	2600      	movs	r6, #0
 80079b0:	341a      	adds	r4, #26
 80079b2:	42b5      	cmp	r5, r6
 80079b4:	d11a      	bne.n	80079ec <_printf_common+0xc8>
 80079b6:	2000      	movs	r0, #0
 80079b8:	e008      	b.n	80079cc <_printf_common+0xa8>
 80079ba:	2301      	movs	r3, #1
 80079bc:	4652      	mov	r2, sl
 80079be:	4641      	mov	r1, r8
 80079c0:	4638      	mov	r0, r7
 80079c2:	47c8      	blx	r9
 80079c4:	3001      	adds	r0, #1
 80079c6:	d103      	bne.n	80079d0 <_printf_common+0xac>
 80079c8:	f04f 30ff 	mov.w	r0, #4294967295
 80079cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079d0:	3501      	adds	r5, #1
 80079d2:	e7c6      	b.n	8007962 <_printf_common+0x3e>
 80079d4:	18e1      	adds	r1, r4, r3
 80079d6:	1c5a      	adds	r2, r3, #1
 80079d8:	2030      	movs	r0, #48	@ 0x30
 80079da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079de:	4422      	add	r2, r4
 80079e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079e8:	3302      	adds	r3, #2
 80079ea:	e7c7      	b.n	800797c <_printf_common+0x58>
 80079ec:	2301      	movs	r3, #1
 80079ee:	4622      	mov	r2, r4
 80079f0:	4641      	mov	r1, r8
 80079f2:	4638      	mov	r0, r7
 80079f4:	47c8      	blx	r9
 80079f6:	3001      	adds	r0, #1
 80079f8:	d0e6      	beq.n	80079c8 <_printf_common+0xa4>
 80079fa:	3601      	adds	r6, #1
 80079fc:	e7d9      	b.n	80079b2 <_printf_common+0x8e>
	...

08007a00 <_printf_i>:
 8007a00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a04:	7e0f      	ldrb	r7, [r1, #24]
 8007a06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007a08:	2f78      	cmp	r7, #120	@ 0x78
 8007a0a:	4691      	mov	r9, r2
 8007a0c:	4680      	mov	r8, r0
 8007a0e:	460c      	mov	r4, r1
 8007a10:	469a      	mov	sl, r3
 8007a12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007a16:	d807      	bhi.n	8007a28 <_printf_i+0x28>
 8007a18:	2f62      	cmp	r7, #98	@ 0x62
 8007a1a:	d80a      	bhi.n	8007a32 <_printf_i+0x32>
 8007a1c:	2f00      	cmp	r7, #0
 8007a1e:	f000 80d1 	beq.w	8007bc4 <_printf_i+0x1c4>
 8007a22:	2f58      	cmp	r7, #88	@ 0x58
 8007a24:	f000 80b8 	beq.w	8007b98 <_printf_i+0x198>
 8007a28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a30:	e03a      	b.n	8007aa8 <_printf_i+0xa8>
 8007a32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a36:	2b15      	cmp	r3, #21
 8007a38:	d8f6      	bhi.n	8007a28 <_printf_i+0x28>
 8007a3a:	a101      	add	r1, pc, #4	@ (adr r1, 8007a40 <_printf_i+0x40>)
 8007a3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a40:	08007a99 	.word	0x08007a99
 8007a44:	08007aad 	.word	0x08007aad
 8007a48:	08007a29 	.word	0x08007a29
 8007a4c:	08007a29 	.word	0x08007a29
 8007a50:	08007a29 	.word	0x08007a29
 8007a54:	08007a29 	.word	0x08007a29
 8007a58:	08007aad 	.word	0x08007aad
 8007a5c:	08007a29 	.word	0x08007a29
 8007a60:	08007a29 	.word	0x08007a29
 8007a64:	08007a29 	.word	0x08007a29
 8007a68:	08007a29 	.word	0x08007a29
 8007a6c:	08007bab 	.word	0x08007bab
 8007a70:	08007ad7 	.word	0x08007ad7
 8007a74:	08007b65 	.word	0x08007b65
 8007a78:	08007a29 	.word	0x08007a29
 8007a7c:	08007a29 	.word	0x08007a29
 8007a80:	08007bcd 	.word	0x08007bcd
 8007a84:	08007a29 	.word	0x08007a29
 8007a88:	08007ad7 	.word	0x08007ad7
 8007a8c:	08007a29 	.word	0x08007a29
 8007a90:	08007a29 	.word	0x08007a29
 8007a94:	08007b6d 	.word	0x08007b6d
 8007a98:	6833      	ldr	r3, [r6, #0]
 8007a9a:	1d1a      	adds	r2, r3, #4
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	6032      	str	r2, [r6, #0]
 8007aa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007aa4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	e09c      	b.n	8007be6 <_printf_i+0x1e6>
 8007aac:	6833      	ldr	r3, [r6, #0]
 8007aae:	6820      	ldr	r0, [r4, #0]
 8007ab0:	1d19      	adds	r1, r3, #4
 8007ab2:	6031      	str	r1, [r6, #0]
 8007ab4:	0606      	lsls	r6, r0, #24
 8007ab6:	d501      	bpl.n	8007abc <_printf_i+0xbc>
 8007ab8:	681d      	ldr	r5, [r3, #0]
 8007aba:	e003      	b.n	8007ac4 <_printf_i+0xc4>
 8007abc:	0645      	lsls	r5, r0, #25
 8007abe:	d5fb      	bpl.n	8007ab8 <_printf_i+0xb8>
 8007ac0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ac4:	2d00      	cmp	r5, #0
 8007ac6:	da03      	bge.n	8007ad0 <_printf_i+0xd0>
 8007ac8:	232d      	movs	r3, #45	@ 0x2d
 8007aca:	426d      	negs	r5, r5
 8007acc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ad0:	4858      	ldr	r0, [pc, #352]	@ (8007c34 <_printf_i+0x234>)
 8007ad2:	230a      	movs	r3, #10
 8007ad4:	e011      	b.n	8007afa <_printf_i+0xfa>
 8007ad6:	6821      	ldr	r1, [r4, #0]
 8007ad8:	6833      	ldr	r3, [r6, #0]
 8007ada:	0608      	lsls	r0, r1, #24
 8007adc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ae0:	d402      	bmi.n	8007ae8 <_printf_i+0xe8>
 8007ae2:	0649      	lsls	r1, r1, #25
 8007ae4:	bf48      	it	mi
 8007ae6:	b2ad      	uxthmi	r5, r5
 8007ae8:	2f6f      	cmp	r7, #111	@ 0x6f
 8007aea:	4852      	ldr	r0, [pc, #328]	@ (8007c34 <_printf_i+0x234>)
 8007aec:	6033      	str	r3, [r6, #0]
 8007aee:	bf14      	ite	ne
 8007af0:	230a      	movne	r3, #10
 8007af2:	2308      	moveq	r3, #8
 8007af4:	2100      	movs	r1, #0
 8007af6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007afa:	6866      	ldr	r6, [r4, #4]
 8007afc:	60a6      	str	r6, [r4, #8]
 8007afe:	2e00      	cmp	r6, #0
 8007b00:	db05      	blt.n	8007b0e <_printf_i+0x10e>
 8007b02:	6821      	ldr	r1, [r4, #0]
 8007b04:	432e      	orrs	r6, r5
 8007b06:	f021 0104 	bic.w	r1, r1, #4
 8007b0a:	6021      	str	r1, [r4, #0]
 8007b0c:	d04b      	beq.n	8007ba6 <_printf_i+0x1a6>
 8007b0e:	4616      	mov	r6, r2
 8007b10:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b14:	fb03 5711 	mls	r7, r3, r1, r5
 8007b18:	5dc7      	ldrb	r7, [r0, r7]
 8007b1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b1e:	462f      	mov	r7, r5
 8007b20:	42bb      	cmp	r3, r7
 8007b22:	460d      	mov	r5, r1
 8007b24:	d9f4      	bls.n	8007b10 <_printf_i+0x110>
 8007b26:	2b08      	cmp	r3, #8
 8007b28:	d10b      	bne.n	8007b42 <_printf_i+0x142>
 8007b2a:	6823      	ldr	r3, [r4, #0]
 8007b2c:	07df      	lsls	r7, r3, #31
 8007b2e:	d508      	bpl.n	8007b42 <_printf_i+0x142>
 8007b30:	6923      	ldr	r3, [r4, #16]
 8007b32:	6861      	ldr	r1, [r4, #4]
 8007b34:	4299      	cmp	r1, r3
 8007b36:	bfde      	ittt	le
 8007b38:	2330      	movle	r3, #48	@ 0x30
 8007b3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b42:	1b92      	subs	r2, r2, r6
 8007b44:	6122      	str	r2, [r4, #16]
 8007b46:	f8cd a000 	str.w	sl, [sp]
 8007b4a:	464b      	mov	r3, r9
 8007b4c:	aa03      	add	r2, sp, #12
 8007b4e:	4621      	mov	r1, r4
 8007b50:	4640      	mov	r0, r8
 8007b52:	f7ff fee7 	bl	8007924 <_printf_common>
 8007b56:	3001      	adds	r0, #1
 8007b58:	d14a      	bne.n	8007bf0 <_printf_i+0x1f0>
 8007b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b5e:	b004      	add	sp, #16
 8007b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	f043 0320 	orr.w	r3, r3, #32
 8007b6a:	6023      	str	r3, [r4, #0]
 8007b6c:	4832      	ldr	r0, [pc, #200]	@ (8007c38 <_printf_i+0x238>)
 8007b6e:	2778      	movs	r7, #120	@ 0x78
 8007b70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	6831      	ldr	r1, [r6, #0]
 8007b78:	061f      	lsls	r7, r3, #24
 8007b7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b7e:	d402      	bmi.n	8007b86 <_printf_i+0x186>
 8007b80:	065f      	lsls	r7, r3, #25
 8007b82:	bf48      	it	mi
 8007b84:	b2ad      	uxthmi	r5, r5
 8007b86:	6031      	str	r1, [r6, #0]
 8007b88:	07d9      	lsls	r1, r3, #31
 8007b8a:	bf44      	itt	mi
 8007b8c:	f043 0320 	orrmi.w	r3, r3, #32
 8007b90:	6023      	strmi	r3, [r4, #0]
 8007b92:	b11d      	cbz	r5, 8007b9c <_printf_i+0x19c>
 8007b94:	2310      	movs	r3, #16
 8007b96:	e7ad      	b.n	8007af4 <_printf_i+0xf4>
 8007b98:	4826      	ldr	r0, [pc, #152]	@ (8007c34 <_printf_i+0x234>)
 8007b9a:	e7e9      	b.n	8007b70 <_printf_i+0x170>
 8007b9c:	6823      	ldr	r3, [r4, #0]
 8007b9e:	f023 0320 	bic.w	r3, r3, #32
 8007ba2:	6023      	str	r3, [r4, #0]
 8007ba4:	e7f6      	b.n	8007b94 <_printf_i+0x194>
 8007ba6:	4616      	mov	r6, r2
 8007ba8:	e7bd      	b.n	8007b26 <_printf_i+0x126>
 8007baa:	6833      	ldr	r3, [r6, #0]
 8007bac:	6825      	ldr	r5, [r4, #0]
 8007bae:	6961      	ldr	r1, [r4, #20]
 8007bb0:	1d18      	adds	r0, r3, #4
 8007bb2:	6030      	str	r0, [r6, #0]
 8007bb4:	062e      	lsls	r6, r5, #24
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	d501      	bpl.n	8007bbe <_printf_i+0x1be>
 8007bba:	6019      	str	r1, [r3, #0]
 8007bbc:	e002      	b.n	8007bc4 <_printf_i+0x1c4>
 8007bbe:	0668      	lsls	r0, r5, #25
 8007bc0:	d5fb      	bpl.n	8007bba <_printf_i+0x1ba>
 8007bc2:	8019      	strh	r1, [r3, #0]
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	6123      	str	r3, [r4, #16]
 8007bc8:	4616      	mov	r6, r2
 8007bca:	e7bc      	b.n	8007b46 <_printf_i+0x146>
 8007bcc:	6833      	ldr	r3, [r6, #0]
 8007bce:	1d1a      	adds	r2, r3, #4
 8007bd0:	6032      	str	r2, [r6, #0]
 8007bd2:	681e      	ldr	r6, [r3, #0]
 8007bd4:	6862      	ldr	r2, [r4, #4]
 8007bd6:	2100      	movs	r1, #0
 8007bd8:	4630      	mov	r0, r6
 8007bda:	f7f8 fb01 	bl	80001e0 <memchr>
 8007bde:	b108      	cbz	r0, 8007be4 <_printf_i+0x1e4>
 8007be0:	1b80      	subs	r0, r0, r6
 8007be2:	6060      	str	r0, [r4, #4]
 8007be4:	6863      	ldr	r3, [r4, #4]
 8007be6:	6123      	str	r3, [r4, #16]
 8007be8:	2300      	movs	r3, #0
 8007bea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bee:	e7aa      	b.n	8007b46 <_printf_i+0x146>
 8007bf0:	6923      	ldr	r3, [r4, #16]
 8007bf2:	4632      	mov	r2, r6
 8007bf4:	4649      	mov	r1, r9
 8007bf6:	4640      	mov	r0, r8
 8007bf8:	47d0      	blx	sl
 8007bfa:	3001      	adds	r0, #1
 8007bfc:	d0ad      	beq.n	8007b5a <_printf_i+0x15a>
 8007bfe:	6823      	ldr	r3, [r4, #0]
 8007c00:	079b      	lsls	r3, r3, #30
 8007c02:	d413      	bmi.n	8007c2c <_printf_i+0x22c>
 8007c04:	68e0      	ldr	r0, [r4, #12]
 8007c06:	9b03      	ldr	r3, [sp, #12]
 8007c08:	4298      	cmp	r0, r3
 8007c0a:	bfb8      	it	lt
 8007c0c:	4618      	movlt	r0, r3
 8007c0e:	e7a6      	b.n	8007b5e <_printf_i+0x15e>
 8007c10:	2301      	movs	r3, #1
 8007c12:	4632      	mov	r2, r6
 8007c14:	4649      	mov	r1, r9
 8007c16:	4640      	mov	r0, r8
 8007c18:	47d0      	blx	sl
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	d09d      	beq.n	8007b5a <_printf_i+0x15a>
 8007c1e:	3501      	adds	r5, #1
 8007c20:	68e3      	ldr	r3, [r4, #12]
 8007c22:	9903      	ldr	r1, [sp, #12]
 8007c24:	1a5b      	subs	r3, r3, r1
 8007c26:	42ab      	cmp	r3, r5
 8007c28:	dcf2      	bgt.n	8007c10 <_printf_i+0x210>
 8007c2a:	e7eb      	b.n	8007c04 <_printf_i+0x204>
 8007c2c:	2500      	movs	r5, #0
 8007c2e:	f104 0619 	add.w	r6, r4, #25
 8007c32:	e7f5      	b.n	8007c20 <_printf_i+0x220>
 8007c34:	080089a1 	.word	0x080089a1
 8007c38:	080089b2 	.word	0x080089b2

08007c3c <__sflush_r>:
 8007c3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c44:	0716      	lsls	r6, r2, #28
 8007c46:	4605      	mov	r5, r0
 8007c48:	460c      	mov	r4, r1
 8007c4a:	d454      	bmi.n	8007cf6 <__sflush_r+0xba>
 8007c4c:	684b      	ldr	r3, [r1, #4]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	dc02      	bgt.n	8007c58 <__sflush_r+0x1c>
 8007c52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	dd48      	ble.n	8007cea <__sflush_r+0xae>
 8007c58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c5a:	2e00      	cmp	r6, #0
 8007c5c:	d045      	beq.n	8007cea <__sflush_r+0xae>
 8007c5e:	2300      	movs	r3, #0
 8007c60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c64:	682f      	ldr	r7, [r5, #0]
 8007c66:	6a21      	ldr	r1, [r4, #32]
 8007c68:	602b      	str	r3, [r5, #0]
 8007c6a:	d030      	beq.n	8007cce <__sflush_r+0x92>
 8007c6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	0759      	lsls	r1, r3, #29
 8007c72:	d505      	bpl.n	8007c80 <__sflush_r+0x44>
 8007c74:	6863      	ldr	r3, [r4, #4]
 8007c76:	1ad2      	subs	r2, r2, r3
 8007c78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c7a:	b10b      	cbz	r3, 8007c80 <__sflush_r+0x44>
 8007c7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c7e:	1ad2      	subs	r2, r2, r3
 8007c80:	2300      	movs	r3, #0
 8007c82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c84:	6a21      	ldr	r1, [r4, #32]
 8007c86:	4628      	mov	r0, r5
 8007c88:	47b0      	blx	r6
 8007c8a:	1c43      	adds	r3, r0, #1
 8007c8c:	89a3      	ldrh	r3, [r4, #12]
 8007c8e:	d106      	bne.n	8007c9e <__sflush_r+0x62>
 8007c90:	6829      	ldr	r1, [r5, #0]
 8007c92:	291d      	cmp	r1, #29
 8007c94:	d82b      	bhi.n	8007cee <__sflush_r+0xb2>
 8007c96:	4a2a      	ldr	r2, [pc, #168]	@ (8007d40 <__sflush_r+0x104>)
 8007c98:	40ca      	lsrs	r2, r1
 8007c9a:	07d6      	lsls	r6, r2, #31
 8007c9c:	d527      	bpl.n	8007cee <__sflush_r+0xb2>
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	6062      	str	r2, [r4, #4]
 8007ca2:	04d9      	lsls	r1, r3, #19
 8007ca4:	6922      	ldr	r2, [r4, #16]
 8007ca6:	6022      	str	r2, [r4, #0]
 8007ca8:	d504      	bpl.n	8007cb4 <__sflush_r+0x78>
 8007caa:	1c42      	adds	r2, r0, #1
 8007cac:	d101      	bne.n	8007cb2 <__sflush_r+0x76>
 8007cae:	682b      	ldr	r3, [r5, #0]
 8007cb0:	b903      	cbnz	r3, 8007cb4 <__sflush_r+0x78>
 8007cb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8007cb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007cb6:	602f      	str	r7, [r5, #0]
 8007cb8:	b1b9      	cbz	r1, 8007cea <__sflush_r+0xae>
 8007cba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cbe:	4299      	cmp	r1, r3
 8007cc0:	d002      	beq.n	8007cc8 <__sflush_r+0x8c>
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	f7ff fa9c 	bl	8007200 <_free_r>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ccc:	e00d      	b.n	8007cea <__sflush_r+0xae>
 8007cce:	2301      	movs	r3, #1
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	47b0      	blx	r6
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	1c50      	adds	r0, r2, #1
 8007cd8:	d1c9      	bne.n	8007c6e <__sflush_r+0x32>
 8007cda:	682b      	ldr	r3, [r5, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d0c6      	beq.n	8007c6e <__sflush_r+0x32>
 8007ce0:	2b1d      	cmp	r3, #29
 8007ce2:	d001      	beq.n	8007ce8 <__sflush_r+0xac>
 8007ce4:	2b16      	cmp	r3, #22
 8007ce6:	d11e      	bne.n	8007d26 <__sflush_r+0xea>
 8007ce8:	602f      	str	r7, [r5, #0]
 8007cea:	2000      	movs	r0, #0
 8007cec:	e022      	b.n	8007d34 <__sflush_r+0xf8>
 8007cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cf2:	b21b      	sxth	r3, r3
 8007cf4:	e01b      	b.n	8007d2e <__sflush_r+0xf2>
 8007cf6:	690f      	ldr	r7, [r1, #16]
 8007cf8:	2f00      	cmp	r7, #0
 8007cfa:	d0f6      	beq.n	8007cea <__sflush_r+0xae>
 8007cfc:	0793      	lsls	r3, r2, #30
 8007cfe:	680e      	ldr	r6, [r1, #0]
 8007d00:	bf08      	it	eq
 8007d02:	694b      	ldreq	r3, [r1, #20]
 8007d04:	600f      	str	r7, [r1, #0]
 8007d06:	bf18      	it	ne
 8007d08:	2300      	movne	r3, #0
 8007d0a:	eba6 0807 	sub.w	r8, r6, r7
 8007d0e:	608b      	str	r3, [r1, #8]
 8007d10:	f1b8 0f00 	cmp.w	r8, #0
 8007d14:	dde9      	ble.n	8007cea <__sflush_r+0xae>
 8007d16:	6a21      	ldr	r1, [r4, #32]
 8007d18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007d1a:	4643      	mov	r3, r8
 8007d1c:	463a      	mov	r2, r7
 8007d1e:	4628      	mov	r0, r5
 8007d20:	47b0      	blx	r6
 8007d22:	2800      	cmp	r0, #0
 8007d24:	dc08      	bgt.n	8007d38 <__sflush_r+0xfc>
 8007d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d2e:	81a3      	strh	r3, [r4, #12]
 8007d30:	f04f 30ff 	mov.w	r0, #4294967295
 8007d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d38:	4407      	add	r7, r0
 8007d3a:	eba8 0800 	sub.w	r8, r8, r0
 8007d3e:	e7e7      	b.n	8007d10 <__sflush_r+0xd4>
 8007d40:	20400001 	.word	0x20400001

08007d44 <_fflush_r>:
 8007d44:	b538      	push	{r3, r4, r5, lr}
 8007d46:	690b      	ldr	r3, [r1, #16]
 8007d48:	4605      	mov	r5, r0
 8007d4a:	460c      	mov	r4, r1
 8007d4c:	b913      	cbnz	r3, 8007d54 <_fflush_r+0x10>
 8007d4e:	2500      	movs	r5, #0
 8007d50:	4628      	mov	r0, r5
 8007d52:	bd38      	pop	{r3, r4, r5, pc}
 8007d54:	b118      	cbz	r0, 8007d5e <_fflush_r+0x1a>
 8007d56:	6a03      	ldr	r3, [r0, #32]
 8007d58:	b90b      	cbnz	r3, 8007d5e <_fflush_r+0x1a>
 8007d5a:	f7fe ffc9 	bl	8006cf0 <__sinit>
 8007d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d0f3      	beq.n	8007d4e <_fflush_r+0xa>
 8007d66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d68:	07d0      	lsls	r0, r2, #31
 8007d6a:	d404      	bmi.n	8007d76 <_fflush_r+0x32>
 8007d6c:	0599      	lsls	r1, r3, #22
 8007d6e:	d402      	bmi.n	8007d76 <_fflush_r+0x32>
 8007d70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d72:	f7ff fa34 	bl	80071de <__retarget_lock_acquire_recursive>
 8007d76:	4628      	mov	r0, r5
 8007d78:	4621      	mov	r1, r4
 8007d7a:	f7ff ff5f 	bl	8007c3c <__sflush_r>
 8007d7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d80:	07da      	lsls	r2, r3, #31
 8007d82:	4605      	mov	r5, r0
 8007d84:	d4e4      	bmi.n	8007d50 <_fflush_r+0xc>
 8007d86:	89a3      	ldrh	r3, [r4, #12]
 8007d88:	059b      	lsls	r3, r3, #22
 8007d8a:	d4e1      	bmi.n	8007d50 <_fflush_r+0xc>
 8007d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d8e:	f7ff fa27 	bl	80071e0 <__retarget_lock_release_recursive>
 8007d92:	e7dd      	b.n	8007d50 <_fflush_r+0xc>

08007d94 <__swhatbuf_r>:
 8007d94:	b570      	push	{r4, r5, r6, lr}
 8007d96:	460c      	mov	r4, r1
 8007d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d9c:	2900      	cmp	r1, #0
 8007d9e:	b096      	sub	sp, #88	@ 0x58
 8007da0:	4615      	mov	r5, r2
 8007da2:	461e      	mov	r6, r3
 8007da4:	da0d      	bge.n	8007dc2 <__swhatbuf_r+0x2e>
 8007da6:	89a3      	ldrh	r3, [r4, #12]
 8007da8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007dac:	f04f 0100 	mov.w	r1, #0
 8007db0:	bf14      	ite	ne
 8007db2:	2340      	movne	r3, #64	@ 0x40
 8007db4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007db8:	2000      	movs	r0, #0
 8007dba:	6031      	str	r1, [r6, #0]
 8007dbc:	602b      	str	r3, [r5, #0]
 8007dbe:	b016      	add	sp, #88	@ 0x58
 8007dc0:	bd70      	pop	{r4, r5, r6, pc}
 8007dc2:	466a      	mov	r2, sp
 8007dc4:	f000 f862 	bl	8007e8c <_fstat_r>
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	dbec      	blt.n	8007da6 <__swhatbuf_r+0x12>
 8007dcc:	9901      	ldr	r1, [sp, #4]
 8007dce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007dd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007dd6:	4259      	negs	r1, r3
 8007dd8:	4159      	adcs	r1, r3
 8007dda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dde:	e7eb      	b.n	8007db8 <__swhatbuf_r+0x24>

08007de0 <__smakebuf_r>:
 8007de0:	898b      	ldrh	r3, [r1, #12]
 8007de2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007de4:	079d      	lsls	r5, r3, #30
 8007de6:	4606      	mov	r6, r0
 8007de8:	460c      	mov	r4, r1
 8007dea:	d507      	bpl.n	8007dfc <__smakebuf_r+0x1c>
 8007dec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007df0:	6023      	str	r3, [r4, #0]
 8007df2:	6123      	str	r3, [r4, #16]
 8007df4:	2301      	movs	r3, #1
 8007df6:	6163      	str	r3, [r4, #20]
 8007df8:	b003      	add	sp, #12
 8007dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dfc:	ab01      	add	r3, sp, #4
 8007dfe:	466a      	mov	r2, sp
 8007e00:	f7ff ffc8 	bl	8007d94 <__swhatbuf_r>
 8007e04:	9f00      	ldr	r7, [sp, #0]
 8007e06:	4605      	mov	r5, r0
 8007e08:	4639      	mov	r1, r7
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	f7ff fa64 	bl	80072d8 <_malloc_r>
 8007e10:	b948      	cbnz	r0, 8007e26 <__smakebuf_r+0x46>
 8007e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e16:	059a      	lsls	r2, r3, #22
 8007e18:	d4ee      	bmi.n	8007df8 <__smakebuf_r+0x18>
 8007e1a:	f023 0303 	bic.w	r3, r3, #3
 8007e1e:	f043 0302 	orr.w	r3, r3, #2
 8007e22:	81a3      	strh	r3, [r4, #12]
 8007e24:	e7e2      	b.n	8007dec <__smakebuf_r+0xc>
 8007e26:	89a3      	ldrh	r3, [r4, #12]
 8007e28:	6020      	str	r0, [r4, #0]
 8007e2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e2e:	81a3      	strh	r3, [r4, #12]
 8007e30:	9b01      	ldr	r3, [sp, #4]
 8007e32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e36:	b15b      	cbz	r3, 8007e50 <__smakebuf_r+0x70>
 8007e38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	f000 f837 	bl	8007eb0 <_isatty_r>
 8007e42:	b128      	cbz	r0, 8007e50 <__smakebuf_r+0x70>
 8007e44:	89a3      	ldrh	r3, [r4, #12]
 8007e46:	f023 0303 	bic.w	r3, r3, #3
 8007e4a:	f043 0301 	orr.w	r3, r3, #1
 8007e4e:	81a3      	strh	r3, [r4, #12]
 8007e50:	89a3      	ldrh	r3, [r4, #12]
 8007e52:	431d      	orrs	r5, r3
 8007e54:	81a5      	strh	r5, [r4, #12]
 8007e56:	e7cf      	b.n	8007df8 <__smakebuf_r+0x18>

08007e58 <memmove>:
 8007e58:	4288      	cmp	r0, r1
 8007e5a:	b510      	push	{r4, lr}
 8007e5c:	eb01 0402 	add.w	r4, r1, r2
 8007e60:	d902      	bls.n	8007e68 <memmove+0x10>
 8007e62:	4284      	cmp	r4, r0
 8007e64:	4623      	mov	r3, r4
 8007e66:	d807      	bhi.n	8007e78 <memmove+0x20>
 8007e68:	1e43      	subs	r3, r0, #1
 8007e6a:	42a1      	cmp	r1, r4
 8007e6c:	d008      	beq.n	8007e80 <memmove+0x28>
 8007e6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e76:	e7f8      	b.n	8007e6a <memmove+0x12>
 8007e78:	4402      	add	r2, r0
 8007e7a:	4601      	mov	r1, r0
 8007e7c:	428a      	cmp	r2, r1
 8007e7e:	d100      	bne.n	8007e82 <memmove+0x2a>
 8007e80:	bd10      	pop	{r4, pc}
 8007e82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e8a:	e7f7      	b.n	8007e7c <memmove+0x24>

08007e8c <_fstat_r>:
 8007e8c:	b538      	push	{r3, r4, r5, lr}
 8007e8e:	4d07      	ldr	r5, [pc, #28]	@ (8007eac <_fstat_r+0x20>)
 8007e90:	2300      	movs	r3, #0
 8007e92:	4604      	mov	r4, r0
 8007e94:	4608      	mov	r0, r1
 8007e96:	4611      	mov	r1, r2
 8007e98:	602b      	str	r3, [r5, #0]
 8007e9a:	f7f8 ff8a 	bl	8000db2 <_fstat>
 8007e9e:	1c43      	adds	r3, r0, #1
 8007ea0:	d102      	bne.n	8007ea8 <_fstat_r+0x1c>
 8007ea2:	682b      	ldr	r3, [r5, #0]
 8007ea4:	b103      	cbz	r3, 8007ea8 <_fstat_r+0x1c>
 8007ea6:	6023      	str	r3, [r4, #0]
 8007ea8:	bd38      	pop	{r3, r4, r5, pc}
 8007eaa:	bf00      	nop
 8007eac:	20004340 	.word	0x20004340

08007eb0 <_isatty_r>:
 8007eb0:	b538      	push	{r3, r4, r5, lr}
 8007eb2:	4d06      	ldr	r5, [pc, #24]	@ (8007ecc <_isatty_r+0x1c>)
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	4608      	mov	r0, r1
 8007eba:	602b      	str	r3, [r5, #0]
 8007ebc:	f7f8 ff89 	bl	8000dd2 <_isatty>
 8007ec0:	1c43      	adds	r3, r0, #1
 8007ec2:	d102      	bne.n	8007eca <_isatty_r+0x1a>
 8007ec4:	682b      	ldr	r3, [r5, #0]
 8007ec6:	b103      	cbz	r3, 8007eca <_isatty_r+0x1a>
 8007ec8:	6023      	str	r3, [r4, #0]
 8007eca:	bd38      	pop	{r3, r4, r5, pc}
 8007ecc:	20004340 	.word	0x20004340

08007ed0 <_sbrk_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	4d06      	ldr	r5, [pc, #24]	@ (8007eec <_sbrk_r+0x1c>)
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	4608      	mov	r0, r1
 8007eda:	602b      	str	r3, [r5, #0]
 8007edc:	f7f8 ff92 	bl	8000e04 <_sbrk>
 8007ee0:	1c43      	adds	r3, r0, #1
 8007ee2:	d102      	bne.n	8007eea <_sbrk_r+0x1a>
 8007ee4:	682b      	ldr	r3, [r5, #0]
 8007ee6:	b103      	cbz	r3, 8007eea <_sbrk_r+0x1a>
 8007ee8:	6023      	str	r3, [r4, #0]
 8007eea:	bd38      	pop	{r3, r4, r5, pc}
 8007eec:	20004340 	.word	0x20004340

08007ef0 <_realloc_r>:
 8007ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef4:	4607      	mov	r7, r0
 8007ef6:	4614      	mov	r4, r2
 8007ef8:	460d      	mov	r5, r1
 8007efa:	b921      	cbnz	r1, 8007f06 <_realloc_r+0x16>
 8007efc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f00:	4611      	mov	r1, r2
 8007f02:	f7ff b9e9 	b.w	80072d8 <_malloc_r>
 8007f06:	b92a      	cbnz	r2, 8007f14 <_realloc_r+0x24>
 8007f08:	f7ff f97a 	bl	8007200 <_free_r>
 8007f0c:	4625      	mov	r5, r4
 8007f0e:	4628      	mov	r0, r5
 8007f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f14:	f000 f81a 	bl	8007f4c <_malloc_usable_size_r>
 8007f18:	4284      	cmp	r4, r0
 8007f1a:	4606      	mov	r6, r0
 8007f1c:	d802      	bhi.n	8007f24 <_realloc_r+0x34>
 8007f1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f22:	d8f4      	bhi.n	8007f0e <_realloc_r+0x1e>
 8007f24:	4621      	mov	r1, r4
 8007f26:	4638      	mov	r0, r7
 8007f28:	f7ff f9d6 	bl	80072d8 <_malloc_r>
 8007f2c:	4680      	mov	r8, r0
 8007f2e:	b908      	cbnz	r0, 8007f34 <_realloc_r+0x44>
 8007f30:	4645      	mov	r5, r8
 8007f32:	e7ec      	b.n	8007f0e <_realloc_r+0x1e>
 8007f34:	42b4      	cmp	r4, r6
 8007f36:	4622      	mov	r2, r4
 8007f38:	4629      	mov	r1, r5
 8007f3a:	bf28      	it	cs
 8007f3c:	4632      	movcs	r2, r6
 8007f3e:	f7ff f950 	bl	80071e2 <memcpy>
 8007f42:	4629      	mov	r1, r5
 8007f44:	4638      	mov	r0, r7
 8007f46:	f7ff f95b 	bl	8007200 <_free_r>
 8007f4a:	e7f1      	b.n	8007f30 <_realloc_r+0x40>

08007f4c <_malloc_usable_size_r>:
 8007f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f50:	1f18      	subs	r0, r3, #4
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	bfbc      	itt	lt
 8007f56:	580b      	ldrlt	r3, [r1, r0]
 8007f58:	18c0      	addlt	r0, r0, r3
 8007f5a:	4770      	bx	lr

08007f5c <_init>:
 8007f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5e:	bf00      	nop
 8007f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f62:	bc08      	pop	{r3}
 8007f64:	469e      	mov	lr, r3
 8007f66:	4770      	bx	lr

08007f68 <_fini>:
 8007f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6a:	bf00      	nop
 8007f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f6e:	bc08      	pop	{r3}
 8007f70:	469e      	mov	lr, r3
 8007f72:	4770      	bx	lr
