#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ca73d02e70 .scope module, "test_r_type" "test_r_type" 2 4;
 .timescale -9 -12;
v000001ca73de0750_0 .net "address", 25 0, v000001ca73d7dad0_0;  1 drivers
v000001ca73de2980_0 .net "alu_control", 3 0, v000001ca73d717a0_0;  1 drivers
v000001ca73de1ee0_0 .net "alu_op", 1 0, L_000001ca73de2480;  1 drivers
v000001ca73de1580_0 .net "alu_overflow", 0 0, v000001ca73d74c10_0;  1 drivers
v000001ca73de1760_0 .net "alu_src", 0 0, v000001ca73dbeae0_0;  1 drivers
v000001ca73de2b60_0 .net "alu_zero", 0 0, v000001ca73dbeb80_0;  1 drivers
v000001ca73de2a20_0 .net "branch", 0 0, v000001ca73dbec20_0;  1 drivers
v000001ca73de25c0_0 .var "clk", 0 0;
v000001ca73de1440_0 .net "current_state", 4 0, L_000001ca73d1ec80;  1 drivers
v000001ca73de1b20_0 .var "div_zero", 0 0;
v000001ca73de2e80_0 .net "funct", 5 0, v000001ca73de0020_0;  1 drivers
v000001ca73de1bc0_0 .net "immediate", 15 0, v000001ca73de0b10_0;  1 drivers
v000001ca73de1f80_0 .var "instruction", 31 0;
v000001ca73de14e0_0 .net "jump", 0 0, v000001ca73de1010_0;  1 drivers
v000001ca73de3240_0 .net "mem_read", 0 0, v000001ca73de09d0_0;  1 drivers
v000001ca73de2200_0 .net "mem_to_reg", 0 0, v000001ca73de01b0_0;  1 drivers
v000001ca73de1d00_0 .net "mem_write", 0 0, v000001ca73de0110_0;  1 drivers
v000001ca73de22a0_0 .net "opcode", 5 0, v000001ca73de0bb0_0;  1 drivers
v000001ca73de1620_0 .var "overflow", 0 0;
v000001ca73de1c60_0 .net "pc_source", 1 0, v000001ca73de0890_0;  1 drivers
v000001ca73de2840_0 .net "pc_write", 0 0, v000001ca73de0a70_0;  1 drivers
v000001ca73de1800_0 .net "pc_write_cond", 0 0, v000001ca73de0f70_0;  1 drivers
v000001ca73de18a0_0 .net "rd", 4 0, v000001ca73de02f0_0;  1 drivers
v000001ca73de2c00_0 .net "reg_dst", 0 0, v000001ca73de0390_0;  1 drivers
v000001ca73de1940_0 .net "reg_write", 0 0, v000001ca73de0930_0;  1 drivers
v000001ca73de2660_0 .var "reset", 0 0;
v000001ca73de16c0_0 .net "rs", 4 0, v000001ca73de0430_0;  1 drivers
v000001ca73de23e0_0 .net "rt", 4 0, v000001ca73de04d0_0;  1 drivers
v000001ca73de1da0_0 .net "shamt", 4 0, v000001ca73de0cf0_0;  1 drivers
v000001ca73de28e0_0 .var "zero_flag", 0 0;
L_000001ca73de2480 .part v000001ca73d74b70_0, 0, 2;
S_000001ca73d757e0 .scope task, "execute_instruction" "execute_instruction" 2 102, 2 102 0, S_000001ca73d02e70;
 .timescale -9 -12;
v000001ca73d6bd90_0 .var "instr", 31 0;
TD_test_r_type.execute_instruction ;
    %load/vec4 v000001ca73d6bd90_0;
    %store/vec4 v000001ca73de1f80_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ca73de06b0_0, 0, 32;
    %fork TD_test_r_type.wait_cycles, S_000001ca73ddf7d0;
    %join;
    %end;
S_000001ca73d71230 .scope task, "reset_system" "reset_system" 2 80, 2 80 0, S_000001ca73d02e70;
 .timescale -9 -12;
TD_test_r_type.reset_system ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de2660_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca73de1f80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de28e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de1620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de1b20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de2660_0, 0, 1;
    %delay 10000, 0;
    %end;
S_000001ca73d71610 .scope module, "uut" "control_unit" 2 30, 3 1 0, S_000001ca73d02e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "overflow";
    .port_info 5 /INPUT 1 "div_zero";
    .port_info 6 /OUTPUT 6 "opcode";
    .port_info 7 /OUTPUT 5 "rs";
    .port_info 8 /OUTPUT 5 "rt";
    .port_info 9 /OUTPUT 5 "rd";
    .port_info 10 /OUTPUT 5 "shamt";
    .port_info 11 /OUTPUT 6 "funct";
    .port_info 12 /OUTPUT 16 "immediate";
    .port_info 13 /OUTPUT 26 "address";
    .port_info 14 /OUTPUT 4 "alu_control";
    .port_info 15 /OUTPUT 1 "alu_zero";
    .port_info 16 /OUTPUT 1 "alu_overflow";
    .port_info 17 /OUTPUT 1 "reg_dst";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "branch";
    .port_info 20 /OUTPUT 1 "mem_read";
    .port_info 21 /OUTPUT 1 "mem_to_reg";
    .port_info 22 /OUTPUT 4 "alu_op";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 1 "alu_src";
    .port_info 25 /OUTPUT 1 "reg_write";
    .port_info 26 /OUTPUT 2 "load_size_control";
    .port_info 27 /OUTPUT 2 "store_size_control";
    .port_info 28 /OUTPUT 1 "pc_write";
    .port_info 29 /OUTPUT 1 "pc_write_cond";
    .port_info 30 /OUTPUT 2 "pc_source";
    .port_info 31 /OUTPUT 2 "shift_amt_selector";
    .port_info 32 /OUTPUT 5 "current_state";
P_000001ca73dbc120 .param/l "FUNCT_ADD" 0 3 116, C4<100000>;
P_000001ca73dbc158 .param/l "FUNCT_AND" 0 3 117, C4<100100>;
P_000001ca73dbc190 .param/l "FUNCT_DIV" 0 3 118, C4<011010>;
P_000001ca73dbc1c8 .param/l "FUNCT_JR" 0 3 120, C4<001000>;
P_000001ca73dbc200 .param/l "FUNCT_MFHI" 0 3 121, C4<010000>;
P_000001ca73dbc238 .param/l "FUNCT_MFLO" 0 3 122, C4<010010>;
P_000001ca73dbc270 .param/l "FUNCT_MULT" 0 3 119, C4<011000>;
P_000001ca73dbc2a8 .param/l "FUNCT_SLL" 0 3 123, C4<000000>;
P_000001ca73dbc2e0 .param/l "FUNCT_SLT" 0 3 124, C4<101010>;
P_000001ca73dbc318 .param/l "FUNCT_SRA" 0 3 125, C4<000011>;
P_000001ca73dbc350 .param/l "FUNCT_SUB" 0 3 126, C4<100010>;
P_000001ca73dbc388 .param/l "FUNCT_XCHG" 0 3 127, C4<000101>;
P_000001ca73dbc3c0 .param/l "OP_ADDI" 0 3 103, C4<001000>;
P_000001ca73dbc3f8 .param/l "OP_BEQ" 0 3 104, C4<000100>;
P_000001ca73dbc430 .param/l "OP_BNE" 0 3 105, C4<000101>;
P_000001ca73dbc468 .param/l "OP_J" 0 3 112, C4<000010>;
P_000001ca73dbc4a0 .param/l "OP_JAL" 0 3 113, C4<000011>;
P_000001ca73dbc4d8 .param/l "OP_LB" 0 3 107, C4<100000>;
P_000001ca73dbc510 .param/l "OP_LUI" 0 3 108, C4<001111>;
P_000001ca73dbc548 .param/l "OP_LW" 0 3 109, C4<100011>;
P_000001ca73dbc580 .param/l "OP_SB" 0 3 110, C4<101000>;
P_000001ca73dbc5b8 .param/l "OP_SLLM" 0 3 106, C4<000001>;
P_000001ca73dbc5f0 .param/l "OP_SW" 0 3 111, C4<101011>;
P_000001ca73dbc628 .param/l "OP_TYPE_R" 0 3 102, C4<000000>;
P_000001ca73dbc660 .param/l "ST_ADD" 0 3 74, C4<00011>;
P_000001ca73dbc698 .param/l "ST_ADDI" 0 3 86, C4<01111>;
P_000001ca73dbc6d0 .param/l "ST_AND" 0 3 75, C4<00100>;
P_000001ca73dbc708 .param/l "ST_BEQ" 0 3 87, C4<10000>;
P_000001ca73dbc740 .param/l "ST_BNE" 0 3 88, C4<10001>;
P_000001ca73dbc778 .param/l "ST_DECODE" 0 3 73, C4<00010>;
P_000001ca73dbc7b0 .param/l "ST_DIV" 0 3 76, C4<00101>;
P_000001ca73dbc7e8 .param/l "ST_DIV0" 0 3 99, C4<11100>;
P_000001ca73dbc820 .param/l "ST_FETCH" 0 3 72, C4<00001>;
P_000001ca73dbc858 .param/l "ST_J" 0 3 95, C4<11000>;
P_000001ca73dbc890 .param/l "ST_JAL" 0 3 96, C4<11001>;
P_000001ca73dbc8c8 .param/l "ST_JR" 0 3 78, C4<00111>;
P_000001ca73dbc900 .param/l "ST_LB" 0 3 90, C4<10011>;
P_000001ca73dbc938 .param/l "ST_LUI" 0 3 91, C4<10100>;
P_000001ca73dbc970 .param/l "ST_LW" 0 3 92, C4<10101>;
P_000001ca73dbc9a8 .param/l "ST_MFHI" 0 3 79, C4<01000>;
P_000001ca73dbc9e0 .param/l "ST_MFLO" 0 3 80, C4<01001>;
P_000001ca73dbca18 .param/l "ST_MULT" 0 3 77, C4<00110>;
P_000001ca73dbca50 .param/l "ST_OPCODE404" 0 3 98, C4<11011>;
P_000001ca73dbca88 .param/l "ST_OVERFLOW" 0 3 97, C4<11010>;
P_000001ca73dbcac0 .param/l "ST_RESET" 0 3 71, C4<00000>;
P_000001ca73dbcaf8 .param/l "ST_SB" 0 3 93, C4<10110>;
P_000001ca73dbcb30 .param/l "ST_SLL" 0 3 81, C4<01010>;
P_000001ca73dbcb68 .param/l "ST_SLLM" 0 3 89, C4<10010>;
P_000001ca73dbcba0 .param/l "ST_SLT" 0 3 82, C4<01011>;
P_000001ca73dbcbd8 .param/l "ST_SRA" 0 3 83, C4<01100>;
P_000001ca73dbcc10 .param/l "ST_SUB" 0 3 84, C4<01101>;
P_000001ca73dbcc48 .param/l "ST_SW" 0 3 94, C4<10111>;
P_000001ca73dbcc80 .param/l "ST_XCHG" 0 3 85, C4<01110>;
L_000001ca73d1ec80 .functor BUFZ 5, v000001ca73de0570_0, C4<00000>, C4<00000>, C4<00000>;
v000001ca73d7dad0_0 .var "address", 25 0;
v000001ca73d717a0_0 .var "alu_control", 3 0;
v000001ca73d74b70_0 .var "alu_op", 3 0;
v000001ca73d74c10_0 .var "alu_overflow", 0 0;
v000001ca73dbeae0_0 .var "alu_src", 0 0;
v000001ca73dbeb80_0 .var "alu_zero", 0 0;
v000001ca73dbec20_0 .var "branch", 0 0;
v000001ca73dbecc0_0 .net "clk", 0 0, v000001ca73de25c0_0;  1 drivers
v000001ca73dbed60_0 .var "counter", 4 0;
v000001ca73dbee00_0 .net "current_state", 4 0, L_000001ca73d1ec80;  alias, 1 drivers
v000001ca73dbeea0_0 .net "div_zero", 0 0, v000001ca73de1b20_0;  1 drivers
v000001ca73de0020_0 .var "funct", 5 0;
v000001ca73de0b10_0 .var "immediate", 15 0;
v000001ca73de07f0_0 .net "instruction", 31 0, v000001ca73de1f80_0;  1 drivers
v000001ca73de1010_0 .var "jump", 0 0;
v000001ca73de0d90_0 .var "load_size_control", 1 0;
v000001ca73de09d0_0 .var "mem_read", 0 0;
v000001ca73de01b0_0 .var "mem_to_reg", 0 0;
v000001ca73de0110_0 .var "mem_write", 0 0;
v000001ca73de0bb0_0 .var "opcode", 5 0;
v000001ca73de0250_0 .net "overflow", 0 0, v000001ca73de1620_0;  1 drivers
v000001ca73de0890_0 .var "pc_source", 1 0;
v000001ca73de0a70_0 .var "pc_write", 0 0;
v000001ca73de0f70_0 .var "pc_write_cond", 0 0;
v000001ca73de02f0_0 .var "rd", 4 0;
v000001ca73de0390_0 .var "reg_dst", 0 0;
v000001ca73de0930_0 .var "reg_write", 0 0;
v000001ca73de0c50_0 .net "reset", 0 0, v000001ca73de2660_0;  1 drivers
v000001ca73de0430_0 .var "rs", 4 0;
v000001ca73de04d0_0 .var "rt", 4 0;
v000001ca73de0cf0_0 .var "shamt", 4 0;
v000001ca73de0e30_0 .var "shift_amt_selector", 1 0;
v000001ca73de0570_0 .var "state", 4 0;
v000001ca73de0ed0_0 .var "store_size_control", 1 0;
v000001ca73de0610_0 .net "zero_flag", 0 0, v000001ca73de28e0_0;  1 drivers
E_000001ca73d6ffd0 .event posedge, v000001ca73dbecc0_0;
E_000001ca73d6fc90 .event anyedge, v000001ca73de07f0_0;
S_000001ca73cd2940 .scope task, "decode_instruction" "decode_instruction" 3 239, 3 239 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.decode_instruction ;
    %load/vec4 v000001ca73de0bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.0 ;
    %load/vec4 v000001ca73de0020_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.14 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.15 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.16 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.17 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.18 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.19 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.20 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.21 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.22 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.23 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.24 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.25 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.27;
T_2.27 ;
    %pop/vec4 1;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %end;
S_000001ca73d7d620 .scope task, "handle_add_state" "handle_add_state" 3 276, 3 276 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_add_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %load/vec4 v000001ca73de0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
T_3.29 ;
    %end;
S_000001ca73d7d7b0 .scope task, "handle_addi_state" "handle_addi_state" 3 396, 3 396 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_addi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbeae0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %load/vec4 v000001ca73de0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
T_4.31 ;
    %end;
S_000001ca73d7d940 .scope task, "handle_and_state" "handle_and_state" 3 287, 3 287 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_and_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbccc0 .scope task, "handle_beq_state" "handle_beq_state" 3 406, 3 406 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_beq_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbec20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0f70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbce50 .scope task, "handle_bne_state" "handle_bne_state" 3 416, 3 416 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_bne_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbec20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0f70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbcfe0 .scope task, "handle_decode_state" "handle_decode_state" 3 232, 3 232 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_decode_state ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ca73dbed60_0, 0, 5;
    %fork TD_test_r_type.uut.decode_instruction, S_000001ca73cd2940;
    %join;
    %end;
S_000001ca73dbd170 .scope task, "handle_div0_state" "handle_div0_state" 3 525, 3 525 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_div0_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0a70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbd300 .scope task, "handle_div_state" "handle_div_state" 3 297, 3 297 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_div_state ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %load/vec4 v000001ca73dbeea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_10.33;
T_10.32 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
T_10.33 ;
    %end;
S_000001ca73dbd490 .scope task, "handle_fetch_state" "handle_fetch_state" 3 217, 3 217 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_fetch_state ;
    %fork TD_test_r_type.uut.reset_control_signals, S_000001ca73ddf640;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de09d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0a70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ca73dbed60_0, 0, 5;
    %end;
S_000001ca73dbd620 .scope task, "handle_j_state" "handle_j_state" 3 489, 3 489 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_j_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de1010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0a70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbd7b0 .scope task, "handle_jal_state" "handle_jal_state" 3 498, 3 498 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_jal_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de1010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0a70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbd940 .scope task, "handle_jr_state" "handle_jr_state" 3 314, 3 314 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_jr_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0a70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbdfd0 .scope task, "handle_lb_state" "handle_lb_state" 3 435, 3 435 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lb_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbeae0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de09d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de01b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca73de0d90_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbe7a0 .scope task, "handle_lui_state" "handle_lui_state" 3 447, 3 447 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lui_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbeae0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbdcb0 .scope task, "handle_lw_state" "handle_lw_state" 3 456, 3 456 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lw_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbeae0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de09d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de01b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca73de0d90_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbe160 .scope task, "handle_mfhi_state" "handle_mfhi_state" 3 322, 3 322 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mfhi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbe2f0 .scope task, "handle_mflo_state" "handle_mflo_state" 3 332, 3 332 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mflo_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbe930 .scope task, "handle_mult_state" "handle_mult_state" 3 306, 3 306 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mult_state ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbe480 .scope task, "handle_opcode404_state" "handle_opcode404_state" 3 517, 3 517 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_opcode404_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0a70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbdb20 .scope task, "handle_overflow_state" "handle_overflow_state" 3 509, 3 509 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_overflow_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0a70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dbe610 .scope task, "handle_reset_state" "handle_reset_state" 3 209, 3 209 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_reset_state ;
    %fork TD_test_r_type.uut.reset_control_signals, S_000001ca73ddf640;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ca73dbed60_0, 0, 5;
    %end;
S_000001ca73dbde40 .scope task, "handle_sb_state" "handle_sb_state" 3 468, 3 468 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sb_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbeae0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca73de0ed0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73ddf960 .scope task, "handle_sll_state" "handle_sll_state" 3 342, 3 342 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sll_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca73de0e30_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dde060 .scope task, "handle_sllm_state" "handle_sllm_state" 3 426, 3 426 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sllm_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbeae0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73dde380 .scope task, "handle_slt_state" "handle_slt_state" 3 353, 3 353 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_slt_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73ddf190 .scope task, "handle_sra_state" "handle_sra_state" 3 363, 3 363 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sra_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca73de0e30_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73ddf4b0 .scope task, "handle_sub_state" "handle_sub_state" 3 374, 3 374 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sub_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %load/vec4 v000001ca73de0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.34, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_29.35;
T_29.34 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
T_29.35 ;
    %end;
S_000001ca73dde6a0 .scope task, "handle_sw_state" "handle_sw_state" 3 478, 3 478 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sw_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73dbeae0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0110_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca73de0ed0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73ddeb50 .scope task, "handle_xchg_state" "handle_xchg_state" 3 385, 3 385 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.handle_xchg_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
S_000001ca73ddf640 .scope task, "reset_control_signals" "reset_control_signals" 3 176, 3 176 0, S_000001ca73d71610;
 .timescale -9 -12;
TD_test_r_type.uut.reset_control_signals ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de0390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de1010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73dbec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de09d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de01b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca73d74b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de0110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73dbeae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de0930_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca73de0d90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca73de0ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de0f70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca73de0890_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca73de0e30_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca73d717a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73dbeb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73d74c10_0, 0, 1;
    %end;
S_000001ca73ddf7d0 .scope task, "wait_cycles" "wait_cycles" 2 94, 2 94 0, S_000001ca73d02e70;
 .timescale -9 -12;
v000001ca73de06b0_0 .var/i "cycles", 31 0;
TD_test_r_type.wait_cycles ;
    %load/vec4 v000001ca73de06b0_0;
T_33.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.37, 5;
    %jmp/1 T_33.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ca73d6ffd0;
    %jmp T_33.36;
T_33.37 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ca73d71610;
T_34 ;
    %wait E_000001ca73d6fc90;
    %load/vec4 v000001ca73de07f0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000001ca73de0bb0_0, 0, 6;
    %load/vec4 v000001ca73de07f0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001ca73de0430_0, 0, 5;
    %load/vec4 v000001ca73de07f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001ca73de04d0_0, 0, 5;
    %load/vec4 v000001ca73de07f0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000001ca73de02f0_0, 0, 5;
    %load/vec4 v000001ca73de07f0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v000001ca73de0cf0_0, 0, 5;
    %load/vec4 v000001ca73de07f0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000001ca73de0020_0, 0, 6;
    %load/vec4 v000001ca73de07f0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001ca73de0b10_0, 0, 16;
    %load/vec4 v000001ca73de07f0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v000001ca73d7dad0_0, 0, 26;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001ca73d71610;
T_35 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %end;
    .thread T_35;
    .scope S_000001ca73d71610;
T_36 ;
    %wait E_000001ca73d6ffd0;
    %load/vec4 v000001ca73de0c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ca73dbed60_0, 0, 5;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001ca73de0570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_36.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_36.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_36.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_36.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_36.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_36.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_36.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_36.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_36.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_36.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_36.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_36.23, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_36.24, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_36.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_36.26, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_36.27, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_36.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_36.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_36.30, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001ca73de0570_0, 0, 5;
    %jmp T_36.32;
T_36.2 ;
    %fork TD_test_r_type.uut.handle_reset_state, S_000001ca73dbe610;
    %join;
    %jmp T_36.32;
T_36.3 ;
    %fork TD_test_r_type.uut.handle_fetch_state, S_000001ca73dbd490;
    %join;
    %jmp T_36.32;
T_36.4 ;
    %fork TD_test_r_type.uut.handle_decode_state, S_000001ca73dbcfe0;
    %join;
    %jmp T_36.32;
T_36.5 ;
    %fork TD_test_r_type.uut.handle_overflow_state, S_000001ca73dbdb20;
    %join;
    %jmp T_36.32;
T_36.6 ;
    %fork TD_test_r_type.uut.handle_opcode404_state, S_000001ca73dbe480;
    %join;
    %jmp T_36.32;
T_36.7 ;
    %fork TD_test_r_type.uut.handle_div0_state, S_000001ca73dbd170;
    %join;
    %jmp T_36.32;
T_36.8 ;
    %fork TD_test_r_type.uut.handle_add_state, S_000001ca73d7d620;
    %join;
    %jmp T_36.32;
T_36.9 ;
    %fork TD_test_r_type.uut.handle_and_state, S_000001ca73d7d940;
    %join;
    %jmp T_36.32;
T_36.10 ;
    %fork TD_test_r_type.uut.handle_div_state, S_000001ca73dbd300;
    %join;
    %jmp T_36.32;
T_36.11 ;
    %fork TD_test_r_type.uut.handle_mult_state, S_000001ca73dbe930;
    %join;
    %jmp T_36.32;
T_36.12 ;
    %fork TD_test_r_type.uut.handle_jr_state, S_000001ca73dbd940;
    %join;
    %jmp T_36.32;
T_36.13 ;
    %fork TD_test_r_type.uut.handle_mfhi_state, S_000001ca73dbe160;
    %join;
    %jmp T_36.32;
T_36.14 ;
    %fork TD_test_r_type.uut.handle_mflo_state, S_000001ca73dbe2f0;
    %join;
    %jmp T_36.32;
T_36.15 ;
    %fork TD_test_r_type.uut.handle_sll_state, S_000001ca73ddf960;
    %join;
    %jmp T_36.32;
T_36.16 ;
    %fork TD_test_r_type.uut.handle_slt_state, S_000001ca73dde380;
    %join;
    %jmp T_36.32;
T_36.17 ;
    %fork TD_test_r_type.uut.handle_sra_state, S_000001ca73ddf190;
    %join;
    %jmp T_36.32;
T_36.18 ;
    %fork TD_test_r_type.uut.handle_sub_state, S_000001ca73ddf4b0;
    %join;
    %jmp T_36.32;
T_36.19 ;
    %fork TD_test_r_type.uut.handle_xchg_state, S_000001ca73ddeb50;
    %join;
    %jmp T_36.32;
T_36.20 ;
    %fork TD_test_r_type.uut.handle_addi_state, S_000001ca73d7d7b0;
    %join;
    %jmp T_36.32;
T_36.21 ;
    %fork TD_test_r_type.uut.handle_beq_state, S_000001ca73dbccc0;
    %join;
    %jmp T_36.32;
T_36.22 ;
    %fork TD_test_r_type.uut.handle_bne_state, S_000001ca73dbce50;
    %join;
    %jmp T_36.32;
T_36.23 ;
    %fork TD_test_r_type.uut.handle_sllm_state, S_000001ca73dde060;
    %join;
    %jmp T_36.32;
T_36.24 ;
    %fork TD_test_r_type.uut.handle_lb_state, S_000001ca73dbdfd0;
    %join;
    %jmp T_36.32;
T_36.25 ;
    %fork TD_test_r_type.uut.handle_lui_state, S_000001ca73dbe7a0;
    %join;
    %jmp T_36.32;
T_36.26 ;
    %fork TD_test_r_type.uut.handle_lw_state, S_000001ca73dbdcb0;
    %join;
    %jmp T_36.32;
T_36.27 ;
    %fork TD_test_r_type.uut.handle_sb_state, S_000001ca73dbde40;
    %join;
    %jmp T_36.32;
T_36.28 ;
    %fork TD_test_r_type.uut.handle_sw_state, S_000001ca73dde6a0;
    %join;
    %jmp T_36.32;
T_36.29 ;
    %fork TD_test_r_type.uut.handle_j_state, S_000001ca73dbd620;
    %join;
    %jmp T_36.32;
T_36.30 ;
    %fork TD_test_r_type.uut.handle_jal_state, S_000001ca73dbd7b0;
    %join;
    %jmp T_36.32;
T_36.32 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001ca73d02e70;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca73de25c0_0, 0, 1;
T_37.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ca73de25c0_0;
    %inv;
    %store/vec4 v000001ca73de25c0_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_000001ca73d02e70;
T_38 ;
    %vpi_call 2 112 "$dumpfile", "test_r_type.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ca73d02e70 {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001ca73d71230;
    %join;
    %vpi_call 2 117 "$display", "=== TESTE 1: AND ===" {0 0 0};
    %pushi/vec4 536936460, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 537001998, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 2234404, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 121 "$display", "Teste AND conclu\303\255do\012" {0 0 0};
    %vpi_call 2 123 "$display", "=== TESTE 2: DIV, MFHI, MFLO ===" {0 0 0};
    %pushi/vec4 536936469, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 537001991, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 2228250, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 6160, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 8210, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 129 "$display", "Teste DIV, MFHI, MFLO conclu\303\255do\012" {0 0 0};
    %vpi_call 2 131 "$display", "=== TESTE 3: MULT, MFHI, MFLO ===" {0 0 0};
    %pushi/vec4 536936452, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 537001987, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 2228248, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 4112, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 2066, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 137 "$display", "Teste MULT, MFHI, MFLO conclu\303\255do\012" {0 0 0};
    %vpi_call 2 139 "$display", "=== TESTE 4: SLL ===" {0 0 0};
    %pushi/vec4 537067552, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 203008, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 142 "$display", "Teste SLL conclu\303\255do\012" {0 0 0};
    %vpi_call 2 144 "$display", "=== TESTE 5: SLT ===" {0 0 0};
    %pushi/vec4 536936451, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 537001988, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 2234410, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 4331562, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 537067521, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 4266026, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 151 "$display", "Teste SLT conclu\303\255do\012" {0 0 0};
    %vpi_call 2 153 "$display", "=== TESTE 6: SRA ===" {0 0 0};
    %pushi/vec4 537001978, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 67651, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 156 "$display", "Teste SRA conclu\303\255do\012" {0 0 0};
    %vpi_call 2 158 "$display", "=== TESTE 7: SUB ===" {0 0 0};
    %pushi/vec4 536936463, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 537001994, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 2234402, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 162 "$display", "Teste SUB conclu\303\255do\012" {0 0 0};
    %vpi_call 2 164 "$display", "=== TESTE 8: XCHG ===" {0 0 0};
    %pushi/vec4 536936450, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 537001987, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 2228229, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 168 "$display", "Teste XCHG conclu\303\255do\012" {0 0 0};
    %vpi_call 2 170 "$display", "=== TESTE 9: ADD ===" {0 0 0};
    %pushi/vec4 536936451, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 537001988, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 2234400, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 174 "$display", "Teste ADD conclu\303\255do\012" {0 0 0};
    %vpi_call 2 176 "$display", "=== TESTE 10: JR ===" {0 0 0};
    %pushi/vec4 538902548, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 65011720, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %pushi/vec4 536870932, 0, 32;
    %store/vec4 v000001ca73d6bd90_0, 0, 32;
    %fork TD_test_r_type.execute_instruction, S_000001ca73d757e0;
    %join;
    %vpi_call 2 180 "$display", "Teste JR conclu\303\255do\012" {0 0 0};
    %vpi_call 2 182 "$display", "=== TODOS OS TESTES R-TYPE CONCLU\303\215DOS ===" {0 0 0};
    %vpi_call 2 183 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_r_type.v";
    "../../control_unit.v";
