// Seed: 1300264572
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  assign id_3 = id_0;
  wor id_4;
  assign id_3[1<1'h0] = id_1;
  assign id_4[1'b0]   = (1);
endmodule
