[INFO]: Current run directory is /project/openlane/user_proj_example/runs/user_proj_example
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /soft/ProgramFiles/caravel_user_project/openlane_caravel/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 1
[INFO]: Changing netlist from 0 to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 2
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 3
[INFO]: Core area width: 888.96
[INFO]: Core area height: 578.24
[INFO]: Final Vertical PDN Offset: 16.32
[INFO]: Final Horizontal PDN Offset: 16.65
[INFO]: Final Vertical PDN Pitch: 153.6
[INFO]: Final Horizontal PDN Pitch: 153.18
[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def
[INFO]: current step index: 4
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 5
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def to /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
[INFO]: Power planning the following nets
[INFO]: Power: vccd1
[INFO]: Ground: vssd1
[INFO]: Generating PDN...
[INFO]: current step index: 6
[INFO]: current step index: 7
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 8
[INFO]: Global placement was successful
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def
[INFO]: Running Resizer Design Optimizations...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 9
[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 10
[INFO]: Running Detailed Placement...
[INFO]: current step index: 11
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO]: Running TritonCTS...
[INFO]: current step index: 12
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[INFO]: Writing Verilog...
[INFO]: current step index: 13
[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v
[INFO]: Running Resizer Timing Optimizations...
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[INFO]: Writing Verilog...
[INFO]: current step index: 14
[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 15
[INFO]: Routing...
[INFO]: Running Resizer Timing Optimizations...
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[INFO]: Writing Verilog...
[INFO]: current step index: 16
[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 17
[INFO]: Running Diode Insertion...
[INFO]: current step index: 18
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def
[INFO]: Running Detailed Placement...
[INFO]: current step index: 19
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO]: Writing Verilog...
[INFO]: current step index: 20
[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_diodes.v
[INFO]: Running Fill Insertion...
[INFO]: current step index: 21
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def
[INFO]: Obstructions will be added over the whole die area: met5 0 0 900 600
[INFO]: Adding routing obstructions...
[WARNING]: Specifying a routing obstruction is now done using the coordinates
[WARNING]: of its bounding box instead of the now deprecated (x, y, size_x, size_y).
[INFO]: Obstructions added over met5 0 0 900 600
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def
[INFO]: Running Global Routing...
[INFO]: current step index: 22
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.guide
[INFO]: Current Def is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[INFO]: Current Guide is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.guide
[INFO]: Writing Verilog...
[INFO]: current step index: 23
[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_diodes.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v
[INFO]: Running Detailed Routing...
[INFO]: current step index: 24
[INFO]: No DRC violations after detailed routing.
[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def to /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO]: Running SPEF Extraction...
[INFO]: current step index: 25
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 26
[INFO]: Calculating Runtime From the Start...
[INFO]: Routing completed for user_proj_example/28-10_07-47 in 0h2m46s
[INFO]: Writing Powered Verilog...
[INFO]: current step index: 27
[INFO]: Writing Verilog...
[INFO]: current step index: 28
[INFO]: Yosys won't attempt to rewrite verilog, and the OpenROAD output will be used as is.
[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v to /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDS II...
[INFO]: current step index: 29
[INFO]: current step index: 30
[INFO]: current step index: 31
[INFO]: current step index: 32
[INFO]: Running Klayout to re-generate GDS-II...
[INFO]: Streaming out GDS II...
[INFO]: current step index: 33
[INFO]: Back-up GDS-II streamed out.
[INFO]: Running XOR on the layouts using Klayout...
[INFO]: current step index: 34
[INFO]: current step index: 35
[INFO]: Klayout XOR Complete
[INFO]: Running Magic Spice Export from LEF...
[INFO]: current step index: 36
[INFO]: No Illegal overlaps detected during extraction.
[INFO]: Running LEF LVS...
[INFO]: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice against /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v
[INFO]: current step index: 37
[INFO]: No LVS mismatches.
[INFO]: Running Magic DRC...
[INFO]: current step index: 38
[INFO]: Converting Magic DRC Violations to Magic Readable Format...
[INFO]: Converting Magic DRC Violations to Klayout XML Database...
[INFO]: Converting DRC Violations to RDB Format...
[INFO]: Converted DRC Violations to RDB Format
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Running Antenna Checks...
[INFO]: Running OpenROAD Antenna Rule Checker...
[INFO]: current step index: 39
[INFO]: current step index: 40
[INFO]: Running CVC
[INFO]: current step index: 41
[INFO]: Saving Magic Views in /project
[INFO]: Calculating Runtime From the Start...
[INFO]: flow completed for user_proj_example/28-10_07-47 in 0h5m23s
[INFO]: Saving Runtime Environment
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: user_proj_example
Run Directory: /project/openlane/user_proj_example/runs/user_proj_example
----------------------------------------

Magic DRC Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/reports/magic/38-magic.drc
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs_parsed.lef.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
----------------------------------------

Antenna Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/reports/routing/40-antenna.rpt
Number of pins violated: 0
Number of nets violated: 0
[INFO]: check full report here: /project/openlane/user_proj_example/runs/user_proj_example/reports/final_summary_report.csv
[SUCCESS]: Flow Completed Without Fatal Errors.
