Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 14 16:25:45 2026
| Host         : Dell-14-Premium running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab1_top_timing_summary_routed.rpt -pb lab1_top_timing_summary_routed.pb -rpx lab1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (614)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (614)
--------------------------------
 There are 614 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.629        0.000                      0                 1050        0.020        0.000                      0                 1050        2.000        0.000                       0                   622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 16.667}       33.333          30.000          
  clk_out2_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 16.667}       33.333          30.000          
  clk_out2_clk_wiz_0    {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       17.634        0.000                      0                 1008        0.151        0.000                      0                 1008       15.687        0.000                       0                   608  
  clk_out2_clk_wiz_0_1                                                                                                                                                    4.511        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         17.629        0.000                      0                 1008        0.151        0.000                      0                 1008       15.687        0.000                       0                   608  
  clk_out2_clk_wiz_0                                                                                                                                                      4.511        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       17.629        0.000                      0                 1008        0.020        0.000                      0                 1008  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         17.629        0.000                      0                 1008        0.020        0.000                      0                 1008  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         29.747        0.000                      0                   42        0.336        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         29.747        0.000                      0                   42        0.205        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       29.747        0.000                      0                   42        0.205        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       29.752        0.000                      0                   42        0.336        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.634ns  (required time - arrival time)
  Source:                 interface/password_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.504ns  (logic 5.825ns (37.572%)  route 9.679ns (62.428%))
  Logic Levels:           19  (CARRY4=8 LUT1=1 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 31.942 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.055    -0.661    interface/clk_out1
    SLICE_X108Y146       FDRE                                         r  interface/password_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518    -0.143 f  interface/password_reg[26]/Q
                         net (fo=3, routed)           1.047     0.904    interface/password[26]
    SLICE_X105Y146       LUT1 (Prop_lut1_I0_O)        0.124     1.028 r  interface/mixed_a_carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.028    user_verifier/hash/r3/mixed_a__0_carry__0_i_1[0]
    SLICE_X105Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.560 r  user_verifier/hash/r3/mixed_a_carry/CO[3]
                         net (fo=1, routed)           0.000     1.560    user_verifier/hash/r3/mixed_a_carry_n_0
    SLICE_X105Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  user_verifier/hash/r3/mixed_a_carry__0/O[1]
                         net (fo=6, routed)           0.997     2.890    user_verifier/hash/out_three[10]
    SLICE_X103Y149       LUT3 (Prop_lut3_I1_O)        0.303     3.193 r  user_verifier/hash/mixed_a__0_carry_i_1/O
                         net (fo=2, routed)           0.606     3.800    user_verifier/hash/mixed_a__0_carry_i_1_n_0
    SLICE_X102Y147       LUT4 (Prop_lut4_I3_O)        0.124     3.924 r  user_verifier/hash/mixed_a__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.924    user_verifier/hash/r5/S[3]
    SLICE_X102Y147       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.300 r  user_verifier/hash/r5/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    user_verifier/hash/r5/mixed_a__0_carry_n_0
    SLICE_X102Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.539 r  user_verifier/hash/r5/mixed_a__0_carry__0/O[2]
                         net (fo=4, routed)           1.130     5.669    user_verifier/hash/out_five[11]
    SLICE_X101Y147       LUT4 (Prop_lut4_I2_O)        0.329     5.998 r  user_verifier/hash/mixed_a__0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.564     6.562    user_verifier/hash/mixed_a__0_carry__0_i_3__1_n_0
    SLICE_X103Y148       LUT5 (Prop_lut5_I4_O)        0.326     6.888 r  user_verifier/hash/mixed_a__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.888    user_verifier/hash/r7/valid0_carry_i_122_0[0]
    SLICE_X103Y148       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.312 r  user_verifier/hash/r7/mixed_a__0_carry__0/O[1]
                         net (fo=2, routed)           0.533     7.845    user_verifier/hash/r2/valid0_carry_i_78_0[0]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.303     8.148 r  user_verifier/hash/r2/valid0_carry_i_96/O
                         net (fo=8, routed)           1.004     9.151    user_verifier/hash/r1/valid0_carry_i_44_0
    SLICE_X100Y142       LUT6 (Prop_lut6_I1_O)        0.124     9.275 r  user_verifier/hash/r1/valid0_carry_i_78/O
                         net (fo=2, routed)           1.073    10.348    user_verifier/hash/r0/valid0_carry_i_17
    SLICE_X98Y142        LUT4 (Prop_lut4_I3_O)        0.148    10.496 r  user_verifier/hash/r0/valid0_carry_i_44/O
                         net (fo=2, routed)           1.117    11.613    user_verifier/hash/r1/valid0_carry_i_4_0
    SLICE_X97Y142        LUT6 (Prop_lut6_I0_O)        0.328    11.941 r  user_verifier/hash/r1/valid0_carry_i_17/O
                         net (fo=1, routed)           0.962    12.903    user_verifier/hash/r1/hashed_password[1]
    SLICE_X96Y141        LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  user_verifier/hash/r1/valid0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.027    user_verifier/hash_n_20
    SLICE_X96Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.540 r  user_verifier/valid0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.540    user_verifier/valid0_carry_n_0
    SLICE_X96Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.657 r  user_verifier/valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    user_verifier/valid0_carry__0_n_0
    SLICE_X96Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.886 r  user_verifier/valid0_carry__1/CO[2]
                         net (fo=1, routed)           0.646    14.532    interface/CO[0]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.310    14.842 r  interface/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    14.842    interface/valid
    SLICE_X98Y136        FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.777    31.942    interface/clk_out1
    SLICE_X98Y136        FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.526    
                         clock uncertainty           -0.127    32.399    
    SLICE_X98Y136        FDRE (Setup_fdre_C_D)        0.077    32.476    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.476    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 17.634    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 2.107ns (14.700%)  route 12.226ns (85.300%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.940    13.663    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.127    32.503    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    32.252    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         32.252    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                 18.589    

Slack (MET) :             18.738ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.190ns  (logic 2.107ns (14.848%)  route 12.083ns (85.152%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.797    13.520    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.127    32.506    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    32.258    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         32.258    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                 18.738    

Slack (MET) :             18.895ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 2.107ns (15.009%)  route 11.931ns (84.991%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.645    13.368    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.127    32.506    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.243    32.263    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.263    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 18.895    

Slack (MET) :             18.971ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 2.083ns (14.721%)  route 12.067ns (85.279%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.781    13.480    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.127    32.503    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.451    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.451    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                 18.971    

Slack (MET) :             18.990ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 2.083ns (14.705%)  route 12.082ns (85.295%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.796    13.495    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.127    32.503    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.485    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.485    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 18.990    

Slack (MET) :             19.027ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.898ns  (logic 2.109ns (15.175%)  route 11.789ns (84.825%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.850    12.196    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y132       LUT5 (Prop_lut5_I1_O)        0.150    12.346 r  interface/x_dff/U3_i_4/O
                         net (fo=4, routed)           0.882    13.228    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.127    32.506    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    32.255    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         32.255    
                         arrival time                         -13.228    
  -------------------------------------------------------------------
                         slack                                 19.027    

Slack (MET) :             19.103ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 2.107ns (15.020%)  route 11.921ns (84.980%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.636    13.358    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.127    32.506    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.045    32.461    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         32.461    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 19.103    

Slack (MET) :             19.132ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.025ns  (logic 2.083ns (14.852%)  route 11.942ns (85.148%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.656    13.355    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.127    32.506    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.487    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.487    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 19.132    

Slack (MET) :             19.162ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.728ns  (logic 2.109ns (15.363%)  route 11.619ns (84.637%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.850    12.196    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y132       LUT5 (Prop_lut5_I1_O)        0.150    12.346 r  interface/x_dff/U3_i_4/O
                         net (fo=4, routed)           0.712    13.058    U3/inst/srldly_0/data_i[12]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.846    32.011    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.127    32.468    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    32.220    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         32.220    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 19.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.286    U3/inst/encb/q_m_reg[7]
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  U3/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U3/inst/encb/dout[7]
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[7]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.121    -0.392    U3/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.282    U3/inst/encb/q_m_reg[1]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.237 r  U3/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    U3/inst/encb/dout[1]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.392    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.123    -0.259    U3/inst/encg/n1d[2]
    SLICE_X112Y128       LUT6 (Prop_lut6_I0_O)        0.045    -0.214 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    U3/inst/encg/q_m_1
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encg/pix_clk
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.120    -0.389    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.158%)  route 0.140ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.719    -0.512    interface/pass_box/clk_out1
    SLICE_X110Y147       FDRE                                         r  interface/pass_box/value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  interface/pass_box/value_reg[30]/Q
                         net (fo=4, routed)           0.140    -0.231    interface/password_tmp[30]
    SLICE_X109Y147       FDRE                                         r  interface/password_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.992    -0.748    interface/clk_out1
    SLICE_X109Y147       FDRE                                         r  interface/password_reg[30]/C
                         clock pessimism              0.271    -0.477    
    SLICE_X109Y147       FDRE (Hold_fdre_C_D)         0.066    -0.411    interface/password_reg[30]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U3/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X108Y126       FDRE                                         r  U3/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  U3/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.101    -0.261    U3/inst/encb/vde_q
    SLICE_X106Y126       FDRE                                         r  U3/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X106Y126       FDRE                                         r  U3/inst/encb/vde_reg_reg/C
                         clock pessimism              0.251    -0.513    
    SLICE_X106Y126       FDRE (Hold_fdre_C_D)         0.071    -0.442    U3/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.514%)  route 0.126ns (43.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.681    -0.550    interface/usr_box/clk_out1
    SLICE_X90Y131        FDRE                                         r  interface/usr_box/value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  interface/usr_box/value_reg[30]/Q
                         net (fo=4, routed)           0.126    -0.260    interface/username_tmp[30]
    SLICE_X93Y130        FDRE                                         r  interface/username_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.952    -0.788    interface/clk_out1
    SLICE_X93Y130        FDRE                                         r  interface/username_reg[30]/C
                         clock pessimism              0.271    -0.517    
    SLICE_X93Y130        FDRE (Hold_fdre_C_D)         0.076    -0.441    interface/username_reg[30]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.447%)  route 0.128ns (47.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/pass_box/clk_out1
    SLICE_X109Y145       FDRE                                         r  interface/pass_box/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/pass_box/value_reg[0]/Q
                         net (fo=4, routed)           0.128    -0.245    interface/password_tmp[0]
    SLICE_X106Y145       FDRE                                         r  interface/password_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X106Y145       FDRE                                         r  interface/password_reg[0]/C
                         clock pessimism              0.251    -0.498    
    SLICE_X106Y145       FDRE (Hold_fdre_C_D)         0.070    -0.428    interface/password_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X113Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.277    U3/inst/encg/q_m_reg_reg_n_0_[7]
    SLICE_X113Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  U3/inst/encg/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    U3/inst/encg/dout[7]_i_1__0_n_0
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X113Y129       FDCE (Hold_fdce_C_D)         0.092    -0.416    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/pass_box/clk_out1
    SLICE_X107Y146       FDRE                                         r  interface/pass_box/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/pass_box/value_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.237    interface/password_tmp[6]
    SLICE_X107Y145       FDRE                                         r  interface/password_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X107Y145       FDRE                                         r  interface/password_reg[6]/C
                         clock pessimism              0.251    -0.498    
    SLICE_X107Y145       FDRE (Hold_fdre_C_D)         0.076    -0.422    interface/password_reg[6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  U3/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.277    U3/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X113Y121       LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  U3/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.232    U3/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.091    -0.419    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   U2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.629ns  (required time - arrival time)
  Source:                 interface/password_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.504ns  (logic 5.825ns (37.572%)  route 9.679ns (62.428%))
  Logic Levels:           19  (CARRY4=8 LUT1=1 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 31.942 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.055    -0.661    interface/clk_out1
    SLICE_X108Y146       FDRE                                         r  interface/password_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518    -0.143 f  interface/password_reg[26]/Q
                         net (fo=3, routed)           1.047     0.904    interface/password[26]
    SLICE_X105Y146       LUT1 (Prop_lut1_I0_O)        0.124     1.028 r  interface/mixed_a_carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.028    user_verifier/hash/r3/mixed_a__0_carry__0_i_1[0]
    SLICE_X105Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.560 r  user_verifier/hash/r3/mixed_a_carry/CO[3]
                         net (fo=1, routed)           0.000     1.560    user_verifier/hash/r3/mixed_a_carry_n_0
    SLICE_X105Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  user_verifier/hash/r3/mixed_a_carry__0/O[1]
                         net (fo=6, routed)           0.997     2.890    user_verifier/hash/out_three[10]
    SLICE_X103Y149       LUT3 (Prop_lut3_I1_O)        0.303     3.193 r  user_verifier/hash/mixed_a__0_carry_i_1/O
                         net (fo=2, routed)           0.606     3.800    user_verifier/hash/mixed_a__0_carry_i_1_n_0
    SLICE_X102Y147       LUT4 (Prop_lut4_I3_O)        0.124     3.924 r  user_verifier/hash/mixed_a__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.924    user_verifier/hash/r5/S[3]
    SLICE_X102Y147       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.300 r  user_verifier/hash/r5/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    user_verifier/hash/r5/mixed_a__0_carry_n_0
    SLICE_X102Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.539 r  user_verifier/hash/r5/mixed_a__0_carry__0/O[2]
                         net (fo=4, routed)           1.130     5.669    user_verifier/hash/out_five[11]
    SLICE_X101Y147       LUT4 (Prop_lut4_I2_O)        0.329     5.998 r  user_verifier/hash/mixed_a__0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.564     6.562    user_verifier/hash/mixed_a__0_carry__0_i_3__1_n_0
    SLICE_X103Y148       LUT5 (Prop_lut5_I4_O)        0.326     6.888 r  user_verifier/hash/mixed_a__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.888    user_verifier/hash/r7/valid0_carry_i_122_0[0]
    SLICE_X103Y148       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.312 r  user_verifier/hash/r7/mixed_a__0_carry__0/O[1]
                         net (fo=2, routed)           0.533     7.845    user_verifier/hash/r2/valid0_carry_i_78_0[0]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.303     8.148 r  user_verifier/hash/r2/valid0_carry_i_96/O
                         net (fo=8, routed)           1.004     9.151    user_verifier/hash/r1/valid0_carry_i_44_0
    SLICE_X100Y142       LUT6 (Prop_lut6_I1_O)        0.124     9.275 r  user_verifier/hash/r1/valid0_carry_i_78/O
                         net (fo=2, routed)           1.073    10.348    user_verifier/hash/r0/valid0_carry_i_17
    SLICE_X98Y142        LUT4 (Prop_lut4_I3_O)        0.148    10.496 r  user_verifier/hash/r0/valid0_carry_i_44/O
                         net (fo=2, routed)           1.117    11.613    user_verifier/hash/r1/valid0_carry_i_4_0
    SLICE_X97Y142        LUT6 (Prop_lut6_I0_O)        0.328    11.941 r  user_verifier/hash/r1/valid0_carry_i_17/O
                         net (fo=1, routed)           0.962    12.903    user_verifier/hash/r1/hashed_password[1]
    SLICE_X96Y141        LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  user_verifier/hash/r1/valid0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.027    user_verifier/hash_n_20
    SLICE_X96Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.540 r  user_verifier/valid0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.540    user_verifier/valid0_carry_n_0
    SLICE_X96Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.657 r  user_verifier/valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    user_verifier/valid0_carry__0_n_0
    SLICE_X96Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.886 r  user_verifier/valid0_carry__1/CO[2]
                         net (fo=1, routed)           0.646    14.532    interface/CO[0]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.310    14.842 r  interface/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    14.842    interface/valid
    SLICE_X98Y136        FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.777    31.942    interface/clk_out1
    SLICE_X98Y136        FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.526    
                         clock uncertainty           -0.131    32.395    
    SLICE_X98Y136        FDRE (Setup_fdre_C_D)        0.077    32.472    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.472    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 17.629    

Slack (MET) :             18.585ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 2.107ns (14.700%)  route 12.226ns (85.300%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.940    13.663    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    32.248    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         32.248    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                 18.585    

Slack (MET) :             18.734ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.190ns  (logic 2.107ns (14.848%)  route 12.083ns (85.152%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.797    13.520    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    32.254    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         32.254    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                 18.734    

Slack (MET) :             18.891ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 2.107ns (15.009%)  route 11.931ns (84.991%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.645    13.368    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.243    32.259    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.259    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 18.891    

Slack (MET) :             18.967ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 2.083ns (14.721%)  route 12.067ns (85.279%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.781    13.480    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.447    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.447    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                 18.967    

Slack (MET) :             18.986ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 2.083ns (14.705%)  route 12.082ns (85.295%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.796    13.495    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.481    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 18.986    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.898ns  (logic 2.109ns (15.175%)  route 11.789ns (84.825%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.850    12.196    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y132       LUT5 (Prop_lut5_I1_O)        0.150    12.346 r  interface/x_dff/U3_i_4/O
                         net (fo=4, routed)           0.882    13.228    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    32.251    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         32.251    
                         arrival time                         -13.228    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.099ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 2.107ns (15.020%)  route 11.921ns (84.980%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.636    13.358    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.045    32.457    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         32.457    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 19.099    

Slack (MET) :             19.128ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.025ns  (logic 2.083ns (14.852%)  route 11.942ns (85.148%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.656    13.355    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.483    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.483    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 19.128    

Slack (MET) :             19.158ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.728ns  (logic 2.109ns (15.363%)  route 11.619ns (84.637%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.850    12.196    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y132       LUT5 (Prop_lut5_I1_O)        0.150    12.346 r  interface/x_dff/U3_i_4/O
                         net (fo=4, routed)           0.712    13.058    U3/inst/srldly_0/data_i[12]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.846    32.011    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    32.216    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         32.216    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 19.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.286    U3/inst/encb/q_m_reg[7]
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  U3/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U3/inst/encb/dout[7]
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[7]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.121    -0.392    U3/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.282    U3/inst/encb/q_m_reg[1]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.237 r  U3/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    U3/inst/encb/dout[1]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.392    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.123    -0.259    U3/inst/encg/n1d[2]
    SLICE_X112Y128       LUT6 (Prop_lut6_I0_O)        0.045    -0.214 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    U3/inst/encg/q_m_1
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encg/pix_clk
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.120    -0.389    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.158%)  route 0.140ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.719    -0.512    interface/pass_box/clk_out1
    SLICE_X110Y147       FDRE                                         r  interface/pass_box/value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  interface/pass_box/value_reg[30]/Q
                         net (fo=4, routed)           0.140    -0.231    interface/password_tmp[30]
    SLICE_X109Y147       FDRE                                         r  interface/password_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.992    -0.748    interface/clk_out1
    SLICE_X109Y147       FDRE                                         r  interface/password_reg[30]/C
                         clock pessimism              0.271    -0.477    
    SLICE_X109Y147       FDRE (Hold_fdre_C_D)         0.066    -0.411    interface/password_reg[30]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U3/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X108Y126       FDRE                                         r  U3/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  U3/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.101    -0.261    U3/inst/encb/vde_q
    SLICE_X106Y126       FDRE                                         r  U3/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X106Y126       FDRE                                         r  U3/inst/encb/vde_reg_reg/C
                         clock pessimism              0.251    -0.513    
    SLICE_X106Y126       FDRE (Hold_fdre_C_D)         0.071    -0.442    U3/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.514%)  route 0.126ns (43.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.681    -0.550    interface/usr_box/clk_out1
    SLICE_X90Y131        FDRE                                         r  interface/usr_box/value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  interface/usr_box/value_reg[30]/Q
                         net (fo=4, routed)           0.126    -0.260    interface/username_tmp[30]
    SLICE_X93Y130        FDRE                                         r  interface/username_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.952    -0.788    interface/clk_out1
    SLICE_X93Y130        FDRE                                         r  interface/username_reg[30]/C
                         clock pessimism              0.271    -0.517    
    SLICE_X93Y130        FDRE (Hold_fdre_C_D)         0.076    -0.441    interface/username_reg[30]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.447%)  route 0.128ns (47.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/pass_box/clk_out1
    SLICE_X109Y145       FDRE                                         r  interface/pass_box/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/pass_box/value_reg[0]/Q
                         net (fo=4, routed)           0.128    -0.245    interface/password_tmp[0]
    SLICE_X106Y145       FDRE                                         r  interface/password_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X106Y145       FDRE                                         r  interface/password_reg[0]/C
                         clock pessimism              0.251    -0.498    
    SLICE_X106Y145       FDRE (Hold_fdre_C_D)         0.070    -0.428    interface/password_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X113Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.277    U3/inst/encg/q_m_reg_reg_n_0_[7]
    SLICE_X113Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  U3/inst/encg/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    U3/inst/encg/dout[7]_i_1__0_n_0
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X113Y129       FDCE (Hold_fdce_C_D)         0.092    -0.416    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/pass_box/clk_out1
    SLICE_X107Y146       FDRE                                         r  interface/pass_box/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/pass_box/value_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.237    interface/password_tmp[6]
    SLICE_X107Y145       FDRE                                         r  interface/password_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X107Y145       FDRE                                         r  interface/password_reg[6]/C
                         clock pessimism              0.251    -0.498    
    SLICE_X107Y145       FDRE (Hold_fdre_C_D)         0.076    -0.422    interface/password_reg[6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  U3/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.277    U3/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X113Y121       LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  U3/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.232    U3/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.091    -0.419    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y126   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   U2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.629ns  (required time - arrival time)
  Source:                 interface/password_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.504ns  (logic 5.825ns (37.572%)  route 9.679ns (62.428%))
  Logic Levels:           19  (CARRY4=8 LUT1=1 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 31.942 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.055    -0.661    interface/clk_out1
    SLICE_X108Y146       FDRE                                         r  interface/password_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518    -0.143 f  interface/password_reg[26]/Q
                         net (fo=3, routed)           1.047     0.904    interface/password[26]
    SLICE_X105Y146       LUT1 (Prop_lut1_I0_O)        0.124     1.028 r  interface/mixed_a_carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.028    user_verifier/hash/r3/mixed_a__0_carry__0_i_1[0]
    SLICE_X105Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.560 r  user_verifier/hash/r3/mixed_a_carry/CO[3]
                         net (fo=1, routed)           0.000     1.560    user_verifier/hash/r3/mixed_a_carry_n_0
    SLICE_X105Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  user_verifier/hash/r3/mixed_a_carry__0/O[1]
                         net (fo=6, routed)           0.997     2.890    user_verifier/hash/out_three[10]
    SLICE_X103Y149       LUT3 (Prop_lut3_I1_O)        0.303     3.193 r  user_verifier/hash/mixed_a__0_carry_i_1/O
                         net (fo=2, routed)           0.606     3.800    user_verifier/hash/mixed_a__0_carry_i_1_n_0
    SLICE_X102Y147       LUT4 (Prop_lut4_I3_O)        0.124     3.924 r  user_verifier/hash/mixed_a__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.924    user_verifier/hash/r5/S[3]
    SLICE_X102Y147       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.300 r  user_verifier/hash/r5/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    user_verifier/hash/r5/mixed_a__0_carry_n_0
    SLICE_X102Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.539 r  user_verifier/hash/r5/mixed_a__0_carry__0/O[2]
                         net (fo=4, routed)           1.130     5.669    user_verifier/hash/out_five[11]
    SLICE_X101Y147       LUT4 (Prop_lut4_I2_O)        0.329     5.998 r  user_verifier/hash/mixed_a__0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.564     6.562    user_verifier/hash/mixed_a__0_carry__0_i_3__1_n_0
    SLICE_X103Y148       LUT5 (Prop_lut5_I4_O)        0.326     6.888 r  user_verifier/hash/mixed_a__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.888    user_verifier/hash/r7/valid0_carry_i_122_0[0]
    SLICE_X103Y148       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.312 r  user_verifier/hash/r7/mixed_a__0_carry__0/O[1]
                         net (fo=2, routed)           0.533     7.845    user_verifier/hash/r2/valid0_carry_i_78_0[0]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.303     8.148 r  user_verifier/hash/r2/valid0_carry_i_96/O
                         net (fo=8, routed)           1.004     9.151    user_verifier/hash/r1/valid0_carry_i_44_0
    SLICE_X100Y142       LUT6 (Prop_lut6_I1_O)        0.124     9.275 r  user_verifier/hash/r1/valid0_carry_i_78/O
                         net (fo=2, routed)           1.073    10.348    user_verifier/hash/r0/valid0_carry_i_17
    SLICE_X98Y142        LUT4 (Prop_lut4_I3_O)        0.148    10.496 r  user_verifier/hash/r0/valid0_carry_i_44/O
                         net (fo=2, routed)           1.117    11.613    user_verifier/hash/r1/valid0_carry_i_4_0
    SLICE_X97Y142        LUT6 (Prop_lut6_I0_O)        0.328    11.941 r  user_verifier/hash/r1/valid0_carry_i_17/O
                         net (fo=1, routed)           0.962    12.903    user_verifier/hash/r1/hashed_password[1]
    SLICE_X96Y141        LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  user_verifier/hash/r1/valid0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.027    user_verifier/hash_n_20
    SLICE_X96Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.540 r  user_verifier/valid0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.540    user_verifier/valid0_carry_n_0
    SLICE_X96Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.657 r  user_verifier/valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    user_verifier/valid0_carry__0_n_0
    SLICE_X96Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.886 r  user_verifier/valid0_carry__1/CO[2]
                         net (fo=1, routed)           0.646    14.532    interface/CO[0]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.310    14.842 r  interface/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    14.842    interface/valid
    SLICE_X98Y136        FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.777    31.942    interface/clk_out1
    SLICE_X98Y136        FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.526    
                         clock uncertainty           -0.131    32.395    
    SLICE_X98Y136        FDRE (Setup_fdre_C_D)        0.077    32.472    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.472    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 17.629    

Slack (MET) :             18.585ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 2.107ns (14.700%)  route 12.226ns (85.300%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.940    13.663    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    32.248    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         32.248    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                 18.585    

Slack (MET) :             18.734ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.190ns  (logic 2.107ns (14.848%)  route 12.083ns (85.152%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.797    13.520    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    32.254    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         32.254    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                 18.734    

Slack (MET) :             18.891ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 2.107ns (15.009%)  route 11.931ns (84.991%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.645    13.368    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.243    32.259    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.259    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 18.891    

Slack (MET) :             18.967ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 2.083ns (14.721%)  route 12.067ns (85.279%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.781    13.480    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.447    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.447    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                 18.967    

Slack (MET) :             18.986ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 2.083ns (14.705%)  route 12.082ns (85.295%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.796    13.495    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.481    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 18.986    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.898ns  (logic 2.109ns (15.175%)  route 11.789ns (84.825%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.850    12.196    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y132       LUT5 (Prop_lut5_I1_O)        0.150    12.346 r  interface/x_dff/U3_i_4/O
                         net (fo=4, routed)           0.882    13.228    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    32.251    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         32.251    
                         arrival time                         -13.228    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.099ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 2.107ns (15.020%)  route 11.921ns (84.980%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.636    13.358    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.045    32.457    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         32.457    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 19.099    

Slack (MET) :             19.128ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.025ns  (logic 2.083ns (14.852%)  route 11.942ns (85.148%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.656    13.355    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.483    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.483    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 19.128    

Slack (MET) :             19.158ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.728ns  (logic 2.109ns (15.363%)  route 11.619ns (84.637%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.850    12.196    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y132       LUT5 (Prop_lut5_I1_O)        0.150    12.346 r  interface/x_dff/U3_i_4/O
                         net (fo=4, routed)           0.712    13.058    U3/inst/srldly_0/data_i[12]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.846    32.011    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    32.216    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         32.216    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 19.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.286    U3/inst/encb/q_m_reg[7]
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  U3/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U3/inst/encb/dout[7]
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[7]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.121    -0.261    U3/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.282    U3/inst/encb/q_m_reg[1]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.237 r  U3/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    U3/inst/encb/dout[1]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.131    -0.381    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.261    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.123    -0.259    U3/inst/encg/n1d[2]
    SLICE_X112Y128       LUT6 (Prop_lut6_I0_O)        0.045    -0.214 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    U3/inst/encg/q_m_1
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encg/pix_clk
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.120    -0.258    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.158%)  route 0.140ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.719    -0.512    interface/pass_box/clk_out1
    SLICE_X110Y147       FDRE                                         r  interface/pass_box/value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  interface/pass_box/value_reg[30]/Q
                         net (fo=4, routed)           0.140    -0.231    interface/password_tmp[30]
    SLICE_X109Y147       FDRE                                         r  interface/password_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.992    -0.748    interface/clk_out1
    SLICE_X109Y147       FDRE                                         r  interface/password_reg[30]/C
                         clock pessimism              0.271    -0.477    
                         clock uncertainty            0.131    -0.346    
    SLICE_X109Y147       FDRE (Hold_fdre_C_D)         0.066    -0.280    interface/password_reg[30]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U3/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X108Y126       FDRE                                         r  U3/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  U3/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.101    -0.261    U3/inst/encb/vde_q
    SLICE_X106Y126       FDRE                                         r  U3/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X106Y126       FDRE                                         r  U3/inst/encb/vde_reg_reg/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X106Y126       FDRE (Hold_fdre_C_D)         0.071    -0.311    U3/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.514%)  route 0.126ns (43.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.681    -0.550    interface/usr_box/clk_out1
    SLICE_X90Y131        FDRE                                         r  interface/usr_box/value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  interface/usr_box/value_reg[30]/Q
                         net (fo=4, routed)           0.126    -0.260    interface/username_tmp[30]
    SLICE_X93Y130        FDRE                                         r  interface/username_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.952    -0.788    interface/clk_out1
    SLICE_X93Y130        FDRE                                         r  interface/username_reg[30]/C
                         clock pessimism              0.271    -0.517    
                         clock uncertainty            0.131    -0.386    
    SLICE_X93Y130        FDRE (Hold_fdre_C_D)         0.076    -0.310    interface/username_reg[30]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.447%)  route 0.128ns (47.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/pass_box/clk_out1
    SLICE_X109Y145       FDRE                                         r  interface/pass_box/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/pass_box/value_reg[0]/Q
                         net (fo=4, routed)           0.128    -0.245    interface/password_tmp[0]
    SLICE_X106Y145       FDRE                                         r  interface/password_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X106Y145       FDRE                                         r  interface/password_reg[0]/C
                         clock pessimism              0.251    -0.498    
                         clock uncertainty            0.131    -0.367    
    SLICE_X106Y145       FDRE (Hold_fdre_C_D)         0.070    -0.297    interface/password_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X113Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.277    U3/inst/encg/q_m_reg_reg_n_0_[7]
    SLICE_X113Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  U3/inst/encg/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    U3/inst/encg/dout[7]_i_1__0_n_0
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.131    -0.377    
    SLICE_X113Y129       FDCE (Hold_fdce_C_D)         0.092    -0.285    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/pass_box/clk_out1
    SLICE_X107Y146       FDRE                                         r  interface/pass_box/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/pass_box/value_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.237    interface/password_tmp[6]
    SLICE_X107Y145       FDRE                                         r  interface/password_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X107Y145       FDRE                                         r  interface/password_reg[6]/C
                         clock pessimism              0.251    -0.498    
                         clock uncertainty            0.131    -0.367    
    SLICE_X107Y145       FDRE (Hold_fdre_C_D)         0.076    -0.291    interface/password_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  U3/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.277    U3/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X113Y121       LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  U3/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.232    U3/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.091    -0.288    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.629ns  (required time - arrival time)
  Source:                 interface/password_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.504ns  (logic 5.825ns (37.572%)  route 9.679ns (62.428%))
  Logic Levels:           19  (CARRY4=8 LUT1=1 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 31.942 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.055    -0.661    interface/clk_out1
    SLICE_X108Y146       FDRE                                         r  interface/password_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518    -0.143 f  interface/password_reg[26]/Q
                         net (fo=3, routed)           1.047     0.904    interface/password[26]
    SLICE_X105Y146       LUT1 (Prop_lut1_I0_O)        0.124     1.028 r  interface/mixed_a_carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.028    user_verifier/hash/r3/mixed_a__0_carry__0_i_1[0]
    SLICE_X105Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.560 r  user_verifier/hash/r3/mixed_a_carry/CO[3]
                         net (fo=1, routed)           0.000     1.560    user_verifier/hash/r3/mixed_a_carry_n_0
    SLICE_X105Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.894 r  user_verifier/hash/r3/mixed_a_carry__0/O[1]
                         net (fo=6, routed)           0.997     2.890    user_verifier/hash/out_three[10]
    SLICE_X103Y149       LUT3 (Prop_lut3_I1_O)        0.303     3.193 r  user_verifier/hash/mixed_a__0_carry_i_1/O
                         net (fo=2, routed)           0.606     3.800    user_verifier/hash/mixed_a__0_carry_i_1_n_0
    SLICE_X102Y147       LUT4 (Prop_lut4_I3_O)        0.124     3.924 r  user_verifier/hash/mixed_a__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.924    user_verifier/hash/r5/S[3]
    SLICE_X102Y147       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.300 r  user_verifier/hash/r5/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.300    user_verifier/hash/r5/mixed_a__0_carry_n_0
    SLICE_X102Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.539 r  user_verifier/hash/r5/mixed_a__0_carry__0/O[2]
                         net (fo=4, routed)           1.130     5.669    user_verifier/hash/out_five[11]
    SLICE_X101Y147       LUT4 (Prop_lut4_I2_O)        0.329     5.998 r  user_verifier/hash/mixed_a__0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.564     6.562    user_verifier/hash/mixed_a__0_carry__0_i_3__1_n_0
    SLICE_X103Y148       LUT5 (Prop_lut5_I4_O)        0.326     6.888 r  user_verifier/hash/mixed_a__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.888    user_verifier/hash/r7/valid0_carry_i_122_0[0]
    SLICE_X103Y148       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.312 r  user_verifier/hash/r7/mixed_a__0_carry__0/O[1]
                         net (fo=2, routed)           0.533     7.845    user_verifier/hash/r2/valid0_carry_i_78_0[0]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.303     8.148 r  user_verifier/hash/r2/valid0_carry_i_96/O
                         net (fo=8, routed)           1.004     9.151    user_verifier/hash/r1/valid0_carry_i_44_0
    SLICE_X100Y142       LUT6 (Prop_lut6_I1_O)        0.124     9.275 r  user_verifier/hash/r1/valid0_carry_i_78/O
                         net (fo=2, routed)           1.073    10.348    user_verifier/hash/r0/valid0_carry_i_17
    SLICE_X98Y142        LUT4 (Prop_lut4_I3_O)        0.148    10.496 r  user_verifier/hash/r0/valid0_carry_i_44/O
                         net (fo=2, routed)           1.117    11.613    user_verifier/hash/r1/valid0_carry_i_4_0
    SLICE_X97Y142        LUT6 (Prop_lut6_I0_O)        0.328    11.941 r  user_verifier/hash/r1/valid0_carry_i_17/O
                         net (fo=1, routed)           0.962    12.903    user_verifier/hash/r1/hashed_password[1]
    SLICE_X96Y141        LUT6 (Prop_lut6_I0_O)        0.124    13.027 r  user_verifier/hash/r1/valid0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.027    user_verifier/hash_n_20
    SLICE_X96Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.540 r  user_verifier/valid0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.540    user_verifier/valid0_carry_n_0
    SLICE_X96Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.657 r  user_verifier/valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    user_verifier/valid0_carry__0_n_0
    SLICE_X96Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.886 r  user_verifier/valid0_carry__1/CO[2]
                         net (fo=1, routed)           0.646    14.532    interface/CO[0]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.310    14.842 r  interface/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    14.842    interface/valid
    SLICE_X98Y136        FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.777    31.942    interface/clk_out1
    SLICE_X98Y136        FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.526    
                         clock uncertainty           -0.131    32.395    
    SLICE_X98Y136        FDRE (Setup_fdre_C_D)        0.077    32.472    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.472    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 17.629    

Slack (MET) :             18.585ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 2.107ns (14.700%)  route 12.226ns (85.300%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.940    13.663    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    32.248    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         32.248    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                 18.585    

Slack (MET) :             18.734ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.190ns  (logic 2.107ns (14.848%)  route 12.083ns (85.152%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.797    13.520    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    32.254    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         32.254    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                 18.734    

Slack (MET) :             18.891ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 2.107ns (15.009%)  route 11.931ns (84.991%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.645    13.368    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.243    32.259    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.259    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 18.891    

Slack (MET) :             18.967ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 2.083ns (14.721%)  route 12.067ns (85.279%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.781    13.480    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.447    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.447    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                 18.967    

Slack (MET) :             18.986ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 2.083ns (14.705%)  route 12.082ns (85.295%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.796    13.495    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.625    32.630    
                         clock uncertainty           -0.131    32.499    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.481    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 18.986    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.898ns  (logic 2.109ns (15.175%)  route 11.789ns (84.825%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.850    12.196    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y132       LUT5 (Prop_lut5_I1_O)        0.150    12.346 r  interface/x_dff/U3_i_4/O
                         net (fo=4, routed)           0.882    13.228    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    32.251    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         32.251    
                         arrival time                         -13.228    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.099ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 2.107ns (15.020%)  route 11.921ns (84.980%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT3 (Prop_lut3_I1_O)        0.148    12.722 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.636    13.358    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.045    32.457    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         32.457    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 19.099    

Slack (MET) :             19.128ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.025ns  (logic 2.083ns (14.852%)  route 11.942ns (85.148%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.229    12.574    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.698 r  interface/x_dff/U3_i_5/O
                         net (fo=4, routed)           0.656    13.355    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y127       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.625    32.633    
                         clock uncertainty           -0.131    32.502    
    SLICE_X108Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.483    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.483    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 19.128    

Slack (MET) :             19.158ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.728ns  (logic 2.109ns (15.363%)  route 11.619ns (84.637%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.046    -0.670    interface/x_dff/clk_out1
    SLICE_X107Y132       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.214 r  interface/x_dff/q_reg[5]/Q
                         net (fo=58, routed)          2.780     2.565    interface/usr_box/Q[2]
    SLICE_X93Y131        LUT6 (Prop_lut6_I3_O)        0.124     2.689 f  interface/usr_box/g0_b1_i_16__0/O
                         net (fo=3, routed)           1.064     3.754    interface/usr_box/g0_b1_i_16__0_n_0
    SLICE_X95Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.878 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=2, routed)           0.574     4.452    interface/usr_box/disp_char[0]
    SLICE_X97Y127        LUT5 (Prop_lut5_I2_O)        0.124     4.576 r  interface/usr_box/g0_b1_i_9__0/O
                         net (fo=2, routed)           0.984     5.560    interface/usr_box/g0_b1_i_9__0_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  interface/usr_box/g0_b1_i_4__0/O
                         net (fo=3, routed)           0.555     6.240    interface/usr_box/g0_b1_i_4__0_n_0
    SLICE_X97Y127        LUT2 (Prop_lut2_I0_O)        0.124     6.364 r  interface/usr_box/g0_b1_i_1__0/O
                         net (fo=56, routed)          1.659     8.023    interface/y_dff/sel[0]
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  interface/y_dff/g5_b0/O
                         net (fo=1, routed)           0.680     8.827    interface/y_dff/g5_b0_n_0
    SLICE_X104Y127       LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  interface/y_dff/U3_i_132/O
                         net (fo=1, routed)           0.000     8.951    interface/y_dff/U3_i_132_n_0
    SLICE_X104Y127       MUXF7 (Prop_muxf7_I1_O)      0.214     9.165 r  interface/y_dff/U3_i_65/O
                         net (fo=1, routed)           1.090    10.254    interface/x_dff/rom_data_0[0]
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.297    10.551 r  interface/x_dff/U3_i_33/O
                         net (fo=1, routed)           0.670    11.222    interface/x_dff/U3_i_33_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.346 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.850    12.196    interface/x_dff/U3_i_11_n_0
    SLICE_X108Y132       LUT5 (Prop_lut5_I1_O)        0.150    12.346 r  interface/x_dff/U3_i_4/O
                         net (fo=4, routed)           0.712    13.058    U3/inst/srldly_0/data_i[12]
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.846    32.011    U3/inst/srldly_0/pix_clk
    SLICE_X112Y127       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X112Y127       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.248    32.216    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         32.216    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 19.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.286    U3/inst/encb/q_m_reg[7]
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  U3/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U3/inst/encb/dout[7]
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X112Y125       FDCE                                         r  U3/inst/encb/dout_reg[7]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.121    -0.261    U3/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.282    U3/inst/encb/q_m_reg[1]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.237 r  U3/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    U3/inst/encb/dout[1]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.131    -0.381    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.261    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.123    -0.259    U3/inst/encg/n1d[2]
    SLICE_X112Y128       LUT6 (Prop_lut6_I0_O)        0.045    -0.214 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    U3/inst/encg/q_m_1
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encg/pix_clk
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.120    -0.258    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.158%)  route 0.140ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.719    -0.512    interface/pass_box/clk_out1
    SLICE_X110Y147       FDRE                                         r  interface/pass_box/value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  interface/pass_box/value_reg[30]/Q
                         net (fo=4, routed)           0.140    -0.231    interface/password_tmp[30]
    SLICE_X109Y147       FDRE                                         r  interface/password_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.992    -0.748    interface/clk_out1
    SLICE_X109Y147       FDRE                                         r  interface/password_reg[30]/C
                         clock pessimism              0.271    -0.477    
                         clock uncertainty            0.131    -0.346    
    SLICE_X109Y147       FDRE (Hold_fdre_C_D)         0.066    -0.280    interface/password_reg[30]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U3/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X108Y126       FDRE                                         r  U3/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  U3/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.101    -0.261    U3/inst/encb/vde_q
    SLICE_X106Y126       FDRE                                         r  U3/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X106Y126       FDRE                                         r  U3/inst/encb/vde_reg_reg/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X106Y126       FDRE (Hold_fdre_C_D)         0.071    -0.311    U3/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.514%)  route 0.126ns (43.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.681    -0.550    interface/usr_box/clk_out1
    SLICE_X90Y131        FDRE                                         r  interface/usr_box/value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  interface/usr_box/value_reg[30]/Q
                         net (fo=4, routed)           0.126    -0.260    interface/username_tmp[30]
    SLICE_X93Y130        FDRE                                         r  interface/username_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.952    -0.788    interface/clk_out1
    SLICE_X93Y130        FDRE                                         r  interface/username_reg[30]/C
                         clock pessimism              0.271    -0.517    
                         clock uncertainty            0.131    -0.386    
    SLICE_X93Y130        FDRE (Hold_fdre_C_D)         0.076    -0.310    interface/username_reg[30]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.447%)  route 0.128ns (47.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/pass_box/clk_out1
    SLICE_X109Y145       FDRE                                         r  interface/pass_box/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/pass_box/value_reg[0]/Q
                         net (fo=4, routed)           0.128    -0.245    interface/password_tmp[0]
    SLICE_X106Y145       FDRE                                         r  interface/password_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X106Y145       FDRE                                         r  interface/password_reg[0]/C
                         clock pessimism              0.251    -0.498    
                         clock uncertainty            0.131    -0.367    
    SLICE_X106Y145       FDRE (Hold_fdre_C_D)         0.070    -0.297    interface/password_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X113Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.277    U3/inst/encg/q_m_reg_reg_n_0_[7]
    SLICE_X113Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  U3/inst/encg/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    U3/inst/encg/dout[7]_i_1__0_n_0
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.131    -0.377    
    SLICE_X113Y129       FDCE (Hold_fdce_C_D)         0.092    -0.285    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/pass_box/clk_out1
    SLICE_X107Y146       FDRE                                         r  interface/pass_box/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/pass_box/value_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.237    interface/password_tmp[6]
    SLICE_X107Y145       FDRE                                         r  interface/password_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X107Y145       FDRE                                         r  interface/password_reg[6]/C
                         clock pessimism              0.251    -0.498    
                         clock uncertainty            0.131    -0.367    
    SLICE_X107Y145       FDRE (Hold_fdre_C_D)         0.076    -0.291    interface/password_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  U3/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.277    U3/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X113Y121       LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  U3/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.232    U3/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.091    -0.288    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.747ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.456ns (15.257%)  route 2.533ns (84.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.533     2.315    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                 29.747    

Slack (MET) :             30.037ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.456ns (16.899%)  route 2.242ns (83.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.242     2.025    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                 30.037    

Slack (MET) :             30.041ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.927%)  route 2.238ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.238     2.021    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 30.041    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.266ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.099     1.881    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 30.266    

Slack (MET) :             30.266ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.099     1.881    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 30.266    

Slack (MET) :             30.329ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.950%)  route 1.950ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.950     1.733    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 30.329    

Slack (MET) :             30.329ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.950%)  route 1.950ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.950     1.733    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 30.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.102%)  route 0.140ns (49.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.140    -0.241    U3/inst/encr/AR[0]
    SLICE_X111Y119       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encr/pix_clk
    SLICE_X111Y119       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X111Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.339%)  route 0.145ns (50.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.145    -0.236    U3/inst/encr/AR[0]
    SLICE_X110Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encr/pix_clk
    SLICE_X110Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X110Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.218    -0.163    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.218    -0.163    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.276    -0.105    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.486    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.127%)  route 0.343ns (70.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.343    -0.038    U3/inst/encb/AR[0]
    SLICE_X108Y123       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X108Y123       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.251    -0.513    
    SLICE_X108Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.580    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.352    -0.029    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.352    -0.029    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.812%)  route 0.427ns (75.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.427     0.046    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.812%)  route 0.427ns (75.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.427     0.046    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.747ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.456ns (15.257%)  route 2.533ns (84.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.533     2.315    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                 29.747    

Slack (MET) :             30.037ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.456ns (16.899%)  route 2.242ns (83.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.242     2.025    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                 30.037    

Slack (MET) :             30.041ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.927%)  route 2.238ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.238     2.021    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 30.041    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.266ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.099     1.881    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 30.266    

Slack (MET) :             30.266ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.099     1.881    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 30.266    

Slack (MET) :             30.329ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.950%)  route 1.950ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.950     1.733    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 30.329    

Slack (MET) :             30.329ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.950%)  route 1.950ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.950     1.733    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 30.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.102%)  route 0.140ns (49.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.140    -0.241    U3/inst/encr/AR[0]
    SLICE_X111Y119       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encr/pix_clk
    SLICE_X111Y119       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X111Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.339%)  route 0.145ns (50.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.145    -0.236    U3/inst/encr/AR[0]
    SLICE_X110Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encr/pix_clk
    SLICE_X110Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X110Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.218    -0.163    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.218    -0.163    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.276    -0.105    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.131    -0.355    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.127%)  route 0.343ns (70.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.343    -0.038    U3/inst/encb/AR[0]
    SLICE_X108Y123       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X108Y123       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X108Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.352    -0.029    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.131    -0.356    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.352    -0.029    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.131    -0.356    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.812%)  route 0.427ns (75.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.427     0.046    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.131    -0.357    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.812%)  route 0.427ns (75.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.427     0.046    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.131    -0.357    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.747ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.456ns (15.257%)  route 2.533ns (84.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.533     2.315    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                 29.747    

Slack (MET) :             30.037ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.456ns (16.899%)  route 2.242ns (83.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.242     2.025    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                 30.037    

Slack (MET) :             30.041ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.927%)  route 2.238ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.238     2.021    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 30.041    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.131    32.468    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.266ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.099     1.881    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 30.266    

Slack (MET) :             30.266ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.099     1.881    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 30.266    

Slack (MET) :             30.329ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.950%)  route 1.950ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.950     1.733    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 30.329    

Slack (MET) :             30.329ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.950%)  route 1.950ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.950     1.733    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 30.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.102%)  route 0.140ns (49.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.140    -0.241    U3/inst/encr/AR[0]
    SLICE_X111Y119       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encr/pix_clk
    SLICE_X111Y119       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X111Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.339%)  route 0.145ns (50.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.145    -0.236    U3/inst/encr/AR[0]
    SLICE_X110Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encr/pix_clk
    SLICE_X110Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X110Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.218    -0.163    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.218    -0.163    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.276    -0.105    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.131    -0.355    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.127%)  route 0.343ns (70.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.343    -0.038    U3/inst/encb/AR[0]
    SLICE_X108Y123       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X108Y123       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X108Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.352    -0.029    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.131    -0.356    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.352    -0.029    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.131    -0.356    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.812%)  route 0.427ns (75.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.427     0.046    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.131    -0.357    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.812%)  route 0.427ns (75.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.427     0.046    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.131    -0.357    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.752ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.456ns (15.257%)  route 2.533ns (84.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.533     2.315    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.127    32.472    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.067    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.067    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                 29.752    

Slack (MET) :             30.041ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.456ns (16.899%)  route 2.242ns (83.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.242     2.025    U3/inst/encg/AR[0]
    SLICE_X110Y130       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                 30.041    

Slack (MET) :             30.045ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.927%)  route 2.238ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.238     2.021    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 30.045    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.127    32.472    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.067    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.067    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.127    32.472    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.067    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.067    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.932%)  route 2.237ns (83.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.237     2.020    U3/inst/encg/AR[0]
    SLICE_X113Y131       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/encg/pix_clk
    SLICE_X113Y131       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.584    32.599    
                         clock uncertainty           -0.127    32.472    
    SLICE_X113Y131       FDCE (Recov_fdce_C_CLR)     -0.405    32.067    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.067    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.271ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.099     1.881    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.152    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.152    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 30.271    

Slack (MET) :             30.271ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.099     1.881    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.152    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         32.152    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 30.271    

Slack (MET) :             30.333ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.950%)  route 1.950ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.950     1.733    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 30.333    

Slack (MET) :             30.333ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.950%)  route 1.950ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.456    -0.217 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.950     1.733    U3/inst/encg/AR[0]
    SLICE_X113Y129       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X113Y129       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 30.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.102%)  route 0.140ns (49.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.140    -0.241    U3/inst/encr/AR[0]
    SLICE_X111Y119       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encr/pix_clk
    SLICE_X111Y119       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X111Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.339%)  route 0.145ns (50.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.145    -0.236    U3/inst/encr/AR[0]
    SLICE_X110Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encr/pix_clk
    SLICE_X110Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X110Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.218    -0.163    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.218    -0.163    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.276    -0.105    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.486    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.127%)  route 0.343ns (70.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.343    -0.038    U3/inst/encb/AR[0]
    SLICE_X108Y123       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.976    -0.764    U3/inst/encb/pix_clk
    SLICE_X108Y123       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.251    -0.513    
    SLICE_X108Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.580    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.352    -0.029    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.352    -0.029    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.812%)  route 0.427ns (75.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.427     0.046    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.812%)  route 0.427ns (75.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.427     0.046    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.601    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 interface/led_div/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.164ns  (logic 3.986ns (64.660%)  route 2.178ns (35.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.865    -0.851    interface/led_div/clk_out1
    SLICE_X113Y95        FDRE                                         r  interface/led_div/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  interface/led_div/q_reg[23]/Q
                         net (fo=2, routed)           2.178     1.783    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     5.313 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.313    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.037ns (67.762%)  route 1.921ns (32.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.865    -0.851    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  interface/led_div/q_reg[26]/Q
                         net (fo=2, routed)           1.921     1.525    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.106 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.106    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 4.028ns (67.671%)  route 1.925ns (32.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.865    -0.851    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  interface/led_div/q_reg[25]/Q
                         net (fo=2, routed)           1.925     1.529    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     5.102 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.102    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.013ns (67.643%)  route 1.920ns (32.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.865    -0.851    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  interface/led_div/q_reg[24]/Q
                         net (fo=2, routed)           1.920     1.524    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     5.082 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.082    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 interface/led_div/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.399ns (75.754%)  route 0.448ns (24.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.636    -0.595    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  interface/led_div/q_reg[24]/Q
                         net (fo=2, routed)           0.448    -0.007    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     1.251 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.251    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.414ns (75.633%)  route 0.456ns (24.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.636    -0.595    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  interface/led_div/q_reg[25]/Q
                         net (fo=2, routed)           0.456     0.001    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.274 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.274    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.422ns (75.981%)  route 0.450ns (24.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.636    -0.595    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  interface/led_div/q_reg[26]/Q
                         net (fo=2, routed)           0.450    -0.005    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     1.277 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.277    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.372ns (72.532%)  route 0.519ns (27.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.636    -0.595    interface/led_div/clk_out1
    SLICE_X113Y95        FDRE                                         r  interface/led_div/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  interface/led_div/q_reg[23]/Q
                         net (fo=2, routed)           0.519     0.065    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.296 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.296    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 interface/led_div/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.164ns  (logic 3.986ns (64.660%)  route 2.178ns (35.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.865    -0.851    interface/led_div/clk_out1
    SLICE_X113Y95        FDRE                                         r  interface/led_div/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  interface/led_div/q_reg[23]/Q
                         net (fo=2, routed)           2.178     1.783    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     5.313 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.313    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.037ns (67.762%)  route 1.921ns (32.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.865    -0.851    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  interface/led_div/q_reg[26]/Q
                         net (fo=2, routed)           1.921     1.525    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.106 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.106    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 4.028ns (67.671%)  route 1.925ns (32.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.865    -0.851    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  interface/led_div/q_reg[25]/Q
                         net (fo=2, routed)           1.925     1.529    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     5.102 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.102    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.013ns (67.643%)  route 1.920ns (32.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.865    -0.851    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  interface/led_div/q_reg[24]/Q
                         net (fo=2, routed)           1.920     1.524    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     5.082 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.082    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 interface/led_div/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.399ns (75.754%)  route 0.448ns (24.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.636    -0.595    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  interface/led_div/q_reg[24]/Q
                         net (fo=2, routed)           0.448    -0.007    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     1.251 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.251    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.414ns (75.633%)  route 0.456ns (24.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.636    -0.595    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  interface/led_div/q_reg[25]/Q
                         net (fo=2, routed)           0.456     0.001    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.274 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.274    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.422ns (75.981%)  route 0.450ns (24.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.636    -0.595    interface/led_div/clk_out1
    SLICE_X113Y96        FDRE                                         r  interface/led_div/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  interface/led_div/q_reg[26]/Q
                         net (fo=2, routed)           0.450    -0.005    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     1.277 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.277    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface/led_div/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.372ns (72.532%)  route 0.519ns (27.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.636    -0.595    interface/led_div/clk_out1
    SLICE_X113Y95        FDRE                                         r  interface/led_div/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  interface/led_div/q_reg[23]/Q
                         net (fo=2, routed)           0.519     0.065    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.296 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.296    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.063    -0.653    U3/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y128        OSERDESE2                                    r  U3/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.181 r  U3/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.180    U3/inst/tmdsclk
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     1.767 r  U3/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.767    TMDS_Clk_n
    L17                                                               r  TMDS_Clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.063    -0.653    U3/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y128        OSERDESE2                                    r  U3/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.181 r  U3/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.180    U3/inst/tmdsclk
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     1.766 r  U3/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.766    TMDS_Clk_p
    L16                                                               r  TMDS_Clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.065    -0.651    U3/inst/serial_g/pix_clkx5
    OLOGIC_X1Y130        OSERDESE2                                    r  U3/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.179 r  U3/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.178    U3/inst/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     1.716 r  U3/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.716    TMDS_Data_n[1]
    J19                                                               r  TMDS_Data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.065    -0.651    U3/inst/serial_g/pix_clkx5
    OLOGIC_X1Y130        OSERDESE2                                    r  U3/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.179 r  U3/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.178    U3/inst/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     1.715 r  U3/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.715    TMDS_Data_p[1]
    K19                                                               r  TMDS_Data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.063    -0.653    U3/inst/serial_r/pix_clkx5
    OLOGIC_X1Y122        OSERDESE2                                    r  U3/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.181 r  U3/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.180    U3/inst/TMDSINT_2
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     1.679 r  U3/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.679    TMDS_Data_n[2]
    H18                                                               r  TMDS_Data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.063    -0.653    U3/inst/serial_r/pix_clkx5
    OLOGIC_X1Y122        OSERDESE2                                    r  U3/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.181 r  U3/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.180    U3/inst/TMDSINT_2
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     1.678 r  U3/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.678    TMDS_Data_p[2]
    J18                                                               r  TMDS_Data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.061    -0.655    U3/inst/serial_b/pix_clkx5
    OLOGIC_X1Y126        OSERDESE2                                    r  U3/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.183 r  U3/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.182    U3/inst/TMDSINT_0
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     1.677 r  U3/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.677    TMDS_Data_n[0]
    K18                                                               r  TMDS_Data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.061    -0.655    U3/inst/serial_b/pix_clkx5
    OLOGIC_X1Y126        OSERDESE2                                    r  U3/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.183 r  U3/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.182    U3/inst/TMDSINT_0
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     1.676 r  U3/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.676    TMDS_Data_p[0]
    K17                                                               r  TMDS_Data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_b/pix_clkx5
    OLOGIC_X1Y126        OSERDESE2                                    r  U3/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/TMDSINT_0
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     0.455 r  U3/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.455    TMDS_Data_p[0]
    K17                                                               r  TMDS_Data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_r/pix_clkx5
    OLOGIC_X1Y122        OSERDESE2                                    r  U3/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/TMDSINT_2
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     0.456 r  U3/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.456    TMDS_Data_p[2]
    J18                                                               r  TMDS_Data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_b/pix_clkx5
    OLOGIC_X1Y126        OSERDESE2                                    r  U3/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/TMDSINT_0
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     0.456 r  U3/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.456    TMDS_Data_n[0]
    K18                                                               r  TMDS_Data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_r/pix_clkx5
    OLOGIC_X1Y122        OSERDESE2                                    r  U3/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/TMDSINT_2
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     0.457 r  U3/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.457    TMDS_Data_n[2]
    H18                                                               r  TMDS_Data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.703    -0.528    U3/inst/serial_g/pix_clkx5
    OLOGIC_X1Y130        OSERDESE2                                    r  U3/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.351 r  U3/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.350    U3/inst/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     0.491 r  U3/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.491    TMDS_Data_p[1]
    K19                                                               r  TMDS_Data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.703    -0.528    U3/inst/serial_g/pix_clkx5
    OLOGIC_X1Y130        OSERDESE2                                    r  U3/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.351 r  U3/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.350    U3/inst/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     0.492 r  U3/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.492    TMDS_Data_n[1]
    J19                                                               r  TMDS_Data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y128        OSERDESE2                                    r  U3/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/tmdsclk
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     0.543 r  U3/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.543    TMDS_Clk_p
    L16                                                               r  TMDS_Clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y128        OSERDESE2                                    r  U3/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/tmdsclk
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     0.544 r  U3/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.544    TMDS_Clk_n
    L17                                                               r  TMDS_Clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.063    -0.653    U3/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y128        OSERDESE2                                    r  U3/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.181 r  U3/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.180    U3/inst/tmdsclk
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     1.767 r  U3/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.767    TMDS_Clk_n
    L17                                                               r  TMDS_Clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.063    -0.653    U3/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y128        OSERDESE2                                    r  U3/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.181 r  U3/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.180    U3/inst/tmdsclk
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     1.766 r  U3/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.766    TMDS_Clk_p
    L16                                                               r  TMDS_Clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.065    -0.651    U3/inst/serial_g/pix_clkx5
    OLOGIC_X1Y130        OSERDESE2                                    r  U3/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.179 r  U3/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.178    U3/inst/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     1.716 r  U3/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.716    TMDS_Data_n[1]
    J19                                                               r  TMDS_Data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.065    -0.651    U3/inst/serial_g/pix_clkx5
    OLOGIC_X1Y130        OSERDESE2                                    r  U3/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.179 r  U3/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.178    U3/inst/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     1.715 r  U3/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.715    TMDS_Data_p[1]
    K19                                                               r  TMDS_Data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.063    -0.653    U3/inst/serial_r/pix_clkx5
    OLOGIC_X1Y122        OSERDESE2                                    r  U3/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.181 r  U3/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.180    U3/inst/TMDSINT_2
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     1.679 r  U3/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.679    TMDS_Data_n[2]
    H18                                                               r  TMDS_Data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.063    -0.653    U3/inst/serial_r/pix_clkx5
    OLOGIC_X1Y122        OSERDESE2                                    r  U3/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.181 r  U3/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.180    U3/inst/TMDSINT_2
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     1.678 r  U3/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.678    TMDS_Data_p[2]
    J18                                                               r  TMDS_Data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.061    -0.655    U3/inst/serial_b/pix_clkx5
    OLOGIC_X1Y126        OSERDESE2                                    r  U3/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.183 r  U3/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.182    U3/inst/TMDSINT_0
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     1.677 r  U3/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.677    TMDS_Data_n[0]
    K18                                                               r  TMDS_Data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           2.061    -0.655    U3/inst/serial_b/pix_clkx5
    OLOGIC_X1Y126        OSERDESE2                                    r  U3/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.183 r  U3/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.182    U3/inst/TMDSINT_0
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     1.676 r  U3/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.676    TMDS_Data_p[0]
    K17                                                               r  TMDS_Data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_b/pix_clkx5
    OLOGIC_X1Y126        OSERDESE2                                    r  U3/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/TMDSINT_0
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     0.455 r  U3/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.455    TMDS_Data_p[0]
    K17                                                               r  TMDS_Data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_r/pix_clkx5
    OLOGIC_X1Y122        OSERDESE2                                    r  U3/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/TMDSINT_2
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     0.456 r  U3/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.456    TMDS_Data_p[2]
    J18                                                               r  TMDS_Data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_b/pix_clkx5
    OLOGIC_X1Y126        OSERDESE2                                    r  U3/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/TMDSINT_0
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     0.456 r  U3/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.456    TMDS_Data_n[0]
    K18                                                               r  TMDS_Data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_r/pix_clkx5
    OLOGIC_X1Y122        OSERDESE2                                    r  U3/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/TMDSINT_2
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     0.457 r  U3/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.457    TMDS_Data_n[2]
    H18                                                               r  TMDS_Data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.703    -0.528    U3/inst/serial_g/pix_clkx5
    OLOGIC_X1Y130        OSERDESE2                                    r  U3/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.351 r  U3/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.350    U3/inst/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     0.491 r  U3/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.491    TMDS_Data_p[1]
    K19                                                               r  TMDS_Data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.703    -0.528    U3/inst/serial_g/pix_clkx5
    OLOGIC_X1Y130        OSERDESE2                                    r  U3/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.351 r  U3/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.350    U3/inst/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     0.492 r  U3/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.492    TMDS_Data_n[1]
    J19                                                               r  TMDS_Data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y128        OSERDESE2                                    r  U3/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/tmdsclk
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     0.543 r  U3/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.543    TMDS_Clk_p
    L16                                                               r  TMDS_Clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            TMDS_Clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=8, routed)           0.702    -0.529    U3/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y128        OSERDESE2                                    r  U3/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.352 r  U3/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.351    U3/inst/tmdsclk
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     0.544 r  U3/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.544    TMDS_Clk_n
    L17                                                               r  TMDS_Clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           533 Endpoints
Min Delay           533 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu4/debounce/counter/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.657ns (23.256%)  route 5.467ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.508     6.041    interface/bpu4/debounce/state/sw_IBUF[0]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.165 r  interface/bpu4/debounce/state/q[0]_i_1__5/O
                         net (fo=20, routed)          0.958     7.123    interface/bpu4/debounce/counter/q_reg[19]_0
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.775    -1.394    interface/bpu4/debounce/counter/clk_out1
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu4/debounce/counter/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.657ns (23.256%)  route 5.467ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.508     6.041    interface/bpu4/debounce/state/sw_IBUF[0]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.165 r  interface/bpu4/debounce/state/q[0]_i_1__5/O
                         net (fo=20, routed)          0.958     7.123    interface/bpu4/debounce/counter/q_reg[19]_0
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.775    -1.394    interface/bpu4/debounce/counter/clk_out1
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu4/debounce/counter/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.657ns (23.256%)  route 5.467ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.508     6.041    interface/bpu4/debounce/state/sw_IBUF[0]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.165 r  interface/bpu4/debounce/state/q[0]_i_1__5/O
                         net (fo=20, routed)          0.958     7.123    interface/bpu4/debounce/counter/q_reg[19]_0
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.775    -1.394    interface/bpu4/debounce/counter/clk_out1
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu4/debounce/counter/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.657ns (23.256%)  route 5.467ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.508     6.041    interface/bpu4/debounce/state/sw_IBUF[0]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.165 r  interface/bpu4/debounce/state/q[0]_i_1__5/O
                         net (fo=20, routed)          0.958     7.123    interface/bpu4/debounce/counter/q_reg[19]_0
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.775    -1.394    interface/bpu4/debounce/counter/clk_out1
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/username_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.533ns (21.653%)  route 5.545ns (78.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         5.545     7.078    interface/sw_IBUF[1]
    SLICE_X98Y129        FDRE                                         r  interface/username_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.771    -1.398    interface/clk_out1
    SLICE_X98Y129        FDRE                                         r  interface/username_reg[41]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/username_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.533ns (21.653%)  route 5.545ns (78.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         5.545     7.078    interface/sw_IBUF[1]
    SLICE_X98Y129        FDRE                                         r  interface/username_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.771    -1.398    interface/clk_out1
    SLICE_X98Y129        FDRE                                         r  interface/username_reg[50]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu3/debounce/counter/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.042ns  (logic 1.657ns (23.523%)  route 5.386ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.548     6.081    interface/bpu3/debounce/state/sw_IBUF[0]
    SLICE_X90Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  interface/bpu3/debounce/state/q[0]_i_1__3/O
                         net (fo=20, routed)          0.838     7.042    interface/bpu3/debounce/counter/q_reg[19]_0
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.765    -1.404    interface/bpu3/debounce/counter/clk_out1
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[10]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu3/debounce/counter/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.042ns  (logic 1.657ns (23.523%)  route 5.386ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.548     6.081    interface/bpu3/debounce/state/sw_IBUF[0]
    SLICE_X90Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  interface/bpu3/debounce/state/q[0]_i_1__3/O
                         net (fo=20, routed)          0.838     7.042    interface/bpu3/debounce/counter/q_reg[19]_0
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.765    -1.404    interface/bpu3/debounce/counter/clk_out1
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[11]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu3/debounce/counter/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.042ns  (logic 1.657ns (23.523%)  route 5.386ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.548     6.081    interface/bpu3/debounce/state/sw_IBUF[0]
    SLICE_X90Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  interface/bpu3/debounce/state/q[0]_i_1__3/O
                         net (fo=20, routed)          0.838     7.042    interface/bpu3/debounce/counter/q_reg[19]_0
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.765    -1.404    interface/bpu3/debounce/counter/clk_out1
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu3/debounce/counter/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.042ns  (logic 1.657ns (23.523%)  route 5.386ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.548     6.081    interface/bpu3/debounce/state/sw_IBUF[0]
    SLICE_X90Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  interface/bpu3/debounce/state/q[0]_i_1__3/O
                         net (fo=20, routed)          0.838     7.042    interface/bpu3/debounce/counter/q_reg[19]_0
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.765    -1.404    interface/bpu3/debounce/counter/clk_out1
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            U3/inst/rst_q1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.045ns (5.581%)  route 0.761ns (94.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  U2/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.441     0.441    U3/inst/pix_clk_locked
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.486 f  U3/inst/rst_q1_i_1/O
                         net (fo=2, routed)           0.321     0.806    U3/inst/rst_in
    SLICE_X109Y119       FDPE                                         f  U3/inst/rst_q1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q1_reg/C

Slack:                    inf
  Source:                 U2/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            U3/inst/rst_q2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.045ns (5.581%)  route 0.761ns (94.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  U2/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.441     0.441    U3/inst/pix_clk_locked
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.486 f  U3/inst/rst_q1_i_1/O
                         net (fo=2, routed)           0.321     0.806    U3/inst/rst_in
    SLICE_X109Y119       FDPE                                         f  U3/inst/rst_q2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            interface/bpu4/sync/ff1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.225%)  route 0.686ns (74.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.686     0.917    interface/bpu4/sync/ff1/btn_IBUF[0]
    SLICE_X93Y137        FDRE                                         r  interface/bpu4/sync/ff1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.958    -0.782    interface/bpu4/sync/ff1/clk_out1
    SLICE_X93Y137        FDRE                                         r  interface/bpu4/sync/ff1/q_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            interface/pass_box/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.354ns (37.655%)  route 0.587ns (62.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.471     0.780    interface/pass_box/sw_IBUF[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  interface/pass_box/pos[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.941    interface/pass_box/pos[0]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            interface/pass_box/pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.354ns (37.655%)  route 0.587ns (62.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.471     0.780    interface/pass_box/sw_IBUF[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  interface/pass_box/pos[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.941    interface/pass_box/pos[0]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            interface/pass_box/pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.354ns (37.655%)  route 0.587ns (62.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.471     0.780    interface/pass_box/sw_IBUF[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  interface/pass_box/pos[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.941    interface/pass_box/pos[0]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            interface/pass_box/pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.354ns (37.655%)  route 0.587ns (62.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.471     0.780    interface/pass_box/sw_IBUF[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  interface/pass_box/pos[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.941    interface/pass_box/pos[0]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/pass_box/pos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.300ns (31.825%)  route 0.642ns (68.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         0.642     0.942    interface/pass_box/sw_IBUF[1]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/pass_box/pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.300ns (31.825%)  route 0.642ns (68.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         0.642     0.942    interface/pass_box/sw_IBUF[1]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/pass_box/pos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.300ns (31.825%)  route 0.642ns (68.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         0.642     0.942    interface/pass_box/sw_IBUF[1]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           533 Endpoints
Min Delay           533 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu4/debounce/counter/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.657ns (23.256%)  route 5.467ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.508     6.041    interface/bpu4/debounce/state/sw_IBUF[0]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.165 r  interface/bpu4/debounce/state/q[0]_i_1__5/O
                         net (fo=20, routed)          0.958     7.123    interface/bpu4/debounce/counter/q_reg[19]_0
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.775    -1.394    interface/bpu4/debounce/counter/clk_out1
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu4/debounce/counter/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.657ns (23.256%)  route 5.467ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.508     6.041    interface/bpu4/debounce/state/sw_IBUF[0]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.165 r  interface/bpu4/debounce/state/q[0]_i_1__5/O
                         net (fo=20, routed)          0.958     7.123    interface/bpu4/debounce/counter/q_reg[19]_0
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.775    -1.394    interface/bpu4/debounce/counter/clk_out1
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu4/debounce/counter/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.657ns (23.256%)  route 5.467ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.508     6.041    interface/bpu4/debounce/state/sw_IBUF[0]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.165 r  interface/bpu4/debounce/state/q[0]_i_1__5/O
                         net (fo=20, routed)          0.958     7.123    interface/bpu4/debounce/counter/q_reg[19]_0
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.775    -1.394    interface/bpu4/debounce/counter/clk_out1
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu4/debounce/counter/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.657ns (23.256%)  route 5.467ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.508     6.041    interface/bpu4/debounce/state/sw_IBUF[0]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     6.165 r  interface/bpu4/debounce/state/q[0]_i_1__5/O
                         net (fo=20, routed)          0.958     7.123    interface/bpu4/debounce/counter/q_reg[19]_0
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.775    -1.394    interface/bpu4/debounce/counter/clk_out1
    SLICE_X92Y135        FDRE                                         r  interface/bpu4/debounce/counter/q_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/username_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.533ns (21.653%)  route 5.545ns (78.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         5.545     7.078    interface/sw_IBUF[1]
    SLICE_X98Y129        FDRE                                         r  interface/username_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.771    -1.398    interface/clk_out1
    SLICE_X98Y129        FDRE                                         r  interface/username_reg[41]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/username_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.533ns (21.653%)  route 5.545ns (78.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         5.545     7.078    interface/sw_IBUF[1]
    SLICE_X98Y129        FDRE                                         r  interface/username_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.771    -1.398    interface/clk_out1
    SLICE_X98Y129        FDRE                                         r  interface/username_reg[50]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu3/debounce/counter/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.042ns  (logic 1.657ns (23.523%)  route 5.386ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.548     6.081    interface/bpu3/debounce/state/sw_IBUF[0]
    SLICE_X90Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  interface/bpu3/debounce/state/q[0]_i_1__3/O
                         net (fo=20, routed)          0.838     7.042    interface/bpu3/debounce/counter/q_reg[19]_0
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.765    -1.404    interface/bpu3/debounce/counter/clk_out1
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[10]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu3/debounce/counter/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.042ns  (logic 1.657ns (23.523%)  route 5.386ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.548     6.081    interface/bpu3/debounce/state/sw_IBUF[0]
    SLICE_X90Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  interface/bpu3/debounce/state/q[0]_i_1__3/O
                         net (fo=20, routed)          0.838     7.042    interface/bpu3/debounce/counter/q_reg[19]_0
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.765    -1.404    interface/bpu3/debounce/counter/clk_out1
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[11]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu3/debounce/counter/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.042ns  (logic 1.657ns (23.523%)  route 5.386ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.548     6.081    interface/bpu3/debounce/state/sw_IBUF[0]
    SLICE_X90Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  interface/bpu3/debounce/state/q[0]_i_1__3/O
                         net (fo=20, routed)          0.838     7.042    interface/bpu3/debounce/counter/q_reg[19]_0
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.765    -1.404    interface/bpu3/debounce/counter/clk_out1
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/bpu3/debounce/counter/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.042ns  (logic 1.657ns (23.523%)  route 5.386ns (76.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         4.548     6.081    interface/bpu3/debounce/state/sw_IBUF[0]
    SLICE_X90Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  interface/bpu3/debounce/state/q[0]_i_1__3/O
                         net (fo=20, routed)          0.838     7.042    interface/bpu3/debounce/counter/q_reg[19]_0
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.765    -1.404    interface/bpu3/debounce/counter/clk_out1
    SLICE_X91Y127        FDRE                                         r  interface/bpu3/debounce/counter/q_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            U3/inst/rst_q1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.045ns (5.581%)  route 0.761ns (94.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  U2/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.441     0.441    U3/inst/pix_clk_locked
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.486 f  U3/inst/rst_q1_i_1/O
                         net (fo=2, routed)           0.321     0.806    U3/inst/rst_in
    SLICE_X109Y119       FDPE                                         f  U3/inst/rst_q1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q1_reg/C

Slack:                    inf
  Source:                 U2/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            U3/inst/rst_q2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.045ns (5.581%)  route 0.761ns (94.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  U2/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.441     0.441    U3/inst/pix_clk_locked
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.486 f  U3/inst/rst_q1_i_1/O
                         net (fo=2, routed)           0.321     0.806    U3/inst/rst_in
    SLICE_X109Y119       FDPE                                         f  U3/inst/rst_q2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/pix_clk
    SLICE_X109Y119       FDPE                                         r  U3/inst/rst_q2_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            interface/bpu4/sync/ff1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.225%)  route 0.686ns (74.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.686     0.917    interface/bpu4/sync/ff1/btn_IBUF[0]
    SLICE_X93Y137        FDRE                                         r  interface/bpu4/sync/ff1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.958    -0.782    interface/bpu4/sync/ff1/clk_out1
    SLICE_X93Y137        FDRE                                         r  interface/bpu4/sync/ff1/q_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            interface/pass_box/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.354ns (37.655%)  route 0.587ns (62.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.471     0.780    interface/pass_box/sw_IBUF[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  interface/pass_box/pos[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.941    interface/pass_box/pos[0]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            interface/pass_box/pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.354ns (37.655%)  route 0.587ns (62.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.471     0.780    interface/pass_box/sw_IBUF[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  interface/pass_box/pos[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.941    interface/pass_box/pos[0]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            interface/pass_box/pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.354ns (37.655%)  route 0.587ns (62.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.471     0.780    interface/pass_box/sw_IBUF[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  interface/pass_box/pos[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.941    interface/pass_box/pos[0]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            interface/pass_box/pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.354ns (37.655%)  route 0.587ns (62.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.471     0.780    interface/pass_box/sw_IBUF[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  interface/pass_box/pos[3]_i_1__0/O
                         net (fo=4, routed)           0.116     0.941    interface/pass_box/pos[0]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/pass_box/pos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.300ns (31.825%)  route 0.642ns (68.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         0.642     0.942    interface/pass_box/sw_IBUF[1]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/pass_box/pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.300ns (31.825%)  route 0.642ns (68.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         0.642     0.942    interface/pass_box/sw_IBUF[1]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            interface/pass_box/pos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.300ns (31.825%)  route 0.642ns (68.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=285, routed)         0.642     0.942    interface/pass_box/sw_IBUF[1]
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/pass_box/clk_out1
    SLICE_X107Y138       FDRE                                         r  interface/pass_box/pos_reg[2]/C





