// DecaDuino.cpp
//
// Another DecaWave DW1000 driver for Arduino
// See the README file in this directory for documentation

#include <SPI.h>
#include "DecaDuino.h"
#ifdef ARDUINO_DWM1001_DEV
#define SPI SPI1
static inline uint32_t begin_atomic()
{
    uint32_t prim = __get_PRIMASK();
    __disable_irq();
    return prim;
}

static inline void end_atomic(uint32_t prim)
{
    if (!prim) {
        __enable_irq();
    }
}

#else
#include <util/atomic.h>
#endif


DecaDuino* DecaDuino::_DecaDuinoInterrupt[MAX_NB_DW1000_FOR_INTERRUPTS] = {0, 0, 0};

DecaDuino::DecaDuino(uint8_t slaveSelectPin, uint8_t interruptPin) {

	_slaveSelectPin = slaveSelectPin;
	_interruptPin = interruptPin;
}


boolean DecaDuino::init() {

	// Call init with 0xFFFF for both Short Address and PanId (no address/panid identification: Promiscuous mode)
	return init(0xFFFFFFFF);
}

boolean DecaDuino::init ( uint32_t shortAddressAndPanId ) {

	uint8_t buf[8];
	uint16_t ui16t;
	uint32_t ui32t;

	// Initialise the IRQ and Slave Select pin
	pinMode(_interruptPin, INPUT);
	pinMode(_slaveSelectPin, OUTPUT);
	digitalWrite(_slaveSelectPin, HIGH);
	SPI.begin();

	// Initialise the RX pointers
	rxDataAvailable = false;
	rxData = NULL;
	rxDataLen = NULL;

	// Wait for DW1000 POR (up to 5msec)
	delay(5);

#ifdef DECADUINO_DEBUG 
	delay(3000); // delay to see next messages on console for debug
	Serial.println("DecaDuino Debug is active!");
#endif

	// Reset the DW1000 now
	resetDW1000();

	// Check the device type
	if ( readSpiUint32(DW1000_REGISTER_DEV_ID) != 0xdeca0130 ) return false;

	// Load Extended Unique Identifier â€“ the 64-bit IEEE device address - in memory
	euid = getEuid();

    #ifdef ARDUINO_DWM1001_DEV
	_DecaDuinoInterrupt[0] = this;
    attachInterrupt(_interruptPin, DecaDuino::isr0, RISING);
    #else
	// Attach interrupt handler
	if (_interruptPin == DW1000_IRQ0_PIN) {
		_DecaDuinoInterrupt[DW1000_IRQ0_PIN] = this;
		attachInterrupt(_interruptPin, DecaDuino::isr0, HIGH);
	} else if (_interruptPin == DW1000_IRQ1_PIN) {
		_DecaDuinoInterrupt[DW1000_IRQ1_PIN] = this;
		attachInterrupt(_interruptPin, DecaDuino::isr1, HIGH);
	} else if (_interruptPin == DW1000_IRQ2_PIN) {
		_DecaDuinoInterrupt[DW1000_IRQ2_PIN] = this;
		attachInterrupt(_interruptPin, DecaDuino::isr2, HIGH);
	} else return false;
    #endif
	// --- Configure DW1000 -----------------------------------------------------------------------------------------

	// System Configuration Register
	ui32t = readSpiUint32(DW1000_REGISTER_SYS_CFG);
	ui32t |= DW1000_REGISTER_SYS_CFG_RXAUTR_MASK; // RXAUTR: Receiver Auto-Re-enable after a RX failure
	writeSpiUint32(DW1000_REGISTER_SYS_CFG,ui32t);

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"SYS_CFG=%08lx", ui32t);
	Serial.println((char*)debugStr);
#endif

	// System Event Mask Register
	ui32t = readSpiUint32(DW1000_REGISTER_SYS_MASK);
	ui32t |= DW1000_REGISTER_SYS_MASK_MRXFCG_MASK; // MRXFCG: interrupt when good frame (FCS OK) received
	ui32t |= DW1000_REGISTER_SYS_MASK_MTXFRS_MASK;
	writeSpiUint32(DW1000_REGISTER_SYS_MASK, ui32t);

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"SYS_MASK=%08lx", ui32t);
	Serial.println((char*)debugStr);
#endif

	// Enable frame filtering on addressing fields if init() is called with a shortAddressAndPanId != 0xFFFFFFFF
	if ( shortAddressAndPanId != 0xFFFFFFFF ) {
		ui32t = readSpiUint32(DW1000_REGISTER_SYS_CFG);
		ui32t |= 0x0000003D;
		writeSpiUint32(DW1000_REGISTER_SYS_CFG,ui32t);
		setShortAddressAndPanId(shortAddressAndPanId);
	}

	// Set default antenna delay value
	setAntennaDelay(DWM1000_DEFAULT_ANTENNA_DELAY_VALUE);

	// --- End of DW1000 configuration ------------------------------------------------------------------------------

	lastTxOK = false;

	// Return true if everything OK
	return true;

} // End of init()


void DecaDuino::resetDW1000() {

	uint8_t buf[8];
	uint32_t ui32t;

	// Initialise the SPI port
	currentSPISettings = SPISettings(500000, MSBFIRST, SPI_MODE0);

	delay(100);

	// Getting PMSC_CTRL0 register
	ui32t = readSpiUint32(DW1000_REGISTER_PMSC_CTRL0);

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"PMSC_CTRL0=%08lx", ui32t);
	Serial.println((char*)debugStr);
#endif

	// Set SYSCLKS bits to 01
	ui32t = ( ui32t & 0xFFFFFFFC ) | 1;
	writeSpiUint32(DW1000_REGISTER_PMSC_CTRL0, ui32t);
	delay(1);

	// Clear SOFTRESET bits
	ui32t &= 0x0FFFFFFF;
	writeSpiUint32(DW1000_REGISTER_PMSC_CTRL0, ui32t);
	delay(1);

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"PMSC_CTRL0=%08lx", ui32t);
	Serial.println((char*)debugStr);
#endif

	// Set SOFTRESET bits
	ui32t |= 0xF0000000;
	ui32t &= 0xFFFFFFFC;
	writeSpiUint32(DW1000_REGISTER_PMSC_CTRL0, ui32t);

	delay(5);

		// Load the LDE algorithm microcode into LDE RAM or disable LDE execution (clear LDERUNE)
		// Load the LDE algorithm microcode into LDE RAM (procedure p.22 DW1000 User Manual + comment p.21)

    #ifdef ARDUINO_DWM1001_DEV
    uint32_t prim = begin_atomic();
    {
    #else
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    #endif

		SPI.beginTransaction(currentSPISettings);
		digitalWrite(_slaveSelectPin, LOW);
		buf[0] = 0xF6;
		buf[1] = 0x00;
		buf[2] = 0x01;
		buf[3] = 0x03;
		spi_send(buf,4);
		digitalWrite(_slaveSelectPin, HIGH);
		SPI.endTransaction();

		SPI.beginTransaction(currentSPISettings);
		digitalWrite(_slaveSelectPin, LOW);
		buf[0] = 0xED;
		buf[1] = 0x06;
		buf[2] = 0x00;
		buf[3] = 0x80;
		spi_send(buf,4);
		digitalWrite(_slaveSelectPin, HIGH);
		SPI.endTransaction();

		delayMicroseconds(160);

		SPI.beginTransaction(currentSPISettings);
		digitalWrite(_slaveSelectPin, LOW);
		buf[0] = 0xF6;
		buf[1] = 0x00;
		buf[2] = 0x00;
		buf[3] = 0x02;
		spi_send(buf,4);
		digitalWrite(_slaveSelectPin, HIGH);
		SPI.endTransaction(); 
	}

    #ifdef ARDUINO_DWM1001_DEV
    end_atomic(prim);
    #endif

	// Initialise the SPI port
	currentSPISettings = SPISettings(6000000, MSBFIRST, SPI_MODE0);
	delay(1);

#ifdef DECADUINO_DEBUG 
	ui32t = readSpiUint32(DW1000_REGISTER_PMSC_CTRL0);
	sprintf((char*)debugStr,"PMSC_CTRL0=%08lx", ui32t);
	Serial.println((char*)debugStr);
#endif

	trxStatus = DW1000_TRX_STATUS_IDLE;
}


void DecaDuino::isr0() {

#ifdef DECADUINO_DEBUG 
	//Serial.println("\n###isr0###");
#endif
    #ifdef ARDUINO_DWM1001_DEV
    _DecaDuinoInterrupt[0]->handleInterrupt();
    #else
	if (_DecaDuinoInterrupt[DW1000_IRQ0_PIN]) _DecaDuinoInterrupt[DW1000_IRQ0_PIN]->handleInterrupt();
    #endif
}


void DecaDuino::isr1() {

#ifdef DECADUINO_DEBUG 
	//Serial.println("\n###isr1###");
#endif
	if (_DecaDuinoInterrupt[DW1000_IRQ1_PIN]) _DecaDuinoInterrupt[DW1000_IRQ1_PIN]->handleInterrupt();
}


void DecaDuino::isr2() {

#ifdef DECADUINO_DEBUG 
	//Serial.println("\n###isr2###");
#endif
	if (_DecaDuinoInterrupt[DW1000_IRQ2_PIN]) _DecaDuinoInterrupt[DW1000_IRQ2_PIN]->handleInterrupt();
}


void DecaDuino::handleInterrupt() {

	uint8_t buf[8];
	uint32_t sysStatusReg, ack, ui32t;
	double rxtofs, rxttcki;
	ack = 0;

	// Read System Event Status Register
	sysStatusReg = readSpiUint32(DW1000_REGISTER_SYS_STATUS);

	// If IRQS is cleared, no enabled interrupt (SYS_MASK) have assert the IRQ pin: exit
	if ( ! ( sysStatusReg & DW1000_REGISTER_SYS_STATUS_IRQS_MASK ) )
		return;

#ifdef DECADUINO_DEBUG 
	// Serial.print("\n###isr### ");
	//ui32t = readSpiUint32(DW1000_REGISTER_SYS_MASK);
	//sprintf((char*)debugStr,"SYS_MASK	=%08x", ui32t);
	//Serial.println((char*)debugStr);
	//sprintf((char*)debugStr,"SYS_STATUS=%08x ", sysStatusReg);
	//Serial.print((char*)debugStr);
#endif

	// Checking RX frame interrupt
	if ( sysStatusReg & DW1000_REGISTER_SYS_STATUS_RXDFR_MASK ) { // RXDFR

		trxStatus = DW1000_TRX_STATUS_IDLE;

#ifdef DECADUINO_DEBUG 
	 	// Serial.print("RXDFR ");
#endif

		// Good frame
		if ( sysStatusReg & DW1000_REGISTER_SYS_STATUS_RXFCG_MASK ) { // RXFCG

#ifdef DECADUINO_DEBUG 
			//Serial.print("RXFCG ");
#endif

			if ( rxData == NULL ) {

#ifdef DECADUINO_DEBUG 
			Serial.print("Error: no RX buffer set");
#endif

			} else {

				// get frame length
				ui32t = (readSpiUint32(DW1000_REGISTER_RX_FINFO) & DW1000_REGISTER_RX_FINFO_RXFLEN_MASK) - 2; // FCS is 2-bytes long. Avoid it in the len.
				*rxDataLen = (uint16_t)ui32t;
#ifdef DECADUINO_DEBUG 
				//sprintf((char*)debugStr,"length=%dbytes ", *rxDataLen);
				// Serial.print((char*)debugStr);
#endif
				// get frame data
				if ( rxDataLenMax != 0 ) {
					// Put frame data at the end of the buffer
					readSpi(DW1000_REGISTER_RX_BUFFER, rxData+rxDataLenMax-*rxDataLen, *rxDataLen);
				} else {
					// Put frame data at the begin of the buffer
					readSpi(DW1000_REGISTER_RX_BUFFER, rxData, *rxDataLen);
				}
			 	// rxDataAvailable = true;

				if ( sysStatusReg & DW1000_REGISTER_SYS_STATUS_LDEDONE_MASK ) {

					// Get RX timestamp
					encodeUint64(0, buf); // init buffer the 64-bit buffer 
					readSpi(DW1000_REGISTER_RX_TIME, buf, 5);
					lastRxTimestamp = decodeUint64(buf);

					// Get transmitter-receiver skew (clock offset or crystal offset between the local receiver and the remote end transmitter device)
					readSpi(DW1000_REGISTER_RX_TTCKO, buf, 3);

/* Commented by Adrien on 20150906
					ui32t = decodeUint32(buf) & 0x0007FFFF; // Clock offset is a 19-bit signed integer
					if ( ui32t & 0x00080000 )
						ui32t |= 0xFFF80000; // negative value
					ui32t = 0x01F00000/ui32t;
*/
					// Drien 20150906: should we read rxttcki value in DW1000_REGISTER_RX_TTCKI?
					rxttcki = 32505856;

					// Turn rxtofs to a signed double value (RD032014)
					if (buf[2] & 0x04 ) { // rxtofs is negative

						buf[2] |=  0xF8;
						buf[2] =  ~buf[2];
						buf[1] =  ~buf[1];
						buf[0] =  ~buf[0];
						rxtofs =   buf[2] * 256*256 + buf[1] * 256 + buf[0];
						rxtofs =   rxtofs+1;
						rxtofs =   rxtofs*-1;

					} else {

						rxtofs = buf[2] * 256*256 + buf[1] * 256 + buf[0];
					}

					clkOffset = rxtofs * 1000000 / rxttcki;
					rxDataAvailable = true;

					// Serial.print("clock offset=");
					// Serial.println(ui32t, HEX);			
					// Serial.println(offseti);

					// Serial.print("RXTOFS=0x");
					// Serial.println(ui32t, HEX);
					// ui32t = 0x01F00000/ui32t;
					// Serial.print("clock offset=0x");
					// Serial.println(ui32t, HEX);	
#ifdef DECADUINO_DEBUG 
					Serial.print("RX Frame timestamp=");
					printUint64(lastRxTimestamp);
					Serial.print(", skew=");
					Serial.println(clkOffset);
#endif

				}
			}

			// Clearing the RXFCG bit (it clears the interrupt if enabled)
			ack |= DW1000_REGISTER_SYS_STATUS_RXFCG_MASK;
		}

		// Bad frame (FCS error)
		if ( sysStatusReg & DW1000_REGISTER_SYS_STATUS_RXFCE_MASK ) { // RXFCE

#ifdef DECADUINO_DEBUG 
			Serial.println("RXFCG (FCS error)");
#endif
			// Clearing the RXFCG bit (it clears the interrupt if enabled)
			ack |= DW1000_REGISTER_SYS_STATUS_RXFCE_MASK;
		}

		// Clearing the RXDFR bit (it clears the interrupt if enabled)
		ack |= DW1000_REGISTER_SYS_STATUS_RXDFR_MASK;
	}

	// Manage TX completion interrupt
	if ( sysStatusReg & DW1000_REGISTER_SYS_STATUS_TXFRS_MASK ) { // TXFRS

		trxStatus = DW1000_TRX_STATUS_IDLE;

		// Read TX timestamp
		encodeUint64(0, buf); // // init buffer the 64-bit buffer
		readSpi(DW1000_REGISTER_TX_TIME, buf, 5);
		lastTxTimestamp = decodeUint64(buf);

		lastTxOK = true;
 
#ifdef DECADUINO_DEBUG
		Serial.print("TX Frame OK. Tx timestamp=");
		printUint64(lastTxTimestamp);
#endif
		ack |= DW1000_REGISTER_SYS_STATUS_TXFRS_MASK;
	}

	// Acknoledge by writing '1' in all set bits in the System Event Status Register
	writeSpiUint32(DW1000_REGISTER_SYS_STATUS, ack);

#ifdef DECADUINO_DEBUG 
	Serial.println();
#endif
}


bool DecaDuino::hasTxSucceeded() {

	return lastTxOK;
}


uint64_t DecaDuino::alignDelayedTransmission ( uint64_t wantedDelay ) {

	return ((getSystemTimeCounter() + wantedDelay) & 0xFFFFFFFE00) + getAntennaDelay();
}


uint8_t DecaDuino::pdDataRequest(uint8_t* buf, uint16_t len) {

	return pdDataRequest(buf, len, false, 0);
}

uint8_t DecaDuino::pdDataRequest(uint8_t* buf, uint16_t len, uint8_t delayed, uint64_t time) {

	uint32_t ui32t;
	uint8_t tempbuf[8];

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"Request to send %dbyte(s): |", len);
	Serial.print((char*)debugStr);
	for (int i=0;i<len;i++) {
		sprintf((char*)debugStr,"%02x|", buf[i]);
		Serial.print((char*)debugStr);
	}
	Serial.println();
#endif

    #ifdef ARDUINO_DWM1001_DEV
    uint32_t prim = begin_atomic();
    {
    #else
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    #endif

		trxStatus = DW1000_TRX_STATUS_TX;

		// copy PSDU in tx buffer
		writeSpi(DW1000_REGISTER_TX_BUFFER, buf, len);

		// read tx frame control register
		ui32t = readSpiUint32(DW1000_REGISTER_TX_FCTRL);

		// set frame length
		ui32t = (ui32t & ~DW1000_REGISTER_TX_FCTRL_FRAME_LENGTH_MASK) | (len+2); // FCS is 2-bytes long
		writeSpiUint32(DW1000_REGISTER_TX_FCTRL, ui32t);

		if ( delayed ) { // if delayed transmission
			// send time
			encodeUint64 ( (time - getAntennaDelay() ) & 0x000000FFFFFFFE00, tempbuf); // time is 5-bytes long, 9 lsb=0
			writeSpi(DW1000_REGISTER_DX_TIME, tempbuf, 5);
			
			// set tx start bit and Transmitter Delayed Sendind bit
			writeSpiUint32(DW1000_REGISTER_SYS_CTRL, DW1000_REGISTER_SYS_CTRL_TXSTRT_MASK | DW1000_REGISTER_SYS_CTRL_TXDLYS_MASK);

		} else {
			// set tx start bit
			writeSpiUint32(DW1000_REGISTER_SYS_CTRL, DW1000_REGISTER_SYS_CTRL_TXSTRT_MASK);
		}

		lastTxOK = false;
	}

    #ifdef ARDUINO_DWM1001_DEV
    end_atomic(prim);
    #endif
/*
#ifdef DECADUINO_DEBUG 
	ui32t = readSpiUint32(DW1000_REGISTER_TX_FCTRL);
	sprintf((char*)debugStr,"TX_FCTRL=%08x\n", ui32t);
	Serial.print((char*)debugStr);
#endif
*/

	return true;
}


uint8_t DecaDuino::send(uint8_t* buf, uint16_t len) {

	return pdDataRequest(buf, len);
}


uint8_t DecaDuino::send(uint8_t* buf, uint16_t len, uint8_t delayed, uint64_t time) {

	return pdDataRequest(buf, len, delayed, time);
}


void DecaDuino::setRxBuffer(uint8_t* buf, uint16_t *len) {

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"Setting RX buffer address to 0x%08lx", (uint32_t)buf);
	Serial.println((char*)debugStr);
#endif

	rxData = buf;
	rxDataLen = len;
	rxDataLenMax = 0;
}


void DecaDuino::setRxBuffer(uint8_t* buf, uint16_t *len, uint16_t max) {

	setRxBuffer(buf, len);
	rxDataLenMax = max;
}


void DecaDuino::plmeRxEnableRequest(void) {

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"RX enable request");
	Serial.println((char*)debugStr);
#endif

	// set rx enable bit in system control register
	writeSpiUint32(DW1000_REGISTER_SYS_CTRL, DW1000_REGISTER_SYS_CTRL_RXENAB_MASK);

	trxStatus = DW1000_TRX_STATUS_RX;
}


void DecaDuino::plmeRxEnableRequest(uint16_t max) {

	plmeRxEnableRequest();
	rxDataLenMax = max;
}


void DecaDuino::plmeRxEnableRequest(uint8_t* buf, uint16_t *len) {

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"RX enable request with address buffer");
	Serial.println((char*)debugStr);
#endif

	setRxBuffer(buf, len);
	plmeRxEnableRequest(); 
}


void DecaDuino::plmeRxEnableRequest(uint8_t* buf, uint16_t *len, uint16_t max) {

	plmeRxEnableRequest(buf, len);
	rxDataLenMax = max;
}


void DecaDuino::plmeRxDisableRequest(void) {

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"RX disable request");
	Serial.println((char*)debugStr);
#endif

	// set transceiver off bit in system control register (go to idle mode)
	writeSpiUint32(DW1000_REGISTER_SYS_CTRL, DW1000_REGISTER_SYS_CTRL_TRXOFF_MASK);

	trxStatus = DW1000_TRX_STATUS_IDLE;
}


uint8_t DecaDuino::rxFrameAvailable(void) {

	if ( rxDataAvailable ) {
		rxDataAvailable = false;
		return true;
	}
	else return false;
}


uint8_t DecaDuino::rxFrameAvailable(uint8_t* buf, uint16_t *len) {

	return rxFrameAvailable(buf, len, 0);
}


uint8_t DecaDuino::rxFrameAvailable(uint8_t* buf, uint16_t *len, uint16_t max) {

	uint16_t i;

    #ifdef ARDUINO_DWM1001_DEV
    uint32_t prim = begin_atomic();
    {
    #else
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    #endif

		if ( rxDataAvailable ) {

			if ( max == 0 ) {
				for (i=0; i<*rxDataLen; i++)
					buf[i] = rxData[i];
			} else {
				for (i=0; i<*rxDataLen; i++)
					buf[i+max-*rxDataLen] = rxData[i];
			}

			*len = *rxDataLen;
			rxDataAvailable = false;
			return true;
		}
	}
    #ifdef ARDUINO_DWM1001_DEV
    end_atomic(prim);
    #endif
	return false;
}


uint8_t DecaDuino::getTrxStatus(void) {

	return trxStatus;
}


void DecaDuino::spi_send ( uint8_t u8 ) {

	SPI.transfer(u8);
}


void DecaDuino::spi_send ( uint16_t u16 ) {

	SPI.transfer16(u16);
}


void DecaDuino::spi_send ( uint8_t* buf, uint16_t len ) {

	int i;

	for (i=0; i<len; i++)
		SPI.transfer(buf[i]);
}


void DecaDuino::spi_receive ( uint8_t* buf, uint16_t len ) {

	int i;

	for (i=0; i<len; i++)
		buf[i] = SPI.transfer(0);
}


void DecaDuino::readSpi(uint8_t address, uint8_t* buf, uint16_t len) {

	uint8_t addr = 0 | (address & 0x3F) ; // Mask register address (6bits) and preserve MSb at low (Read) and no subaddress

    #ifdef ARDUINO_DWM1001_DEV
    uint32_t prim = begin_atomic();
    {
    #else
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    #endif
		SPI.beginTransaction(currentSPISettings);
		digitalWrite(_slaveSelectPin, LOW);
		spi_send(addr);
		spi_receive(buf,len);
		digitalWrite(_slaveSelectPin, HIGH);
		SPI.endTransaction();
	}
    #ifdef ARDUINO_DWM1001_DEV
    end_atomic(prim);
    #endif
}


void DecaDuino::readSpiSubAddress(uint8_t address, uint16_t subAddress, uint8_t* buf, uint16_t len) {

	uint8_t addr, sub_addr;

	addr = 0 | (address & 0x3F) | 0x40; // Mask register address (6bits), preserve MSb at low (Read) and set subaddress present bit (0x40)

	if ( subAddress < 0x80 ) {

		// This is a 2-bytes header SPI transaction

		sub_addr = 0 | (subAddress & 0x7F); // Mask register address (6bits)

        #ifdef ARDUINO_DWM1001_DEV
        uint32_t prim = begin_atomic();
        {
        #else
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
        #endif
			SPI.beginTransaction(currentSPISettings);
			digitalWrite(_slaveSelectPin, LOW);
			spi_send(addr);
			spi_send(sub_addr);
			spi_receive(buf,len);
			digitalWrite(_slaveSelectPin, HIGH); 
			SPI.endTransaction();
		}
        #ifdef ARDUINO_DWM1001_DEV
        end_atomic(prim);
        #endif

	} else {

		// This is a 3-bytes header SPI transaction
		
		uint8_t sub_addrL, sub_addrH;

		sub_addrL = 0x80 | (subAddress & 0x7F); // Extension Address Indicator (0x80) + low-order 7 bits of sub address
		sub_addrH = 0 | ((subAddress>>7) & 0xFF); // high-order 8 bits of sub address

        #ifdef ARDUINO_DWM1001_DEV
        uint32_t prim = begin_atomic();
        {
        #else
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
        #endif
			SPI.beginTransaction(currentSPISettings);
			digitalWrite(_slaveSelectPin, LOW);
			spi_send(addr);
			spi_send(sub_addrL);
			spi_send(sub_addrH);
			spi_receive(buf,len);
			digitalWrite(_slaveSelectPin, HIGH); 
			SPI.endTransaction();
		}
        #ifdef ARDUINO_DWM1001_DEV
        end_atomic(prim);
        #endif
	}
}


uint32_t DecaDuino::readSpiUint32(uint8_t address) {

	uint8_t buf[4];

	readSpi(address, buf, 4);
	return decodeUint32(buf);
}


void DecaDuino::writeSpi(uint8_t address, uint8_t* buf, uint16_t len) {

	uint8_t addr = 0 | (address & 0x3F) | 0x80; // Mask register address (6bits) and set MSb (Write) and no subaddress

    #ifdef ARDUINO_DWM1001_DEV
    uint32_t prim = begin_atomic();
    {
    #else
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    #endif
		SPI.beginTransaction(currentSPISettings);
		digitalWrite(_slaveSelectPin, LOW);
		spi_send(addr);
		spi_send(buf,len);
		digitalWrite(_slaveSelectPin, HIGH);
		SPI.endTransaction();
	}
    #ifdef ARDUINO_DWM1001_DEV
    end_atomic(prim);
    #endif
}


void DecaDuino::writeSpiSubAddress(uint8_t address, uint16_t subAddress, uint8_t* buf, uint16_t len) {

	uint8_t addr, sub_addr;

	addr = 0 | (address & 0x3F) | 0x80 | 0x40; // Mask register address (6bits), set MSb (Write) and set subaddress present bit (0x40)

	if ( subAddress < 0x80 ) {

		// This is a 2-bytes header SPI transaction

		sub_addr = 0 | (subAddress & 0x7F); // Mask register address (6bits)

        #ifdef ARDUINO_DWM1001_DEV
        uint32_t prim = begin_atomic();
        {
        #else
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
        #endif
			SPI.beginTransaction(currentSPISettings);
			digitalWrite(_slaveSelectPin, LOW);
			spi_send(addr);
			spi_send(sub_addr);
			spi_send(buf,len);
			digitalWrite(_slaveSelectPin, HIGH);
			SPI.endTransaction();
		}
        #ifdef ARDUINO_DWM1001_DEV
        end_atomic(prim);
        #endif

	} else {

		// This is a 3-bytes header SPI transaction
		/** @todo implement writeSpiSubAddress in case of a 3-bytes header SPI transaction */
	}
}


void DecaDuino::writeSpiUint32(uint8_t address, uint32_t ui32t) {

	uint8_t buf[4];

	encodeUint32(ui32t, buf);
	writeSpi(address, buf, 4);
}


uint16_t DecaDuino::decodeUint16 ( uint8_t *data ) {

	return 0 | (data[1] << 8) | data[0];
}


void DecaDuino::encodeUint16 ( uint16_t from, uint8_t *to ) {

	to[1] = (from & 0xFF00) >> 8;
	to[0] = from & 0xFF;
}


uint32_t DecaDuino::decodeUint32 ( uint8_t *data ) {

	return 0 | (data[3] << 24) | (data[2] << 16) | (data[1] << 8) | data[0];
}


void DecaDuino::encodeUint32 ( uint32_t from, uint8_t *to ) {

	to[3] = (from & 0xFF000000) >> 24;
	to[2] = (from & 0xFF0000) >> 16;
	to[1] = (from & 0xFF00) >> 8;
	to[0] = from & 0xFF;
}


uint64_t DecaDuino::decodeUint40 ( uint8_t *data )
{
	uint64_t tmp = 0;
	tmp = data[4];
	tmp = tmp << 32;
	tmp = tmp | decodeUint32(data);
	
	return tmp;
}


void DecaDuino::encodeUint40 ( uint64_t from, uint8_t *to )
{
	to[4] = (from & 0xFF00000000) >> 32;
	to[3] = (from & 0xFF000000) >> 24;
	to[2] = (from & 0xFF0000) >> 16;
	to[1] = (from & 0xFF00) >> 8;
	to[0] = from & 0xFF;
}


uint64_t DecaDuino::decodeUint64 ( uint8_t *data ) {

	uint64_t tmp = 0;
	tmp = decodeUint32(&data[4]); // | decodeUint32(data);
	tmp = tmp << 32;
	tmp = tmp | decodeUint32(data);
	
	return tmp;
}


void DecaDuino::encodeUint64 ( uint64_t from, uint8_t *to ) {

	to[7] = (from & 0xFF00000000000000) >> 56;
	to[6] = (from & 0xFF000000000000) >> 48;
	to[5] = (from & 0xFF0000000000) >> 40;
	to[4] = (from & 0xFF00000000) >> 32;
	to[3] = (from & 0xFF000000) >> 24;
	to[2] = (from & 0xFF0000) >> 16;
	to[1] = (from & 0xFF00) >> 8;
	to[0] = from & 0xFF;
}


float DecaDuino::decodeFloat ( uint8_t *data ) {

	typedef union _data {
		float f;
		char  s[4];
	} myData;

	myData q;

	q.s[0] = data[0];
	q.s[1] = data[1];
	q.s[2] = data[2];
	q.s[3] = data[3];

	return q.f;
}


void DecaDuino::encodeFloat ( float from, uint8_t *to ) {

	typedef union _data {
		float f;
		char  s[4];
	} myData;

	myData q;
	q.f = from;

	to[0] = q.s[0];
	to[1] = q.s[1];
	to[2] = q.s[2];
	to[3] = q.s[3];
}


void DecaDuino::printUint64 ( uint64_t ui64 ) {

	uint8_t buf[8];

	encodeUint64(ui64, buf);

	sprintf((char*)debugStr, "%08lx%08lx", decodeUint32(&buf[4]), decodeUint32(buf));
	Serial.print((char*)debugStr);
}


void DecaDuino::getSystemTimeCounter ( uint64_t *p ) {

	uint8_t buf[8];

	encodeUint64(0, buf); // init buffer the 64-bit buffer
	readSpi(DW1000_REGISTER_SYS_TIME, buf, 5);
	*p = decodeUint64(buf);
}


void DecaDuino::setPHRMode(uint8_t mode) {
	uint32_t ui32t;

	ui32t = readSpiUint32(DW1000_REGISTER_SYS_CFG);
	ui32t = ui32t & (~DW1000_REGISTER_SYS_CFG_PHR_MODE_MASK);
	ui32t |= mode << DW1000_REGISTER_SYS_CFG_PHR_MODE_SHIFT;
	writeSpiUint32(DW1000_REGISTER_SYS_CFG,ui32t);
}

uint8_t DecaDuino::getPHRMode(void) {
	uint32_t ui32t;

	ui32t = readSpiUint32(DW1000_REGISTER_SYS_CFG);
	ui32t = (ui32t & DW1000_REGISTER_SYS_CFG_PHR_MODE_MASK) >> DW1000_REGISTER_SYS_CFG_PHR_MODE_SHIFT;
		return (uint8_t)ui32t;
}

uint64_t DecaDuino::getSystemTimeCounter ( void ) {

	uint64_t p;

	getSystemTimeCounter(&p);

	return p;
}

uint64_t DecaDuino::getLastTxTimestamp() {

	return lastTxTimestamp;
}


uint64_t DecaDuino::getLastRxTimestamp() {

	return lastRxTimestamp;
}


double DecaDuino::getLastRxSkew() {

	return clkOffset;
}


uint16_t DecaDuino::getPanId() {

	uint8_t buf[2];

	readSpiSubAddress(DW1000_REGISTER_PANADR, DW1000_REGISTER_PANADR_PANID_OFFSET, buf, 2);
	return decodeUint16(buf);
}


uint16_t DecaDuino::getShortAddress() {

	uint8_t buf[2];

	readSpiSubAddress(DW1000_REGISTER_PANADR, DW1000_REGISTER_PANADR_SHORT_ADDRESS_OFFSET, buf, 2);
	return decodeUint16(buf);
}


uint64_t DecaDuino::getEuid() {

	uint8_t buf[8];

	readSpi(DW1000_REGISTER_EUI, buf, 8);
	return decodeUint64(buf);
}


void DecaDuino::setPanId(uint16_t panId) {

	uint8_t buf[2];

	encodeUint16(panId, buf);
	writeSpiSubAddress(DW1000_REGISTER_PANADR, DW1000_REGISTER_PANADR_PANID_OFFSET, buf, 2);
}


void DecaDuino::setShortAddress(uint16_t shortAddress) {

	uint8_t buf[2];

	encodeUint16(shortAddress, buf);
	writeSpiSubAddress(DW1000_REGISTER_PANADR, DW1000_REGISTER_PANADR_SHORT_ADDRESS_OFFSET, buf, 2);
}


void DecaDuino::setShortAddressAndPanId(uint16_t shortAddress, uint16_t panId) {

	setPanId(panId);
	setShortAddress(shortAddress);
}


int DecaDuino::setShortAddressAndPanId(uint32_t shortAddressPanId) {

	uint32_t ret;	

	writeSpiUint32(0x03, shortAddressPanId);
	ret = readSpiUint32(0x03);
	if ( ret != shortAddressPanId ) {
#ifdef DECADUINO_DEBUG
		Serial.println("Setting Short Address and PanId OK\n");
#endif
		return false;
	} else {
#ifdef DECADUINO_DEBUG
		Serial.println("Error while Setting Short Address and PanId\n");
#endif
		return true;
	}
}


uint8_t DecaDuino::getChannelRaw(void) {

	uint8_t buf;
 
 	readSpiSubAddress(DW1000_REGISTER_CHAN_CTRL, 0, &buf, 1);
 	return buf;
}

 
uint8_t DecaDuino::getChannel(void) {

	return getChannelRaw() & 0x0F;
}

uint32_t DecaDuino::getChanControl(void) {

	return readSpiUint32(DW1000_REGISTER_CHAN_CTRL);
}


uint8_t DecaDuino::getRxPrf(void) {

 	uint32_t ui32t;

	ui32t = readSpiUint32(DW1000_REGISTER_CHAN_CTRL);
	ui32t = ( ui32t & DW1000_REGISTER_CHAN_CTRL_RXPRF_MASK) >> 18;
	switch ((uint8_t)ui32t) {
		case 1: return 16;
		case 2: return 64;
	}
	return 0;
}


uint8_t DecaDuino::getTxPcode(void) {

 	uint32_t ui32t;

	ui32t = readSpiUint32(DW1000_REGISTER_CHAN_CTRL);
	ui32t = ( ui32t & DW1000_REGISTER_CHAN_CTRL_TX_PCODE_MASK) >> 22;
	return (uint8_t)ui32t;
}


uint8_t DecaDuino::getRxPcode(void) {

 	uint32_t ui32t;

	ui32t = readSpiUint32(DW1000_REGISTER_CHAN_CTRL);
	ui32t = ( ui32t & DW1000_REGISTER_CHAN_CTRL_RX_PCODE_MASK) >> 27;
	return (uint8_t)ui32t;
}

/* Channel configuration
 * Inspired from Decawave DW1000 API
 */

// Translation table giving the indexes for channel settings tables
static const int CHANNEL[] = {
    -1,
    0,
    1,
    2,
    3,
    4,
    5,
    -1,
    6
};

#define FS_CTRL_ID              0x2B            /* Frequency synthesiser control block */
/* offset from FS_CTRL_ID in bytes */
#define FS_PLLCFG_OFFSET        0x07            /* Frequency synthesiser Â– PLL configuration */
#define FS_PLLCFG_LEN           (4)
static const uint32_t FS_PLLCFG_CH[] = {
    0x09000407UL,                               /* Operating Channel 1 */
    0x08400508UL,                               /* Operating Channel 2 */
    0x08401009UL,                               /* Operating Channel 3 */
    0x08400508UL,                               /* Operating Channel 4 (same as 2) */
    0x0800041DUL,                               /* Operating Channel 5 */
    0x0800041DUL                                /* Operating Channel 7 (same as 5) */
};

/* offset from FS_CTRL_ID in bytes */
#define FS_PLLTUNE_OFFSET       0x0B            /* Frequency synthesiser Â– PLL Tuning */
#define FS_PLLTUNE_LEN          (1)
static const uint8_t FS_PLLTUNE_CH[] = {
    0x1E,                                       /* Operating Channel 1 */
    0x26,                                       /* Operating Channel 2 */
    0x56,                                       /* Operating Channel 3 */
    0x26,                                       /* Operating Channel 4 (same as 2) */
    0xBE,                                       /* Operating Channel 5 */
    0xBE                                        /* Operating Channel 7 (same as 5) */
};

#define RF_CONF_ID              0x28            /* Analog RF Configuration */
#define RF_CONF_LEN             (58)
/* offset from TX_CAL_ID in bytes */
#define RF_RXCTRLH_OFFSET       0x0B            /* Analog RX Control Register */
#define RF_RXCTRLH_LEN          (1)
#define RF_RXCTRLH_NBW          0xD8            /* RXCTRLH value for narrow bandwidth channels */
#define RF_RXCTRLH_WBW          0xBC            /* RXCTRLH value for wide bandwidth channels */
/* offset from TX_CAL_ID in bytes */
#define RF_TXCTRL_OFFSET        0x0C            /* Analog TX Control Register */
#define RF_TXCTRL_LEN           (4)
#define RF_TXCTRL_TXMTUNE_MASK  0x000001E0UL    /* Transmit mixer tuning register */
#define RF_TXCTRL_TXTXMQ_MASK   0x00000E00UL    /* Transmit mixer Q-factor tuning register */
static const uint32_t RF_TXCTRL[] = {
    0x00005C40UL,                               /* Operating Channel 1 */
    0x00045CA0UL,                               /* Operating Channel 2 */
    0x00086CC0UL,                               /* Operating Channel 3 */
    0x00045C80UL,                               /* Operating Channel 4 */
    0x001E3FE0UL,                               /* Operating Channel 5 */
    0x001E7DE0UL                                /* Operating Channel 7 */
};

#define CHAN_CTRL_TX_CHAN_MASK  0x0000000FUL    /* Supported channels are 1, 2, 3, 4, 5, and 7.*/
#define CHAN_CTRL_TX_CHAN_SHIFT (0)             /* Bits 0..3        TX channel number 0-15 selection */

#define CHAN_CTRL_RX_CHAN_MASK  0x000000F0UL
#define CHAN_CTRL_RX_CHAN_SHIFT (4)             /* Bits 4..7        RX channel number 0-15 selection */

#define CHAN_CTRL_RXFPRF_MASK   0x000C0000UL    /* Bits 18..19      Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */
#define CHAN_CTRL_RXFPRF_SHIFT  (18)
/* Specific RXFPRF configuration */
#define CHAN_CTRL_RXFPRF_4      0x00000000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */
#define CHAN_CTRL_RXFPRF_16     0x00040000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */
#define CHAN_CTRL_RXFPRF_64     0x00080000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */
#define CHAN_CTRL_TX_PCOD_MASK  0x07C00000UL    /* Bits 22..26      TX Preamble Code selection, 1 to 24. */
#define CHAN_CTRL_TX_PCOD_SHIFT (22)
#define CHAN_CTRL_RX_PCOD_MASK  0xF8000000UL    /* Bits 27..31      RX Preamble Code selection, 1 to 24. */
#define CHAN_CTRL_RX_PCOD_SHIFT (27)
/*offset 16 */
#define CHAN_CTRL_DWSFD         0x00020000UL    /* Bit 17 This bit enables a non-standard DecaWave proprietary SFD sequence. */
#define CHAN_CTRL_DWSFD_SHIFT   (17)
#define CHAN_CTRL_TNSSFD        0x00100000UL    /* Bit 20 Non-standard SFD in the transmitter */
#define CHAN_CTRL_TNSSFD_SHIFT  (20)
#define CHAN_CTRL_RNSSFD        0x00200000UL    /* Bit 21 Non-standard SFD in the receiver */
#define CHAN_CTRL_RNSSFD_SHIFT  (21)

#define LDE_IF_ID               0x2E            /* Leading edge detection control block */
/* offset from LDE_IF_ID in bytes */
#define LDE_REPC_OFFSET         0x2804  /* 16-bit configuration register for setting the replica avoidance coefficient */
#define LDE_REPC_LEN            (2)
// LDEÂ replica coefficient configuration base on rx pcode
static const uint16_t LDE_REPC[] = {
    0,
    0x5998,
    0x5998,
    0x51EA,
    0x428E,
    0x451E,
    0x2E14,
    0x8000,
    0x51EA,
    0x28F4,
    0x3332,
    0x3AE0,
    0x3D70,
    0x3AE0,
    0x35C2,
    0x2B84,
    0x35C2,
    0x3332,
    0x35C2,
    0x35C2,
    0x47AE,
    0x3AE0,
    0x3850,
    0x30A2,
    0x3850
};

bool DecaDuino::setChannel(uint8_t channel) {
    if ( ( channel != 6 ) && ( channel <= 7 ) && ( channel >= 1 ) ) {
        // PLL configuration
        writeSpiSubAddress(FS_CTRL_ID, FS_PLLCFG_OFFSET,
                (uint8_t*)&FS_PLLCFG_CH[CHANNEL[channel]], FS_PLLCFG_LEN);
        writeSpiSubAddress(FS_CTRL_ID, FS_PLLTUNE_OFFSET,
                (uint8_t*)&FS_PLLTUNE_CH[CHANNEL[channel]], FS_PLLTUNE_LEN);

        // Narrow/Wide Band configuration
        uint8_t rxctrlh;
        if (channel == 4 || channel == 7)
        {
            rxctrlh = RF_RXCTRLH_WBW;
        }
        else
        {
            rxctrlh = RF_RXCTRLH_WBW;
        }
        writeSpiSubAddress(RF_CONF_ID, RF_RXCTRLH_OFFSET,
                &rxctrlh, RF_RXCTRLH_LEN);

        // Analog TX control configuration
        writeSpiSubAddress(RF_CONF_ID, RF_TXCTRL_OFFSET,
                (uint8_t*)&RF_TXCTRL[channel], RF_TXCTRL_LEN);

		// select corresponding preamble code among valid values for selected (channel, PRF) pair; at least two values are available for each selection
        uint8_t pcode = 0;
		switch(channel){
			case 1:
				if(getRxPrf()==16) pcode = 2;
				else if(getRxPrf()==64) pcode = 9;
				break;
			case 2:
				if(getRxPrf()==16) pcode = 3;
				else if(getRxPrf()==64) pcode = 10;
				break;
			case 3:
				if(getRxPrf()==16) pcode = 6;
				else if(getRxPrf()==64) pcode = 11;
				break;
			case 4:
				if(getRxPrf()==16) pcode = 7;
				else if(getRxPrf()==64) pcode = 17;
				break;
			case 5:
				if(getRxPrf()==16) pcode = 4;
				else if(getRxPrf()==64) pcode = 12;
				break;
			case 7:
				if(getRxPrf()==16) pcode = 8;
				else if(getRxPrf()==64) pcode = 18;
				break;
		}

        uint16_t lde_repc = LDE_REPC[pcode];
        if (getDataRate() == DW1000_DATARATE_110KBPS)
        {
            lde_repc >>= 3;
        }
        writeSpiSubAddress(LDE_IF_ID, LDE_REPC_OFFSET,
                (uint8_t*)&lde_repc, LDE_REPC_LEN);

        uint32_t chan_ctrl = readSpiUint32(DW1000_REGISTER_CHAN_CTRL);
        chan_ctrl &= ~(CHAN_CTRL_TX_CHAN_MASK | CHAN_CTRL_RX_CHAN_MASK
            | CHAN_CTRL_TX_PCOD_MASK | CHAN_CTRL_RX_PCOD_MASK);

        chan_ctrl |= (CHAN_CTRL_TX_CHAN_MASK & (channel << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
              (CHAN_CTRL_RX_CHAN_MASK & (channel << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
              (CHAN_CTRL_TX_PCOD_MASK & (pcode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
              (CHAN_CTRL_RX_PCOD_MASK & (pcode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code

        writeSpiUint32(DW1000_REGISTER_CHAN_CTRL, chan_ctrl);

        uint32_t actual_chan_ctrl = getChanControl();
    #ifdef DECADUINO_DEBUG
        sprintf((char*)debugStr,"Expected CHAN_CTRL=0x%08x, Actual CHAN_CTRL=0x%08x", chan_ctrl, actual_chan_ctrl);
        Serial.println((char*)debugStr);
    #endif
        if ( actual_chan_ctrl == chan_ctrl )
            return true;
    }
    return false;
}


bool DecaDuino::setRxPrf(uint8_t prf) {

	uint32_t ui32t;

	if ( ( prf == 1 ) || ( prf == 2 ) ) {

		ui32t = readSpiUint32(DW1000_REGISTER_CHAN_CTRL);
		ui32t = ui32t & (~DW1000_REGISTER_CHAN_CTRL_RXPRF_MASK);
		ui32t |= prf << 18; 
		writeSpiUint32(DW1000_REGISTER_CHAN_CTRL, ui32t);
		return true;

	} else return false;
}


bool DecaDuino::setTxPcode(uint8_t pcode) {

	uint32_t ui32t;

 	if ( ( pcode > 0 ) && ( pcode <= 20 ) ) {

		ui32t = readSpiUint32(DW1000_REGISTER_CHAN_CTRL);
		ui32t = ui32t & (~DW1000_REGISTER_CHAN_CTRL_TX_PCODE_MASK);
		ui32t |= pcode << 22; 
		writeSpiUint32(DW1000_REGISTER_CHAN_CTRL, ui32t);
		return true;

	} else return false;
}


bool DecaDuino::setRxPcode(uint8_t pcode) {

	uint32_t ui32t;

 	if ( ( pcode > 0 ) && ( pcode <= 20 ) ) {

		ui32t = readSpiUint32(DW1000_REGISTER_CHAN_CTRL);
		ui32t = ui32t & (~DW1000_REGISTER_CHAN_CTRL_RX_PCODE_MASK);
		ui32t |= pcode << 27; 
		writeSpiUint32(DW1000_REGISTER_CHAN_CTRL, ui32t);
		return true;

	} else return false;
}


int DecaDuino::getPreambleLength(void) {

	uint32_t ui32t;
	uint32_t mask;
	int plength;
	mask = 0x003C0000; // bits 21, 20, 19 and 18 from DW1000_REGISTER_TX_FCTRL
	ui32t = readSpiUint32(DW1000_REGISTER_TX_FCTRL);
	ui32t = ui32t & mask;
	ui32t = ui32t >> 18;
	// Preamble length selection (Table 15, Page 73 from DW1000 User Manual)
	switch(ui32t){
		case 0x00000001:
			plength = 64;
			break;
		case 0x00000005:
			plength = 128;
			break;
		case 0x00000009:
			plength = 256;
			break;
		case 0x0000000D:
			plength = 512;
			break;
		case 0x00000002:
			plength = 1024;
			break;
		case 0x00000006:
			plength = 1536;
			break;
		case 0x0000000A:
			plength = 2048;
			break;
		case 0x00000003:
			plength = 4096;
			break;
		default:
			plength = 128;
			break;
	}

#ifdef DECADUINO_DEBUG
	sprintf((char*)debugStr,"TX_FCTRL=%08x\n", ui32t);
	Serial.print((char*)debugStr);
#endif

	return plength;
}

#define DRX_CONF_ID             0x27            /* Digital Receiver configuration */
#define DRX_CONF_LEN            (44)

/* offset from DRX_CONF_ID in bytes */
#define DRX_TUNE2_OFFSET        0x08    /* 7.2.40.5 Sub-Register 0x27:08 Â– DRX_TUNE2 */
#define DRX_TUNE2_LEN           (4)
uint32_t DRX_TUNE2[][2] = {             /* Row = PAC, Col = PRF */
    { 0x311A002DUL, 0x313B006BUL},      /* PAC 8 */
    { 0x331A0052UL, 0x333B00BEUL},      /* PAC 16 */
    { 0x351A009AUL, 0x353B015EUL},      /* PAC 32 */
    { 0x371A011DUL, 0x373B0296UL}       /* PAC 64 */
};

/* offset from DRX_CONF_ID in bytes */
#define DRX_TUNE4H_OFFSET       0x26    /* 7.2.40.10 Sub-Register 0x27:26 Â– DRX_TUNE4H */
#define DRX_TUNE4H_LEN          (2)
#define DRX_TUNE4H_MASK         0xFFFF
#define DRX_TUNE4H_PRE64        0x0010
#define DRX_TUNE4H_PRE128PLUS   0x0028

bool DecaDuino::setPreambleLength (int plength) {

	uint32_t ui32t;
	uint32_t mask;
    int recommended_pac_size_index;
	switch(plength){
		case 64:
			mask = 0x00040000;
            recommended_pac_size_index = 0;
			break;
		case 128:
			mask = 0x00140000;
            recommended_pac_size_index = 0;
			break;
		case 256:
			mask = 0x00240000;
            recommended_pac_size_index = 1;
			break;
		case 512:
			mask = 0x00340000;
            recommended_pac_size_index = 1;
			break;
		case 1024:
			mask = 0x00080000;
            recommended_pac_size_index = 2;
			break;
		case 1536:
			mask = 0x00180000;
            recommended_pac_size_index = 3;
			break;
		case 2048:
			mask = 0x00280000;
            recommended_pac_size_index = 3;
			break;
		case 4096:
			mask = 0x000C0000;
            recommended_pac_size_index = 3;
			break;
		default:
			return false;			
	}
	ui32t = readSpiUint32(DW1000_REGISTER_TX_FCTRL);
	ui32t = ui32t & 0xFFC3FFFF; // bits 21, 20, 19, 18 to zero
	ui32t |= mask;
	writeSpiUint32(DW1000_REGISTER_TX_FCTRL, ui32t);

    int prf_index = getRxPrf() == 16 ? 0 : 1;
    writeSpiSubAddress(DRX_CONF_ID, DRX_TUNE2_OFFSET,
            (uint8_t*)&DRX_TUNE2[recommended_pac_size_index][prf_index], DRX_TUNE2_LEN);

    uint16_t tune4h;
    if (plength > 64)
    {
        tune4h = DRX_TUNE4H_PRE128PLUS;
    }
    else
    {
        tune4h = DRX_TUNE4H_PRE64;
    }
    writeSpiSubAddress(DRX_CONF_ID, DRX_TUNE4H_OFFSET,
            (uint8_t*)&tune4h, DRX_TUNE4H_LEN);
	return true;		
}


uint16_t DecaDuino::getAntennaDelay() {

	return antennaDelay;
}


void DecaDuino::setAntennaDelay(uint16_t newAntennaDelay) {

	setAntennaDelayReg(newAntennaDelay);
	antennaDelay = newAntennaDelay;
}


uint16_t DecaDuino::getAntennaDelayReg(){

	uint8_t buf[2];

	readSpi(DW1000_REGISTER_TX_ANTD, buf, 2);
	return decodeUint16(buf);
}


void DecaDuino::setAntennaDelayReg(uint16_t newAntennaDelay) {

	uint8_t buf[2];

	encodeUint16(newAntennaDelay, buf);
	writeSpi(DW1000_REGISTER_TX_ANTD, buf, 2);
}



uint8_t DecaDuino::getTemperatureRaw() {

	uint8_t u8t;

    #ifdef ARDUINO_DWM1001_DEV
    uint32_t prim = begin_atomic();
    {
    #else
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    #endif

		u8t = 0x80; writeSpiSubAddress(0x28, 0x11, &u8t, 1); // 1. Write Sub-Register 28:11 1byte 0x80
		u8t = 0x0A; writeSpiSubAddress(0x28, 0x12, &u8t, 1); // 2. Write Sub-Register 28:12 1byte 0x0A
		u8t = 0x0F; writeSpiSubAddress(0x28, 0x12, &u8t, 1); // 3. Write Sub-Register 28:12 1byte 0x0F
		u8t = 0x01; writeSpiSubAddress(0x2A, 0x00, &u8t, 1); // 4. Write Register 2A:00 1byte 0x01
		u8t = 0x00; writeSpiSubAddress(0x2A, 0x00, &u8t, 1); // 5. Write Register 2A:00 1byte 0x00
		readSpiSubAddress(0x2A, 0x04, &u8t, 1); // 6. Read Register 2A:04 1byte 8 bit Temperature reading
	}
    #ifdef ARDUINO_DWM1001_DEV
    end_atomic(prim);
    #endif

	return u8t;
}


uint8_t DecaDuino::getVoltageRaw() {

	uint8_t u8t;

    #ifdef ARDUINO_DWM1001_DEV
    uint32_t prim = begin_atomic();
    {
    #else
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    #endif
		
		u8t = 0x80; writeSpiSubAddress(0x28, 0x11, &u8t, 1); // 1. Write Sub-Register 28:11 1byte 0x80
		u8t = 0x0A; writeSpiSubAddress(0x28, 0x12, &u8t, 1); // 2. Write Sub-Register 28:12 1byte 0x0A
		u8t = 0x0F; writeSpiSubAddress(0x28, 0x12, &u8t, 1); // 3. Write Sub-Register 28:12 1byte 0x0F
		u8t = 0x01; writeSpiSubAddress(0x2A, 0x00, &u8t, 1); // 4. Write Register 2A:00 1byte 0x01
		u8t = 0x00; writeSpiSubAddress(0x2A, 0x00, &u8t, 1); // 5. Write Register 2A:00 1byte 0x00
		readSpiSubAddress(0x2A, 0x03, &u8t, 1); // 6. Read Register 2A:03 1byte 8 bit Voltage reading
	}
    #ifdef ARDUINO_DWM1001_DEV
    end_atomic(prim);
    #endif

	return u8t;
}


float DecaDuino::getTemperature(void) {

	// Temperature (Â°C )= (SAR_LTEMP - (OTP_READ(Vtemp @ 23Â°C )) x 1.14) + 23
	// Todo: what is OTP_READ(Vtemp @ 23Â°C ) ?

	return 0;
}


float DecaDuino::getVoltage(void) {

	// Voltage (volts) = (SAR_LVBAT- (OTP_READ(Vmeas @ 3.3 V )) /173) + 3.3
	// Todo: what is OTP_READ(Vmeas @ 3.3 V ) ?

	return 0;
}


void DecaDuino::sleepRequest(void) {

	uint8_t ui8t;

#ifdef DECADUINO_DEBUG 
	sprintf((char*)debugStr,"sleep request");
	Serial.println((char*)debugStr);
#endif

	readSpiSubAddress(DW1000_REGISTER_AON_CFG0, DW1000_REGISTER_OFFSET_AON_CFG0, &ui8t, 1);
	ui8t |= DW1000_REGISTER_AON_CFG0_SLEEP_EN_MASK;
	writeSpiSubAddress(DW1000_REGISTER_AON_CFG0, DW1000_REGISTER_OFFSET_AON_CFG0, &ui8t, 1);

	readSpiSubAddress(DW1000_REGISTER_AON_CTRL, DW1000_REGISTER_OFFSET_AON_CTRL, &ui8t, 1);
	ui8t |= DW1000_REGISTER_AON_CTRL_UPL_CFG_MASK;
	writeSpiSubAddress(DW1000_REGISTER_AON_CTRL, DW1000_REGISTER_OFFSET_AON_CTRL, &ui8t, 1);
	delay(1);

	// The DWM1000 is now sleepping

	trxStatus = DW1000_TRX_STATUS_SLEEP;
}


void DecaDuino::deepsleepRequest(void) {

}


void DecaDuino::wakeRequest(void) {

}


float DecaDuino::getNLOSIndication(void) {

	float indicator = 0;
	uint8_t reg12[8];
	uint8_t reg15[14];
	uint16_t C;	//bytes 7 and 6 of reg12
	uint16_t F1;	//bytes 8 and 7 of reg15
	uint16_t F2;	//bytes 3 and 2 of reg12
	uint16_t F3;	//bytes 5 and 4 of reg12
 
	//read register 0x12:DW1000_REGISTER_RX_RFQUAL
	readSpi(DW1000_REGISTER_RX_RFQUAL, reg12, 8);
	C = reg12[7]*256 + reg12[6];
	F2 = reg12[3]*256 + reg12[2];
	F3 = reg12[5]*256+ reg12[4];

	//read register 0x15:DW1000_REGISTER_RX_TIME
	readSpi(DW1000_REGISTER_RX_TIME	, reg15, 14);
	F1 = reg15[8]*256 + reg12[7];

	//compute LOS/NLOS indicator
	indicator = 131072.0*C/(F1*F1 + F2*F2 + F3*F3);
#ifdef DECADUINO_DEBUG 
	Serial.printf("%d\n",C);
	Serial.printf("%d\n",F1);
	Serial.printf("%d\n",F2);
	Serial.printf("%d\n",F3);
	Serial.printf("i=%f\n",indicator);
#endif
	return indicator;
}

/* offset from DRX_CONF_ID in bytes */
#define DRX_TUNE0b_OFFSET       (0x02)  /* sub-register 0x02 is a 16-bit tuning register. */
#define DRX_TUNE0b_LEN          (2)
#define DRX_TUNE0b_MASK         0xFFFF  /* 7.2.40.2 Sub-Register 0x27:02 Â– DRX_TUNE0b */

/* offset from DRX_CONF_ID in bytes */
#define DRX_TUNE1b_OFFSET       0x06    /* 7.2.40.4 Sub-Register 0x27:06 Â– DRX_TUNE1b */
#define DRX_TUNE1b_LEN          (2)
#define DRX_TUNE1b_MASK         0xFFFF
#define DRX_TUNE1b_110K         0x0064
#define DRX_TUNE1b_850K_6M8     0x0020
#define DRX_TUNE1b_6M8_PRE64    0x0010

#define SYS_CFG_RXM110K         0x00400000UL    /* Receiver Mode 110 kbps data rate */

// SFD Threshold
static const uint16_t DRX_TUNE0b[] =
{
    0x000A,                                     /* 100 kbps */
    0x0001,                                     /* 850 kbps */
    0x0001                                      /* 6.8 Mbps */
};

#define TX_FCTRL_TXBR_MASK      0x00006000UL    /* bit mask to access Transmit Bit Rate */
static const uint32_t TX_FCTRL_TXBR[] = {
    0x00000000UL,                               /* 100 kbps */
    0x00002000UL,                               /* 850 kbps */
    0x00004000UL                                /* 6.8 Mbps */
};

dw1000_datarate_t DecaDuino::getDataRate() {
	uint32_t tx_fctrl = readSpiUint32(DW1000_REGISTER_TX_FCTRL);
    uint32_t tx_fctrl_txbr = tx_fctrl & TX_FCTRL_TXBR_MASK;
    for (int i = 0; i < sizeof(TX_FCTRL_TXBR); i++)
    {
        if (tx_fctrl_txbr == TX_FCTRL_TXBR[i]) return (dw1000_datarate_t)i;
    }
}

void DecaDuino::setDataRate(dw1000_datarate_t rate) {
    // DTUNE0
    writeSpiSubAddress(DRX_CONF_ID, DRX_TUNE0b_OFFSET,
            (uint8_t*)&DRX_TUNE0b[rate], DRX_TUNE0b_LEN);

    uint32_t tune1b;
	uint32_t sys_cfg = readSpiUint32(DW1000_REGISTER_SYS_CFG);
    if (rate == DW1000_DATARATE_110KBPS)
    {
        tune1b = DRX_TUNE1b_110K;
        sys_cfg |= SYS_CFG_RXM110K;
    }
    else
    {
        sys_cfg &= ~SYS_CFG_RXM110K;
        if (getPreambleLength() == 64)
        {
            tune1b = DRX_TUNE1b_6M8_PRE64;
        }
        else
        {
            tune1b = DRX_TUNE1b_850K_6M8;
        }
    }
    writeSpiUint32(DW1000_REGISTER_SYS_CFG, sys_cfg);
    writeSpiSubAddress(DRX_CONF_ID, DRX_TUNE1b_OFFSET,
            (uint8_t*)&tune1b, DRX_TUNE1b_LEN);

	uint32_t tx_fctrl = readSpiUint32(DW1000_REGISTER_TX_FCTRL);
    tx_fctrl &= ~TX_FCTRL_TXBR_MASK;
    tx_fctrl |= TX_FCTRL_TXBR[rate];
    writeSpiUint32(DW1000_REGISTER_TX_FCTRL, tx_fctrl);
}
