create_cell {VSS_L_2 VSS_L_3 VSS_L_4 VSS_L_5 VSS_L_6 VSS_L_7 VSS_L_8 VSS_L_9 VSS_L_10 VSS_L_11 VSS_L_12 VSS_L_13 VSS_L_14 VSS_R_2 VSS_R_3 VSS_R_4 VSS_R_5 VSS_R_6 VSS_R_7 VSS_R_8 VSS_R_9 VSS_R_10 VSS_R_11 VSS_R_12 VSS_R_13 VSS_R_14 VSS_T_2 VSS_T_3 VSS_T_4 VSS_T_5 VSS_T_6 VSS_T_7 VSS_T_8 VSS_T_9 VSS_T_10 VSS_B_2 VSS_B_3 VSS_B_4 VSS_B_5 VSS_B_7 VSS_B_8 VSS_B_9 VSS_B_10 PLL_VSS_i} PVSS1DGZ
create_cell {VDD_L_2 VDD_L_3 VDD_L_4 VDD_L_5 VDD_L_6 VDD_L_7 VDD_L_8 VDD_L_9 VDD_L_10 VDD_L_11 VDD_L_12 VDD_L_13 VDD_L_14 VDD_R_2 VDD_R_3 VDD_R_4 VDD_R_5 VDD_R_6 VDD_R_7 VDD_R_8 VDD_R_9 VDD_R_10 VDD_R_11 VDD_R_12 VDD_R_13 VDD_R_14 VDD_T_2 VDD_T_3 VDD_T_4 VDD_T_5 VDD_T_6 VDD_T_7 VDD_T_8 VDD_T_9 VDD_T_10 VDD_B_2 VDD_B_3 VDD_B_4 VDD_B_5 VDD_B_7 VDD_B_8 VDD_B_9 VDD_B_10 PLL_VDD_i} PVDD1DGZ
create_cell {VZZ_L_2 VZZ_L_3 VZZ_L_4 VZZ_R_2 VZZ_R_3 VZZ_R_4 VZZ_T_2 VZZ_T_3 VZZ_T_4 VZZ_T_5 VZZ_T_6 VZZ_T_7 VZZ_T_8 VZZ_B_2 VZZ_B_3 VZZ_B_4 VZZ_B_5 VZZ_B_6 VZZ_B_7 VZZ_B_8 PLL_VZZ_i} PVSS2DGZ
create_cell {V33_L_2 V33_L_3 V33_L_4 V33_R_2 V33_R_3 V33_R_4 V33_T_2 V33_T_3 V33_T_4 V33_T_5 V33_T_6 V33_T_7 V33_T_8 V33_B_3 V33_B_4 V33_B_5 V33_B_6 V33_B_7 V33_B_8} PVDD2DGZ
create_cell {V33_B_2 PLL_V33_i} PVDD2POC
create_cell {BREAKER_B_0 BREAKER_B_1} PRCUT
create_cell {VSS_B_6} PVSS1DGZ
create_cell {VDD_B_6} PVDD1DGZ
create_cell {corner_ul corner_ur corner_lr corner_ll} PCORNER
