AMDGPU_FENCE_FLAG_64BIT,VAR_0
AMDGPU_FENCE_FLAG_INT,VAR_1
CACHE_FLUSH_AND_INV_TS_EVENT,VAR_2
CP_EOP_DONE_DATA_CNTL__DATA_SEL__SHIFT,VAR_3
CP_EOP_DONE_DATA_CNTL__INT_SEL__SHIFT,VAR_4
EVENT_INDEX,FUNC_0
EVENT_TYPE,FUNC_1
PACKET3,FUNC_2
PACKET3_EVENT_WRITE_EOP,VAR_5
PACKET3_SET_CONFIG_REG,VAR_6
PACKET3_SET_CONFIG_REG_START,VAR_7
PACKET3_SH_ICACHE_ACTION_ENA,VAR_8
PACKET3_SH_KCACHE_ACTION_ENA,VAR_9
PACKET3_SURFACE_SYNC,VAR_10
PACKET3_TCL1_ACTION_ENA,VAR_11
PACKET3_TC_ACTION_ENA,VAR_12
amdgpu_ring_write,FUNC_3
lower_32_bits,FUNC_4
mmCP_COHER_CNTL2,VAR_13
upper_32_bits,FUNC_5
gfx_v6_0_ring_emit_fence,FUNC_6
ring,VAR_14
addr,VAR_15
seq,VAR_16
flags,VAR_17
write64bit,VAR_18
int_sel,VAR_19
