,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/AsFigo/apb_uvc_verilator.git,2023-11-19 16:20:14+00:00,APB UVC ported to Verilator,3,AsFigo/apb_uvc_verilator,720795855,SystemVerilog,apb_uvc_verilator,36,11,2024-01-24 02:12:03+00:00,[],https://api.github.com/licenses/gpl-3.0
1,https://github.com/iammituraj/pequeno_riscv.git,2023-12-08 22:22:43+00:00,Pequeno aka pqr5 is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I,1,iammituraj/pequeno_riscv,729319584,SystemVerilog,pequeno_riscv,24,11,2024-04-06 06:59:08+00:00,"['cpu', 'risc-v', 'rtl', 'system-verilog']",https://api.github.com/licenses/mit
2,https://github.com/The-OpenROAD-Project/megaboom.git,2023-12-13 21:04:40+00:00,,3,The-OpenROAD-Project/megaboom,731332420,SystemVerilog,megaboom,5263,10,2024-04-10 07:24:32+00:00,[],https://api.github.com/licenses/bsd-3-clause
3,https://github.com/RndMnkIII/PocketAlphaMission.git,2023-11-12 19:53:58+00:00,SNK ASO/Alpha Mission gateware IP Core,0,RndMnkIII/PocketAlphaMission,717853037,SystemVerilog,PocketAlphaMission,10799,8,2023-11-17 20:37:45+00:00,[],https://api.github.com/licenses/gpl-3.0
4,https://github.com/SahilPrabhu/RippleCarryAdder.git,2023-11-25 13:22:36+00:00,Project For Computer Aided Digital Design Course - UE22EC252A,0,SahilPrabhu/RippleCarryAdder,723375312,SystemVerilog,RippleCarryAdder,1244,6,2023-11-26 05:39:20+00:00,[],None
5,https://github.com/BigPig-Bro/Encoder_JPEG.git,2023-12-08 09:20:04+00:00,在FPGA端实现JPEG编码（开发中……,0,BigPig-Bro/Encoder_JPEG,729041824,SystemVerilog,Encoder_JPEG,7853,6,2024-03-15 11:52:50+00:00,[],None
6,https://github.com/nivag8899/HUST-Interface-Technology.git,2023-11-12 07:48:28+00:00,华中科技大学2021级计算机学院接口技术,0,nivag8899/HUST-Interface-Technology,717675026,SystemVerilog,HUST-Interface-Technology,35334,4,2024-03-15 12:27:45+00:00,[],None
7,https://github.com/yigitbektasgursoy/2x2-Filter-Convolution-in-SystemVerilog.git,2023-11-22 15:39:50+00:00,Kernel Image Convolution using SystemVerilog,0,yigitbektasgursoy/2x2-Filter-Convolution-in-SystemVerilog,722174857,SystemVerilog,2x2-Filter-Convolution-in-SystemVerilog,21,3,2024-02-23 18:22:39+00:00,[],None
8,https://github.com/pulp-platform/pulp-ethernet.git,2023-11-30 11:38:47+00:00,,0,pulp-platform/pulp-ethernet,725552140,SystemVerilog,pulp-ethernet,32180,3,2024-02-26 17:38:06+00:00,[],
9,https://github.com/Kholoud-Ebrahim/I2C_Master.git,2023-12-07 03:12:48+00:00,Implementation and Functional Verification of I2C Master using UVM methodology. ,1,Kholoud-Ebrahim/I2C_Master,728483231,SystemVerilog,I2C_Master,442,3,2023-12-28 08:45:28+00:00,[],None
10,https://github.com/FabulousMatin/CAD.git,2023-11-15 17:01:08+00:00,"Hardware design of simple neural networks such as maxnet and CNN, and re-designing a NN with Actel FPGA architecture",0,FabulousMatin/CAD,719199037,SystemVerilog,CAD,24274,3,2024-02-16 07:32:29+00:00,[],None
11,https://github.com/tonmoy18/aoc-verilog.git,2023-12-02 21:12:47+00:00,,0,tonmoy18/aoc-verilog,726605303,SystemVerilog,aoc-verilog,66,3,2024-04-01 05:49:26+00:00,[],https://api.github.com/licenses/mit
12,https://github.com/Kholoud-Ebrahim/SPI_Protocol.git,2023-12-09 00:31:51+00:00,UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.,0,Kholoud-Ebrahim/SPI_Protocol,729344526,SystemVerilog,SPI_Protocol,454,3,2023-12-28 08:45:29+00:00,[],None
13,https://github.com/wele0612/Kaiserlake.git,2023-11-30 05:25:21+00:00,"A pipelined, superscalar processor with UBC CPEN211 Simple-Risc-Machine ISA  |  使用UBC CPEN211 Simple-Risc-Machine指令集的超标量流水线CPU",0,wele0612/Kaiserlake,725422400,SystemVerilog,Kaiserlake,80,3,2024-02-25 23:28:46+00:00,[],None
14,https://github.com/Aquaticfuller/OpenExSys_NoC.git,2023-11-26 14:04:44+00:00,OpenExSys_NoC a mesh-based network on chip IP.,0,Aquaticfuller/OpenExSys_NoC,723701155,SystemVerilog,OpenExSys_NoC,291,3,2024-03-13 17:36:48+00:00,[],https://api.github.com/licenses/bsd-3-clause
15,https://github.com/sirampy/Team22.git,2023-11-17 10:11:21+00:00,A systemverilog implementation of a RiskV CPU,0,sirampy/Team22,719979129,SystemVerilog,Team22,9442,2,2024-04-08 14:58:16+00:00,[],None
16,https://github.com/Fraunhofer-AISEC/otbn-pq.git,2023-12-11 09:32:29+00:00,,1,Fraunhofer-AISEC/otbn-pq,730136010,SystemVerilog,otbn-pq,649,2,2024-02-13 16:56:25+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/sparshgup/ComputerArchitecture.git,2023-11-14 07:13:11+00:00,Impletations of Computer Architecture components and RISC-V CPU (SystemVerilog),0,sparshgup/ComputerArchitecture,718485195,SystemVerilog,ComputerArchitecture,4118,2,2023-12-03 22:39:55+00:00,"['computer-architecture', 'systemverilog', 'risc-v']",https://api.github.com/licenses/mit
18,https://github.com/manopers47/riscvCpu.git,2023-11-13 16:23:19+00:00,A keep it simple (and stupid) version of RISC-V implementation in RTL and simulation using Verilator,0,manopers47/riscvCpu,718219573,SystemVerilog,riscvCpu,37,2,2023-11-21 09:18:41+00:00,[],https://api.github.com/licenses/gpl-3.0
19,https://github.com/kitune-san/KFPCJr.git,2023-11-13 14:44:09+00:00,[WIP] PoC,0,kitune-san/KFPCJr,718177460,SystemVerilog,KFPCJr,36,2,2024-01-17 08:06:07+00:00,"['pcjr', 'verilog', 'fpga']",https://api.github.com/licenses/mit
20,https://github.com/andreemedeiros/Huffman-UVM.git,2023-12-15 17:50:47+00:00,Projeto de verificação UVM para um RTL de Decodificador de Huffman.,0,andreemedeiros/Huffman-UVM,732124947,SystemVerilog,Huffman-UVM,83,2,2024-01-25 00:42:21+00:00,"['huffman-algorithm', 'systemverilog', 'uvm']",https://api.github.com/licenses/mit
21,https://github.com/gopidontagani/Systemverilog_constraints.git,2023-11-12 02:01:24+00:00,,0,gopidontagani/Systemverilog_constraints,717612537,SystemVerilog,Systemverilog_constraints,221,2,2023-11-26 13:16:32+00:00,[],None
22,https://github.com/calewoodward/ro-spa-attack.git,2023-12-02 03:10:08+00:00,"Simple Power Analysis attack targeting RSA cryptomodule using ring oscillator programmed on Arria10 FPGA. Implementation of the paper ""FPGA-Based Remote Power Side-Channel Attacks"" by M. Zhao and G. Suh. ",0,calewoodward/ro-spa-attack,726317829,SystemVerilog,ro-spa-attack,286993,2,2024-04-11 17:57:52+00:00,[],https://api.github.com/licenses/gpl-3.0
23,https://github.com/Carl7yan/ahb-gpio.git,2023-11-25 08:36:48+00:00,,0,Carl7yan/ahb-gpio,723304928,SystemVerilog,ahb-gpio,1050,2,2024-04-02 12:39:25+00:00,[],None
24,https://github.com/davenardella/Arduino-FPGA.git,2023-11-20 17:05:50+00:00,Communication driver to exchange data between Arduino and an FPGA using SPI,0,davenardella/Arduino-FPGA,721252498,SystemVerilog,Arduino-FPGA,2344,2,2023-12-17 11:06:10+00:00,[],https://api.github.com/licenses/mit
25,https://github.com/Undec1ded/FPGA-create-unravel-music-with-pmod-da2.git,2023-11-24 11:56:57+00:00,,0,Undec1ded/FPGA-create-unravel-music-with-pmod-da2,722981138,SystemVerilog,FPGA-create-unravel-music-with-pmod-da2,151,2,2023-12-01 16:18:37+00:00,[],None
26,https://github.com/ahmedsherif99/picoMIPS-Implementation-for-an-Affine-Transformation-Algorithm.git,2023-11-21 09:40:52+00:00,,0,ahmedsherif99/picoMIPS-Implementation-for-an-Affine-Transformation-Algorithm,721548188,SystemVerilog,picoMIPS-Implementation-for-an-Affine-Transformation-Algorithm,8968,2,2024-03-26 17:16:21+00:00,[],None
27,https://github.com/Mhd-Shah/Verification-of-D--flipflop-using-UVM.git,2023-11-19 00:55:37+00:00,Verification of D-FF using UVM on EDA playground,0,Mhd-Shah/Verification-of-D--flipflop-using-UVM,720597039,SystemVerilog,Verification-of-D--flipflop-using-UVM,93,2,2024-03-09 19:19:33+00:00,"['dflipflop', 'rtl-design', 'systemverilog', 'uvm-verification', 'verilog', 'verilog-hdl']",None
28,https://github.com/verification-explorer/sample_and_hold.git,2023-11-14 10:42:51+00:00,Fully differential sample and hold circuit,0,verification-explorer/sample_and_hold,718561951,SystemVerilog,sample_and_hold,8,2,2023-11-21 09:19:14+00:00,[],None
29,https://github.com/NikhilMukraj/spiking-neural-networks-hardware.git,2023-11-27 21:15:20+00:00,An FPGA design for simulating biological neurons,0,NikhilMukraj/spiking-neural-networks-hardware,724325411,SystemVerilog,spiking-neural-networks-hardware,408,2,2024-04-07 06:17:58+00:00,"['biological-neurons', 'fpga-accelerator', 'izhikevich-neurons', 'neural-network', 'systemverilog-hdl', 'verilog-project', 'computational-biology']",None
30,https://github.com/Aquaticfuller/OpenExSys_CoherentCache.git,2023-11-26 23:40:30+00:00,OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.,0,Aquaticfuller/OpenExSys_CoherentCache,723868785,SystemVerilog,OpenExSys_CoherentCache,1716,2,2024-03-13 17:36:16+00:00,[],https://api.github.com/licenses/bsd-3-clause
31,https://github.com/asimkhan8107/Counter-FC.git,2023-12-04 14:00:32+00:00,,0,asimkhan8107/Counter-FC,727257331,SystemVerilog,Counter-FC,3,2,2024-03-24 15:53:32+00:00,[],None
32,https://github.com/kreon/zybo_vga_out.git,2023-11-19 07:49:51+00:00,Digilent Zybo (version B.4) VGA OUT dynamic (moving point) frame generation Xilinx Vivado 2023.2,0,kreon/zybo_vga_out,720669643,SystemVerilog,zybo_vga_out,1772,1,2023-11-20 06:22:29+00:00,[],https://api.github.com/licenses/gpl-3.0
33,https://github.com/mgwang37/fp32_multi.git,2023-11-16 15:00:09+00:00,符合IEEE-754标准的fp32浮点乘法器(四级流水),0,mgwang37/fp32_multi,719623353,SystemVerilog,fp32_multi,21,1,2023-11-24 14:35:44+00:00,[],https://api.github.com/licenses/gpl-3.0
34,https://github.com/Carl7yan/synopsys_uvm_lab.git,2023-11-25 07:27:47+00:00,,0,Carl7yan/synopsys_uvm_lab,723289357,SystemVerilog,synopsys_uvm_lab,235,1,2023-11-25 08:18:51+00:00,[],None
35,https://github.com/Arc-Cloud/Team04-RISCV-Proj.git,2023-11-23 09:19:42+00:00,Repo for IAC autumn RISCV project,1,Arc-Cloud/Team04-RISCV-Proj,722495409,SystemVerilog,Team04-RISCV-Proj,7337,1,2024-01-31 14:38:33+00:00,[],None
36,https://github.com/ashwinkumar-sivakumar/msd_project_group_6_fall23.git,2023-11-09 23:39:26+00:00,Simulation of the scheduler portion of a memory controller capable serving a 12-core 4.8 GHz processor employing a single 16GB PC5- 38400 DIMM,1,ashwinkumar-sivakumar/msd_project_group_6_fall23,716813913,SystemVerilog,msd_project_group_6_fall23,1937,1,2024-03-21 23:54:45+00:00,[],None
37,https://github.com/ahmedsherif99/Bus-Arbiter-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin.git,2023-12-12 12:32:54+00:00,,0,ahmedsherif99/Bus-Arbiter-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin,730672135,SystemVerilog,Bus-Arbiter-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin,87,1,2024-03-29 02:41:57+00:00,[],None
38,https://github.com/vlsi-land/simpledsp.git,2023-11-10 12:38:06+00:00,Simple Arithmetic Logic Pipleline Unit,0,vlsi-land/simpledsp,717045068,SystemVerilog,simpledsp,151,1,2023-11-24 05:27:57+00:00,[],None
39,https://github.com/Carl7yan/apb-wdg.git,2023-11-25 08:41:18+00:00,,0,Carl7yan/apb-wdg,723305897,SystemVerilog,apb-wdg,1141,1,2023-11-25 08:44:31+00:00,[],None
40,https://github.com/jakujobi/BitBlaster_10bit_with_RAM.git,2023-12-02 22:50:14+00:00,,0,jakujobi/BitBlaster_10bit_with_RAM,726631176,SystemVerilog,BitBlaster_10bit_with_RAM,40692,1,2024-02-14 18:35:00+00:00,[],https://api.github.com/licenses/gpl-3.0
41,https://github.com/chms7/k423.git,2023-11-08 12:33:57+00:00,A RISC-V core,0,chms7/k423,716090163,SystemVerilog,k423,2373,1,2024-03-18 08:41:52+00:00,[],None
42,https://github.com/salunkead/SystemVerilog-Basics.git,2023-11-08 09:12:46+00:00,"In this repository, I have covered the basics of SytemVerilog.",0,salunkead/SystemVerilog-Basics,715999216,SystemVerilog,SystemVerilog-Basics,139,1,2023-12-26 11:40:40+00:00,[],None
43,https://github.com/Nonobari/ascon128.git,2023-11-22 08:36:51+00:00,SystemVerilog development of ASCON128 cryptograpic function,0,Nonobari/ascon128,722006107,SystemVerilog,ascon128,1033,1,2024-03-27 07:57:15+00:00,[],None
44,https://github.com/lightcharm/RISC-V-CPU.git,2023-12-09 18:42:55+00:00,processor with RISC-V architecture,0,lightcharm/RISC-V-CPU,729602244,SystemVerilog,RISC-V-CPU,180,1,2024-04-04 00:14:47+00:00,[],https://api.github.com/licenses/gpl-3.0
45,https://github.com/mohamedhazem511/verification_of_alu_using_SV.git,2023-12-12 00:10:05+00:00,verification of alu using system verilog,0,mohamedhazem511/verification_of_alu_using_SV,730445603,SystemVerilog,verification_of_alu_using_SV,372,1,2023-12-12 00:19:42+00:00,[],None
46,https://github.com/HocJ2me/LED-Blink-Verilog-PYNQ-Z2.git,2023-12-05 15:16:56+00:00,Blink Leds and simple pulse wave modulation on Pynq-Z2 board,0,HocJ2me/LED-Blink-Verilog-PYNQ-Z2,727787105,SystemVerilog,LED-Blink-Verilog-PYNQ-Z2,680,1,2023-12-20 07:42:33+00:00,[],None
47,https://github.com/bLeadDev/systemVerilog.git,2023-11-10 09:25:55+00:00,,0,bLeadDev/systemVerilog,716976828,SystemVerilog,systemVerilog,51571,1,2024-01-11 18:14:48+00:00,[],None
48,https://github.com/salunkead/Constraint-Problems.git,2023-11-07 10:28:25+00:00,"In this repository,i have solved constraint problems",0,salunkead/Constraint-Problems,715529970,SystemVerilog,Constraint-Problems,70,1,2023-12-27 05:31:09+00:00,[],None
49,https://github.com/salunkead/UVM-Basics-Example.git,2023-12-07 11:53:08+00:00,,0,salunkead/UVM-Basics-Example,728649690,SystemVerilog,UVM-Basics-Example,210,1,2023-12-26 11:40:35+00:00,[],None
50,https://github.com/MihaiRazvanIonut/Single_Cycle_MIPS.git,2023-11-08 07:31:02+00:00,Project made for AMD Autumn Practice 2023,0,MihaiRazvanIonut/Single_Cycle_MIPS,715962324,SystemVerilog,Single_Cycle_MIPS,5,1,2023-11-08 07:38:07+00:00,[],None
51,https://github.com/mrincognito01/Counters.git,2023-12-16 10:36:43+00:00,,0,mrincognito01/Counters,732335162,SystemVerilog,Counters,1,1,2023-12-16 10:52:11+00:00,[],None
52,https://github.com/bhuiyah/lc3sv.git,2023-12-14 18:43:17+00:00,Simulation of LC3 CPU in SystemVerilog,0,bhuiyah/lc3sv,731732160,SystemVerilog,lc3sv,583,1,2024-01-06 18:59:50+00:00,[],None
53,https://github.com/Bennybenassius/RV32I-Team15.git,2023-11-28 14:57:06+00:00,,0,Bennybenassius/RV32I-Team15,724670762,SystemVerilog,RV32I-Team15,18483,1,2024-02-19 13:53:15+00:00,[],None
54,https://github.com/GavinAndrews/konamicustoms.git,2023-11-07 20:21:29+00:00,Konami Customs for Arcade Games,0,GavinAndrews/konamicustoms,715780148,SystemVerilog,konamicustoms,84568,1,2023-11-28 11:23:11+00:00,[],https://api.github.com/licenses/mit
55,https://github.com/gfwozniak/nes.git,2023-11-25 00:31:48+00:00,,0,gfwozniak/nes,723212184,SystemVerilog,nes,30288,1,2023-12-24 21:19:19+00:00,[],None
56,https://github.com/monistode/ISA_stack.git,2023-11-26 10:03:35+00:00,An implementation of the RISC stack ISA spec from ISA-docs,0,monistode/ISA_stack,723638049,SystemVerilog,ISA_stack,20631,1,2023-11-29 08:14:43+00:00,"['cpu', 'fpga-soc', 'systemverilog']",None
57,https://github.com/mohamedtarek54/SPI_UVM.git,2023-12-07 15:41:42+00:00,UVM-Based verification environment to verify SPI module,0,mohamedtarek54/SPI_UVM,728742766,SystemVerilog,SPI_UVM,24,1,2023-12-17 12:09:45+00:00,[],None
58,https://github.com/shalikadulaj/Design-and-Implementation-of-a-Processor-Core.git,2023-11-19 03:23:54+00:00,test1,0,shalikadulaj/Design-and-Implementation-of-a-Processor-Core,720620581,SystemVerilog,Design-and-Implementation-of-a-Processor-Core,238,1,2024-01-15 00:28:11+00:00,[],None
59,https://github.com/salunkead/Functional-Coverage-Practice.git,2023-11-07 06:17:27+00:00,"In this Repository, I have covered all the concepts of functional coverage with code.",0,salunkead/Functional-Coverage-Practice,715436527,SystemVerilog,Functional-Coverage-Practice,93,1,2023-12-26 11:40:42+00:00,[],None
60,https://github.com/AhsanAliUet/pak-dsp.git,2023-11-09 16:36:32+00:00,Application class Digital Signal Processor that can be used in Signal Conditioning and Image Processing applications.,0,AhsanAliUet/pak-dsp,716680226,SystemVerilog,pak-dsp,74599,1,2023-12-16 10:51:54+00:00,[],None
61,https://github.com/Kholoud-Ebrahim/ALU.git,2023-11-29 15:03:07+00:00,"Verification of ALU using System Verilog, The 1st project for ITI 3 Months Digital Verification Track.",0,Kholoud-Ebrahim/ALU,725159726,SystemVerilog,ALU,108,1,2023-12-26 01:19:44+00:00,[],None
62,https://github.com/MaxWei250/aes_fpga.git,2023-12-12 13:17:14+00:00,,0,MaxWei250/aes_fpga,730689964,SystemVerilog,aes_fpga,39,1,2024-02-22 13:31:39+00:00,[],None
63,https://github.com/ManishPillai7/50-days-of-RTL.git,2023-11-09 06:03:42+00:00,Started from 9th of November 2023,0,ManishPillai7/50-days-of-RTL,716434557,SystemVerilog,50-days-of-RTL,150,1,2024-03-11 14:16:15+00:00,[],None
64,https://github.com/SSJ2085/SPI-VIP.git,2023-11-21 06:45:03+00:00,,0,SSJ2085/SPI-VIP,721483785,SystemVerilog,SPI-VIP,340,1,2023-11-21 07:45:57+00:00,[],None
65,https://github.com/1Abdulbasith/Abduls-front-end-project.git,2023-12-04 22:01:45+00:00,,0,1Abdulbasith/Abduls-front-end-project,727447080,SystemVerilog,Abduls-front-end-project,4151,1,2023-12-04 23:03:39+00:00,[],None
66,https://github.com/Robertwilcox/540_final_project.git,2023-11-22 19:24:03+00:00,,1,Robertwilcox/540_final_project,722267921,SystemVerilog,540_final_project,309661,1,2023-12-08 07:15:49+00:00,[],None
67,https://github.com/Engineer-Ayesha-Shafique/RISC-V-Pipelined-Processor-with-CSR.git,2023-12-06 16:17:02+00:00,,0,Engineer-Ayesha-Shafique/RISC-V-Pipelined-Processor-with-CSR,728289282,SystemVerilog,RISC-V-Pipelined-Processor-with-CSR,13390,1,2024-01-07 12:57:58+00:00,[],None
68,https://github.com/Devil-SX/Transformer_Accelerator.git,2023-11-08 07:56:02+00:00,,0,Devil-SX/Transformer_Accelerator,715971264,SystemVerilog,Transformer_Accelerator,57,1,2024-01-31 17:27:56+00:00,[],None
69,https://github.com/Ammar-Bin-Amir/SystemVerilog_Practice.git,2023-12-12 14:33:29+00:00,Practice Codes of SystemVerilog Language,0,Ammar-Bin-Amir/SystemVerilog_Practice,730723172,SystemVerilog,SystemVerilog_Practice,46,1,2024-03-02 06:26:41+00:00,"['systemverilog', 'vivado-simulator', 'vscode']",None
70,https://github.com/oskarwires/uart2.git,2023-12-16 19:15:03+00:00,SystemVerilog UART transciever,0,oskarwires/uart2,732467790,SystemVerilog,uart2,93,1,2024-02-04 17:12:40+00:00,"['systemverilog', 'uart-receiver', 'uart-transmitter', 'fpga']",https://api.github.com/licenses/gpl-3.0
71,https://github.com/fpgarevolution/FlyingCubes3D.git,2023-12-14 14:50:48+00:00,,1,fpgarevolution/FlyingCubes3D,731647251,SystemVerilog,FlyingCubes3D,35,1,2024-03-15 06:06:13+00:00,[],https://api.github.com/licenses/mit
72,https://github.com/daniel-sudz/comparch.git,2023-12-11 03:32:03+00:00,,0,daniel-sudz/comparch,730028903,SystemVerilog,comparch,519,1,2023-12-14 21:29:58+00:00,[],None
73,https://github.com/ahmedsherif99/High-Level-Synthesis-on-a-FFT-Butterfly-Algorithm.git,2023-11-21 08:40:42+00:00,,0,ahmedsherif99/High-Level-Synthesis-on-a-FFT-Butterfly-Algorithm,721524571,SystemVerilog,High-Level-Synthesis-on-a-FFT-Butterfly-Algorithm,11374,1,2024-03-11 21:43:17+00:00,[],None
74,https://github.com/404allen404/Crossbar.git,2023-11-28 14:50:01+00:00,,0,404allen404/Crossbar,724667452,SystemVerilog,Crossbar,33,1,2024-03-07 03:57:21+00:00,[],None
75,https://github.com/zrporz/ComputerOrganizationPipeLine.git,2023-12-14 15:02:51+00:00,CPU of Computer Organization 2023 Fall THUCST,0,zrporz/ComputerOrganizationPipeLine,731652125,SystemVerilog,ComputerOrganizationPipeLine,6001,1,2024-02-03 17:10:08+00:00,[],None
76,https://github.com/kitune-san/KF76489.git,2023-11-19 08:47:07+00:00,KF76489 - 76489-like Digital Complex Sound generator written in SystemVerilog,0,kitune-san/KF76489,720680890,SystemVerilog,KF76489,62,1,2024-03-08 09:23:12+00:00,"['fpga', 'sn76489', 'systemverilog', 'verilog']",https://api.github.com/licenses/mit
77,https://github.com/mgwang37/fp32_adder.git,2023-11-24 14:34:41+00:00,符合IEEE-754标准fp32浮点加法器(五级流水),0,mgwang37/fp32_adder,723040078,SystemVerilog,fp32_adder,19,1,2023-11-24 16:32:17+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/ad0bre/FloatingPOINTless.git,2023-11-21 10:38:59+00:00,General purpose CPU with a floating point co-processor,0,ad0bre/FloatingPOINTless,721571372,SystemVerilog,FloatingPOINTless,42,1,2023-12-17 20:52:30+00:00,[],None
79,https://github.com/lightcharm/Kuznyechik_cipher.git,2023-12-09 19:23:14+00:00,Kuznyechik cipher on the verilog ,0,lightcharm/Kuznyechik_cipher,729611753,SystemVerilog,Kuznyechik_cipher,141,1,2023-12-11 20:37:14+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/MasterPlayer/Analog-Device-AXI-Reconfiguration.git,2023-12-08 11:10:04+00:00,"FPGA Based reconfiguration interface from AXI to SPI Analog Device, holds readed data and sends data from AXI to AD over SPI/SDIO interface",0,MasterPlayer/Analog-Device-AXI-Reconfiguration,729079527,SystemVerilog,Analog-Device-AXI-Reconfiguration,10,1,2023-12-18 17:15:02+00:00,[],https://api.github.com/licenses/mit
81,https://github.com/andreemedeiros/SystemVerilog.git,2023-12-15 18:17:07+00:00,Soluções do curso: Introduction to System Verilog - Siemens.,0,andreemedeiros/SystemVerilog,732133055,SystemVerilog,SystemVerilog,285,1,2024-01-25 00:42:14+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/achellasamy/zk-SNARK.git,2023-11-15 21:19:22+00:00,Hardware acceleration of zk-SNARK,0,achellasamy/zk-SNARK,719289912,SystemVerilog,zk-SNARK,113,1,2024-03-07 01:12:06+00:00,[],None
83,https://github.com/andreemedeiros/CIC-Filter.git,2023-12-14 18:12:35+00:00,Cic Filter Analysis.,0,andreemedeiros/CIC-Filter,731722259,SystemVerilog,CIC-Filter,215,1,2024-03-24 04:42:31+00:00,[],None
84,https://github.com/haihaunguyen/RISCV_SIDA-TEST_STUPID.git,2023-11-24 17:42:16+00:00,,0,haihaunguyen/RISCV_SIDA-TEST_STUPID,723105394,SystemVerilog,RISCV_SIDA-TEST_STUPID,39,1,2023-12-07 16:40:40+00:00,[],None
85,https://github.com/Mark-S2004/ASIC-ATM-based-bank-system.git,2023-11-25 21:08:52+00:00,Electronic design automation (CSE312) final project. The project aims at practicing the complete ASIC flow by implementing the core of the bank ATM design as well as verification environment.,1,Mark-S2004/ASIC-ATM-based-bank-system,723495669,SystemVerilog,ASIC-ATM-based-bank-system,366,1,2023-12-22 17:43:24+00:00,[],None
86,https://github.com/chms7/chms_fpu.git,2023-12-03 06:22:39+00:00,,0,chms7/chms_fpu,726708650,SystemVerilog,chms_fpu,890,1,2024-03-18 08:34:23+00:00,[],None
87,https://github.com/theta-machines/t0-core.git,2023-11-15 01:18:09+00:00,Implementation of the T0 ISA,0,theta-machines/t0-core,718879550,SystemVerilog,t0-core,14,1,2023-11-17 06:37:06+00:00,[],https://api.github.com/licenses/cern-ohl-w-2.0
88,https://github.com/robfinch/Qupls.git,2023-11-21 03:29:44+00:00,Qupls 64-bit processor core,0,robfinch/Qupls,721430812,SystemVerilog,Qupls,42531,1,2024-02-22 08:53:22+00:00,[],None
89,https://github.com/hamza-akhtar-dev/riscv-processor-3-stage-pipelined.git,2023-12-09 19:26:50+00:00,,0,hamza-akhtar-dev/riscv-processor-3-stage-pipelined,729612586,SystemVerilog,riscv-processor-3-stage-pipelined,13,1,2023-12-30 13:50:24+00:00,[],None
90,https://github.com/Carl7yan/h2p.git,2023-11-25 08:28:26+00:00,,0,Carl7yan/h2p,723303071,SystemVerilog,h2p,2373,1,2023-11-25 08:30:07+00:00,[],None
91,https://github.com/MaximilianHq/Canway-s-Game-Of-Life.git,2023-11-16 14:26:11+00:00,,0,MaximilianHq/Canway-s-Game-Of-Life,719608168,SystemVerilog,Canway-s-Game-Of-Life,34,1,2024-01-04 11:47:27+00:00,[],None
92,https://github.com/dsheffie/rv32core.git,2023-11-14 02:21:10+00:00,,0,dsheffie/rv32core,718406883,SystemVerilog,rv32core,9008,1,2023-11-20 17:20:32+00:00,[],None
93,https://github.com/Ali-Mokhtar02/ALSU-Verilog-Code-and-UVM-testbench.git,2023-11-14 15:27:44+00:00,,0,Ali-Mokhtar02/ALSU-Verilog-Code-and-UVM-testbench,718680569,SystemVerilog,ALSU-Verilog-Code-and-UVM-testbench,352,1,2024-02-28 01:50:23+00:00,[],None
94,https://github.com/Shoaken/ELEC6234-picoMIPS.git,2023-11-09 11:35:37+00:00,,0,Shoaken/ELEC6234-picoMIPS,716554809,SystemVerilog,ELEC6234-picoMIPS,2596,1,2024-04-08 14:49:55+00:00,[],None
95,https://github.com/RoaLogic/ahb3lite_sdram_ctrl.git,2023-11-08 23:32:04+00:00,AHB3 Lite SDRAM Controller,0,RoaLogic/ahb3lite_sdram_ctrl,716337358,SystemVerilog,ahb3lite_sdram_ctrl,1190,1,2024-01-25 07:22:39+00:00,[],
96,https://github.com/caob16/Image-decompressor.git,2023-11-07 05:19:50+00:00,,0,caob16/Image-decompressor,715419665,SystemVerilog,Image-decompressor,1698,0,2023-11-07 05:20:57+00:00,[],None
97,https://github.com/qchen4/EE271Lab4.git,2023-11-18 07:15:34+00:00,,0,qchen4/EE271Lab4,720342083,SystemVerilog,EE271Lab4,4,0,2023-11-18 07:16:27+00:00,[],None
98,https://github.com/ChUrl/quartus-8-bit-cpu.git,2023-11-09 23:26:47+00:00,,0,ChUrl/quartus-8-bit-cpu,716810998,SystemVerilog,quartus-8-bit-cpu,23,0,2023-11-09 23:27:10+00:00,[],None
99,https://github.com/samarr-parmaar/lab5_new.git,2023-11-07 22:37:59+00:00,,0,samarr-parmaar/lab5_new,715820796,SystemVerilog,lab5_new,27,0,2023-11-07 22:40:25+00:00,[],None
100,https://github.com/kellylove1987/cpu.git,2023-11-23 07:32:07+00:00,,0,kellylove1987/cpu,722456653,SystemVerilog,cpu,4383,0,2023-11-23 07:32:29+00:00,[],https://api.github.com/licenses/apache-2.0
101,https://github.com/aishwaryaavarwad/MSD_Final_Project.git,2023-11-07 00:38:06+00:00,MSD Memory Controller DDR5,0,aishwaryaavarwad/MSD_Final_Project,715346006,SystemVerilog,MSD_Final_Project,572,0,2023-11-10 04:59:50+00:00,[],None
102,https://github.com/ShutterSpeedLabs/SystemVerilogPartOne.git,2023-11-21 05:10:49+00:00,,0,ShutterSpeedLabs/SystemVerilogPartOne,721456116,SystemVerilog,SystemVerilogPartOne,396,0,2023-11-21 06:32:36+00:00,[],None
103,https://github.com/Kamalesh377/single-cycle-processor.git,2023-11-18 05:42:14+00:00,,1,Kamalesh377/single-cycle-processor,720321406,SystemVerilog,single-cycle-processor,38,0,2023-11-18 05:45:43+00:00,[],None
104,https://github.com/rykent/SHA256_core.git,2023-11-28 06:33:22+00:00,SHA256 Core FPGA Implemenation,0,rykent/SHA256_core,724474041,SystemVerilog,SHA256_core,9,0,2023-11-28 06:34:31+00:00,[],None
105,https://github.com/tornupnegatives/fletchers-checksum.git,2023-11-25 20:29:38+00:00,Parameterized SystemVerilog Implementation of Fletcher's Checksum,0,tornupnegatives/fletchers-checksum,723487389,SystemVerilog,fletchers-checksum,2,0,2023-12-01 06:02:44+00:00,[],None
106,https://github.com/manmohanverma1234/register_file.git,2023-12-03 06:31:53+00:00,,0,manmohanverma1234/register_file,726710535,SystemVerilog,register_file,280,0,2023-12-03 06:53:49+00:00,[],None
107,https://github.com/mithraapoorva/axi_scoreboard.git,2023-12-05 09:00:00+00:00,,0,mithraapoorva/axi_scoreboard,727631839,SystemVerilog,axi_scoreboard,18,0,2023-12-05 09:08:34+00:00,[],None
108,https://github.com/mik0lam/comporgfinal.git,2023-12-08 19:58:56+00:00,,0,mik0lam/comporgfinal,729283077,SystemVerilog,comporgfinal,8,0,2023-12-08 21:12:19+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/dineshannayya/riscduino_dcore_gf180.git,2023-11-17 10:51:31+00:00,Riscduino Dual core target to GF180nm,2,dineshannayya/riscduino_dcore_gf180,719994055,SystemVerilog,riscduino_dcore_gf180,7975,0,2023-12-03 15:30:36+00:00,[],https://api.github.com/licenses/apache-2.0
110,https://github.com/dungxnef/RISCV32i_edu.git,2023-12-09 20:43:26+00:00,,0,dungxnef/RISCV32i_edu,729629241,SystemVerilog,RISCV32i_edu,3999,0,2023-12-09 20:49:22+00:00,[],None
111,https://github.com/kavanachidananda/axi_scoreboard1.git,2023-12-04 10:45:00+00:00,,0,kavanachidananda/axi_scoreboard1,727177621,SystemVerilog,axi_scoreboard1,28,0,2023-12-04 10:45:26+00:00,[],None
112,https://github.com/JosephPopo/Chisel_Formal.git,2023-12-11 19:36:11+00:00,,0,JosephPopo/Chisel_Formal,730374740,SystemVerilog,Chisel_Formal,3340,0,2023-12-12 00:42:11+00:00,[],None
113,https://github.com/JustCryen/wannabe-CPU.git,2023-12-11 10:17:45+00:00,"An early version of a CPU, it's likely a hybrid between CISC and RISC architectures.",0,JustCryen/wannabe-CPU,730154360,SystemVerilog,wannabe-CPU,298,0,2024-02-19 23:27:51+00:00,[],None
114,https://github.com/PratMaha/bsg_manycore_ISA.git,2023-12-07 18:48:44+00:00,This repository contains folders consisting of files required for each of the ISAs supported by bsg_manycore,0,PratMaha/bsg_manycore_ISA,728813691,SystemVerilog,bsg_manycore_ISA,33,0,2024-01-17 18:27:38+00:00,[],None
115,https://github.com/minghungumich/TestSetup-Intel16OpenTitanSoC.git,2023-11-18 03:50:32+00:00,,0,minghungumich/TestSetup-Intel16OpenTitanSoC,720299161,SystemVerilog,TestSetup-Intel16OpenTitanSoC,44149,0,2023-11-20 04:49:36+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/joeya20/ece6463-proj.git,2023-12-15 21:10:35+00:00,,0,joeya20/ece6463-proj,732179816,SystemVerilog,ece6463-proj,7554,0,2023-12-15 21:11:28+00:00,[],None
117,https://github.com/kiran-vuksanaj/glow-trails.git,2023-11-07 20:12:05+00:00,6.205 final project: kiranv + giniya,0,kiran-vuksanaj/glow-trails,715777146,SystemVerilog,glow-trails,107,0,2023-11-19 21:08:51+00:00,[],None
118,https://github.com/RuchchaSD/RISCV32I_pipelined_processor.git,2023-12-07 05:05:16+00:00,This repository contains a system verilog implementation of risc v pipelined processor with MEMCOPY and MUL additional instructions,0,RuchchaSD/RISCV32I_pipelined_processor,728510906,SystemVerilog,RISCV32I_pipelined_processor,596,0,2023-12-07 05:05:22+00:00,[],None
119,https://github.com/sifferman/structs.git,2023-11-18 22:21:14+00:00,Examples of how to use structures in IEEE 1800 SystemVerilog.,0,sifferman/structs,720572296,SystemVerilog,structs,17,0,2024-01-07 16:45:10+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/KoraSHughes/LLMCodeGen.git,2023-11-17 21:17:58+00:00,,0,KoraSHughes/LLMCodeGen,720221369,SystemVerilog,LLMCodeGen,264531,0,2024-04-09 13:31:55+00:00,[],None
121,https://github.com/Kur02/Uni_Notes-Homework.git,2023-12-05 12:35:43+00:00,Contains modules of FriedrichSchillerUniversity Jena,0,Kur02/Uni_Notes-Homework,727716241,SystemVerilog,Uni_Notes-Homework,916154,0,2024-02-01 19:36:05+00:00,[],None
122,https://github.com/nguyendaithien/IP_WIDE-ALU.git,2023-11-11 01:06:18+00:00,new IP ,0,nguyendaithien/IP_WIDE-ALU,717272704,SystemVerilog,IP_WIDE-ALU,20,0,2023-11-11 01:56:19+00:00,[],None
123,https://github.com/AVprog/UVM_helloworld.git,2023-11-21 10:43:51+00:00,,0,AVprog/UVM_helloworld,721573418,SystemVerilog,UVM_helloworld,5,0,2023-11-21 10:43:59+00:00,[],None
124,https://github.com/mill-lab/kcu1500_routex.git,2023-11-28 06:07:04+00:00,,0,mill-lab/kcu1500_routex,724465846,SystemVerilog,kcu1500_routex,11,0,2023-11-28 06:08:18+00:00,[],None
125,https://github.com/K-Kielak/tlv-exercises.git,2023-11-13 19:51:59+00:00,Repository to learn Verilog and TL-Verilog. Leads to RISC-V CPU hardware implementation,0,K-Kielak/tlv-exercises,718298899,SystemVerilog,tlv-exercises,75,0,2023-11-23 10:25:45+00:00,[],None
126,https://github.com/romanirofaeil/ALU_Testbench.git,2023-11-08 08:41:24+00:00,,0,romanirofaeil/ALU_Testbench,715987136,SystemVerilog,ALU_Testbench,6,0,2023-11-08 09:15:31+00:00,[],None
127,https://github.com/bkimk/LC3-ISA.git,2023-11-08 20:10:30+00:00,"Microprocessor on Vivado, AMD Spartan-7 FPGA",0,bkimk/LC3-ISA,716282179,SystemVerilog,LC3-ISA,29,0,2023-11-09 17:42:39+00:00,[],None
128,https://github.com/ienseong/foc_clarke.git,2023-11-09 22:03:15+00:00,,0,ienseong/foc_clarke,716790476,SystemVerilog,foc_clarke,420,0,2023-11-09 22:04:54+00:00,[],None
129,https://github.com/AVprog/UVM-example.git,2023-11-16 10:29:14+00:00,,0,AVprog/UVM-example,719513439,SystemVerilog,UVM-example,6,0,2023-11-16 10:31:17+00:00,[],None
130,https://github.com/michealsafwat/ALU-Verification-using-Systemverilog.git,2023-12-07 21:01:46+00:00,ITI Digital IC Verification Graduation Project,0,michealsafwat/ALU-Verification-using-Systemverilog,728855333,SystemVerilog,ALU-Verification-using-Systemverilog,52,0,2023-12-07 21:07:31+00:00,[],None
131,https://github.com/suhan0123/axi4_testbech.git,2023-12-11 03:54:57+00:00,Test_bench,0,suhan0123/axi4_testbech,730033978,SystemVerilog,axi4_testbech,120,0,2023-12-11 04:08:26+00:00,[],None
132,https://github.com/hghe/Lab-Project-DLD---Carsten-and-Gabe.git,2023-11-10 22:49:03+00:00,,0,hghe/Lab-Project-DLD---Carsten-and-Gabe,717246773,SystemVerilog,Lab-Project-DLD---Carsten-and-Gabe,73139,0,2023-11-10 23:01:20+00:00,[],None
133,https://github.com/Antonia2000/Request_Acknowledge_UVM.git,2023-12-11 11:49:08+00:00,,0,Antonia2000/Request_Acknowledge_UVM,730189090,SystemVerilog,Request_Acknowledge_UVM,8,0,2023-12-11 11:51:25+00:00,[],None
134,https://github.com/fedejone/test_pattern_generator.git,2023-12-01 23:53:48+00:00,,0,fedejone/test_pattern_generator,726281989,SystemVerilog,test_pattern_generator,807,0,2023-12-01 23:54:34+00:00,[],None
135,https://github.com/sssabry/systemverilog.git,2023-12-15 23:02:19+00:00,practice HDL modules - prep work for FPGA dev project,0,sssabry/systemverilog,732203079,SystemVerilog,systemverilog,4,0,2023-12-15 23:21:47+00:00,[],None
136,https://github.com/muzafferkal/jtag-axi-bridge.git,2023-11-20 18:21:33+00:00,"jtag to axi (lite) bridge, starting with pulp risc-v debug components",0,muzafferkal/jtag-axi-bridge,721280979,SystemVerilog,jtag-axi-bridge,70,0,2023-11-20 18:34:59+00:00,[],https://api.github.com/licenses/apache-2.0
137,https://github.com/pmonserrat/RISCV.ISDIGI.2324.git,2023-11-28 17:49:44+00:00,RISCV 2023-2024,0,pmonserrat/RISCV.ISDIGI.2324,724743040,,RISCV.ISDIGI.2324,3,0,2024-01-30 18:31:57+00:00,[],None
138,https://github.com/Lentscode/SystemVerilog.git,2023-12-01 08:59:53+00:00,,0,Lentscode/SystemVerilog,725970976,SystemVerilog,SystemVerilog,32,0,2024-02-01 10:08:05+00:00,[],None
139,https://github.com/Chandlerxlnx/vivado_example.git,2023-11-13 05:20:46+00:00,,0,Chandlerxlnx/vivado_example,717979939,SystemVerilog,vivado_example,530,0,2023-11-22 09:57:49+00:00,[],https://api.github.com/licenses/apache-2.0
140,https://github.com/AnushaShakkara/memory_controller.git,2023-11-10 17:39:43+00:00,Scheduler portion of memory controller,0,AnushaShakkara/memory_controller,717160089,SystemVerilog,memory_controller,120,0,2023-12-31 06:53:21+00:00,[],None
141,https://github.com/MrDoomsday/Ethernet.git,2023-12-09 19:37:01+00:00,"IP-cores for Ethernet. 1G MAC, Coder/Decoder 64b/66b, UDP",0,MrDoomsday/Ethernet,729614884,SystemVerilog,Ethernet,24,0,2023-12-20 12:36:29+00:00,[],None
142,https://github.com/jbdavid-inno/analog-uvm-tb.git,2023-11-13 22:27:12+00:00,auto tb generation for AMS designs . Quickly Build a UVM bench for an arbitrary analog design with external register controls,0,jbdavid-inno/analog-uvm-tb,718346401,SystemVerilog,analog-uvm-tb,43,0,2024-01-02 22:33:03+00:00,[],None
143,https://github.com/deekshithtirumala/verilog.git,2023-11-10 13:00:10+00:00,,0,deekshithtirumala/verilog,717053383,SystemVerilog,verilog,5,0,2023-11-10 13:05:17+00:00,[],None
144,https://github.com/aGhandhii/pipelined-arm64-processor.git,2023-11-11 19:18:57+00:00,A 5-stage pipelined 64-bit ARM processor; implemented in SystemVerilog,0,aGhandhii/pipelined-arm64-processor,717539375,SystemVerilog,pipelined-arm64-processor,1485,0,2023-11-12 23:01:52+00:00,"['arm64', 'computer-architecture', 'legv8-arm', 'pipelined-processor', 'systemverilog']",None
145,https://github.com/MasterPlayer/axi_memory_writer_pkt_intr.git,2023-11-21 16:15:45+00:00,Component for writing data from axi-stream to axi-full with support interrupt signal for each packet. packet size cannot greater MAX_BURST words count. Simple component,0,MasterPlayer/axi_memory_writer_pkt_intr,721714784,SystemVerilog,axi_memory_writer_pkt_intr,34,0,2023-11-21 16:15:54+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/NavyaVernekar/System-Verilog-Projects.git,2023-11-23 04:50:44+00:00,,0,NavyaVernekar/System-Verilog-Projects,722409862,SystemVerilog,System-Verilog-Projects,8,0,2023-11-23 04:55:52+00:00,[],None
147,https://github.com/nebhrajani-a/ieee-fpga-workshop.git,2023-11-09 04:45:53+00:00,,1,nebhrajani-a/ieee-fpga-workshop,716414045,SystemVerilog,ieee-fpga-workshop,12,0,2023-11-09 06:58:40+00:00,[],None
148,https://github.com/IcaroMendes00/Verifica-o-Funcional-de-Sistemas-Digitais.git,2023-11-08 00:54:15+00:00,Repositório destinado à disciplina de Verificação Funcional de Sistemas Digitais,0,IcaroMendes00/Verifica-o-Funcional-de-Sistemas-Digitais,715853847,SystemVerilog,Verifica-o-Funcional-de-Sistemas-Digitais,4,0,2023-11-08 01:02:20+00:00,[],None
149,https://github.com/prydin/dds.git,2023-11-16 23:00:33+00:00,DDS,0,prydin/dds,719793398,SystemVerilog,dds,109,0,2023-11-16 23:03:30+00:00,[],None
150,https://github.com/sergiupopescu22/Microprocessor_Verilog.git,2023-11-17 18:40:27+00:00,"This repo contains the digital design implementation in System Verilog for a simple microprocessor, ROM and SRAM. ",0,sergiupopescu22/Microprocessor_Verilog,720175507,SystemVerilog,Microprocessor_Verilog,494,0,2023-11-17 19:03:25+00:00,[],None
151,https://github.com/bumjoooon/ohshitgit.git,2023-11-24 01:07:08+00:00,this repository made for oh shit git test code,0,bumjoooon/ohshitgit,722793763,SystemVerilog,ohshitgit,2,0,2023-11-24 01:46:02+00:00,[],None
152,https://github.com/Allie09/DLD-Project.git,2023-11-26 16:27:17+00:00,Football game using verilog,0,Allie09/DLD-Project,723743975,SystemVerilog,DLD-Project,85,0,2023-11-26 16:34:56+00:00,[],None
153,https://github.com/teshnizi2/Computer-Architecture-Project.git,2023-11-29 18:07:33+00:00,"Streamlined Computer Architecture Project featuring fundamental design and implementation aspects, tailored for educational purposes.",0,teshnizi2/Computer-Architecture-Project,725235228,SystemVerilog,Computer-Architecture-Project,878,0,2023-11-29 21:32:11+00:00,[],None
154,https://github.com/vishalvp123/Interview-Question.git,2023-11-29 14:06:17+00:00,"Write a code for 3 processes running in parallel. If any 2 process are completed, the third process has to be disabled. (using fork_join_none/fork_join_any)",0,vishalvp123/Interview-Question,725133959,SystemVerilog,Interview-Question,1,0,2023-11-29 14:07:42+00:00,[],None
155,https://github.com/dsheffie/hw-rasterizer.git,2023-11-26 17:22:15+00:00,,0,dsheffie/hw-rasterizer,723760494,SystemVerilog,hw-rasterizer,127,0,2023-11-26 17:22:47+00:00,[],None
156,https://github.com/wilburfrrrrrr/risc_v_segmentado.git,2023-12-01 03:22:16+00:00,,0,wilburfrrrrrr/risc_v_segmentado,725870171,SystemVerilog,risc_v_segmentado,11228,0,2023-12-01 03:44:18+00:00,[],None
157,https://github.com/manmohanverma1234/project_sv.git,2023-12-03 19:18:13+00:00,,0,manmohanverma1234/project_sv,726916320,SystemVerilog,project_sv,1,0,2023-12-03 19:19:08+00:00,[],None
158,https://github.com/bwa55221/verilog_sandbox.git,2023-12-09 23:47:37+00:00,,0,bwa55221/verilog_sandbox,729661851,SystemVerilog,verilog_sandbox,28,0,2023-12-10 00:38:24+00:00,[],None
159,https://github.com/ShaheerSajid/pakfpu.git,2023-11-25 14:30:41+00:00,"Fully paramterizable, IEEE-754 compliant FPU",0,ShaheerSajid/pakfpu,723394689,SystemVerilog,pakfpu,3626,0,2023-11-25 15:19:01+00:00,[],None
160,https://github.com/everGreenGH/riscv-processor.git,2023-12-11 14:11:39+00:00,Single cycle & pipeline CPU,0,everGreenGH/riscv-processor,730246968,SystemVerilog,riscv-processor,9,0,2023-12-11 14:13:58+00:00,[],None
161,https://github.com/ishwo0/FPGA-Digital-Canvas.git,2023-12-07 07:48:56+00:00,Pixel Poet,0,ishwo0/FPGA-Digital-Canvas,728559969,SystemVerilog,FPGA-Digital-Canvas,106,0,2023-12-07 07:51:52+00:00,[],None
162,https://github.com/crismz/AdC.git,2023-12-11 19:53:00+00:00,Arquitectura de Computadoras,0,crismz/AdC,730380078,SystemVerilog,AdC,3057,0,2023-12-12 00:20:29+00:00,[],None
163,https://github.com/fzaman500/PictoChatGPA.git,2023-11-26 20:54:47+00:00,,0,fzaman500/PictoChatGPA,723817572,SystemVerilog,PictoChatGPA,7261,0,2023-12-05 15:40:28+00:00,[],None
164,https://github.com/GhostOf0days/Computer-Organization-Final-Project-f23.git,2023-11-15 08:09:08+00:00,This is a repo containing the final class project for the Intro to Computer Systems class for RPI CS. It's called Computer Organization at RPI. This class project is for the fall 2023 iteration of the class.,0,GhostOf0days/Computer-Organization-Final-Project-f23,718992268,SystemVerilog,Computer-Organization-Final-Project-f23,425,0,2023-12-16 08:34:39+00:00,[],None
165,https://github.com/MSaqi/Verilog_code.git,2023-11-23 06:03:43+00:00,Useless codes,0,MSaqi/Verilog_code,722429052,SystemVerilog,Verilog_code,17,0,2023-11-23 06:04:51+00:00,[],https://api.github.com/licenses/gpl-3.0
166,https://github.com/souza-marcos/One-Time-Pad-Cypher.git,2023-12-04 12:35:28+00:00,,0,souza-marcos/One-Time-Pad-Cypher,727219964,SystemVerilog,One-Time-Pad-Cypher,803,0,2023-12-13 23:17:16+00:00,[],None
167,https://github.com/valmyr/UVM_testbench_of_a_classified_dut.git,2023-12-14 02:14:42+00:00,,0,valmyr/UVM_testbench_of_a_classified_dut,731402073,SystemVerilog,UVM_testbench_of_a_classified_dut,1168,0,2023-12-14 02:32:49+00:00,[],None
168,https://github.com/LayzRay/SoC.git,2023-12-07 08:15:00+00:00,"Выполненные лабораторные работы по дисциплине 3-го курса ""Практикум по программируемым логическим интегральным схемам на основе Verilog""",0,LayzRay/SoC,728568962,SystemVerilog,SoC,5159,0,2023-12-07 08:16:54+00:00,[],None
169,https://github.com/RephlexZero/Digital-Systems-Design-FPGA.git,2023-12-04 21:00:04+00:00,,1,RephlexZero/Digital-Systems-Design-FPGA,727429005,SystemVerilog,Digital-Systems-Design-FPGA,53413,0,2023-12-04 21:00:12+00:00,[],None
170,https://github.com/pedrohfmacedo/UVM.git,2023-11-23 17:52:01+00:00,,0,pedrohfmacedo/UVM,722689943,SystemVerilog,UVM,11192,0,2023-12-19 18:02:59+00:00,[],None
171,https://github.com/saijulukose/UVM_PRACTICE.git,2023-11-20 16:04:25+00:00,My UVM Practice codes,0,saijulukose/UVM_PRACTICE,721226837,SystemVerilog,UVM_PRACTICE,28,0,2023-12-21 09:54:42+00:00,[],https://api.github.com/licenses/mit
172,https://github.com/ekansh21044/CA.git,2023-12-01 16:12:09+00:00,,0,ekansh21044/CA,726142271,SystemVerilog,CA,6,0,2023-12-25 05:52:02+00:00,[],None
173,https://github.com/gvesic96/fv.git,2023-12-05 21:10:46+00:00,,0,gvesic96/fv,727920414,SystemVerilog,fv,19,0,2023-12-08 14:28:40+00:00,[],None
174,https://github.com/MyWurger/5.2.-APB-Traffic-light-control.git,2023-11-22 18:06:37+00:00,,0,MyWurger/5.2.-APB-Traffic-light-control,722232199,SystemVerilog,5.2.-APB-Traffic-light-control,12,0,2024-01-26 10:30:54+00:00,[],None
175,https://github.com/fuad1502/rvsv.git,2023-11-07 07:15:59+00:00,RVSV is a SystemVerilog implementation of a 5-stage pipelined RISC-V CPU.,0,fuad1502/rvsv,715455389,SystemVerilog,rvsv,59,0,2024-03-05 11:10:08+00:00,"['cpu', 'risc-v', 'systemverilog']",None
176,https://github.com/AshwinKTyagi/ECE-111-Final-Project.git,2023-11-22 23:37:26+00:00,,0,AshwinKTyagi/ECE-111-Final-Project,722337527,SystemVerilog,ECE-111-Final-Project,3016,0,2024-03-09 01:13:37+00:00,[],None
177,https://github.com/ArthurMdrs/SystemVerilog_Playground.git,2023-11-21 16:30:36+00:00,This is where I put the SystemVerilog codes I made that I find the most interesting. ,0,ArthurMdrs/SystemVerilog_Playground,721721098,SystemVerilog,SystemVerilog_Playground,3004,0,2023-11-21 16:34:15+00:00,[],None
178,https://github.com/davidpoul2/verilog.git,2023-11-11 05:44:29+00:00,,0,davidpoul2/verilog,717324377,SystemVerilog,verilog,2,0,2023-11-11 05:45:52+00:00,[],None
179,https://github.com/SANJEEV306/FIFO_asyn_VERILOG-TB.git,2023-11-12 13:45:46+00:00,Asynhronous FIFO design using verilog HDL,0,SANJEEV306/FIFO_asyn_VERILOG-TB,717754858,SystemVerilog,FIFO_asyn_VERILOG-TB,64,0,2023-11-12 14:22:41+00:00,[],None
180,https://github.com/soheilnazari2001/MIPS_CPU.git,2023-11-13 12:56:35+00:00,,0,soheilnazari2001/MIPS_CPU,718131335,SystemVerilog,MIPS_CPU,1924,0,2023-11-13 12:57:03+00:00,[],None
181,https://github.com/JunsangYooUSC/loop_pipeline_vitis2intel.git,2023-11-10 04:47:02+00:00,,0,JunsangYooUSC/loop_pipeline_vitis2intel,716889083,SystemVerilog,loop_pipeline_vitis2intel,1627,0,2023-11-10 05:09:38+00:00,[],None
182,https://github.com/JoaoPi314/pga_verification.git,2023-11-13 20:51:57+00:00,,0,JoaoPi314/pga_verification,718319373,SystemVerilog,pga_verification,22,0,2023-11-16 14:55:11+00:00,[],None
183,https://github.com/zelo-415/FPGA-Music-Player.git,2023-11-26 03:52:05+00:00,,0,zelo-415/FPGA-Music-Player,723562435,SystemVerilog,FPGA-Music-Player,1439,0,2023-11-26 09:03:03+00:00,[],None
184,https://github.com/kitune-san/KFPS2IRKB.git,2023-11-20 15:05:57+00:00,PS/2 keyboard converter for PCjr written in SystemVerilog,0,kitune-san/KFPS2IRKB,721201934,SystemVerilog,KFPS2IRKB,8,0,2023-11-23 14:10:33+00:00,[],https://api.github.com/licenses/mit
185,https://github.com/Hatemxiv/Arm-pipelined-processor.git,2023-11-30 17:14:21+00:00,an Arm pipelined processor written in system verilog,0,Hatemxiv/Arm-pipelined-processor,725692574,SystemVerilog,Arm-pipelined-processor,11,0,2023-11-30 17:18:40+00:00,[],None
186,https://github.com/arkeks/axis_async_fifo.git,2023-11-27 11:13:31+00:00,Asynchronous fifo on SystemVerilog with AXIS interface.,0,arkeks/axis_async_fifo,724083962,SystemVerilog,axis_async_fifo,6,0,2023-11-29 23:53:12+00:00,[],None
187,https://github.com/arunachalamrangarj/uvm_example.git,2023-11-30 05:56:42+00:00,,0,arunachalamrangarj/uvm_example,725431006,SystemVerilog,uvm_example,6928,0,2023-11-30 06:07:33+00:00,[],None
188,https://github.com/asmara30/Chipyard-Generated-Files.git,2023-11-30 03:17:01+00:00,,0,asmara30/Chipyard-Generated-Files,725389905,SystemVerilog,Chipyard-Generated-Files,1565,0,2023-11-30 03:25:48+00:00,[],None
189,https://github.com/mattrfrancis/cocosorter.git,2023-11-29 00:47:32+00:00,Cocotb testing and sorting algorithm in HDL,0,mattrfrancis/cocosorter,724872135,SystemVerilog,cocosorter,14,0,2023-11-30 01:03:26+00:00,[],None
190,https://github.com/rodrigoruz/ee271_project.git,2023-11-08 00:44:36+00:00,,0,rodrigoruz/ee271_project,715851409,SystemVerilog,ee271_project,45888,0,2023-11-09 19:13:49+00:00,[],None
191,https://github.com/ojeengammah/CSE141L.git,2023-12-10 16:22:36+00:00,,0,ojeengammah/CSE141L,729877194,SystemVerilog,CSE141L,1921,0,2023-12-10 16:23:18+00:00,[],None
192,https://github.com/Daxting/Digital-System-Design.git,2023-12-09 23:36:55+00:00,Projects in Digitial system design and implementation class ,0,Daxting/Digital-System-Design,729660295,SystemVerilog,Digital-System-Design,2136,0,2023-12-10 23:31:33+00:00,[],None
193,https://github.com/AmirHamzah00/4thYearProject.git,2023-12-12 05:39:20+00:00,,0,AmirHamzah00/4thYearProject,730524554,SystemVerilog,4thYearProject,40,0,2023-12-12 12:12:36+00:00,[],None
194,https://github.com/saltyee1/riscV_single_cycle_CPU.git,2023-12-12 08:54:18+00:00,,0,saltyee1/riscV_single_cycle_CPU,730588643,SystemVerilog,riscV_single_cycle_CPU,14,0,2023-12-12 10:19:01+00:00,[],None
195,https://github.com/ahmedsherif99/Multiplier-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin.git,2023-12-12 11:43:40+00:00,,0,ahmedsherif99/Multiplier-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin,730653568,SystemVerilog,Multiplier-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin,732,0,2023-12-12 12:24:14+00:00,[],None
196,https://github.com/vasavbnair/FPGA_Drum_Machine.git,2023-12-12 00:53:50+00:00,FPGA Drum Machine I made for my ECE 385 final project. ,0,vasavbnair/FPGA_Drum_Machine,730454732,SystemVerilog,FPGA_Drum_Machine,32,0,2023-12-12 00:59:20+00:00,[],None
197,https://github.com/asierbf80/ISDIGI.git,2023-12-13 12:32:35+00:00,Repositorio de los proyectos de la asignatura de tercero ISDIGI,0,asierbf80/ISDIGI,731133559,SystemVerilog,ISDIGI,58691,0,2023-12-13 13:30:27+00:00,[],None
198,https://github.com/Micchi19/Accelerator_VRSMwithDMA.git,2023-11-23 19:31:22+00:00,"The accelerator which data are transfered from both of ""Memory"" and ""Vector Processor""",1,Micchi19/Accelerator_VRSMwithDMA,722720160,SystemVerilog,Accelerator_VRSMwithDMA,7,0,2023-11-23 20:23:12+00:00,[],None
199,https://github.com/YulunWu1102/Pipelined-RISCV-32i.git,2023-12-14 18:19:34+00:00,,0,YulunWu1102/Pipelined-RISCV-32i,731724582,SystemVerilog,Pipelined-RISCV-32i,4699,0,2023-12-14 18:21:17+00:00,[],None
200,https://github.com/Jonathan-L-Davis/459D-final.git,2023-11-14 23:54:47+00:00,,0,Jonathan-L-Davis/459D-final,718859783,SystemVerilog,459D-final,929,0,2023-11-15 14:12:37+00:00,[],None
201,https://github.com/brycepollack/cse140l-lab4.git,2023-11-22 18:09:23+00:00,,0,brycepollack/cse140l-lab4,722233153,SystemVerilog,cse140l-lab4,11,0,2023-12-18 06:21:44+00:00,[],None
202,https://github.com/semlee/CNN_FPGA.git,2023-11-11 22:54:24+00:00,,0,semlee/CNN_FPGA,717583142,SystemVerilog,CNN_FPGA,1777,0,2023-12-20 21:24:47+00:00,[],None
203,https://github.com/Rutherther/verilog-riscv-semestral-project.git,2023-11-18 13:37:46+00:00,Semestral project for B4M35PAP (advanced computer architectures) at CTU in Prague.,0,Rutherther/verilog-riscv-semestral-project,720436454,SystemVerilog,verilog-riscv-semestral-project,97,0,2023-11-18 13:39:07+00:00,[],None
204,https://github.com/sjb565/fpga-video-enhancement.git,2023-12-16 06:10:27+00:00,Realtime video upsampling by four times using bicubic interpolation purely on FPGA,0,sjb565/fpga-video-enhancement,732276753,SystemVerilog,fpga-video-enhancement,8545,0,2023-12-16 06:23:00+00:00,[],None
205,https://github.com/Yehia404/EDA_ATM.git,2023-12-13 19:39:58+00:00,,0,Yehia404/EDA_ATM,731307549,SystemVerilog,EDA_ATM,30,0,2023-12-30 18:41:57+00:00,[],None
206,https://github.com/Ashwin4514/Designing-Systolic-Array.git,2023-12-09 21:50:18+00:00,The following repository houses a detailed implementation of the systolic array using Verilog and System Verilog,0,Ashwin4514/Designing-Systolic-Array,729642114,SystemVerilog,Designing-Systolic-Array,547,0,2023-12-09 22:42:50+00:00,[],None
207,https://github.com/m3aldabb/rtl.git,2023-12-02 07:32:35+00:00,,0,m3aldabb/rtl,726372138,SystemVerilog,rtl,181,0,2023-12-02 07:39:29+00:00,[],None
208,https://github.com/jgaztelu/arriskv.git,2023-11-08 19:36:48+00:00,,0,jgaztelu/arriskv,716270523,SystemVerilog,arriskv,46,0,2024-01-15 22:47:05+00:00,[],None
209,https://github.com/VARZero/VZ16_SuperScalar.git,2023-12-09 10:30:58+00:00,SuperScalar CPU With VZ32 Instruction Set Architecture (방학 (12/16~2/5) 동안 슈퍼스칼라 CPU 만들어보기),0,VARZero/VZ16_SuperScalar,729469129,SystemVerilog,VZ16_SuperScalar,22,0,2024-02-09 15:16:40+00:00,[],None
210,https://github.com/shinolab/autd3-firmware.git,2023-12-08 05:34:47+00:00,,0,shinolab/autd3-firmware,728973651,SystemVerilog,autd3-firmware,407,0,2023-12-11 06:10:38+00:00,"['autd3', 'c', 'systemverilog']",https://api.github.com/licenses/mit
211,https://github.com/SREE1949/SV.git,2023-11-23 17:21:37+00:00,,0,SREE1949/SV,722680243,SystemVerilog,SV,12,0,2023-12-07 07:35:50+00:00,[],None
212,https://github.com/Shreyast27/git_tutorials.git,2023-11-14 09:15:27+00:00,,0,Shreyast27/git_tutorials,718528496,SystemVerilog,git_tutorials,2,0,2023-11-14 09:16:14+00:00,[],None
213,https://github.com/Shruti-Tajne/HardwareGenerationTool.git,2023-11-10 03:36:57+00:00,A piece of software that flexibly generates hardware,0,Shruti-Tajne/HardwareGenerationTool,716871074,SystemVerilog,HardwareGenerationTool,441,0,2023-11-10 07:49:06+00:00,[],None
214,https://github.com/xingyuwu821/UCSD_ECE111.git,2023-11-09 04:53:36+00:00,,0,xingyuwu821/UCSD_ECE111,716415960,SystemVerilog,UCSD_ECE111,36905,0,2023-11-09 04:57:08+00:00,[],None
215,https://github.com/nijie001/tryout_design.git,2023-11-17 09:20:16+00:00,First time use github,0,nijie001/tryout_design,719960652,SystemVerilog,tryout_design,2,0,2023-11-17 09:25:43+00:00,[],None
216,https://github.com/Locvo1/prelab-4.git,2023-11-17 13:56:52+00:00,,0,Locvo1/prelab-4,720063138,SystemVerilog,prelab-4,24,0,2023-11-17 15:27:49+00:00,[],None
217,https://github.com/kjstanford/ee271_a2.git,2023-11-18 01:57:07+00:00,,0,kjstanford/ee271_a2,720278123,SystemVerilog,ee271_a2,4,0,2023-11-18 02:00:58+00:00,[],None
218,https://github.com/Keio-CSG/cpu-experiment-2023.git,2023-11-20 06:32:07+00:00,,0,Keio-CSG/cpu-experiment-2023,720999602,SystemVerilog,cpu-experiment-2023,10184,0,2023-11-22 01:15:18+00:00,[],https://api.github.com/licenses/mit
219,https://github.com/jayasuriya1998/Serial_to_Parelle_Converter.git,2023-11-21 18:32:10+00:00,System Verilog Base Serial to Parell Converter,0,jayasuriya1998/Serial_to_Parelle_Converter,721770121,SystemVerilog,Serial_to_Parelle_Converter,6,0,2023-11-21 18:34:04+00:00,[],None
220,https://github.com/jayasuriya1998/Full_Adder.git,2023-11-21 18:24:36+00:00,This Simple Full Adder Design by System Verilog Using Vivado,0,jayasuriya1998/Full_Adder,721767355,SystemVerilog,Full_Adder,3,0,2023-11-21 18:28:03+00:00,[],None
221,https://github.com/0K-Chinmay/risc_processor.git,2023-11-22 12:42:17+00:00,,0,0K-Chinmay/risc_processor,722100276,SystemVerilog,risc_processor,7,0,2023-11-22 12:46:43+00:00,[],None
222,https://github.com/makac1896/lab6.git,2023-11-19 06:52:35+00:00,shared codebase for lab6,0,makac1896/lab6,720658188,SystemVerilog,lab6,19224,0,2023-11-19 06:59:00+00:00,[],None
223,https://github.com/akashsaraswatt/New-files.git,2023-11-25 11:48:15+00:00,,0,akashsaraswatt/New-files,723351121,SystemVerilog,New-files,2,0,2023-11-25 11:50:56+00:00,[],None
224,https://github.com/Qurqi/BOIIii.git,2023-11-28 00:45:09+00:00,,0,Qurqi/BOIIii,724381147,SystemVerilog,BOIIii,516,0,2023-11-28 01:16:35+00:00,[],None
225,https://github.com/ronnielsajol/hdl-hands-on.git,2023-11-28 15:51:15+00:00,,0,ronnielsajol/hdl-hands-on,724694505,SystemVerilog,hdl-hands-on,7,0,2023-11-28 16:32:19+00:00,[],None
226,https://github.com/floAfentaki/floAfentaki-MICRO20.git,2023-12-08 18:59:48+00:00, This is a repocitory that by selecting a dataset a printed MLP classifier is produced. The designs follow the same architecture as its described in MICRO20 ,0,floAfentaki/floAfentaki-MICRO20,729266014,SystemVerilog,floAfentaki-MICRO20,401,0,2023-12-08 19:05:06+00:00,[],None
227,https://github.com/kele14x/prach_long.git,2023-11-27 12:15:18+00:00,,0,kele14x/prach_long,724108170,SystemVerilog,prach_long,1682,0,2023-12-08 02:27:16+00:00,[],None
228,https://github.com/MyWurger/5.1.-APB-master-and-slave-for-writing-and-reading.git,2023-11-09 16:16:11+00:00,Git Lab1 for automated design systems,0,MyWurger/5.1.-APB-master-and-slave-for-writing-and-reading,716671961,SystemVerilog,5.1.-APB-master-and-slave-for-writing-and-reading,11,0,2024-01-26 10:30:38+00:00,[],None
229,https://github.com/dhanasekarp03/axi_team_task.git,2023-11-30 11:09:18+00:00,,0,dhanasekarp03/axi_team_task,725541584,SystemVerilog,axi_team_task,66,0,2024-01-29 07:12:36+00:00,[],None
230,https://github.com/MahmouodMagdi/Memory-System-Verilog-Class-based-Testing-Environment.git,2023-11-09 23:52:09+00:00,A SystemVerilog Class-Based Testing Environment to test 32*32 Memory Design ,0,MahmouodMagdi/Memory-System-Verilog-Class-based-Testing-Environment,716816745,SystemVerilog,Memory-System-Verilog-Class-based-Testing-Environment,38,0,2024-02-03 12:01:53+00:00,[],None
231,https://github.com/SREE1949/FV.git,2023-11-21 15:00:07+00:00,,0,SREE1949/FV,721682068,SystemVerilog,FV,594,0,2023-12-20 18:16:41+00:00,[],None
232,https://github.com/khktseng/HE-acceleration.git,2023-11-21 05:46:49+00:00,,0,khktseng/HE-acceleration,721465861,SystemVerilog,HE-acceleration,32,0,2024-02-19 18:59:15+00:00,[],None
233,https://github.com/Tonr01/Arithmetic-Expression-Calculator.git,2023-11-11 11:07:31+00:00,,0,Tonr01/Arithmetic-Expression-Calculator,717394976,SystemVerilog,Arithmetic-Expression-Calculator,1369,0,2023-11-11 11:08:37+00:00,[],None
234,https://github.com/SeamusXie03/Simple_iPod.git,2023-11-12 07:28:08+00:00,,0,SeamusXie03/Simple_iPod,717671150,SystemVerilog,Simple_iPod,49919,0,2023-11-12 07:48:35+00:00,[],None
235,https://github.com/Srivathsa2304/git.git,2023-11-16 07:18:37+00:00,,0,Srivathsa2304/git,719444973,SystemVerilog,git,0,0,2023-11-16 07:20:33+00:00,[],None
236,https://github.com/jastikai/Digital-Techniques-2.git,2023-11-16 13:33:08+00:00,"Complete lab work files and course project CPU design in SystemVerilog from Digital Techniques 2 course of University of Oulu, fall semester 2023.",0,jastikai/Digital-Techniques-2,719584417,SystemVerilog,Digital-Techniques-2,58,0,2023-11-16 13:38:24+00:00,[],None
237,https://github.com/BrunoGaribaldi/Arquitectura-de-computadoras-1.git,2023-11-17 13:38:44+00:00,,0,BrunoGaribaldi/Arquitectura-de-computadoras-1,720055376,SystemVerilog,Arquitectura-de-computadoras-1,9,0,2023-11-17 13:42:47+00:00,[],None
238,https://github.com/Amr-Ahmed-Elmasry/Pipleine-Processor.git,2023-11-18 14:31:21+00:00,,0,Amr-Ahmed-Elmasry/Pipleine-Processor,720452177,SystemVerilog,Pipleine-Processor,3295,0,2023-11-18 14:40:18+00:00,[],None
239,https://github.com/Lauti00/Arquitectura-1.git,2023-11-19 16:59:04+00:00,,0,Lauti00/Arquitectura-1,720807303,SystemVerilog,Arquitectura-1,11497,0,2023-11-19 17:01:46+00:00,[],None
240,https://github.com/verificationcodewithpriya/Single-port-RAM-testbench.git,2023-11-20 17:59:53+00:00,verification code of Single port RAM in system Verilog  with scoreboard checker and functional coverage. ,0,verificationcodewithpriya/Single-port-RAM-testbench,721272925,SystemVerilog,Single-port-RAM-testbench,8,0,2023-11-20 18:00:41+00:00,[],None
241,https://github.com/Noah-DuVal/ECE-385---Digital-Systems-Laboratory.git,2023-11-21 01:01:02+00:00,,0,Noah-DuVal/ECE-385---Digital-Systems-Laboratory,721392244,SystemVerilog,ECE-385---Digital-Systems-Laboratory,26249,0,2023-11-21 01:11:44+00:00,[],None
242,https://github.com/eduard-gp/ahb2wb_bridge.git,2023-11-24 12:01:03+00:00,,0,eduard-gp/ahb2wb_bridge,722982495,SystemVerilog,ahb2wb_bridge,15,0,2023-11-24 12:01:25+00:00,[],None
243,https://github.com/Nramand/RISCV_RV32I.git,2023-12-15 13:25:48+00:00,RISCV 32 bit processor ,0,Nramand/RISCV_RV32I,732033190,SystemVerilog,RISCV_RV32I,18,0,2023-12-15 15:53:46+00:00,[],https://api.github.com/licenses/gpl-3.0
244,https://github.com/chaoqun-liang/eth-idma.git,2023-11-30 21:53:46+00:00,,0,chaoqun-liang/eth-idma,725787974,SystemVerilog,eth-idma,83,0,2023-12-24 00:25:50+00:00,[],https://api.github.com/licenses/mit
245,https://github.com/YoussefNasser11/UVM-for-Inferred_Single_Port_Memory.git,2023-12-09 01:52:31+00:00,,0,YoussefNasser11/UVM-for-Inferred_Single_Port_Memory,729359101,SystemVerilog,UVM-for-Inferred_Single_Port_Memory,10,0,2023-12-09 01:52:50+00:00,[],None
246,https://github.com/monistode/ISA_accum.git,2023-12-03 07:45:12+00:00,,0,monistode/ISA_accum,726726094,SystemVerilog,ISA_accum,34773,0,2023-12-03 07:45:40+00:00,[],None
247,https://github.com/vakeesank99/Matrix_multiplication_ip.git,2023-12-16 11:55:40+00:00,This is matrix multiplication ip for vivado 2018.3 design flow using zybo board. you can find both verilog and SDK files here,0,vakeesank99/Matrix_multiplication_ip,732353782,SystemVerilog,Matrix_multiplication_ip,251,0,2023-12-16 12:05:36+00:00,[],None
248,https://github.com/Fatim-Sohail/RISC-V-CSR.git,2023-12-03 19:27:19+00:00,,0,Fatim-Sohail/RISC-V-CSR,726918734,SystemVerilog,RISC-V-CSR,145,0,2023-12-03 19:28:50+00:00,[],None
249,https://github.com/gautamkhatik/ALU.git,2023-12-11 06:46:19+00:00,,0,gautamkhatik/ALU,730078210,SystemVerilog,ALU,31,0,2023-12-11 07:32:13+00:00,[],None
250,https://github.com/James-Jagielski/cyclic-codes.git,2023-12-07 15:53:55+00:00,,0,James-Jagielski/cyclic-codes,728747811,SystemVerilog,cyclic-codes,2,0,2023-12-07 15:55:55+00:00,[],None
251,https://github.com/davidepanzino/LAB3A_DeepLearning.git,2023-12-05 12:32:54+00:00,,1,davidepanzino/LAB3A_DeepLearning,727715106,SystemVerilog,LAB3A_DeepLearning,30132,0,2023-12-05 12:38:08+00:00,[],None
252,https://github.com/DemetrioGurgel/ULA_project.git,2023-12-13 20:41:28+00:00,Este repositório abriga o design e a descrição em SystemVerilog para uma Unidade Lógica Aritmética (ULA) de 8 bits. ,0,DemetrioGurgel/ULA_project,731326094,SystemVerilog,ULA_project,2,0,2023-12-13 20:45:04+00:00,[],None
253,https://github.com/abhaytiwari10/assignment.git,2023-12-13 18:25:33+00:00,assignment,0,abhaytiwari10/assignment,731282781,SystemVerilog,assignment,5,0,2023-12-13 18:26:37+00:00,[],None
254,https://github.com/anlit75/SV-TBLab.git,2023-11-08 05:38:04+00:00,SystemVerilog Testbench Workshop Lab,0,anlit75/SV-TBLab,715927157,SystemVerilog,SV-TBLab,28519,0,2023-12-14 14:46:25+00:00,[],None
255,https://github.com/devadutt-github/ANN-in-FPGA.git,2023-12-09 04:50:26+00:00,,0,devadutt-github/ANN-in-FPGA,729391720,SystemVerilog,ANN-in-FPGA,104,0,2023-12-09 04:54:05+00:00,[],None
256,https://github.com/kitune-san/KF6845.git,2023-11-26 14:22:01+00:00,[WIP] 6845-like CRT Controller written in SystemVerilog,0,kitune-san/KF6845,723706464,SystemVerilog,KF6845,44,0,2023-11-26 14:25:47+00:00,[],https://api.github.com/licenses/mit
257,https://github.com/javi-18/USM-ARQUI.git,2023-12-08 20:59:52+00:00,Repositorio del ramo Arquitectura y Organización de Computadores,0,javi-18/USM-ARQUI,729299895,SystemVerilog,USM-ARQUI,565,0,2024-01-24 20:35:22+00:00,[],None
258,https://github.com/Maani02/AXI_Testbench.git,2023-12-15 06:27:29+00:00,,1,Maani02/AXI_Testbench,731899647,SystemVerilog,AXI_Testbench,9343,0,2023-12-15 11:03:07+00:00,[],None
259,https://github.com/BaoAh/Formal_Verification_project2.git,2023-11-07 08:26:17+00:00,Formal Verification for AI chip,0,BaoAh/Formal_Verification_project2,715480859,SystemVerilog,Formal_Verification_project2,6605,0,2024-03-13 08:34:02+00:00,[],None
260,https://github.com/CsehPeter/Sylox.git,2023-11-16 17:24:26+00:00,,0,CsehPeter/Sylox,719682336,SystemVerilog,Sylox,327,0,2024-02-10 23:24:55+00:00,[],None
261,https://github.com/ika-musume/IKA87AD.git,2023-12-12 18:20:28+00:00,"A BSD-licensed NEC uCOM87AD Verilog core, especially for the uPD78C11 in the Taito C-Chip",0,ika-musume/IKA87AD,730813624,SystemVerilog,IKA87AD,1053,0,2024-04-08 08:36:09+00:00,[],
262,https://github.com/BlacksmithsHammer/some_good_tasks.git,2023-12-11 02:05:34+00:00,,0,BlacksmithsHammer/some_good_tasks,730009764,SystemVerilog,some_good_tasks,81,0,2024-02-20 11:17:09+00:00,[],None
263,https://github.com/MrDoomsday/Avalon.git,2023-11-17 12:56:03+00:00,,0,MrDoomsday/Avalon,720038597,SystemVerilog,Avalon,10,0,2023-11-17 13:00:09+00:00,[],None
264,https://github.com/PathNaresh/SV_UVM_TestBench_-ALU.git,2023-11-16 17:51:44+00:00,Basic level to understand the SV_UVM Test-Bench,0,PathNaresh/SV_UVM_TestBench_-ALU,719693936,SystemVerilog,SV_UVM_TestBench_-ALU,28,0,2023-11-16 18:08:33+00:00,[],None
265,https://github.com/VacheBarkhanajyan/combinational_adder.git,2023-11-28 16:12:27+00:00,,0,VacheBarkhanajyan/combinational_adder,724703387,SystemVerilog,combinational_adder,5,0,2023-11-28 16:34:23+00:00,[],None
266,https://github.com/vishalvp123/Asynchronous-FIFO-Verification.git,2023-11-29 14:16:49+00:00,Verification of Asynchronous FIFO with UVM,0,vishalvp123/Asynchronous-FIFO-Verification,725138640,SystemVerilog,Asynchronous-FIFO-Verification,20,0,2023-11-29 14:18:14+00:00,[],None
267,https://github.com/joe82512/SystemVerilog.git,2023-11-26 14:36:29+00:00,SystemVerilog Practice,0,joe82512/SystemVerilog,723710710,SystemVerilog,SystemVerilog,137,0,2023-11-26 14:49:00+00:00,[],None
268,https://github.com/JakobFinci/VerilogGoodies.git,2023-11-14 04:05:44+00:00,"Goodies to Showcase the SystemsVerilog Skills of Myself and My Amazing Friend and Lab Partner, Albert.",0,JakobFinci/VerilogGoodies,718433860,SystemVerilog,VerilogGoodies,86,0,2023-11-14 04:34:14+00:00,[],https://api.github.com/licenses/agpl-3.0
269,https://github.com/alanlicz/EE271.git,2023-12-01 10:04:15+00:00,,0,alanlicz/EE271,725994952,SystemVerilog,EE271,62492,0,2023-12-01 10:04:31+00:00,[],None
270,https://github.com/codevenktures/myCPU.git,2023-12-05 06:29:03+00:00,,0,codevenktures/myCPU,727578706,SystemVerilog,myCPU,6,0,2023-12-05 06:31:02+00:00,[],None
271,https://github.com/EthChil/SV_AOC_23.git,2023-12-01 05:31:52+00:00,Attempt at a fully synthesizeable advent of code for 2023,0,EthChil/SV_AOC_23,725902633,SystemVerilog,SV_AOC_23,1043,0,2023-12-02 03:17:31+00:00,[],None
272,https://github.com/June611/Systemverilog.git,2023-11-18 12:28:50+00:00,,0,June611/Systemverilog,720417519,SystemVerilog,Systemverilog,38395,0,2023-11-22 01:50:33+00:00,[],None
273,https://github.com/KaiRoy/ece571-riscv-sv-conversion.git,2023-11-17 02:32:39+00:00,Project attempting to convert  yanyan2060's risc-v implementation from verilog to systemverilog,2,KaiRoy/ece571-riscv-sv-conversion,719843198,SystemVerilog,ece571-riscv-sv-conversion,186,0,2023-11-19 20:03:12+00:00,[],None
274,https://github.com/ani171/Adder_layered_tb.git,2023-12-09 13:17:20+00:00,,0,ani171/Adder_layered_tb,729511942,SystemVerilog,Adder_layered_tb,2778,0,2023-12-09 13:17:42+00:00,[],None
275,https://github.com/SirSdyro/ProjetoFinal-LCL.git,2023-12-02 18:03:05+00:00,,0,SirSdyro/ProjetoFinal-LCL,726553653,SystemVerilog,ProjetoFinal-LCL,47,0,2023-12-11 01:59:51+00:00,[],None
276,https://github.com/varunghat/atmt-assignment-5.git,2023-12-11 18:17:51+00:00,,0,varunghat/atmt-assignment-5,730348362,SystemVerilog,atmt-assignment-5,30033,0,2023-12-12 08:14:45+00:00,[],https://api.github.com/licenses/mit
277,https://github.com/dachariy/Vend2.git,2023-12-12 21:01:26+00:00,,0,dachariy/Vend2,730865236,SystemVerilog,Vend2,367,0,2023-12-12 21:02:43+00:00,[],None
278,https://github.com/yassinelkashef/Systolic-Matrix-Multiplier-3x3.git,2023-11-16 18:41:50+00:00,Systolic Matrix Multiplier 3x3,0,yassinelkashef/Systolic-Matrix-Multiplier-3x3,719714154,SystemVerilog,Systolic-Matrix-Multiplier-3x3,8,0,2023-11-16 18:45:38+00:00,[],None
279,https://github.com/Samcooper01/551PROJECT.git,2023-12-06 16:01:31+00:00,551 final project,1,Samcooper01/551PROJECT,728282695,SystemVerilog,551PROJECT,291,0,2023-12-06 16:15:24+00:00,[],None
280,https://github.com/AnuragMalwee/spmm_gh.git,2023-11-30 22:13:25+00:00,,0,AnuragMalwee/spmm_gh,725793335,SystemVerilog,spmm_gh,256,0,2023-12-13 21:08:07+00:00,[],None
281,https://github.com/rgantonio/snitch_cluster_rebase.git,2023-12-13 09:09:43+00:00,,0,rgantonio/snitch_cluster_rebase,731057128,SystemVerilog,snitch_cluster_rebase,2822,0,2023-12-13 09:11:07+00:00,[],https://api.github.com/licenses/apache-2.0
282,https://github.com/shrutigarg914/SIFTPGA.git,2023-11-08 23:50:54+00:00,SIFT implementation for an FPGA,0,shrutigarg914/SIFTPGA,716341727,SystemVerilog,SIFTPGA,49552,0,2023-11-09 00:04:58+00:00,[],https://api.github.com/licenses/mit
283,https://github.com/dubeyvin12070089/tutorial_git_github.git,2023-12-12 18:52:53+00:00,Learning how to link git repo to github,0,dubeyvin12070089/tutorial_git_github,730824908,SystemVerilog,tutorial_git_github,7,0,2023-12-12 19:07:26+00:00,[],None
284,https://github.com/AyanaAlemayehu/FPGA-QRCode-Reader.git,2023-11-15 01:52:08+00:00,FPGA based QR code scanning,0,AyanaAlemayehu/FPGA-QRCode-Reader,718888265,SystemVerilog,FPGA-QRCode-Reader,3019,0,2023-12-09 22:03:41+00:00,[],https://api.github.com/licenses/mit
285,https://github.com/jgr1024/240D_softmax.git,2023-12-16 02:49:54+00:00,,0,jgr1024/240D_softmax,732239984,SystemVerilog,240D_softmax,150,0,2023-12-16 03:44:36+00:00,[],None
286,https://github.com/ChungKee/Ayschronous_FIFO_Assertion_UVM.git,2023-12-05 04:39:19+00:00,,0,ChungKee/Ayschronous_FIFO_Assertion_UVM,727547486,SystemVerilog,Ayschronous_FIFO_Assertion_UVM,25,0,2023-12-17 13:32:19+00:00,[],None
287,https://github.com/YKengo1224/rab4-submit.git,2023-11-24 06:35:30+00:00,,0,YKengo1224/rab4-submit,722870348,SystemVerilog,rab4-submit,19,0,2023-11-24 06:42:02+00:00,[],None
288,https://github.com/AnastasiaKurakina/laboratory-works-computer-aided-design-systems.git,2023-11-10 15:21:18+00:00,"лабораторные работы по учебной дисциплине ""автоматизация проектирования"" студентки уч. гр. М3О-309Б-21 Куракиной А.С.",0,AnastasiaKurakina/laboratory-works-computer-aided-design-systems,717109289,SystemVerilog,laboratory-works-computer-aided-design-systems,17,0,2023-12-11 10:44:34+00:00,[],None
289,https://github.com/TheGreatGitsby/rtl_blocks.git,2023-12-16 15:52:15+00:00,Common reuse structures,0,TheGreatGitsby/rtl_blocks,732416264,SystemVerilog,rtl_blocks,10,0,2023-12-28 02:22:42+00:00,[],https://api.github.com/licenses/apache-2.0
290,https://github.com/AtharvaPan265/DSD_LAB4.git,2023-11-15 06:12:54+00:00,,0,AtharvaPan265/DSD_LAB4,718955711,SystemVerilog,DSD_LAB4,144,0,2023-11-15 06:13:41+00:00,[],None
291,https://github.com/basilm4r0/haraka-s-hdl.git,2023-12-14 15:34:54+00:00,An implementation of the Haraka S hash function in Verilog.,0,basilm4r0/haraka-s-hdl,731665087,SystemVerilog,haraka-s-hdl,18,0,2023-12-16 14:39:37+00:00,[],None
292,https://github.com/Juan-Gg/cva6_labs_1.git,2023-12-05 11:52:46+00:00,Repository to work on sifferman/labs-with-cva6,0,Juan-Gg/cva6_labs_1,727699498,SystemVerilog,cva6_labs_1,308,0,2024-02-16 10:16:15+00:00,[],https://api.github.com/licenses/bsd-3-clause
293,https://github.com/AzazHassankhan/VerilogUtilitySuite.git,2023-12-14 19:51:12+00:00,"VerilogUtilitySuite 🚀 Welcome to our SystemVerilog playground! 🤖 Dive into the world of hardware description language (HDL) with our repository, where RTL designs meet creativity.",0,AzazHassankhan/VerilogUtilitySuite,731753144,SystemVerilog,VerilogUtilitySuite,31,0,2024-02-04 17:36:40+00:00,"['circuit', 'component-architecture', 'systemverilog', 'verilog']",None
294,https://github.com/astrakhov-design/FRRD.git,2023-12-02 19:50:55+00:00,Functional Verification Referece Documentation,0,astrakhov-design/FRRD,726586763,SystemVerilog,FRRD,4,0,2024-02-22 22:36:29+00:00,[],None
295,https://github.com/cristiancristea00/fv-project.git,2023-11-16 19:35:55+00:00,Functional Verification Project,0,cristiancristea00/fv-project,719732772,SystemVerilog,fv-project,13843,0,2024-02-28 07:48:39+00:00,[],None
296,https://github.com/Katanehh/ece385.git,2023-11-12 10:39:18+00:00,Fall 2023 ECE 385 Projects,0,Katanehh/ece385,717709436,SystemVerilog,ece385,1393,0,2024-03-21 21:04:22+00:00,[],None
297,https://github.com/Konf/audio_synth_practice.git,2023-11-08 11:28:15+00:00,,3,Konf/audio_synth_practice,716055448,SystemVerilog,audio_synth_practice,580,0,2023-11-09 11:01:20+00:00,[],None
298,https://github.com/Ali-Mokhtar02/Parameterized-UART-Verilog.git,2023-11-12 13:18:12+00:00,Parameterized UART TX & RX with BAUD Generator Verilog Codes,0,Ali-Mokhtar02/Parameterized-UART-Verilog,717747577,SystemVerilog,Parameterized-UART-Verilog,7,0,2023-11-12 13:25:56+00:00,[],None
299,https://github.com/Ankit7595/APB-Memory-Verification.git,2023-11-13 14:10:01+00:00,APB Memory Verification Through UVM,0,Ankit7595/APB-Memory-Verification,718161872,SystemVerilog,APB-Memory-Verification,410,0,2023-11-13 14:11:47+00:00,[],None
300,https://github.com/PrabhatChowdhary/SystemVerilog.git,2023-11-14 08:37:08+00:00,,0,PrabhatChowdhary/SystemVerilog,718514170,SystemVerilog,SystemVerilog,9,0,2023-11-14 08:39:58+00:00,[],None
301,https://github.com/C1ndyJS/ArqCompu_IS614_UTP.git,2023-11-19 03:17:26+00:00,,0,C1ndyJS/ArqCompu_IS614_UTP,720619501,SystemVerilog,ArqCompu_IS614_UTP,99,0,2023-11-19 03:19:57+00:00,[],None
302,https://github.com/CalgaryISH/DAC_2024.git,2023-11-16 03:30:20+00:00,,0,CalgaryISH/DAC_2024,719383322,SystemVerilog,DAC_2024,214,0,2023-11-16 17:55:36+00:00,[],None
303,https://github.com/PrabhatChowdhary/SystemVerilog-verification.git,2023-11-18 16:09:31+00:00,,0,PrabhatChowdhary/SystemVerilog-verification,720480978,SystemVerilog,SystemVerilog-verification,2,0,2023-11-18 16:10:01+00:00,[],None
304,https://github.com/sid-anand98/Verification-of-UART-in-UVM.git,2023-11-22 22:14:23+00:00,,0,sid-anand98/Verification-of-UART-in-UVM,722319085,SystemVerilog,Verification-of-UART-in-UVM,12,0,2023-11-22 22:34:29+00:00,[],None
305,https://github.com/Taranehhhhhhhh/Lab-6-.git,2023-11-18 20:22:26+00:00,,0,Taranehhhhhhhh/Lab-6-,720548455,SystemVerilog,Lab-6-,32,0,2023-11-18 20:29:25+00:00,[],None
306,https://github.com/verificationcodewithpriya/UVM-TB-for-DUAL-Port-RAM.git,2023-11-27 14:08:18+00:00,verification code of DUAL Port RAM in UVM with scoreboard checker and functional coverage. ,0,verificationcodewithpriya/UVM-TB-for-DUAL-Port-RAM,724156523,SystemVerilog,UVM-TB-for-DUAL-Port-RAM,13,0,2023-11-27 14:09:48+00:00,[],None
307,https://github.com/01sharanshetty/FIFO_UVM_FINAL_WITH_SUBSCRIBER_EDA-QUESTA.git,2023-12-02 13:50:14+00:00,,1,01sharanshetty/FIFO_UVM_FINAL_WITH_SUBSCRIBER_EDA-QUESTA,726469634,SystemVerilog,FIFO_UVM_FINAL_WITH_SUBSCRIBER_EDA-QUESTA,10635,0,2023-12-02 15:00:41+00:00,[],None
308,https://github.com/SinsIsHere/gcm.git,2023-11-21 15:44:38+00:00,,1,SinsIsHere/gcm,721701513,SystemVerilog,gcm,19,0,2023-11-21 15:46:01+00:00,[],None
309,https://github.com/AfifSiddiqi/RV32I-Pipelined.git,2023-12-04 18:05:40+00:00,,0,AfifSiddiqi/RV32I-Pipelined,727364095,SystemVerilog,RV32I-Pipelined,1052,0,2023-12-09 17:42:02+00:00,[],None
310,https://github.com/YoussefNasser11/Systolic-Array.git,2023-12-09 00:48:13+00:00,,0,YoussefNasser11/Systolic-Array,729347350,SystemVerilog,Systolic-Array,8,0,2023-12-09 00:49:30+00:00,[],None
311,https://github.com/alokvishwa10/Design-and-Verification-of-SPI-protocol.git,2023-12-06 01:49:35+00:00,Design and Verification of SPI protocol,0,alokvishwa10/Design-and-Verification-of-SPI-protocol,727988719,SystemVerilog,Design-and-Verification-of-SPI-protocol,4,0,2023-12-06 01:51:50+00:00,[],None
312,https://github.com/AnastasiaKurakina/LR2_SAPR.git,2023-12-10 12:27:55+00:00,"лабораторная работа №2 по предмету ""Автоматизация проектирования""  студентки уч. гр. М3О-309Б-21 Куракиной А. С.",0,AnastasiaKurakina/LR2_SAPR,729807686,SystemVerilog,LR2_SAPR,7,0,2023-12-10 12:40:17+00:00,[],None
313,https://github.com/yiniwa/atmt_2023_assignment5.git,2023-12-12 12:52:59+00:00,,0,yiniwa/atmt_2023_assignment5,730680290,SystemVerilog,atmt_2023_assignment5,30255,0,2023-12-12 13:06:15+00:00,[],None
314,https://github.com/ibrahim11235/UVM-PROJECT.git,2023-12-13 03:08:51+00:00,,0,ibrahim11235/UVM-PROJECT,730950808,SystemVerilog,UVM-PROJECT,13,0,2023-12-13 03:13:56+00:00,[],None
315,https://github.com/3bdumhrous/ITI-Graduation-Project.git,2023-12-13 12:31:02+00:00,Multi-Mode ALU with Interrupt Support (Verification) full abstract calss-based environment UVM mapping ,0,3bdumhrous/ITI-Graduation-Project,731133028,SystemVerilog,ITI-Graduation-Project,2268,0,2023-12-13 12:40:11+00:00,[],None
316,https://github.com/changh28/svpwm.git,2023-11-07 03:27:10+00:00,,0,changh28/svpwm,715390453,SystemVerilog,svpwm,6,0,2023-11-07 03:28:19+00:00,[],None
317,https://github.com/SV-UVM-Enthusiast/UVM_Projects.git,2023-11-15 11:07:54+00:00,,0,SV-UVM-Enthusiast/UVM_Projects,719057895,SystemVerilog,UVM_Projects,68,0,2023-11-15 11:43:18+00:00,[],None
318,https://github.com/I-am-MIN/verilog-2023.git,2023-11-12 14:09:34+00:00,,0,I-am-MIN/verilog-2023,717761201,SystemVerilog,verilog-2023,6,0,2023-11-13 01:46:59+00:00,[],None
319,https://github.com/MicRaj/DSDCoursework.git,2023-11-27 15:15:59+00:00,Digital Systems Design Coursework,0,MicRaj/DSDCoursework,724187966,SystemVerilog,DSDCoursework,41546,0,2023-12-22 17:21:56+00:00,[],None
320,https://github.com/RaviduHM99/RoXXon-MVM.git,2023-12-12 15:03:42+00:00,,0,RaviduHM99/RoXXon-MVM,730736022,SystemVerilog,RoXXon-MVM,10,0,2023-12-26 03:07:01+00:00,[],None
321,https://github.com/flowlikee/smallcode.git,2023-11-29 05:55:23+00:00,包含了各种代码片段,0,flowlikee/smallcode,724951051,SystemVerilog,smallcode,11,0,2023-12-22 08:41:01+00:00,[],None
322,https://github.com/HanaYuki399/Bf_16_accelerator.git,2023-12-06 12:05:33+00:00,,0,HanaYuki399/Bf_16_accelerator,728182932,SystemVerilog,Bf_16_accelerator,227,0,2024-01-19 07:16:20+00:00,[],None
323,https://github.com/MobinaMhr/Computer-Aided-Design-F2024.git,2023-11-29 16:02:52+00:00,CAD course projects in the Fall semester of the University of Tehran under the supervision of Dr.Modarresi. ,0,MobinaMhr/Computer-Aided-Design-F2024,725185643,SystemVerilog,Computer-Aided-Design-F2024,48353,0,2024-02-06 17:50:46+00:00,[],https://api.github.com/licenses/mit
324,https://github.com/The-Chairman/MESTPro.git,2023-11-14 14:53:13+00:00,,1,The-Chairman/MESTPro,718665043,SystemVerilog,MESTPro,101,0,2023-12-26 16:16:55+00:00,[],None
325,https://github.com/Shuregg/spi-master-example.git,2023-12-02 08:16:08+00:00,SPI-Master Controller example + peripheral devices simulation,0,Shuregg/spi-master-example,726382394,SystemVerilog,spi-master-example,4336,0,2024-03-30 19:50:29+00:00,"['interface', 'rtl', 'spi', 'spi-master']",None
326,https://github.com/HipEx15/Verilog_FIFO_LIFO.git,2023-11-13 11:04:38+00:00,,0,HipEx15/Verilog_FIFO_LIFO,718090010,SystemVerilog,Verilog_FIFO_LIFO,5,0,2023-11-13 11:04:57+00:00,[],None
327,https://github.com/rodrigo-breia-lopes/rv32i.git,2023-11-15 23:03:47+00:00,,0,rodrigo-breia-lopes/rv32i,719317626,SystemVerilog,rv32i,11,0,2023-11-15 23:04:48+00:00,[],None
328,https://github.com/tiziberto/proyectoarqui.git,2023-11-16 22:19:37+00:00,Proyecto Integrador Arquitectura En Computadoras 1,0,tiziberto/proyectoarqui,719782005,SystemVerilog,proyectoarqui,25,0,2023-11-16 22:19:53+00:00,[],None
329,https://github.com/verificationcodewithpriya/SYNCHRONOUS-FIFO-testbench.git,2023-11-20 17:46:42+00:00,verification code of Synchronous fifo in system Verilog  with scoreboard checker and functional coverage. ,0,verificationcodewithpriya/SYNCHRONOUS-FIFO-testbench,721268120,SystemVerilog,SYNCHRONOUS-FIFO-testbench,9,0,2023-11-20 17:47:43+00:00,[],None
330,https://github.com/PurvinTalati/RP2040-Verilog-Design.git,2023-11-17 02:58:29+00:00,,1,PurvinTalati/RP2040-Verilog-Design,719849663,SystemVerilog,RP2040-Verilog-Design,19,0,2023-11-17 03:34:16+00:00,[],None
331,https://github.com/huynguyendinhhcmut/ex5-Lab2-Intro-to-Computing.git,2023-11-25 05:52:13+00:00,,0,huynguyendinhhcmut/ex5-Lab2-Intro-to-Computing,723268368,SystemVerilog,ex5-Lab2-Intro-to-Computing,391,0,2023-11-25 06:16:04+00:00,[],None
332,https://github.com/huynguyendinhhcmut/ex4-Lab2-Intro-to-Computing.git,2023-11-25 05:49:12+00:00,,0,huynguyendinhhcmut/ex4-Lab2-Intro-to-Computing,723267742,SystemVerilog,ex4-Lab2-Intro-to-Computing,396,0,2023-11-25 06:15:31+00:00,[],None
333,https://github.com/aravChamp/bkupNachi2.git,2023-11-28 15:49:09+00:00,,0,aravChamp/bkupNachi2,724693604,SystemVerilog,bkupNachi2,1042,0,2023-11-28 15:50:05+00:00,[],None
334,https://github.com/shoaibahmed1085/CRCU.git,2023-11-29 05:40:23+00:00,Clock and Reset Control Unit (CRCU) repo for RTL code ,0,shoaibahmed1085/CRCU,724946985,SystemVerilog,CRCU,946,0,2023-11-29 05:41:55+00:00,[],None
335,https://github.com/alokvishwa10/Design-and-Verification-of-UART-protocol.git,2023-12-06 01:57:03+00:00,,0,alokvishwa10/Design-and-Verification-of-UART-protocol,727990583,SystemVerilog,Design-and-Verification-of-UART-protocol,11,0,2023-12-06 01:58:50+00:00,[],None
336,https://github.com/peacewang017/RISC-V_CPU-VGA.git,2023-11-09 14:12:17+00:00,,0,peacewang017/RISC-V_CPU-VGA,716618114,SystemVerilog,RISC-V_CPU-VGA,47572,0,2023-11-15 05:27:24+00:00,[],None
337,https://github.com/Purdue-SoCET/Phase-Locked-Loop.git,2023-11-07 15:24:43+00:00,,0,Purdue-SoCET/Phase-Locked-Loop,715659869,SystemVerilog,Phase-Locked-Loop,9,0,2023-12-06 18:07:50+00:00,[],None
338,https://github.com/mansithakare123/GaussianSampler.git,2023-11-28 21:48:48+00:00,,0,mansithakare123/GaussianSampler,724826468,SystemVerilog,GaussianSampler,5,0,2023-11-28 21:51:11+00:00,[],None
339,https://github.com/KING-VA/Bringup-EE194.git,2023-12-11 00:38:47+00:00,Files for Bringup -- Still super messy (will clean up later),0,KING-VA/Bringup-EE194,729992841,SystemVerilog,Bringup-EE194,248944,0,2023-12-11 00:47:39+00:00,[],None
340,https://github.com/TipsterTrickster/ECE275PongProject.git,2023-11-20 19:57:09+00:00,,0,TipsterTrickster/ECE275PongProject,721313988,SystemVerilog,ECE275PongProject,38,0,2023-11-20 21:51:39+00:00,[],None
341,https://github.com/lightcharm/SPI_master.git,2023-12-09 19:18:23+00:00,Code of the SPI interface on the verilog,0,lightcharm/SPI_master,729610594,SystemVerilog,SPI_master,32,0,2023-12-09 19:19:02+00:00,[],https://api.github.com/licenses/mit
342,https://github.com/nic-day/Final-Project.git,2023-11-15 21:34:17+00:00,Repository for the Final Project,0,nic-day/Final-Project,719294132,SystemVerilog,Final-Project,6542,0,2023-12-07 20:29:03+00:00,[],None
343,https://github.com/ayesha-akhter/SystemVerilog.git,2023-12-11 17:40:18+00:00,,0,ayesha-akhter/SystemVerilog,730334043,SystemVerilog,SystemVerilog,10347,0,2023-12-11 17:54:34+00:00,[],https://api.github.com/licenses/isc
344,https://github.com/jayanta1996/axis_fifo.git,2023-12-01 18:22:19+00:00,FIFO with AXI stream interface,0,jayanta1996/axis_fifo,726191279,SystemVerilog,axis_fifo,9,0,2023-12-01 18:24:46+00:00,[],None
345,https://github.com/vishalvp123/Interview-Question-on-duty-cycle.git,2023-12-05 05:22:37+00:00,"Write a code to generate clock with random duty cycle between 10% and 80% for each clock cycle, the clock period should be same for each cycle and the clock period should parameterized.",0,vishalvp123/Interview-Question-on-duty-cycle,727559059,SystemVerilog,Interview-Question-on-duty-cycle,112,0,2023-12-05 05:37:47+00:00,[],None
346,https://github.com/Kevin-Caldwell/SimpleProcessor.git,2023-11-14 23:58:07+00:00,,0,Kevin-Caldwell/SimpleProcessor,718860543,SystemVerilog,SimpleProcessor,618,0,2023-11-14 23:58:48+00:00,[],None
347,https://github.com/sjb565/Fpgesture-controlled-video-enhancement.git,2023-12-15 01:43:54+00:00,,0,sjb565/Fpgesture-controlled-video-enhancement,731832867,SystemVerilog,Fpgesture-controlled-video-enhancement,17304,0,2023-12-16 03:23:04+00:00,[],None
348,https://github.com/WittenYeh/RUC-Core.git,2023-12-03 12:24:24+00:00,,0,WittenYeh/RUC-Core,726793019,SystemVerilog,RUC-Core,60,0,2023-12-04 14:34:36+00:00,[],None
349,https://github.com/flipnoteman/6502_FPGA.git,2023-12-04 22:20:20+00:00,ZedBoard,0,flipnoteman/6502_FPGA,727452369,SystemVerilog,6502_FPGA,7103,0,2023-12-15 02:08:56+00:00,[],None
350,https://github.com/OYounis/RiVET.git,2023-11-11 20:17:30+00:00,,0,OYounis/RiVET,717552495,SystemVerilog,RiVET,24,0,2024-01-07 00:11:37+00:00,[],None
351,https://github.com/jesseVernallis/simplified_sha256.git,2023-11-22 21:56:40+00:00,,0,jesseVernallis/simplified_sha256,722314760,SystemVerilog,simplified_sha256,130,0,2024-01-11 02:00:52+00:00,[],None
352,https://github.com/mladenilic23/FV.git,2023-11-23 12:19:29+00:00,,0,mladenilic23/FV,722563032,SystemVerilog,FV,24,0,2024-01-03 13:28:43+00:00,[],None
353,https://github.com/ncppd/snitch-u280.git,2023-11-27 14:34:56+00:00,,0,ncppd/snitch-u280,724168955,SystemVerilog,snitch-u280,11564,0,2023-11-27 14:44:47+00:00,[],https://api.github.com/licenses/apache-2.0
354,https://github.com/mingo99/CU33.git,2023-11-16 08:02:21+00:00,,0,mingo99/CU33,719459412,SystemVerilog,CU33,58,0,2023-11-16 08:24:41+00:00,[],None
355,https://github.com/MahdiNoori2003/Computer-Aided-Design-Course.git,2023-12-14 08:33:47+00:00,Implementation of MaxNet and CNN in a hardware manner using Verilog and SystemVerilog.,0,MahdiNoori2003/Computer-Aided-Design-Course,731506683,SystemVerilog,Computer-Aided-Design-Course,27160,0,2024-02-05 18:44:40+00:00,[],https://api.github.com/licenses/mit
356,https://github.com/guanning03/ComputerOrganizationLab.git,2023-11-14 03:18:22+00:00,Computer Organization 2023Fall,0,guanning03/ComputerOrganizationLab,718421976,SystemVerilog,ComputerOrganizationLab,8359,0,2024-02-10 04:23:23+00:00,[],https://api.github.com/licenses/unlicense
357,https://github.com/JulietaStorino/Computer-Architecture-FaMAF.git,2023-12-04 18:32:40+00:00,,0,JulietaStorino/Computer-Architecture-FaMAF,727374577,SystemVerilog,Computer-Architecture-FaMAF,158,0,2024-03-15 13:47:07+00:00,[],None
358,https://github.com/blavin3/verilator-testing.git,2023-12-09 12:51:59+00:00,Testing Verilator,0,blavin3/verilator-testing,729504993,SystemVerilog,verilator-testing,9,0,2023-12-10 17:30:29+00:00,[],None
359,https://github.com/victoriousll/APB.git,2023-11-15 10:26:44+00:00,,0,victoriousll/APB,719042400,SystemVerilog,APB,10,0,2023-12-06 17:41:49+00:00,[],None
360,https://github.com/SanjaySivalingam/Matrix-Multiplication-with-a-Systolic-Array-Design.git,2023-12-13 22:55:17+00:00,"This is a simple implementation of the matrix multiplication kernel, the heart of parallel processing units like GPUs and TPUs.",0,SanjaySivalingam/Matrix-Multiplication-with-a-Systolic-Array-Design,731359893,SystemVerilog,Matrix-Multiplication-with-a-Systolic-Array-Design,395,0,2023-12-27 16:13:27+00:00,[],None
361,https://github.com/AustinY2430/FPGA-Based-TPU.git,2023-11-20 22:06:52+00:00,Configurable TPU for matrix multiplication,0,AustinY2430/FPGA-Based-TPU,721352084,SystemVerilog,FPGA-Based-TPU,75406,0,2023-11-20 22:16:51+00:00,[],None
362,https://github.com/zhouyangye1076/sv_demo.git,2023-11-07 05:39:21+00:00,the demo for sv,0,zhouyangye1076/sv_demo,715424986,SystemVerilog,sv_demo,2,0,2023-11-07 06:02:54+00:00,[],None
363,https://github.com/mmohiudd-m/8_bit_adder_sv.git,2023-11-16 03:41:04+00:00,8_bit_adder_sv ,0,mmohiudd-m/8_bit_adder_sv,719385920,SystemVerilog,8_bit_adder_sv,3,0,2023-11-16 03:46:06+00:00,[],None
364,https://github.com/sihun-chae/uvm-adder.git,2023-11-19 06:33:39+00:00,,0,sihun-chae/uvm-adder,720654434,SystemVerilog,uvm-adder,1,0,2023-11-19 06:34:44+00:00,[],None
365,https://github.com/joonjae/UVM-SystemVerilog.git,2023-11-14 13:15:07+00:00,SystemVerilog & UVM,0,joonjae/UVM-SystemVerilog,718619927,SystemVerilog,UVM-SystemVerilog,32630,0,2023-11-14 13:37:22+00:00,[],None
366,https://github.com/jayasuriya1998/N_bit-_Counter.git,2023-11-21 18:37:39+00:00,,0,jayasuriya1998/N_bit-_Counter,721772232,SystemVerilog,N_bit-_Counter,3,0,2023-11-21 18:42:07+00:00,[],None
367,https://github.com/mohamedtarek54/Memory_UVM.git,2023-11-22 09:07:26+00:00,Full UVM environment to verify a simple memory unit,0,mohamedtarek54/Memory_UVM,722017861,SystemVerilog,Memory_UVM,13,0,2023-11-22 09:08:17+00:00,[],None
368,https://github.com/sid-anand98/Verification-of-UART-Protocol-in-UVM.git,2023-11-22 23:00:14+00:00,,0,sid-anand98/Verification-of-UART-Protocol-in-UVM,722329680,SystemVerilog,Verification-of-UART-Protocol-in-UVM,8,0,2023-11-22 23:02:10+00:00,[],None
369,https://github.com/chandankumar1320/VotingMachine_project.git,2023-11-23 11:31:45+00:00,"The project aims to provide a flexible and modular implementation of a digital voting machine, making it adaptable for different scenarios and requirements.",0,chandankumar1320/VotingMachine_project,722545031,SystemVerilog,VotingMachine_project,339,0,2023-11-23 11:38:52+00:00,[],None
370,https://github.com/flaviens/verilator-b6.git,2023-11-29 14:53:18+00:00,,0,flaviens/verilator-b6,725155272,SystemVerilog,verilator-b6,16,0,2023-11-29 16:27:49+00:00,[],None
371,https://github.com/joacomelli/Practicas-Sistemas-Digitales.git,2023-11-30 18:19:23+00:00,Joaquin Mellibovsky - 103815 - 2C 2023,0,joacomelli/Practicas-Sistemas-Digitales,725717939,SystemVerilog,Practicas-Sistemas-Digitales,4041,0,2023-11-30 18:51:03+00:00,[],None
372,https://github.com/Michael-Henson/Project.git,2023-11-08 21:20:25+00:00,,0,Michael-Henson/Project,716303788,SystemVerilog,Project,189924,0,2023-11-08 22:42:58+00:00,[],https://api.github.com/licenses/mit
373,https://github.com/smabbas1/MSD_project13.git,2023-11-09 18:34:04+00:00,,0,smabbas1/MSD_project13,716725184,SystemVerilog,MSD_project13,589,0,2023-11-10 18:43:19+00:00,[],None
374,https://github.com/hemanth-VP/axi_master.git,2023-12-05 04:32:34+00:00,,0,hemanth-VP/axi_master,727545747,SystemVerilog,axi_master,5,0,2023-12-05 04:33:13+00:00,[],None
375,https://github.com/Dedorou/DA_filter.git,2023-11-27 19:49:44+00:00,,1,Dedorou/DA_filter,724297143,SystemVerilog,DA_filter,12,0,2023-11-27 20:27:26+00:00,[],None
376,https://github.com/chrli0609/IL2230-Lab3A.git,2023-12-04 14:46:34+00:00,,0,chrli0609/IL2230-Lab3A,727278422,SystemVerilog,IL2230-Lab3A,35,0,2023-12-05 12:59:08+00:00,[],None
377,https://github.com/txxnrd/COSE22205-Computer-Architecture.git,2023-12-11 02:58:20+00:00,,0,txxnrd/COSE22205-Computer-Architecture,730021549,SystemVerilog,COSE22205-Computer-Architecture,3,0,2023-12-11 03:00:32+00:00,[],None
378,https://github.com/yassinelkashef/Design-and-UVM-verification-for-Memory.git,2023-12-12 15:03:40+00:00,Design and UVM verification for Memory,0,yassinelkashef/Design-and-UVM-verification-for-Memory,730736005,SystemVerilog,Design-and-UVM-verification-for-Memory,8,0,2023-12-12 15:32:28+00:00,[],None
379,https://github.com/AtharvaPan265/DSD-lab5.git,2023-12-12 09:52:30+00:00,,0,AtharvaPan265/DSD-lab5,730611083,SystemVerilog,DSD-lab5,8445,0,2023-12-13 09:55:13+00:00,[],None
380,https://github.com/Nalyd1019/DesignOfAISystems.git,2023-12-14 17:05:12+00:00,,0,Nalyd1019/DesignOfAISystems,731699270,SystemVerilog,DesignOfAISystems,9411,0,2023-12-14 17:16:11+00:00,[],None
381,https://github.com/JacobLevinson/189_OoO.git,2023-11-12 23:26:10+00:00,Out of Order RISC-V cpu in SystemVerilog,0,JacobLevinson/189_OoO,717900262,SystemVerilog,189_OoO,272,0,2023-11-13 00:10:17+00:00,[],None
382,https://github.com/PythonLinks/PucCPU.git,2023-12-12 10:12:50+00:00,A register machine CPU being built for the PUC class project.,0,PythonLinks/PucCPU,730619324,SystemVerilog,PucCPU,486,0,2023-12-12 10:28:07+00:00,[],None
383,https://github.com/Srivathsa2304/FIFO_1.git,2023-12-05 09:34:39+00:00,,1,Srivathsa2304/FIFO_1,727645149,SystemVerilog,FIFO_1,19,0,2023-12-05 09:37:19+00:00,[],None
384,https://github.com/theisth/System-Verilog-Lab.git,2023-11-11 15:45:27+00:00,,0,theisth/System-Verilog-Lab,717478999,SystemVerilog,System-Verilog-Lab,481,0,2023-11-11 15:51:45+00:00,[],None
385,https://github.com/2023-Fall-ECE4278/lab8.git,2023-11-13 06:29:24+00:00,,0,2023-Fall-ECE4278/lab8,717996768,SystemVerilog,lab8,22,0,2023-11-13 06:40:19+00:00,[],None
386,https://github.com/artemka332/laba_2.git,2023-11-22 13:57:16+00:00,,0,artemka332/laba_2,722131054,SystemVerilog,laba_2,7,0,2023-11-22 14:03:08+00:00,[],None
387,https://github.com/SungChul-CHA/DigitalClock_Verilog.git,2023-11-07 09:44:02+00:00,,0,SungChul-CHA/DigitalClock_Verilog,715511721,SystemVerilog,DigitalClock_Verilog,49986,0,2023-11-20 03:53:53+00:00,[],None
388,https://github.com/HAMZA-AFZAL404/RISCV-32IM-5-STAGED-PIPE-LINED-PROCESSOR.git,2023-11-28 10:39:16+00:00,,0,HAMZA-AFZAL404/RISCV-32IM-5-STAGED-PIPE-LINED-PROCESSOR,724563623,SystemVerilog,RISCV-32IM-5-STAGED-PIPE-LINED-PROCESSOR,13,0,2023-11-28 10:44:18+00:00,[],None
389,https://github.com/chenlion520/PIC.git,2023-12-02 09:31:18+00:00,,0,chenlion520/PIC,726400643,SystemVerilog,PIC,9,0,2023-12-02 09:39:01+00:00,[],None
390,https://github.com/davidepanzino/cpu_hdl.git,2023-12-01 00:24:53+00:00,,0,davidepanzino/cpu_hdl,725826777,SystemVerilog,cpu_hdl,419,0,2023-12-01 00:25:58+00:00,[],None
391,https://github.com/01sharanshetty/AXI_SCOREBOARD.git,2023-12-04 09:49:10+00:00,,0,01sharanshetty/AXI_SCOREBOARD,727155114,SystemVerilog,AXI_SCOREBOARD,8,0,2023-12-04 10:16:56+00:00,[],None
392,https://github.com/pulp-platform/transaction-tagger.git,2023-12-04 18:10:17+00:00,Tag bus transactions by target address,0,pulp-platform/transaction-tagger,727365839,SystemVerilog,transaction-tagger,58,0,2023-12-04 18:24:29+00:00,[],
393,https://github.com/akhileshkumarp/svcodes.git,2023-12-03 09:59:23+00:00,Has high level design codes written in .v or .sv,0,akhileshkumarp/svcodes,726755867,SystemVerilog,svcodes,5,0,2023-12-03 10:20:45+00:00,[],None
394,https://github.com/sikderAmit/piso-uvm-verification.git,2023-11-14 17:27:06+00:00,This repository contain all the necessary files to verify PISO Universal Register,0,sikderAmit/piso-uvm-verification,718731488,SystemVerilog,piso-uvm-verification,203,0,2023-11-14 20:05:47+00:00,"['systemverilog', 'uvm', 'piso', 'design-verification', 'rtl-verification', 'universal-register']",None
395,https://github.com/JuanchyDiaz/lab1-ADC.git,2023-11-10 23:16:21+00:00,,0,JuanchyDiaz/lab1-ADC,717252471,SystemVerilog,lab1-ADC,9,0,2023-11-11 00:07:59+00:00,[],None
396,https://github.com/ZhengmingHu/Bus_Handshake.git,2023-11-15 03:45:17+00:00,,0,ZhengmingHu/Bus_Handshake,718917837,SystemVerilog,Bus_Handshake,14,0,2023-11-15 03:59:43+00:00,[],None
397,https://github.com/Mohammed-Mohra/APB-UVC1.git,2023-12-07 12:38:56+00:00,,0,Mohammed-Mohra/APB-UVC1,728666893,SystemVerilog,APB-UVC1,37,0,2023-12-07 15:22:39+00:00,[],None
398,https://github.com/YoussefNasser11/Multi-Mode-ALU-with-Interrupt-Support.git,2023-12-09 00:25:54+00:00,,0,YoussefNasser11/Multi-Mode-ALU-with-Interrupt-Support,729343385,SystemVerilog,Multi-Mode-ALU-with-Interrupt-Support,12,0,2023-12-09 00:38:50+00:00,[],None
399,https://github.com/Karakatka46/WORKtestRTLverification.git,2023-11-27 08:01:44+00:00,,0,Karakatka46/WORKtestRTLverification,724010512,SystemVerilog,WORKtestRTLverification,9,0,2023-12-01 08:11:42+00:00,[],None
400,https://github.com/Vissho/Multi-cycle-processor.git,2023-12-07 17:13:22+00:00,Multi-cycle processor in the SystemVerilog programming language,0,Vissho/Multi-cycle-processor,728778752,SystemVerilog,Multi-cycle-processor,8649,0,2023-12-10 07:09:39+00:00,[],None
401,https://github.com/Eeercol/SAPR-LAB.git,2023-11-12 23:03:17+00:00,,0,Eeercol/SAPR-LAB,717895939,SystemVerilog,SAPR-LAB,20,0,2023-12-13 23:24:53+00:00,[],None
402,https://github.com/Karsa-orlong/wavegen_sv.git,2023-11-19 01:31:27+00:00,SV files and the kernel files for the wavegenSOC,0,Karsa-orlong/wavegen_sv,720602244,SystemVerilog,wavegen_sv,73,0,2024-03-15 21:41:35+00:00,[],https://api.github.com/licenses/gpl-3.0
403,https://github.com/fliibs/libhwmath.git,2023-12-02 10:01:25+00:00,,1,fliibs/libhwmath,726407982,SystemVerilog,libhwmath,1745,0,2024-03-25 10:30:39+00:00,[],None
404,https://github.com/davidpoul1/verilog-.git,2023-11-11 05:49:41+00:00,,0,davidpoul1/verilog-,717325660,SystemVerilog,verilog-,9,0,2023-11-11 05:50:21+00:00,[],None
405,https://github.com/suryal30103/Digital-Design-of-AlarmClock.git,2023-11-07 03:05:54+00:00,,0,suryal30103/Digital-Design-of-AlarmClock,715384823,SystemVerilog,Digital-Design-of-AlarmClock,448,0,2023-11-07 03:07:02+00:00,[],None
406,https://github.com/sumanthumesh/RISCV_core.git,2023-11-16 18:53:53+00:00,RTL for an N-way superscalar RISC-V core,0,sumanthumesh/RISCV_core,719718497,SystemVerilog,RISCV_core,1774,0,2023-11-16 18:59:52+00:00,[],None
407,https://github.com/RegallaMahidhar/MSD_PROJECT.git,2023-11-18 06:30:11+00:00,checkpoint2,0,RegallaMahidhar/MSD_PROJECT,720331813,SystemVerilog,MSD_PROJECT,9,0,2023-11-18 06:34:14+00:00,[],None
408,https://github.com/ggs2ggs/ibex.git,2023-11-21 01:03:18+00:00,,0,ggs2ggs/ibex,721392766,SystemVerilog,ibex,36479,0,2023-11-21 01:10:09+00:00,[],https://api.github.com/licenses/apache-2.0
409,https://github.com/matthewdh7/noc_refactor.git,2023-11-13 03:22:42+00:00,,0,matthewdh7/noc_refactor,717953304,SystemVerilog,noc_refactor,19,0,2023-11-13 03:23:48+00:00,[],None
410,https://github.com/mahmud624683/Verification_Methods_Simulation.git,2023-12-01 04:29:04+00:00,,0,mahmud624683/Verification_Methods_Simulation,725886624,SystemVerilog,Verification_Methods_Simulation,797,0,2023-12-01 04:45:17+00:00,[],None
411,https://github.com/nguyendaithien/wide_alu_ip.git,2023-11-24 14:06:16+00:00,,0,nguyendaithien/wide_alu_ip,723028943,SystemVerilog,wide_alu_ip,1427,0,2023-11-24 14:07:16+00:00,[],None
412,https://github.com/mill-lab/kcu1500.git,2023-12-05 06:25:08+00:00,,0,mill-lab/kcu1500,727577458,SystemVerilog,kcu1500,24,0,2023-12-05 07:16:28+00:00,[],None
413,https://github.com/wzian8786/arashi.git,2023-11-25 01:12:33+00:00,,0,wzian8786/arashi,723218839,SystemVerilog,arashi,34,0,2023-11-25 02:33:57+00:00,[],https://api.github.com/licenses/mit
414,https://github.com/ishwo0/Fall2023-Adv-Verilog.git,2023-12-06 21:58:22+00:00,,0,ishwo0/Fall2023-Adv-Verilog,728407747,SystemVerilog,Fall2023-Adv-Verilog,159,0,2023-12-07 22:41:00+00:00,[],None
415,https://github.com/Hanyx2021/COD.git,2023-11-23 05:41:14+00:00,,0,Hanyx2021/COD,722422803,SystemVerilog,COD,3117,0,2023-12-07 13:00:57+00:00,[],None
416,https://github.com/shehab2020556/SPI-design-and-verification-using-UVM.git,2023-12-13 15:00:03+00:00,,0,shehab2020556/SPI-design-and-verification-using-UVM,731200085,SystemVerilog,SPI-design-and-verification-using-UVM,9,0,2023-12-13 15:01:11+00:00,[],None
417,https://github.com/yuegeini/APS.git,2023-11-22 21:43:01+00:00,,0,yuegeini/APS,722311372,SystemVerilog,APS,12297,0,2023-12-11 20:18:59+00:00,[],None
418,https://github.com/jonasjackman23/Final_Project.git,2023-12-09 06:53:31+00:00,,0,jonasjackman23/Final_Project,729418206,SystemVerilog,Final_Project,78400,0,2023-12-09 06:56:44+00:00,[],None
419,https://github.com/Criztmk/APB_Slave_UVM.git,2023-12-09 04:38:01+00:00,Design testbench for verification of APB slave memory with Write and Reads using UVM Testbech,0,Criztmk/APB_Slave_UVM,729389274,SystemVerilog,APB_Slave_UVM,45,0,2023-12-09 04:44:11+00:00,[],None
420,https://github.com/eichc/compOrgFinalProject.git,2023-11-30 21:49:01+00:00,,0,eichc/compOrgFinalProject,725786693,SystemVerilog,compOrgFinalProject,33,0,2023-12-05 03:09:57+00:00,[],None
421,https://github.com/Vissho/Single-stroke-processor.git,2023-12-07 17:12:31+00:00,Single-stroke processor in the SystemVerilog programming language,0,Vissho/Single-stroke-processor,728778435,SystemVerilog,Single-stroke-processor,2891,0,2023-12-10 07:05:00+00:00,[],None
422,https://github.com/codebjjung/PRACTICE.git,2023-11-13 00:44:47+00:00,,0,codebjjung/PRACTICE,717914761,SystemVerilog,PRACTICE,5,0,2023-11-13 00:50:53+00:00,[],None
423,https://github.com/dishak14/Layered-Testbench-for-ALU.git,2023-12-13 05:06:10+00:00,,0,dishak14/Layered-Testbench-for-ALU,730979059,SystemVerilog,Layered-Testbench-for-ALU,12,0,2023-12-13 05:10:01+00:00,[],https://api.github.com/licenses/mit
424,https://github.com/asifmahmudishan/System-Verilog-Prac.git,2023-11-22 13:04:47+00:00,,0,asifmahmudishan/System-Verilog-Prac,722109106,SystemVerilog,System-Verilog-Prac,11,0,2023-12-13 20:52:03+00:00,[],None
425,https://github.com/farug/RISCV_Class.git,2023-12-09 11:28:43+00:00,,0,farug/RISCV_Class,729483517,SystemVerilog,RISCV_Class,45,0,2023-12-11 07:17:04+00:00,[],None
426,https://github.com/ed766/RISC-V.git,2023-11-16 08:28:22+00:00,RISC-V model built in Systemverilog,0,ed766/RISC-V,719468854,SystemVerilog,RISC-V,35,0,2023-11-16 19:06:04+00:00,[],None
427,https://github.com/geotrieu/mvm_perf_test.git,2023-12-06 17:17:07+00:00,"Matrix Vector Multiplication Performance Comparison, Verilator vs ModelSim",0,geotrieu/mvm_perf_test,728314146,SystemVerilog,mvm_perf_test,1145,0,2023-12-06 17:43:09+00:00,[],None
428,https://github.com/Luis9705/risc_v_core.git,2023-12-14 05:30:30+00:00,RISC V core written in SystemVerilog and verified with UVM,0,Luis9705/risc_v_core,731449346,SystemVerilog,risc_v_core,64,0,2023-12-15 17:01:42+00:00,[],https://api.github.com/licenses/mit
429,https://github.com/pjaggi/Projects.git,2023-12-16 03:19:15+00:00,,0,pjaggi/Projects,732244842,SystemVerilog,Projects,5446,0,2023-12-16 04:25:55+00:00,[],None
430,https://github.com/ax0080/UVM.git,2023-11-10 08:39:38+00:00,,0,ax0080/UVM,716960415,SystemVerilog,UVM,5825,0,2023-11-20 06:03:43+00:00,[],None
431,https://github.com/manish03/mangleLDPCo.git,2023-11-27 02:41:53+00:00,Obfuscated LDPC for a sample LDPC .alist matrix file,0,manish03/mangleLDPCo,723913539,SystemVerilog,mangleLDPCo,26428,0,2024-01-04 22:35:30+00:00,[],None
432,https://github.com/jebraun3/ECE551MazeRunner.git,2023-12-06 16:17:37+00:00,,0,jebraun3/ECE551MazeRunner,728289520,SystemVerilog,ECE551MazeRunner,17284,0,2024-04-04 02:45:46+00:00,[],None
433,https://github.com/JyresaMae/FPGA.git,2023-11-12 03:09:16+00:00,,1,JyresaMae/FPGA,717623730,SystemVerilog,FPGA,7429,0,2023-11-12 03:33:24+00:00,[],None
434,https://github.com/HipEx15/SystemVerilog_Verif_Projects.git,2023-11-13 11:13:17+00:00,,0,HipEx15/SystemVerilog_Verif_Projects,718093221,SystemVerilog,SystemVerilog_Verif_Projects,26,0,2023-11-13 11:15:42+00:00,[],None
435,https://github.com/gbeatty3/Serializer_Project.git,2023-11-16 07:41:06+00:00,,0,gbeatty3/Serializer_Project,719452333,SystemVerilog,Serializer_Project,6559,0,2023-11-16 07:43:35+00:00,[],None
436,https://github.com/matahho/computerArchitecture.git,2023-11-18 14:46:16+00:00,This repo is for the RISC-V project of computer architecture at university of Tehran ,0,matahho/computerArchitecture,720456559,SystemVerilog,computerArchitecture,1859,0,2023-11-18 14:50:37+00:00,[],None
437,https://github.com/verification-explorer/delta-sigma-modulator.git,2023-11-21 14:38:40+00:00,Modeling Delta Sigma Modulators for Flash Memory Cell,0,verification-explorer/delta-sigma-modulator,721672267,SystemVerilog,delta-sigma-modulator,8,0,2023-11-21 14:41:44+00:00,[],None
438,https://github.com/liuwenbo0/hust-interface_lab.git,2023-11-15 16:06:49+00:00,接口技术实验,0,liuwenbo0/hust-interface_lab,719177520,SystemVerilog,hust-interface_lab,1074318,0,2023-11-22 04:18:32+00:00,[],None
439,https://github.com/J0han0stling/Design-of-AI-systems.git,2023-11-21 20:27:36+00:00,"The course aims to explain how various well-known AI systems work, provide insight into how to build such systems, and practice in developing AI systems oneself. The course takes a broad perspective and also includes adjacent areas such as data science, algorithms, and optimization when appropriate.",0,J0han0stling/Design-of-AI-systems,721813003,SystemVerilog,Design-of-AI-systems,3954,0,2023-11-22 09:33:57+00:00,[],None
440,https://github.com/adharsh10/ffvdd.git,2023-11-23 13:01:07+00:00,layered testbench verification of a lift controller FSM,0,adharsh10/ffvdd,722579480,SystemVerilog,ffvdd,147,0,2023-11-23 13:02:56+00:00,[],None
441,https://github.com/JMneverlose/htechcon_systolicarray.git,2023-11-26 05:33:54+00:00,,0,JMneverlose/htechcon_systolicarray,723580546,SystemVerilog,htechcon_systolicarray,2455,0,2023-11-29 07:00:42+00:00,[],None
442,https://github.com/romnram67/lab12.git,2023-11-29 13:54:15+00:00,square generator on a vga. changes number of pixels in a square using switches. and the color with in the square. ,0,romnram67/lab12,725128489,SystemVerilog,lab12,7,0,2023-11-29 13:55:17+00:00,[],None
443,https://github.com/hopwoodc/advent-of-code-2023.git,2023-12-02 17:45:47+00:00,"Advent of code 2023, in verilog",0,hopwoodc/advent-of-code-2023,726547666,SystemVerilog,advent-of-code-2023,17,0,2023-12-03 21:21:39+00:00,[],None
444,https://github.com/kaleabmarkos/10-bit-Computer-Processor.git,2023-12-08 17:08:14+00:00,System Verilog,0,kaleabmarkos/10-bit-Computer-Processor,729227280,SystemVerilog,10-bit-Computer-Processor,12,0,2023-12-08 17:24:45+00:00,[],None
445,https://github.com/c-jimmy1/CompArchitectureDesign.git,2023-12-07 22:59:49+00:00,,0,c-jimmy1/CompArchitectureDesign,728885246,SystemVerilog,CompArchitectureDesign,4412,0,2023-12-07 23:03:15+00:00,[],None
446,https://github.com/Criztmk/AHB-APB-Memory-verification.git,2023-12-09 04:47:56+00:00,,0,Criztmk/AHB-APB-Memory-verification,729391183,SystemVerilog,AHB-APB-Memory-verification,55,0,2023-12-09 04:53:11+00:00,[],None
447,https://github.com/huy7715/Report_CE201.git,2023-11-25 07:12:51+00:00,Verification ALU using SV,1,huy7715/Report_CE201,723285851,SystemVerilog,Report_CE201,166,0,2023-11-25 07:18:56+00:00,[],None
448,https://github.com/808Nori808/Microprocesador-Isdigi.git,2023-11-17 08:28:47+00:00,Procesador RISC V descrito en SystemVerilog.,0,808Nori808/Microprocesador-Isdigi,719941728,SystemVerilog,Microprocesador-Isdigi,83574,0,2023-11-19 19:01:05+00:00,[],https://api.github.com/licenses/agpl-3.0
449,https://github.com/Dhruv6730/8-point-FFT-using-Verilog.git,2023-12-15 15:38:47+00:00,,0,Dhruv6730/8-point-FFT-using-Verilog,732080142,SystemVerilog,8-point-FFT-using-Verilog,439,0,2023-12-15 15:53:13+00:00,[],None
450,https://github.com/pritchardhenry/ECE111-final-project.git,2023-11-26 00:46:26+00:00,Shayaun Bashar and Henry Pritchard,0,pritchardhenry/ECE111-final-project,723532907,SystemVerilog,ECE111-final-project,2876,0,2023-11-26 00:53:07+00:00,[],None
451,https://github.com/langye11/LAB3.git,2023-12-16 10:04:18+00:00,,0,langye11/LAB3,732327744,SystemVerilog,LAB3,2,0,2023-12-16 10:05:36+00:00,[],None
452,https://github.com/ear0/385FP23.git,2023-12-06 07:18:32+00:00,,0,ear0/385FP23,728077537,SystemVerilog,385FP23,5858,0,2023-12-06 07:27:39+00:00,[],None
453,https://github.com/soohar218/FPGA-Pokemon.git,2023-12-15 05:12:33+00:00,Pokemon Game Simulator on FPGA,0,soohar218/FPGA-Pokemon,731880609,SystemVerilog,FPGA-Pokemon,645,0,2023-12-15 05:16:23+00:00,[],None
454,https://github.com/KhoaHuynh02/WTF-repo.git,2023-11-17 21:36:50+00:00,,0,KhoaHuynh02/WTF-repo,720226160,SystemVerilog,WTF-repo,465,0,2023-12-17 06:43:34+00:00,[],None
455,https://github.com/khaledbd00/Design_Verification.git,2023-12-02 10:40:23+00:00,Design verification of an encrypted up_down counter by its specification.,0,khaledbd00/Design_Verification,726417824,SystemVerilog,Design_Verification,109,0,2023-12-19 17:32:20+00:00,"['systemverilog', 'verilog']",None
456,https://github.com/monistode/ISA_cisc.git,2023-11-26 08:22:54+00:00,An implementation of the CISC ISA spec from ISA-docs,0,monistode/ISA_cisc,723615146,SystemVerilog,ISA_cisc,34837,0,2023-11-26 08:23:25+00:00,[],None
457,https://github.com/lmyykxy/jsc_project.git,2023-12-14 07:01:37+00:00,,0,lmyykxy/jsc_project,731475616,SystemVerilog,jsc_project,6818,0,2023-12-14 07:05:24+00:00,[],None
458,https://github.com/migies12/Basic-5-Step-RISC-Machine-.git,2023-11-22 20:18:35+00:00,,0,migies12/Basic-5-Step-RISC-Machine-,722284367,SystemVerilog,Basic-5-Step-RISC-Machine-,331,0,2024-02-21 19:35:22+00:00,[],None
459,https://github.com/fsaltunyuva/CMPE361-LAB4.git,2023-12-16 14:39:17+00:00,SystemVerilog Lab for the CMPE361 (Computer Organization) Course.,0,fsaltunyuva/CMPE361-LAB4,732396341,SystemVerilog,CMPE361-LAB4,10,0,2024-03-24 10:57:54+00:00,[],None
460,https://github.com/ddiwu/cpu.git,2023-12-08 08:12:42+00:00,,0,ddiwu/cpu,729019571,SystemVerilog,cpu,236,0,2024-01-25 07:53:05+00:00,[],None
461,https://github.com/artemka332/laba_1.git,2023-11-10 12:30:22+00:00,Лаба_1_Системы автоматизированного проектирования,0,artemka332/laba_1,717042333,SystemVerilog,laba_1,10,0,2023-11-10 13:34:25+00:00,[],None
462,https://github.com/Oscar-FZ/Proyecto3_Verificacion.git,2023-11-15 01:51:45+00:00,Proyecto 3 del curso verificacion de circuitos integrados,0,Oscar-FZ/Proyecto3_Verificacion,718888177,SystemVerilog,Proyecto3_Verificacion,18,0,2023-11-15 01:53:44+00:00,[],None
463,https://github.com/projectDV/AXI_TB_UVM.git,2023-11-14 14:36:57+00:00,,0,projectDV/AXI_TB_UVM,718657362,SystemVerilog,AXI_TB_UVM,7,0,2023-11-14 18:16:05+00:00,[],None
464,https://github.com/BROsandr/apb_vgachargen.git,2023-11-15 20:53:23+00:00,,0,BROsandr/apb_vgachargen,719281799,SystemVerilog,apb_vgachargen,200,0,2023-11-20 12:38:42+00:00,[],https://api.github.com/licenses/gpl-3.0
465,https://github.com/manmohanverma1234/ALU.git,2023-12-01 16:03:04+00:00,,0,manmohanverma1234/ALU,726138570,SystemVerilog,ALU,68,0,2023-12-01 16:05:20+00:00,[],None
466,https://github.com/abhaytiwari10/AXI_PROTOCOL.git,2023-12-03 11:06:16+00:00,,0,abhaytiwari10/AXI_PROTOCOL,726772254,SystemVerilog,AXI_PROTOCOL,2,0,2023-12-03 11:07:56+00:00,[],None
467,https://github.com/KTHYEONG/---hw.git,2023-11-20 07:35:41+00:00,,0,KTHYEONG/---hw,721019652,SystemVerilog,---hw,1862,0,2023-11-20 07:35:56+00:00,[],None
468,https://github.com/gccosi/VHDL.git,2023-12-04 13:37:53+00:00,test VHDL,0,gccosi/VHDL,727247078,SystemVerilog,VHDL,16,0,2023-12-04 13:53:27+00:00,[],https://api.github.com/licenses/gpl-3.0
469,https://github.com/Rakesh2916728272727/FIFO_UVM1.git,2023-12-05 01:40:45+00:00,,0,Rakesh2916728272727/FIFO_UVM1,727500393,SystemVerilog,FIFO_UVM1,7,0,2023-12-05 01:44:23+00:00,[],None
470,https://github.com/MasterPlayer/axi_memory_reader_pkt.git,2023-12-08 10:54:53+00:00,Компонент для выполнения команд чтения из памяти и отправки значений на шину AXI-Stream. Система прерываний не поддерживается,0,MasterPlayer/axi_memory_reader_pkt,729074486,SystemVerilog,axi_memory_reader_pkt,20,0,2023-12-08 10:57:04+00:00,[],https://api.github.com/licenses/mit
471,https://github.com/McHerman/ATA_vivado.git,2023-12-08 19:41:11+00:00,,0,McHerman/ATA_vivado,729277943,SystemVerilog,ATA_vivado,17136,0,2023-12-08 19:42:13+00:00,[],None
472,https://github.com/4vm0/ECE585-Group11.git,2023-11-10 02:43:59+00:00,DDR5 Memory Controller for PSU ECE 585.,0,4vm0/ECE585-Group11,716858015,SystemVerilog,ECE585-Group11,1339,0,2023-12-05 13:51:23+00:00,[],None
473,https://github.com/mingo99/CU11.git,2023-12-07 09:16:54+00:00,,0,mingo99/CU11,728591684,SystemVerilog,CU11,19,0,2023-12-07 09:47:37+00:00,[],None
474,https://github.com/GayatriVemuri/ECE586_Final_project_MIPS_LITE_simulator.git,2023-12-12 00:05:05+00:00,,0,GayatriVemuri/ECE586_Final_project_MIPS_LITE_simulator,730444461,SystemVerilog,ECE586_Final_project_MIPS_LITE_simulator,8,0,2023-12-12 00:06:08+00:00,[],None
475,https://github.com/mj1069/testbench-system-verilog.git,2023-12-12 15:21:49+00:00,SystemVerilog verification of I2C interface,0,mj1069/testbench-system-verilog,730743725,SystemVerilog,testbench-system-verilog,8,0,2023-12-12 15:49:49+00:00,"['i2c', 'systemverilog', 'verilog', 'vlsi-design']",None
476,https://github.com/hdlguy/pg_prng.git,2023-11-14 19:50:35+00:00,A very light weight fpga pseudorandom number generator.,0,hdlguy/pg_prng,718785751,SystemVerilog,pg_prng,44,0,2023-11-14 20:32:43+00:00,[],https://api.github.com/licenses/mit
477,https://github.com/vishruthmurthy/Verification.git,2023-12-06 17:37:59+00:00,,0,vishruthmurthy/Verification,728323005,SystemVerilog,Verification,59,0,2024-01-20 15:18:22+00:00,[],None
478,https://github.com/chengsx21/cod23-grp25.git,2023-12-14 13:42:17+00:00,Thinpad Top - 2023 THU Computer Organization and Design,0,chengsx21/cod23-grp25,731619402,SystemVerilog,cod23-grp25,396,0,2023-12-14 13:44:03+00:00,[],None
479,https://github.com/johnrscott/rv0.git,2023-12-13 17:46:45+00:00,Simple RISC-V RV32IMD Core,0,johnrscott/rv0,731269022,SystemVerilog,rv0,203,0,2023-12-22 12:34:00+00:00,[],https://api.github.com/licenses/gpl-3.0
480,https://github.com/mzvic/CARGAS.git,2023-11-25 02:43:46+00:00,,0,mzvic/CARGAS,723233746,SystemVerilog,CARGAS,58282,0,2023-12-09 02:53:27+00:00,[],None
481,https://github.com/CI60/CI60_Practice.git,2023-12-14 02:33:24+00:00,Practice Pull Request,6,CI60/CI60_Practice,731406724,SystemVerilog,CI60_Practice,10,0,2024-01-09 05:47:11+00:00,[],None
482,https://github.com/hasanalshaikh/ibex_demo_system_hardware_and_software.git,2023-11-11 00:12:28+00:00,"Contains ibex demo system hardware files as well as necessary software (makefiles, crt etc.) to test privilege",0,hasanalshaikh/ibex_demo_system_hardware_and_software,717263053,SystemVerilog,ibex_demo_system_hardware_and_software,2669,0,2023-11-11 00:16:21+00:00,[],None
483,https://github.com/soleil-nocturne123/LFSR.git,2023-11-13 20:58:26+00:00,,0,soleil-nocturne123/LFSR,718321377,SystemVerilog,LFSR,13,0,2023-11-16 10:47:04+00:00,[],None
484,https://github.com/eliannesacher/MIPS.git,2023-11-16 02:17:44+00:00,,0,eliannesacher/MIPS,719363480,SystemVerilog,MIPS,7642,0,2023-11-16 02:21:00+00:00,[],None
485,https://github.com/ChUrl/quartus-7-segment-counter.git,2023-11-09 23:27:17+00:00,,0,ChUrl/quartus-7-segment-counter,716811105,SystemVerilog,quartus-7-segment-counter,7,0,2023-11-09 23:27:39+00:00,[],None
486,https://github.com/IWASAKI-Tetsuro/4bitCPU.git,2023-11-19 13:03:18+00:00,,0,IWASAKI-Tetsuro/4bitCPU,720739152,SystemVerilog,4bitCPU,3165,0,2023-11-19 13:07:10+00:00,[],None
487,https://github.com/Johnathan219/Lab3_Logic_Design.git,2023-11-24 14:06:42+00:00,,0,Johnathan219/Lab3_Logic_Design,723029123,SystemVerilog,Lab3_Logic_Design,110777,0,2023-11-24 15:39:49+00:00,[],None
488,https://github.com/Anunalla/HDLBits.git,2023-11-21 04:47:14+00:00,,0,Anunalla/HDLBits,721450170,SystemVerilog,HDLBits,12,0,2023-11-21 05:01:15+00:00,[],None
489,https://github.com/BqFang/FPGA_CodeLib.git,2023-11-26 15:34:49+00:00,,0,BqFang/FPGA_CodeLib,723728299,SystemVerilog,FPGA_CodeLib,6510,0,2023-11-26 15:36:33+00:00,[],https://api.github.com/licenses/gpl-3.0
490,https://github.com/littleguac/lab6.git,2023-11-14 22:26:50+00:00,,0,littleguac/lab6,718837763,SystemVerilog,lab6,34,0,2023-11-14 22:30:47+00:00,[],None
491,https://github.com/Diogenescz/Tps_SisDig_106413.git,2023-11-30 18:23:03+00:00,Entregas 2C 2023 - Diógenes Cornejo,0,Diogenescz/Tps_SisDig_106413,725719292,SystemVerilog,Tps_SisDig_106413,4050,0,2023-11-30 19:12:19+00:00,[],None
492,https://github.com/Mohammah94/IL1332-.git,2023-12-02 22:16:46+00:00,Digital Systems Design using Hardware Description Languages // KTH,0,Mohammah94/IL1332-,726620635,SystemVerilog,IL1332-,19,0,2023-12-02 23:18:15+00:00,[],None
493,https://github.com/RialonV/cocotb_practice.git,2023-12-04 02:31:31+00:00,Using cocotb for verification,0,RialonV/cocotb_practice,727019801,SystemVerilog,cocotb_practice,20,0,2023-12-04 02:43:44+00:00,[],https://api.github.com/licenses/mit
494,https://github.com/FARTASH-421/Verilog_Code.git,2023-12-04 07:00:27+00:00,,0,FARTASH-421/Verilog_Code,727092293,SystemVerilog,Verilog_Code,59710,0,2023-12-04 07:06:33+00:00,[],None
495,https://github.com/Criztmk/APB_Slave.git,2023-12-06 09:10:03+00:00,Design testbench for verification of APB slave memory with Write and Reads,0,Criztmk/APB_Slave,728117265,SystemVerilog,APB_Slave,32,0,2023-12-06 09:11:57+00:00,[],None
496,https://github.com/ThreeBridge/interface.git,2023-12-07 07:03:57+00:00,,0,ThreeBridge/interface,728545124,SystemVerilog,interface,3,0,2023-12-07 07:08:14+00:00,[],None
497,https://github.com/lucasSeabraGomes/trab_Circuitos.git,2023-11-17 01:36:07+00:00,,0,lucasSeabraGomes/trab_Circuitos,719829528,SystemVerilog,trab_Circuitos,135,0,2023-11-30 13:54:44+00:00,[],None
498,https://github.com/MikeT24/RISC-V.git,2023-11-10 01:23:21+00:00,RISC-V INTEGER Unit for my master's ,0,MikeT24/RISC-V,716837798,SystemVerilog,RISC-V,44022,0,2023-11-10 03:45:38+00:00,[],None
499,https://github.com/PrabakarVellingiri/USB_Verif.git,2023-12-11 07:15:19+00:00,,2,PrabakarVellingiri/USB_Verif,730087528,SystemVerilog,USB_Verif,145,0,2024-01-22 08:24:38+00:00,[],None
500,https://github.com/19829984/6.111_Final_Project.git,2023-11-16 21:39:55+00:00,,0,19829984/6.111_Final_Project,719771260,SystemVerilog,6.111_Final_Project,167,0,2023-12-15 01:18:53+00:00,[],https://api.github.com/licenses/mit
501,https://github.com/tayyabshaikh/Single-Cycle-Processor.git,2023-11-07 14:13:43+00:00,,0,tayyabshaikh/Single-Cycle-Processor,715625759,SystemVerilog,Single-Cycle-Processor,10805,0,2024-02-28 19:11:57+00:00,[],None
502,https://github.com/HenryRobb/CSCI2500Final.git,2023-12-01 23:52:59+00:00,,1,HenryRobb/CSCI2500Final,726281825,SystemVerilog,CSCI2500Final,1046,0,2023-12-02 17:16:43+00:00,[],None
503,https://github.com/53n0name/design-automation.git,2023-11-12 17:43:07+00:00,,0,53n0name/design-automation,717819271,SystemVerilog,design-automation,27574,0,2023-12-10 17:03:49+00:00,[],None
504,https://github.com/lightcharm/coder_NRZI.git,2023-12-09 19:11:43+00:00,Implementation of the NRZI coder,0,lightcharm/coder_NRZI,729609039,SystemVerilog,coder_NRZI,29,0,2023-12-09 19:12:47+00:00,[],https://api.github.com/licenses/mit
505,https://github.com/eddieh310/processor.git,2023-12-11 14:55:22+00:00,System Verilog Code for the Single Cycle Processor,0,eddieh310/processor,730266222,SystemVerilog,processor,124,0,2023-12-11 15:01:07+00:00,[],None
506,https://github.com/ahmedsherif99/Asynchronous-Transfer-Mode-SystemVerilog-Module-with-Formal-Verification-SVA-on-OneSpin.git,2023-12-12 12:27:20+00:00,,0,ahmedsherif99/Asynchronous-Transfer-Mode-SystemVerilog-Module-with-Formal-Verification-SVA-on-OneSpin,730669908,SystemVerilog,Asynchronous-Transfer-Mode-SystemVerilog-Module-with-Formal-Verification-SVA-on-OneSpin,72,0,2023-12-12 12:31:28+00:00,[],None
507,https://github.com/GAlexakis/SV-Execution-simd-units.git,2023-12-12 19:39:01+00:00,,0,GAlexakis/SV-Execution-simd-units,730839744,SystemVerilog,SV-Execution-simd-units,145,0,2023-12-12 19:39:40+00:00,[],None
508,https://github.com/AmaanRehman77/Simplified_LC3-FPGA.git,2023-12-12 18:26:21+00:00,System Verilog implementation of a simiplified version of LC-3 (16-Bit Architecture),0,AmaanRehman77/Simplified_LC3-FPGA,730815754,SystemVerilog,Simplified_LC3-FPGA,10267,0,2023-12-12 18:28:59+00:00,[],None
509,https://github.com/AtharvaPan265/DSD-lab6.git,2023-12-13 11:10:39+00:00,,0,AtharvaPan265/DSD-lab6,731102773,SystemVerilog,DSD-lab6,194,0,2023-12-13 11:10:58+00:00,[],None
510,https://github.com/kosinw/orca.git,2023-11-08 02:27:10+00:00,RISC-V microcomputer for 6.111 research project.,0,kosinw/orca,715878102,SystemVerilog,orca,27397,0,2023-11-12 06:46:03+00:00,[],
511,https://github.com/OmarAmer01/DCSK.git,2023-11-24 21:16:19+00:00,Digital Design and FPGA Implementation of Differential Chaos Shift-Keying Modem,0,OmarAmer01/DCSK,723167416,SystemVerilog,DCSK,154319,0,2023-12-06 22:08:15+00:00,[],None
512,https://github.com/DylanKennyBoland/SystemVerilog_for_Design_and_Verification.git,2023-12-10 16:09:25+00:00,,0,DylanKennyBoland/SystemVerilog_for_Design_and_Verification,729873136,SystemVerilog,SystemVerilog_for_Design_and_Verification,4,0,2023-12-11 16:59:47+00:00,[],None
513,https://github.com/SavageXDDDD/Cordic.git,2023-12-13 20:48:25+00:00,,0,SavageXDDDD/Cordic,731328099,SystemVerilog,Cordic,5,0,2023-12-13 20:50:16+00:00,[],None
514,https://github.com/Dedorou/cordic.git,2023-12-15 19:24:16+00:00,,0,Dedorou/cordic,732153006,SystemVerilog,cordic,4,0,2023-12-17 20:06:32+00:00,[],None
515,https://github.com/apinise/RTL_Library.git,2023-12-09 07:03:59+00:00,,0,apinise/RTL_Library,729420554,SystemVerilog,RTL_Library,16,0,2023-12-09 07:05:40+00:00,[],None
516,https://github.com/EricEricEricJin/ECE551-Group-Project.git,2023-12-06 15:57:15+00:00,An FPGA Maze Runner program that navigates the wheel bot through the maze and finds the magnet,0,EricEricEricJin/ECE551-Group-Project,728280900,SystemVerilog,ECE551-Group-Project,322,0,2024-03-24 12:12:17+00:00,[],None
517,https://github.com/VALO64/SIGNAL_PROCESOR_CORAZ7_VERILOG.git,2023-11-11 02:46:06+00:00,,0,VALO64/SIGNAL_PROCESOR_CORAZ7_VERILOG,717290170,SystemVerilog,SIGNAL_PROCESOR_CORAZ7_VERILOG,1058,0,2023-11-11 02:49:06+00:00,[],None
518,https://github.com/Ali-Mokhtar02/FIFO-Verilog-Design-and-UVM-TestBench.git,2023-11-12 12:05:18+00:00,,0,Ali-Mokhtar02/FIFO-Verilog-Design-and-UVM-TestBench,717728995,SystemVerilog,FIFO-Verilog-Design-and-UVM-TestBench,302,0,2023-11-12 12:19:29+00:00,[],None
519,https://github.com/Ali-Mokhtar02/SPI-Slave-Connected-to-RAM-UVM-TestBench-.git,2023-11-12 13:42:31+00:00,,0,Ali-Mokhtar02/SPI-Slave-Connected-to-RAM-UVM-TestBench-,717753994,SystemVerilog,SPI-Slave-Connected-to-RAM-UVM-TestBench-,28,0,2023-11-12 13:52:19+00:00,[],None
520,https://github.com/skaza2125/Simplifed-LC3.git,2023-11-14 22:07:56+00:00,A implementation of the LC3 System Architecture in System Verilog,0,skaza2125/Simplifed-LC3,718831055,SystemVerilog,Simplifed-LC3,14,0,2023-11-14 22:10:25+00:00,[],None
521,https://github.com/MagdyMGZ/Digital-Verification-Using-SV-UVM.git,2023-11-14 15:25:02+00:00,,0,MagdyMGZ/Digital-Verification-Using-SV-UVM,718679405,SystemVerilog,Digital-Verification-Using-SV-UVM,35351,0,2023-11-14 15:31:05+00:00,[],None
522,https://github.com/Khan1832/SystemVerilog.git,2023-11-16 17:26:36+00:00,,0,Khan1832/SystemVerilog,719683192,SystemVerilog,SystemVerilog,8,0,2023-11-16 17:29:43+00:00,[],None
523,https://github.com/Manancdac/System-verilog.git,2023-11-16 13:09:08+00:00,This repository contains all the SV files.,1,Manancdac/System-verilog,719573905,SystemVerilog,System-verilog,9,0,2023-11-16 13:10:01+00:00,[],None
524,https://github.com/Filter-Capacitor/VGA-ColorStripe.git,2023-11-19 07:55:11+00:00,建立于Xilinx Basys3开发板上的VGA输出实验，支持7种常见分辨率,0,Filter-Capacitor/VGA-ColorStripe,720670682,SystemVerilog,VGA-ColorStripe,96,0,2023-11-19 08:06:47+00:00,[],None
525,https://github.com/kushurox/cad_project.git,2023-11-14 18:17:56+00:00,inefficient 4-bit processor,0,kushurox/cad_project,718751679,SystemVerilog,cad_project,8,0,2023-11-18 16:43:03+00:00,[],None
526,https://github.com/Josechaves19/Proyecto-3-Verificacion.git,2023-11-16 04:09:34+00:00,Repositorio para el tercer proyecto de verificacion funcional de circuitos integrados,0,Josechaves19/Proyecto-3-Verificacion,719393146,SystemVerilog,Proyecto-3-Verificacion,112,0,2023-11-16 04:34:01+00:00,[],None
527,https://github.com/cordeiroewerton/UVM_testbench.git,2023-11-23 22:35:41+00:00,,0,cordeiroewerton/UVM_testbench,722764785,SystemVerilog,UVM_testbench,5,0,2023-11-23 22:40:53+00:00,[],None
528,https://github.com/ntan213/mileston3.git,2023-12-04 05:08:19+00:00,,0,ntan213/mileston3,727058818,SystemVerilog,mileston3,23,0,2023-12-04 05:10:54+00:00,[],None
529,https://github.com/EthanL929/8bits-divider-using-bitslice.git,2023-11-27 13:53:19+00:00,,0,EthanL929/8bits-divider-using-bitslice,724149393,SystemVerilog,8bits-divider-using-bitslice,93,0,2023-11-27 13:58:29+00:00,[],None
530,https://github.com/fjiong/git_test.git,2023-12-06 02:13:21+00:00,this is a test repository.,0,fjiong/git_test,727994565,SystemVerilog,git_test,4,0,2023-12-06 02:45:17+00:00,[],None
531,https://github.com/gccosi/Verilog.git,2023-12-05 12:34:06+00:00,test Verilog coding with method RK4 ,0,gccosi/Verilog,727715615,SystemVerilog,Verilog,450,0,2023-12-05 12:41:00+00:00,[],https://api.github.com/licenses/gpl-3.0
532,https://github.com/9nugunu/comento_fpga.git,2023-11-10 14:21:40+00:00,,0,9nugunu/comento_fpga,717084523,SystemVerilog,comento_fpga,53,0,2023-11-15 18:34:18+00:00,[],None
533,https://github.com/emthy0/hwsyn-final.git,2023-12-07 15:29:28+00:00,,0,emthy0/hwsyn-final,728737813,SystemVerilog,hwsyn-final,30704,0,2023-12-07 15:30:35+00:00,[],None
534,https://github.com/ShkalikovDenis4m0/AP_Lr_2.git,2023-12-13 20:03:06+00:00,Шкаликов Д.А. М3О-309Б-21,0,ShkalikovDenis4m0/AP_Lr_2,731314933,SystemVerilog,AP_Lr_2,8,0,2023-12-13 20:07:47+00:00,[],None
535,https://github.com/MiskaMoska/MTASim.git,2023-11-30 12:56:10+00:00,Memristor Tile Array Simulator,1,MiskaMoska/MTASim,725581542,SystemVerilog,MTASim,742,0,2023-11-30 13:05:05+00:00,[],None
536,https://github.com/LucasDamo22/word_break-join.git,2023-12-14 15:07:04+00:00,,0,LucasDamo22/word_break-join,731653811,SystemVerilog,word_break-join,42,0,2023-12-14 15:08:09+00:00,[],None
537,https://github.com/maxshii/sha256_sv.git,2023-12-06 01:52:44+00:00,,0,maxshii/sha256_sv,727989537,SystemVerilog,sha256_sv,1713,0,2023-12-06 02:29:37+00:00,[],None
538,https://github.com/hahacharlie/EL-6463-RV32I.git,2023-11-20 20:38:08+00:00,,1,hahacharlie/EL-6463-RV32I,721326935,SystemVerilog,EL-6463-RV32I,49,0,2023-12-07 19:18:22+00:00,[],None
539,https://github.com/bkaether/ee274_image_codec.git,2023-12-05 04:31:07+00:00,Final Project for EE274 - A simple image codec implemented in systemverilog,0,bkaether/ee274_image_codec,727545399,SystemVerilog,ee274_image_codec,3358,0,2023-12-08 03:28:50+00:00,[],None
540,https://github.com/gabrielemercolino/system-verilog.git,2023-11-21 08:03:35+00:00,,0,gabrielemercolino/system-verilog,721510902,SystemVerilog,system-verilog,1,0,2023-11-21 08:10:48+00:00,[],None
541,https://github.com/csianturi/PokemonSoC.git,2023-12-16 22:03:48+00:00,Pokemon Battle on SoC,0,csianturi/PokemonSoC,732501243,SystemVerilog,PokemonSoC,967,0,2023-12-16 22:20:19+00:00,[],None
542,https://github.com/Zakki0925224/tang-primer-20k-nand2tetris.git,2023-11-16 14:01:34+00:00,,0,Zakki0925224/tang-primer-20k-nand2tetris,719596998,SystemVerilog,tang-primer-20k-nand2tetris,407,0,2023-12-02 16:08:23+00:00,[],None
543,https://github.com/patep62/Image-Decompressor.git,2023-12-13 04:23:38+00:00,"Compressed data for a 320 x 240 pixel image will be delivered to the Altera DE2-115 board via UART from a PC and stored in the external SRAM. The image decoding circuitry will read the compressed data, recover the image using a custom digital circuit and store it back to the SRAM, from where the VGA controller will output the image.",0,patep62/Image-Decompressor,730968727,SystemVerilog,Image-Decompressor,1387,0,2023-12-20 21:30:11+00:00,[],None
544,https://github.com/mehmetfatiherdem/seven-segment-counter.git,2023-11-09 15:32:33+00:00,,0,mehmetfatiherdem/seven-segment-counter,716653429,SystemVerilog,seven-segment-counter,3000,0,2023-11-27 23:03:31+00:00,[],None
545,https://github.com/flaviens/verilator-b5.git,2023-11-20 16:44:43+00:00,,0,flaviens/verilator-b5,721243580,SystemVerilog,verilator-b5,7,0,2024-01-15 17:42:50+00:00,[],None
546,https://github.com/jayshah1x/HyST-4-V2.git,2023-11-30 09:28:52+00:00,Vector-2 Systolic Array for a 4x4 Matrix Multiplication,0,jayshah1x/HyST-4-V2,725503209,SystemVerilog,HyST-4-V2,1384,0,2023-12-19 14:01:14+00:00,[],None
547,https://github.com/fsaltunyuva/CMPE361-LAB3.git,2023-12-01 12:23:58+00:00,SystemVerilog Lab for the CMPE361 (Computer Organization) Course.,0,fsaltunyuva/CMPE361-LAB3,726046433,SystemVerilog,CMPE361-LAB3,3,0,2024-03-24 10:58:13+00:00,[],None
548,https://github.com/apinise/RV32IM.git,2023-12-06 16:58:20+00:00,,0,apinise/RV32IM,728306672,SystemVerilog,RV32IM,366,0,2023-12-07 04:55:16+00:00,[],None
549,https://github.com/NP95/DV_Prep.git,2023-11-18 08:10:00+00:00,,0,NP95/DV_Prep,720354415,SystemVerilog,DV_Prep,12645,0,2024-03-11 02:21:58+00:00,[],None
550,https://github.com/ShishkinGleb/Automat-on-SystemVerilog.git,2023-11-26 13:40:23+00:00,"Сложение чисел с фиксированной запятой, представленных в  модифицированном дополнительном двоично-десятичном коде с  естественным порядком весов (8421), с переводом результата из  дополнительного кода в прямой.",0,ShishkinGleb/Automat-on-SystemVerilog,723694012,SystemVerilog,Automat-on-SystemVerilog,4,0,2024-04-08 06:16:26+00:00,[],None
551,https://github.com/memreduman/Computer-Architecture.git,2023-11-24 13:10:19+00:00,"This repository contains embedded CPU implementation, and verification.",0,memreduman/Computer-Architecture,723008090,SystemVerilog,Computer-Architecture,99,0,2024-04-06 00:08:37+00:00,[],None
