// Seed: 3175274329
`define pp_4 0
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3
);
  always @(posedge id_1) begin
    id_4 <= 1;
    id_4 = 1;
  end
endmodule
