{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3491, "design__instance__area": 24522.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008494173176586628, "power__switching__total": 0.010033846832811832, "power__leakage__total": 2.7880529884782845e-08, "power__total": 0.0185280479490757, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.044171, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.044171, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.319873, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.485001, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.319873, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.485001, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.049556, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.049556, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.889682, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.603369, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -202.784973, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.603369, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.889682, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.603369, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 64, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.039496, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.039496, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.071638, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.619184, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113442, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.619184, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 15, "design__max_fanout_violation__count": 13, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.076018, "clock__skew__worst_setup": 0.028326, "timing__hold__ws": 0.050572, "timing__setup__ws": -6.742907, "timing__hold__tns": 0.0, "timing__setup__tns": -210.046448, "timing__hold__wns": 0.0, "timing__setup__wns": -6.742907, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111687, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 192, "timing__setup_r2r__ws": -6.742907, "timing__setup_r2r_vio__count": 192, "design__die__bbox": "0.0 0.0 227.13 237.85", "design__core__bbox": "5.52 10.88 221.26 225.76", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 262, "design__die__area": 54022.9, "design__core__area": 46358.2, "design__instance__count__stdcell": 3491, "design__instance__area__stdcell": 24522.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.528974, "design__instance__utilization__stdcell": 0.528974, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 22734140, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 63894.1, "design__violations": 0, "design__instance__count__setup_buffer": 22, "design__instance__count__hold_buffer": 149, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3023, "route__net__special": 2, "route__drc_errors__iter:1": 1358, "route__wirelength__iter:1": 70381, "route__drc_errors__iter:2": 628, "route__wirelength__iter:2": 69827, "route__drc_errors__iter:3": 469, "route__wirelength__iter:3": 69693, "route__drc_errors__iter:4": 32, "route__wirelength__iter:4": 69620, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 69611, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 69607, "route__drc_errors": 0, "route__wirelength": 69607, "route__vias": 18167, "route__vias__singlecut": 18167, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 730.83, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.031291, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.031291, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31749, "timing__setup__ws__corner:min_tt_025C_1v80": 1.576872, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.31749, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.576872, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.035547, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.035547, "timing__hold__ws__corner:min_ss_100C_1v60": 0.886789, "timing__setup__ws__corner:min_ss_100C_1v60": -6.436676, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -195.903381, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.436676, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.886789, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.436676, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 64, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.028326, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.028326, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.080815, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.675122, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111687, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.675122, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 13, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.069287, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.069287, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3211, "timing__setup__ws__corner:max_tt_025C_1v80": 1.414254, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.32261, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.414254, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 13, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.076018, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.076018, "timing__hold__ws__corner:max_ss_100C_1v60": 0.894229, "timing__setup__ws__corner:max_ss_100C_1v60": -6.742907, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -210.046448, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -6.742907, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.894229, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -6.742907, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 64, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 13, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.061502, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.061502, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.050572, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.575812, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.115534, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.575812, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79788, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7993, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00211664, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00240314, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000690508, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00240314, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000695, "ir__drop__worst": 0.00212, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}