
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libopcodes-2.34.so_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000035400 <.init>:
   35400:	stp	x29, x30, [sp, #-16]!
   35404:	mov	x29, sp
   35408:	bl	35ff0 <aarch64_get_operand_modifier_from_value@plt+0x10>
   3540c:	ldp	x29, x30, [sp], #16
   35410:	ret

Disassembly of section .plt:

0000000000035420 <aarch64_ext_sysins_op@plt-0x20>:
   35420:	stp	x16, x30, [sp, #-16]!
   35424:	adrp	x16, 99000 <aarch64_operands@@Base+0x16d20>
   35428:	ldr	x17, [x16, #4088]
   3542c:	add	x16, x16, #0xff8
   35430:	br	x17
   35434:	nop
   35438:	nop
   3543c:	nop

0000000000035440 <aarch64_ext_sysins_op@plt>:
   35440:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35444:	ldr	x17, [x16]
   35448:	add	x16, x16, #0x0
   3544c:	br	x17

0000000000035450 <aarch64_ins_sve_float_zero_one@plt>:
   35450:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35454:	ldr	x17, [x16, #8]
   35458:	add	x16, x16, #0x8
   3545c:	br	x17

0000000000035460 <aarch64_ins_simd_addr_post@plt>:
   35460:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35464:	ldr	x17, [x16, #16]
   35468:	add	x16, x16, #0x10
   3546c:	br	x17

0000000000035470 <memcpy@plt>:
   35470:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35474:	ldr	x17, [x16, #24]
   35478:	add	x16, x16, #0x18
   3547c:	br	x17

0000000000035480 <memmove@plt>:
   35480:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35484:	ldr	x17, [x16, #32]
   35488:	add	x16, x16, #0x20
   3548c:	br	x17

0000000000035490 <aarch64_ins_sve_quad_index@plt>:
   35490:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35494:	ldr	x17, [x16, #40]
   35498:	add	x16, x16, #0x28
   3549c:	br	x17

00000000000354a0 <aarch64_ins_cond@plt>:
   354a0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   354a4:	ldr	x17, [x16, #48]
   354a8:	add	x16, x16, #0x30
   354ac:	br	x17

00000000000354b0 <aarch64_ext_sve_addr_zi_u5@plt>:
   354b0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   354b4:	ldr	x17, [x16, #56]
   354b8:	add	x16, x16, #0x38
   354bc:	br	x17

00000000000354c0 <strlen@plt>:
   354c0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   354c4:	ldr	x17, [x16, #64]
   354c8:	add	x16, x16, #0x40
   354cc:	br	x17

00000000000354d0 <aarch64_ins_sve_addr_rz_xtw@plt>:
   354d0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   354d4:	ldr	x17, [x16, #72]
   354d8:	add	x16, x16, #0x48
   354dc:	br	x17

00000000000354e0 <aarch64_ext_sysreg@plt>:
   354e0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   354e4:	ldr	x17, [x16, #80]
   354e8:	add	x16, x16, #0x50
   354ec:	br	x17

00000000000354f0 <aarch64_ins_sve_reglist@plt>:
   354f0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   354f4:	ldr	x17, [x16, #88]
   354f8:	add	x16, x16, #0x58
   354fc:	br	x17

0000000000035500 <aarch64_ins_imm_rotate1@plt>:
   35500:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35504:	ldr	x17, [x16, #96]
   35508:	add	x16, x16, #0x60
   3550c:	br	x17

0000000000035510 <exit@plt>:
   35510:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35514:	ldr	x17, [x16, #104]
   35518:	add	x16, x16, #0x68
   3551c:	br	x17

0000000000035520 <aarch64_operand_index@plt>:
   35520:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35524:	ldr	x17, [x16, #112]
   35528:	add	x16, x16, #0x70
   3552c:	br	x17

0000000000035530 <aarch64_ext_regrt_sysins@plt>:
   35530:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35534:	ldr	x17, [x16, #120]
   35538:	add	x16, x16, #0x78
   3553c:	br	x17

0000000000035540 <aarch64_ext_fbits@plt>:
   35540:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35544:	ldr	x17, [x16, #128]
   35548:	add	x16, x16, #0x80
   3554c:	br	x17

0000000000035550 <aarch64_ins_sve_addr_rr_lsl@plt>:
   35550:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35554:	ldr	x17, [x16, #136]
   35558:	add	x16, x16, #0x88
   3555c:	br	x17

0000000000035560 <aarch64_ins_sve_scale@plt>:
   35560:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35564:	ldr	x17, [x16, #144]
   35568:	add	x16, x16, #0x90
   3556c:	br	x17

0000000000035570 <aarch64_ext_ldst_reglist_r@plt>:
   35570:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35574:	ldr	x17, [x16, #152]
   35578:	add	x16, x16, #0x98
   3557c:	br	x17

0000000000035580 <sbrk@plt>:
   35580:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35584:	ldr	x17, [x16, #160]
   35588:	add	x16, x16, #0xa0
   3558c:	br	x17

0000000000035590 <aarch64_num_of_operands@plt>:
   35590:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35594:	ldr	x17, [x16, #168]
   35598:	add	x16, x16, #0xa8
   3559c:	br	x17

00000000000355a0 <aarch64_ext_sve_shrimm@plt>:
   355a0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   355a4:	ldr	x17, [x16, #176]
   355a8:	add	x16, x16, #0xb0
   355ac:	br	x17

00000000000355b0 <aarch64_ext_sve_shlimm@plt>:
   355b0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   355b4:	ldr	x17, [x16, #184]
   355b8:	add	x16, x16, #0xb8
   355bc:	br	x17

00000000000355c0 <aarch64_ext_addr_uimm12@plt>:
   355c0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   355c4:	ldr	x17, [x16, #192]
   355c8:	add	x16, x16, #0xc0
   355cc:	br	x17

00000000000355d0 <aarch64_ins_addr_simm10@plt>:
   355d0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   355d4:	ldr	x17, [x16, #200]
   355d8:	add	x16, x16, #0xc8
   355dc:	br	x17

00000000000355e0 <aarch64_ext_aimm@plt>:
   355e0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   355e4:	ldr	x17, [x16, #208]
   355e8:	add	x16, x16, #0xd0
   355ec:	br	x17

00000000000355f0 <ldexp@plt>:
   355f0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   355f4:	ldr	x17, [x16, #216]
   355f8:	add	x16, x16, #0xd8
   355fc:	br	x17

0000000000035600 <aarch64_ext_sve_asimm@plt>:
   35600:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35604:	ldr	x17, [x16, #224]
   35608:	add	x16, x16, #0xe0
   3560c:	br	x17

0000000000035610 <aarch64_ins_sve_addr_ri_s4xvl@plt>:
   35610:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35614:	ldr	x17, [x16, #232]
   35618:	add	x16, x16, #0xe8
   3561c:	br	x17

0000000000035620 <aarch64_ins_regno@plt>:
   35620:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35624:	ldr	x17, [x16, #240]
   35628:	add	x16, x16, #0xf0
   3562c:	br	x17

0000000000035630 <__cxa_finalize@plt>:
   35630:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35634:	ldr	x17, [x16, #248]
   35638:	add	x16, x16, #0xf8
   3563c:	br	x17

0000000000035640 <aarch64_ins_aimm@plt>:
   35640:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35644:	ldr	x17, [x16, #256]
   35648:	add	x16, x16, #0x100
   3564c:	br	x17

0000000000035650 <sprintf@plt>:
   35650:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35654:	ldr	x17, [x16, #264]
   35658:	add	x16, x16, #0x108
   3565c:	br	x17

0000000000035660 <aarch64_ins_pstatefield@plt>:
   35660:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35664:	ldr	x17, [x16, #272]
   35668:	add	x16, x16, #0x110
   3566c:	br	x17

0000000000035670 <verify_constraints@plt>:
   35670:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35674:	ldr	x17, [x16, #280]
   35678:	add	x16, x16, #0x118
   3567c:	br	x17

0000000000035680 <aarch64_ext_sve_addr_ri_s9xvl@plt>:
   35680:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35684:	ldr	x17, [x16, #288]
   35688:	add	x16, x16, #0x120
   3568c:	br	x17

0000000000035690 <qsort@plt>:
   35690:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35694:	ldr	x17, [x16, #296]
   35698:	add	x16, x16, #0x128
   3569c:	br	x17

00000000000356a0 <aarch64_ext_sve_addr_zz_sxtw@plt>:
   356a0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   356a4:	ldr	x17, [x16, #304]
   356a8:	add	x16, x16, #0x130
   356ac:	br	x17

00000000000356b0 <aarch64_ins_sve_addr_zz_lsl@plt>:
   356b0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   356b4:	ldr	x17, [x16, #312]
   356b8:	add	x16, x16, #0x138
   356bc:	br	x17

00000000000356c0 <aarch64_ext_addr_simm@plt>:
   356c0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   356c4:	ldr	x17, [x16, #320]
   356c8:	add	x16, x16, #0x140
   356cc:	br	x17

00000000000356d0 <aarch64_ext_reglane@plt>:
   356d0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   356d4:	ldr	x17, [x16, #328]
   356d8:	add	x16, x16, #0x148
   356dc:	br	x17

00000000000356e0 <aarch64_ins_sve_addr_ri_u6@plt>:
   356e0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   356e4:	ldr	x17, [x16, #336]
   356e8:	add	x16, x16, #0x150
   356ec:	br	x17

00000000000356f0 <aarch64_ins_sve_index@plt>:
   356f0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   356f4:	ldr	x17, [x16, #344]
   356f8:	add	x16, x16, #0x158
   356fc:	br	x17

0000000000035700 <aarch64_decode_insn@plt>:
   35700:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35704:	ldr	x17, [x16, #352]
   35708:	add	x16, x16, #0x160
   3570c:	br	x17

0000000000035710 <aarch64_find_real_opcode@plt>:
   35710:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35714:	ldr	x17, [x16, #360]
   35718:	add	x16, x16, #0x168
   3571c:	br	x17

0000000000035720 <aarch64_ins_addr_simm@plt>:
   35720:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35724:	ldr	x17, [x16, #368]
   35728:	add	x16, x16, #0x170
   3572c:	br	x17

0000000000035730 <get_cond_from_value@plt>:
   35730:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35734:	ldr	x17, [x16, #376]
   35738:	add	x16, x16, #0x178
   3573c:	br	x17

0000000000035740 <aarch64_ext_addr_simm10@plt>:
   35740:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35744:	ldr	x17, [x16, #384]
   35748:	add	x16, x16, #0x180
   3574c:	br	x17

0000000000035750 <aarch64_ins_sysins_op@plt>:
   35750:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35754:	ldr	x17, [x16, #392]
   35758:	add	x16, x16, #0x188
   3575c:	br	x17

0000000000035760 <aarch64_ins_ft@plt>:
   35760:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35764:	ldr	x17, [x16, #400]
   35768:	add	x16, x16, #0x190
   3576c:	br	x17

0000000000035770 <aarch64_ext_addr_offset@plt>:
   35770:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35774:	ldr	x17, [x16, #408]
   35778:	add	x16, x16, #0x198
   3577c:	br	x17

0000000000035780 <aarch64_find_best_match@plt>:
   35780:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35784:	ldr	x17, [x16, #416]
   35788:	add	x16, x16, #0x1a0
   3578c:	br	x17

0000000000035790 <aarch64_ext_fpimm@plt>:
   35790:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35794:	ldr	x17, [x16, #424]
   35798:	add	x16, x16, #0x1a8
   3579c:	br	x17

00000000000357a0 <snprintf@plt>:
   357a0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   357a4:	ldr	x17, [x16, #432]
   357a8:	add	x16, x16, #0x1b0
   357ac:	br	x17

00000000000357b0 <extract_fields@plt>:
   357b0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   357b4:	ldr	x17, [x16, #440]
   357b8:	add	x16, x16, #0x1b8
   357bc:	br	x17

00000000000357c0 <aarch64_ins_limm@plt>:
   357c0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   357c4:	ldr	x17, [x16, #448]
   357c8:	add	x16, x16, #0x1c0
   357cc:	br	x17

00000000000357d0 <aarch64_print_operand@plt>:
   357d0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   357d4:	ldr	x17, [x16, #456]
   357d8:	add	x16, x16, #0x1c8
   357dc:	br	x17

00000000000357e0 <aarch64_ext_reg_extended@plt>:
   357e0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   357e4:	ldr	x17, [x16, #464]
   357e8:	add	x16, x16, #0x1d0
   357ec:	br	x17

00000000000357f0 <aarch64_get_qualifier_standard_value@plt>:
   357f0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   357f4:	ldr	x17, [x16, #472]
   357f8:	add	x16, x16, #0x1d8
   357fc:	br	x17

0000000000035800 <malloc@plt>:
   35800:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35804:	ldr	x17, [x16, #480]
   35808:	add	x16, x16, #0x1e0
   3580c:	br	x17

0000000000035810 <aarch64_get_qualifier_name@plt>:
   35810:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35814:	ldr	x17, [x16, #488]
   35818:	add	x16, x16, #0x1e8
   3581c:	br	x17

0000000000035820 <aarch64_logical_immediate_p@plt>:
   35820:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35824:	ldr	x17, [x16, #496]
   35828:	add	x16, x16, #0x1f0
   3582c:	br	x17

0000000000035830 <aarch64_replace_opcode@plt>:
   35830:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35834:	ldr	x17, [x16, #504]
   35838:	add	x16, x16, #0x1f8
   3583c:	br	x17

0000000000035840 <aarch64_ext_limm@plt>:
   35840:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35844:	ldr	x17, [x16, #512]
   35848:	add	x16, x16, #0x200
   3584c:	br	x17

0000000000035850 <aarch64_get_operand_modifier_value@plt>:
   35850:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35854:	ldr	x17, [x16, #520]
   35858:	add	x16, x16, #0x208
   3585c:	br	x17

0000000000035860 <strncmp@plt>:
   35860:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35864:	ldr	x17, [x16, #528]
   35868:	add	x16, x16, #0x210
   3586c:	br	x17

0000000000035870 <aarch64_ins_reg_shifted@plt>:
   35870:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35874:	ldr	x17, [x16, #536]
   35878:	add	x16, x16, #0x218
   3587c:	br	x17

0000000000035880 <aarch64_ext_sve_addr_ri_s4xvl@plt>:
   35880:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35884:	ldr	x17, [x16, #544]
   35888:	add	x16, x16, #0x220
   3588c:	br	x17

0000000000035890 <memset@plt>:
   35890:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35894:	ldr	x17, [x16, #552]
   35898:	add	x16, x16, #0x228
   3589c:	br	x17

00000000000358a0 <xmalloc@plt>:
   358a0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   358a4:	ldr	x17, [x16, #560]
   358a8:	add	x16, x16, #0x230
   358ac:	br	x17

00000000000358b0 <aarch64_ins_sysreg@plt>:
   358b0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   358b4:	ldr	x17, [x16, #568]
   358b8:	add	x16, x16, #0x238
   358bc:	br	x17

00000000000358c0 <print_arm_disassembler_options@plt>:
   358c0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   358c4:	ldr	x17, [x16, #576]
   358c8:	add	x16, x16, #0x240
   358cc:	br	x17

00000000000358d0 <aarch64_ins_fpimm@plt>:
   358d0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   358d4:	ldr	x17, [x16, #584]
   358d8:	add	x16, x16, #0x248
   358dc:	br	x17

00000000000358e0 <aarch64_ext_sve_reglist@plt>:
   358e0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   358e4:	ldr	x17, [x16, #592]
   358e8:	add	x16, x16, #0x250
   358ec:	br	x17

00000000000358f0 <aarch64_ext_sve_quad_index@plt>:
   358f0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   358f4:	ldr	x17, [x16, #600]
   358f8:	add	x16, x16, #0x258
   358fc:	br	x17

0000000000035900 <aarch64_match_operands_constraint@plt>:
   35900:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35904:	ldr	x17, [x16, #608]
   35908:	add	x16, x16, #0x260
   3590c:	br	x17

0000000000035910 <aarch64_ins_sve_limm_mov@plt>:
   35910:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35914:	ldr	x17, [x16, #616]
   35918:	add	x16, x16, #0x268
   3591c:	br	x17

0000000000035920 <aarch64_ext_inv_limm@plt>:
   35920:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35924:	ldr	x17, [x16, #624]
   35928:	add	x16, x16, #0x270
   3592c:	br	x17

0000000000035930 <aarch64_ext_sve_float_half_two@plt>:
   35930:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35934:	ldr	x17, [x16, #632]
   35938:	add	x16, x16, #0x278
   3593c:	br	x17

0000000000035940 <calloc@plt>:
   35940:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35944:	ldr	x17, [x16, #640]
   35948:	add	x16, x16, #0x280
   3594c:	br	x17

0000000000035950 <bfd_get_bits@plt>:
   35950:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35954:	ldr	x17, [x16, #648]
   35958:	add	x16, x16, #0x288
   3595c:	br	x17

0000000000035960 <aarch64_sve_dupm_mov_immediate_p@plt>:
   35960:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35964:	ldr	x17, [x16, #656]
   35968:	add	x16, x16, #0x290
   3596c:	br	x17

0000000000035970 <aarch64_ins_advsimd_imm_modified@plt>:
   35970:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35974:	ldr	x17, [x16, #664]
   35978:	add	x16, x16, #0x298
   3597c:	br	x17

0000000000035980 <aarch64_ins_ldst_reglist_r@plt>:
   35980:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35984:	ldr	x17, [x16, #672]
   35988:	add	x16, x16, #0x2a0
   3598c:	br	x17

0000000000035990 <aarch64_ins_sve_addr_zz_sxtw@plt>:
   35990:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35994:	ldr	x17, [x16, #680]
   35998:	add	x16, x16, #0x2a8
   3599c:	br	x17

00000000000359a0 <bsearch@plt>:
   359a0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   359a4:	ldr	x17, [x16, #688]
   359a8:	add	x16, x16, #0x2b0
   359ac:	br	x17

00000000000359b0 <aarch64_ext_ldst_reglist@plt>:
   359b0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   359b4:	ldr	x17, [x16, #696]
   359b8:	add	x16, x16, #0x2b8
   359bc:	br	x17

00000000000359c0 <realloc@plt>:
   359c0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   359c4:	ldr	x17, [x16, #704]
   359c8:	add	x16, x16, #0x2c0
   359cc:	br	x17

00000000000359d0 <aarch64_opcode_lookup@plt>:
   359d0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   359d4:	ldr	x17, [x16, #712]
   359d8:	add	x16, x16, #0x2c8
   359dc:	br	x17

00000000000359e0 <aarch64_ext_sve_index@plt>:
   359e0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   359e4:	ldr	x17, [x16, #720]
   359e8:	add	x16, x16, #0x2d0
   359ec:	br	x17

00000000000359f0 <aarch64_ext_imm_rotate2@plt>:
   359f0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   359f4:	ldr	x17, [x16, #728]
   359f8:	add	x16, x16, #0x2d8
   359fc:	br	x17

0000000000035a00 <aarch64_ext_hint@plt>:
   35a00:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a04:	ldr	x17, [x16, #736]
   35a08:	add	x16, x16, #0x2e0
   35a0c:	br	x17

0000000000035a10 <aarch64_ins_reglist@plt>:
   35a10:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a14:	ldr	x17, [x16, #744]
   35a18:	add	x16, x16, #0x2e8
   35a1c:	br	x17

0000000000035a20 <aarch64_extract_operand@plt>:
   35a20:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a24:	ldr	x17, [x16, #752]
   35a28:	add	x16, x16, #0x2f0
   35a2c:	br	x17

0000000000035a30 <aarch64_ins_sve_addr_ri_s4@plt>:
   35a30:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a34:	ldr	x17, [x16, #760]
   35a38:	add	x16, x16, #0x2f8
   35a3c:	br	x17

0000000000035a40 <aarch64_is_destructive_by_operands@plt>:
   35a40:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a44:	ldr	x17, [x16, #768]
   35a48:	add	x16, x16, #0x300
   35a4c:	br	x17

0000000000035a50 <aarch64_ins_prfop@plt>:
   35a50:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a54:	ldr	x17, [x16, #776]
   35a58:	add	x16, x16, #0x308
   35a5c:	br	x17

0000000000035a60 <aarch64_ins_hint@plt>:
   35a60:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a64:	ldr	x17, [x16, #784]
   35a68:	add	x16, x16, #0x310
   35a6c:	br	x17

0000000000035a70 <__gmon_start__@plt>:
   35a70:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a74:	ldr	x17, [x16, #792]
   35a78:	add	x16, x16, #0x318
   35a7c:	br	x17

0000000000035a80 <aarch64_ins_sve_float_half_two@plt>:
   35a80:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a84:	ldr	x17, [x16, #800]
   35a88:	add	x16, x16, #0x320
   35a8c:	br	x17

0000000000035a90 <aarch64_ext_sve_addr_zz_lsl@plt>:
   35a90:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35a94:	ldr	x17, [x16, #808]
   35a98:	add	x16, x16, #0x328
   35a9c:	br	x17

0000000000035aa0 <abort@plt>:
   35aa0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35aa4:	ldr	x17, [x16, #816]
   35aa8:	add	x16, x16, #0x330
   35aac:	br	x17

0000000000035ab0 <aarch64_get_qualifier_esize@plt>:
   35ab0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ab4:	ldr	x17, [x16, #824]
   35ab8:	add	x16, x16, #0x338
   35abc:	br	x17

0000000000035ac0 <aarch64_ins_reglane@plt>:
   35ac0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ac4:	ldr	x17, [x16, #832]
   35ac8:	add	x16, x16, #0x340
   35acc:	br	x17

0000000000035ad0 <aarch64_ins_sve_addr_zz_uxtw@plt>:
   35ad0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ad4:	ldr	x17, [x16, #840]
   35ad8:	add	x16, x16, #0x348
   35adc:	br	x17

0000000000035ae0 <aarch64_ins_imm_rotate2@plt>:
   35ae0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ae4:	ldr	x17, [x16, #848]
   35ae8:	add	x16, x16, #0x350
   35aec:	br	x17

0000000000035af0 <aarch64_ext_ldst_elemlist@plt>:
   35af0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35af4:	ldr	x17, [x16, #856]
   35af8:	add	x16, x16, #0x358
   35afc:	br	x17

0000000000035b00 <aarch64_ins_fbits@plt>:
   35b00:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b04:	ldr	x17, [x16, #864]
   35b08:	add	x16, x16, #0x360
   35b0c:	br	x17

0000000000035b10 <aarch64_ins_imm_half@plt>:
   35b10:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b14:	ldr	x17, [x16, #872]
   35b18:	add	x16, x16, #0x368
   35b1c:	br	x17

0000000000035b20 <aarch64_ext_sve_aimm@plt>:
   35b20:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b24:	ldr	x17, [x16, #880]
   35b28:	add	x16, x16, #0x370
   35b2c:	br	x17

0000000000035b30 <aarch64_ins_addr_simple@plt>:
   35b30:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b34:	ldr	x17, [x16, #888]
   35b38:	add	x16, x16, #0x378
   35b3c:	br	x17

0000000000035b40 <aarch64_get_operand_class@plt>:
   35b40:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b44:	ldr	x17, [x16, #896]
   35b48:	add	x16, x16, #0x380
   35b4c:	br	x17

0000000000035b50 <aarch64_ext_imm@plt>:
   35b50:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b54:	ldr	x17, [x16, #904]
   35b58:	add	x16, x16, #0x388
   35b5c:	br	x17

0000000000035b60 <aarch64_ins_addr_uimm12@plt>:
   35b60:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b64:	ldr	x17, [x16, #912]
   35b68:	add	x16, x16, #0x390
   35b6c:	br	x17

0000000000035b70 <aarch64_stack_pointer_p@plt>:
   35b70:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b74:	ldr	x17, [x16, #920]
   35b78:	add	x16, x16, #0x398
   35b7c:	br	x17

0000000000035b80 <aarch64_ext_reglist@plt>:
   35b80:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b84:	ldr	x17, [x16, #928]
   35b88:	add	x16, x16, #0x3a0
   35b8c:	br	x17

0000000000035b90 <aarch64_shrink_expanded_imm8@plt>:
   35b90:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35b94:	ldr	x17, [x16, #936]
   35b98:	add	x16, x16, #0x3a8
   35b9c:	br	x17

0000000000035ba0 <aarch64_ext_shll_imm@plt>:
   35ba0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ba4:	ldr	x17, [x16, #944]
   35ba8:	add	x16, x16, #0x3b0
   35bac:	br	x17

0000000000035bb0 <aarch64_ins_inv_limm@plt>:
   35bb0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35bb4:	ldr	x17, [x16, #952]
   35bb8:	add	x16, x16, #0x3b8
   35bbc:	br	x17

0000000000035bc0 <free@plt>:
   35bc0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35bc4:	ldr	x17, [x16, #960]
   35bc8:	add	x16, x16, #0x3c0
   35bcc:	br	x17

0000000000035bd0 <aarch64_ext_sve_float_zero_one@plt>:
   35bd0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35bd4:	ldr	x17, [x16, #968]
   35bd8:	add	x16, x16, #0x3c8
   35bdc:	br	x17

0000000000035be0 <aarch64_select_operand_for_sizeq_field_coding@plt>:
   35be0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35be4:	ldr	x17, [x16, #976]
   35be8:	add	x16, x16, #0x3d0
   35bec:	br	x17

0000000000035bf0 <aarch64_ext_addr_regoff@plt>:
   35bf0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35bf4:	ldr	x17, [x16, #984]
   35bf8:	add	x16, x16, #0x3d8
   35bfc:	br	x17

0000000000035c00 <aarch64_ext_sve_addr_zz_uxtw@plt>:
   35c00:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c04:	ldr	x17, [x16, #992]
   35c08:	add	x16, x16, #0x3e0
   35c0c:	br	x17

0000000000035c10 <aarch64_ins_imm@plt>:
   35c10:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c14:	ldr	x17, [x16, #1000]
   35c18:	add	x16, x16, #0x3e8
   35c1c:	br	x17

0000000000035c20 <aarch64_ins_addr_offset@plt>:
   35c20:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c24:	ldr	x17, [x16, #1008]
   35c28:	add	x16, x16, #0x3f0
   35c2c:	br	x17

0000000000035c30 <aarch64_ext_advsimd_imm_shift@plt>:
   35c30:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c34:	ldr	x17, [x16, #1016]
   35c38:	add	x16, x16, #0x3f8
   35c3c:	br	x17

0000000000035c40 <aarch64_ins_sve_shrimm@plt>:
   35c40:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c44:	ldr	x17, [x16, #1024]
   35c48:	add	x16, x16, #0x400
   35c4c:	br	x17

0000000000035c50 <aarch64_ins_ldst_elemlist@plt>:
   35c50:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c54:	ldr	x17, [x16, #1032]
   35c58:	add	x16, x16, #0x408
   35c5c:	br	x17

0000000000035c60 <init_insn_sequence@plt>:
   35c60:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c64:	ldr	x17, [x16, #1040]
   35c68:	add	x16, x16, #0x410
   35c6c:	br	x17

0000000000035c70 <strchr@plt>:
   35c70:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c74:	ldr	x17, [x16, #1048]
   35c78:	add	x16, x16, #0x418
   35c7c:	br	x17

0000000000035c80 <frexp@plt>:
   35c80:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c84:	ldr	x17, [x16, #1056]
   35c88:	add	x16, x16, #0x420
   35c8c:	br	x17

0000000000035c90 <aarch64_ins_barrier@plt>:
   35c90:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35c94:	ldr	x17, [x16, #1064]
   35c98:	add	x16, x16, #0x428
   35c9c:	br	x17

0000000000035ca0 <get_inverted_cond@plt>:
   35ca0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ca4:	ldr	x17, [x16, #1072]
   35ca8:	add	x16, x16, #0x430
   35cac:	br	x17

0000000000035cb0 <aarch64_ext_prfop@plt>:
   35cb0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35cb4:	ldr	x17, [x16, #1080]
   35cb8:	add	x16, x16, #0x438
   35cbc:	br	x17

0000000000035cc0 <print_aarch64_disassembler_options@plt>:
   35cc0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35cc4:	ldr	x17, [x16, #1088]
   35cc8:	add	x16, x16, #0x440
   35ccc:	br	x17

0000000000035cd0 <aarch64_ext_addr_simple@plt>:
   35cd0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35cd4:	ldr	x17, [x16, #1096]
   35cd8:	add	x16, x16, #0x448
   35cdc:	br	x17

0000000000035ce0 <aarch64_ins_addr_regoff@plt>:
   35ce0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ce4:	ldr	x17, [x16, #1104]
   35ce8:	add	x16, x16, #0x450
   35cec:	br	x17

0000000000035cf0 <aarch64_ext_regno@plt>:
   35cf0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35cf4:	ldr	x17, [x16, #1112]
   35cf8:	add	x16, x16, #0x458
   35cfc:	br	x17

0000000000035d00 <floatformat_to_double@plt>:
   35d00:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d04:	ldr	x17, [x16, #1120]
   35d08:	add	x16, x16, #0x460
   35d0c:	br	x17

0000000000035d10 <aarch64_ins_advsimd_imm_shift@plt>:
   35d10:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d14:	ldr	x17, [x16, #1128]
   35d18:	add	x16, x16, #0x468
   35d1c:	br	x17

0000000000035d20 <aarch64_get_qualifier_nelem@plt>:
   35d20:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d24:	ldr	x17, [x16, #1136]
   35d28:	add	x16, x16, #0x470
   35d2c:	br	x17

0000000000035d30 <aarch64_ext_sve_addr_rr_lsl@plt>:
   35d30:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d34:	ldr	x17, [x16, #1144]
   35d38:	add	x16, x16, #0x478
   35d3c:	br	x17

0000000000035d40 <aarch64_ext_sve_addr_ri_s4@plt>:
   35d40:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d44:	ldr	x17, [x16, #1152]
   35d48:	add	x16, x16, #0x480
   35d4c:	br	x17

0000000000035d50 <aarch64_ins_sve_aimm@plt>:
   35d50:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d54:	ldr	x17, [x16, #1160]
   35d58:	add	x16, x16, #0x488
   35d5c:	br	x17

0000000000035d60 <aarch64_ext_sve_scale@plt>:
   35d60:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d64:	ldr	x17, [x16, #1168]
   35d68:	add	x16, x16, #0x490
   35d6c:	br	x17

0000000000035d70 <aarch64_ins_sve_addr_ri_s6xvl@plt>:
   35d70:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d74:	ldr	x17, [x16, #1176]
   35d78:	add	x16, x16, #0x498
   35d7c:	br	x17

0000000000035d80 <xexit@plt>:
   35d80:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d84:	ldr	x17, [x16, #1184]
   35d88:	add	x16, x16, #0x4a0
   35d8c:	br	x17

0000000000035d90 <aarch64_ext_imm_half@plt>:
   35d90:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35d94:	ldr	x17, [x16, #1192]
   35d98:	add	x16, x16, #0x4a8
   35d9c:	br	x17

0000000000035da0 <disassembler_options_cmp@plt>:
   35da0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35da4:	ldr	x17, [x16, #1200]
   35da8:	add	x16, x16, #0x4b0
   35dac:	br	x17

0000000000035db0 <aarch64_insert_operand@plt>:
   35db0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35db4:	ldr	x17, [x16, #1208]
   35db8:	add	x16, x16, #0x4b8
   35dbc:	br	x17

0000000000035dc0 <aarch64_ins_sve_asimm@plt>:
   35dc0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35dc4:	ldr	x17, [x16, #1216]
   35dc8:	add	x16, x16, #0x4c0
   35dcc:	br	x17

0000000000035dd0 <xmalloc_failed@plt>:
   35dd0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35dd4:	ldr	x17, [x16, #1224]
   35dd8:	add	x16, x16, #0x4c8
   35ddc:	br	x17

0000000000035de0 <aarch64_ins_reg_extended@plt>:
   35de0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35de4:	ldr	x17, [x16, #1232]
   35de8:	add	x16, x16, #0x4d0
   35dec:	br	x17

0000000000035df0 <aarch64_ext_sve_addr_ri_s6xvl@plt>:
   35df0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35df4:	ldr	x17, [x16, #1240]
   35df8:	add	x16, x16, #0x4d8
   35dfc:	br	x17

0000000000035e00 <aarch64_ext_barrier@plt>:
   35e00:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e04:	ldr	x17, [x16, #1248]
   35e08:	add	x16, x16, #0x4e0
   35e0c:	br	x17

0000000000035e10 <dcgettext@plt>:
   35e10:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e14:	ldr	x17, [x16, #1256]
   35e18:	add	x16, x16, #0x4e8
   35e1c:	br	x17

0000000000035e20 <aarch64_ext_sve_float_half_one@plt>:
   35e20:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e24:	ldr	x17, [x16, #1264]
   35e28:	add	x16, x16, #0x4f0
   35e2c:	br	x17

0000000000035e30 <aarch64_sys_ins_reg_has_xt@plt>:
   35e30:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e34:	ldr	x17, [x16, #1272]
   35e38:	add	x16, x16, #0x4f8
   35e3c:	br	x17

0000000000035e40 <_bfd_error_handler@plt>:
   35e40:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e44:	ldr	x17, [x16, #1280]
   35e48:	add	x16, x16, #0x500
   35e4c:	br	x17

0000000000035e50 <aarch64_ins_sve_addr_zi_u5@plt>:
   35e50:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e54:	ldr	x17, [x16, #1288]
   35e58:	add	x16, x16, #0x508
   35e5c:	br	x17

0000000000035e60 <aarch64_ins_sve_shlimm@plt>:
   35e60:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e64:	ldr	x17, [x16, #1296]
   35e68:	add	x16, x16, #0x510
   35e6c:	br	x17

0000000000035e70 <aarch64_wide_constant_p@plt>:
   35e70:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e74:	ldr	x17, [x16, #1304]
   35e78:	add	x16, x16, #0x518
   35e7c:	br	x17

0000000000035e80 <aarch64_ext_sve_addr_rz_xtw@plt>:
   35e80:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e84:	ldr	x17, [x16, #1312]
   35e88:	add	x16, x16, #0x520
   35e8c:	br	x17

0000000000035e90 <aarch64_ext_regno_pair@plt>:
   35e90:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35e94:	ldr	x17, [x16, #1320]
   35e98:	add	x16, x16, #0x528
   35e9c:	br	x17

0000000000035ea0 <aarch64_ext_ft@plt>:
   35ea0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ea4:	ldr	x17, [x16, #1328]
   35ea8:	add	x16, x16, #0x530
   35eac:	br	x17

0000000000035eb0 <strncpy@plt>:
   35eb0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35eb4:	ldr	x17, [x16, #1336]
   35eb8:	add	x16, x16, #0x538
   35ebc:	br	x17

0000000000035ec0 <aarch64_ext_reg_shifted@plt>:
   35ec0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ec4:	ldr	x17, [x16, #1344]
   35ec8:	add	x16, x16, #0x540
   35ecc:	br	x17

0000000000035ed0 <aarch64_ins_ldst_reglist@plt>:
   35ed0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ed4:	ldr	x17, [x16, #1352]
   35ed8:	add	x16, x16, #0x548
   35edc:	br	x17

0000000000035ee0 <aarch64_ext_sve_limm_mov@plt>:
   35ee0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ee4:	ldr	x17, [x16, #1360]
   35ee8:	add	x16, x16, #0x550
   35eec:	br	x17

0000000000035ef0 <__assert_fail@plt>:
   35ef0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35ef4:	ldr	x17, [x16, #1368]
   35ef8:	add	x16, x16, #0x558
   35efc:	br	x17

0000000000035f00 <aarch64_ins_sve_float_half_one@plt>:
   35f00:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f04:	ldr	x17, [x16, #1376]
   35f08:	add	x16, x16, #0x560
   35f0c:	br	x17

0000000000035f10 <aarch64_find_next_alias_opcode@plt>:
   35f10:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f14:	ldr	x17, [x16, #1384]
   35f18:	add	x16, x16, #0x568
   35f1c:	br	x17

0000000000035f20 <aarch64_ext_imm_rotate1@plt>:
   35f20:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f24:	ldr	x17, [x16, #1392]
   35f28:	add	x16, x16, #0x570
   35f2c:	br	x17

0000000000035f30 <aarch64_sys_reg_deprecated_p@plt>:
   35f30:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f34:	ldr	x17, [x16, #1400]
   35f38:	add	x16, x16, #0x578
   35f3c:	br	x17

0000000000035f40 <aarch64_ext_advsimd_imm_modified@plt>:
   35f40:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f44:	ldr	x17, [x16, #1408]
   35f48:	add	x16, x16, #0x580
   35f4c:	br	x17

0000000000035f50 <aarch64_ext_pstatefield@plt>:
   35f50:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f54:	ldr	x17, [x16, #1416]
   35f58:	add	x16, x16, #0x588
   35f5c:	br	x17

0000000000035f60 <aarch64_ins_sve_addr_ri_s9xvl@plt>:
   35f60:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f64:	ldr	x17, [x16, #1424]
   35f68:	add	x16, x16, #0x590
   35f6c:	br	x17

0000000000035f70 <aarch64_ext_simd_addr_post@plt>:
   35f70:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f74:	ldr	x17, [x16, #1432]
   35f78:	add	x16, x16, #0x598
   35f7c:	br	x17

0000000000035f80 <aarch64_find_next_opcode@plt>:
   35f80:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f84:	ldr	x17, [x16, #1440]
   35f88:	add	x16, x16, #0x5a0
   35f8c:	br	x17

0000000000035f90 <aarch64_ext_sve_addr_ri_u6@plt>:
   35f90:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35f94:	ldr	x17, [x16, #1448]
   35f98:	add	x16, x16, #0x5a8
   35f9c:	br	x17

0000000000035fa0 <aarch64_extend_operator_p@plt>:
   35fa0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35fa4:	ldr	x17, [x16, #1456]
   35fa8:	add	x16, x16, #0x5b0
   35fac:	br	x17

0000000000035fb0 <fprintf@plt>:
   35fb0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35fb4:	ldr	x17, [x16, #1464]
   35fb8:	add	x16, x16, #0x5b8
   35fbc:	br	x17

0000000000035fc0 <aarch64_ext_cond@plt>:
   35fc0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35fc4:	ldr	x17, [x16, #1472]
   35fc8:	add	x16, x16, #0x5c0
   35fcc:	br	x17

0000000000035fd0 <aarch64_find_alias_opcode@plt>:
   35fd0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35fd4:	ldr	x17, [x16, #1480]
   35fd8:	add	x16, x16, #0x5c8
   35fdc:	br	x17

0000000000035fe0 <aarch64_get_operand_modifier_from_value@plt>:
   35fe0:	adrp	x16, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   35fe4:	ldr	x17, [x16, #1488]
   35fe8:	add	x16, x16, #0x5d0
   35fec:	br	x17

Disassembly of section .text:

0000000000035ff0 <buffer_read_memory@@Base-0xd4>:
   35ff0:	adrp	x0, 99000 <aarch64_operands@@Base+0x16d20>
   35ff4:	ldr	x0, [x0, #3928]
   35ff8:	cbz	x0, 36000 <aarch64_get_operand_modifier_from_value@plt+0x20>
   35ffc:	b	35a70 <__gmon_start__@plt>
   36000:	ret
   36004:	nop
   36008:	adrp	x0, f0000 <aarch64_opcode_table@@Base+0x55598>
   3600c:	add	x0, x0, #0x668
   36010:	adrp	x1, f0000 <aarch64_opcode_table@@Base+0x55598>
   36014:	add	x1, x1, #0x668
   36018:	cmp	x1, x0
   3601c:	b.eq	36034 <aarch64_get_operand_modifier_from_value@plt+0x54>  // b.none
   36020:	adrp	x1, 99000 <aarch64_operands@@Base+0x16d20>
   36024:	ldr	x1, [x1, #3800]
   36028:	cbz	x1, 36034 <aarch64_get_operand_modifier_from_value@plt+0x54>
   3602c:	mov	x16, x1
   36030:	br	x16
   36034:	ret
   36038:	adrp	x0, f0000 <aarch64_opcode_table@@Base+0x55598>
   3603c:	add	x0, x0, #0x668
   36040:	adrp	x1, f0000 <aarch64_opcode_table@@Base+0x55598>
   36044:	add	x1, x1, #0x668
   36048:	sub	x1, x1, x0
   3604c:	lsr	x2, x1, #63
   36050:	add	x1, x2, x1, asr #3
   36054:	cmp	xzr, x1, asr #1
   36058:	asr	x1, x1, #1
   3605c:	b.eq	36074 <aarch64_get_operand_modifier_from_value@plt+0x94>  // b.none
   36060:	adrp	x2, 99000 <aarch64_operands@@Base+0x16d20>
   36064:	ldr	x2, [x2, #4048]
   36068:	cbz	x2, 36074 <aarch64_get_operand_modifier_from_value@plt+0x94>
   3606c:	mov	x16, x2
   36070:	br	x16
   36074:	ret
   36078:	stp	x29, x30, [sp, #-32]!
   3607c:	mov	x29, sp
   36080:	str	x19, [sp, #16]
   36084:	adrp	x19, f0000 <aarch64_opcode_table@@Base+0x55598>
   36088:	ldrb	w0, [x19, #1640]
   3608c:	cbnz	w0, 360b4 <aarch64_get_operand_modifier_from_value@plt+0xd4>
   36090:	adrp	x0, 99000 <aarch64_operands@@Base+0x16d20>
   36094:	ldr	x0, [x0, #3824]
   36098:	cbz	x0, 360a8 <aarch64_get_operand_modifier_from_value@plt+0xc8>
   3609c:	adrp	x0, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   360a0:	ldr	x0, [x0, #1496]
   360a4:	bl	35630 <__cxa_finalize@plt>
   360a8:	bl	36008 <aarch64_get_operand_modifier_from_value@plt+0x28>
   360ac:	mov	w0, #0x1                   	// #1
   360b0:	strb	w0, [x19, #1640]
   360b4:	ldr	x19, [sp, #16]
   360b8:	ldp	x29, x30, [sp], #32
   360bc:	ret
   360c0:	b	36038 <aarch64_get_operand_modifier_from_value@plt+0x58>

00000000000360c4 <buffer_read_memory@@Base>:
   360c4:	stp	x29, x30, [sp, #-16]!
   360c8:	ldr	x9, [x3, #152]
   360cc:	mov	x8, x0
   360d0:	mov	x29, sp
   360d4:	subs	x9, x0, x9
   360d8:	mov	w0, #0x5                   	// #5
   360dc:	b.cc	36144 <buffer_read_memory@@Base+0x80>  // b.lo, b.ul, b.last
   360e0:	ldr	w10, [x3, #180]
   360e4:	ldr	x11, [x3, #160]
   360e8:	udiv	x12, x11, x10
   360ec:	cmp	x9, x12
   360f0:	b.hi	36144 <buffer_read_memory@@Base+0x80>  // b.pmore
   360f4:	udiv	w11, w2, w10
   360f8:	add	x13, x9, x11
   360fc:	cmp	x13, x12
   36100:	b.hi	36144 <buffer_read_memory@@Base+0x80>  // b.pmore
   36104:	ldr	x12, [x3, #232]
   36108:	cbz	x12, 36124 <buffer_read_memory@@Base+0x60>
   3610c:	cmp	x12, x8
   36110:	mov	w0, #0x5                   	// #5
   36114:	b.ls	36144 <buffer_read_memory@@Base+0x80>  // b.plast
   36118:	add	x8, x11, x8
   3611c:	cmp	x8, x12
   36120:	b.hi	36144 <buffer_read_memory@@Base+0x80>  // b.pmore
   36124:	ldr	x8, [x3, #144]
   36128:	mul	x9, x9, x10
   3612c:	mov	w2, w2
   36130:	mov	x0, x1
   36134:	add	x8, x8, x9
   36138:	mov	x1, x8
   3613c:	bl	35470 <memcpy@plt>
   36140:	mov	w0, wzr
   36144:	ldp	x29, x30, [sp], #16
   36148:	ret

000000000003614c <perror_memory@@Base>:
   3614c:	sub	sp, sp, #0x50
   36150:	stp	x20, x19, [sp, #64]
   36154:	mov	x20, x2
   36158:	cmp	w0, #0x5
   3615c:	stp	x29, x30, [sp, #32]
   36160:	str	x21, [sp, #48]
   36164:	add	x29, sp, #0x20
   36168:	b.ne	361b0 <perror_memory@@Base+0x64>  // b.any
   3616c:	mov	x2, x1
   36170:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36174:	add	x1, x1, #0xe9a
   36178:	mov	x0, sp
   3617c:	bl	35650 <sprintf@plt>
   36180:	ldp	x21, x19, [x20]
   36184:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36188:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3618c:	add	x0, x0, #0xe80
   36190:	add	x1, x1, #0xea1
   36194:	mov	w2, #0x5                   	// #5
   36198:	bl	35e10 <dcgettext@plt>
   3619c:	mov	x1, x0
   361a0:	mov	x2, sp
   361a4:	mov	x0, x19
   361a8:	blr	x21
   361ac:	b	361e0 <perror_memory@@Base+0x94>
   361b0:	ldp	x21, x20, [x20]
   361b4:	mov	w19, w0
   361b8:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   361bc:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   361c0:	add	x0, x0, #0xe80
   361c4:	add	x1, x1, #0xe88
   361c8:	mov	w2, #0x5                   	// #5
   361cc:	bl	35e10 <dcgettext@plt>
   361d0:	mov	x1, x0
   361d4:	mov	x0, x20
   361d8:	mov	w2, w19
   361dc:	blr	x21
   361e0:	ldp	x20, x19, [sp, #64]
   361e4:	ldr	x21, [sp, #48]
   361e8:	ldp	x29, x30, [sp, #32]
   361ec:	add	sp, sp, #0x50
   361f0:	ret

00000000000361f4 <generic_print_address@@Base>:
   361f4:	sub	sp, sp, #0x40
   361f8:	str	x19, [sp, #48]
   361fc:	mov	x19, x1
   36200:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36204:	mov	x2, x0
   36208:	add	x1, x1, #0xe9a
   3620c:	mov	x0, sp
   36210:	stp	x29, x30, [sp, #32]
   36214:	add	x29, sp, #0x20
   36218:	bl	35650 <sprintf@plt>
   3621c:	ldp	x8, x0, [x19]
   36220:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36224:	add	x1, x1, #0xec1
   36228:	mov	x2, sp
   3622c:	blr	x8
   36230:	ldr	x19, [sp, #48]
   36234:	ldp	x29, x30, [sp, #32]
   36238:	add	sp, sp, #0x40
   3623c:	ret

0000000000036240 <generic_symbol_at_address@@Base>:
   36240:	mov	w0, #0x1                   	// #1
   36244:	ret

0000000000036248 <generic_symbol_is_valid@@Base>:
   36248:	mov	w0, #0x1                   	// #1
   3624c:	ret

0000000000036250 <disassembler@@Base>:
   36250:	cmp	w0, #0x52
   36254:	b.eq	3627c <disassembler@@Base+0x2c>  // b.none
   36258:	cmp	w0, #0x21
   3625c:	b.ne	36288 <disassembler@@Base+0x38>  // b.any
   36260:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   36264:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   36268:	ldr	x8, [x8, #3808]
   3626c:	ldr	x9, [x9, #3952]
   36270:	cmp	w1, #0x0
   36274:	csel	x0, x9, x8, eq  // eq = none
   36278:	ret
   3627c:	adrp	x0, 99000 <aarch64_operands@@Base+0x16d20>
   36280:	ldr	x0, [x0, #4024]
   36284:	ret
   36288:	mov	x0, xzr
   3628c:	ret

0000000000036290 <disassembler_usage@@Base>:
   36290:	stp	x29, x30, [sp, #-32]!
   36294:	str	x19, [sp, #16]
   36298:	mov	x29, sp
   3629c:	mov	x19, x0
   362a0:	bl	35cc0 <print_aarch64_disassembler_options@plt>
   362a4:	mov	x0, x19
   362a8:	bl	358c0 <print_arm_disassembler_options@plt>
   362ac:	ldr	x19, [sp, #16]
   362b0:	ldp	x29, x30, [sp], #32
   362b4:	ret

00000000000362b8 <disassemble_init_for_target@@Base>:
   362b8:	cbz	x0, 362f0 <disassemble_init_for_target@@Base+0x38>
   362bc:	ldr	w8, [x0, #28]
   362c0:	cmp	w8, #0x21
   362c4:	b.eq	362dc <disassemble_init_for_target@@Base+0x24>  // b.none
   362c8:	cmp	w8, #0x52
   362cc:	b.ne	362f0 <disassemble_init_for_target@@Base+0x38>  // b.any
   362d0:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   362d4:	ldr	x8, [x8, #3856]
   362d8:	b	362e4 <disassemble_init_for_target@@Base+0x2c>
   362dc:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   362e0:	ldr	x8, [x8, #3912]
   362e4:	mov	w9, #0x1                   	// #1
   362e8:	str	x8, [x0, #136]
   362ec:	str	w9, [x0, #192]
   362f0:	ret

00000000000362f4 <disassemble_free_target@@Base>:
   362f4:	ret

00000000000362f8 <remove_whitespace_and_extra_commas@@Base>:
   362f8:	cbz	x0, 3640c <remove_whitespace_and_extra_commas@@Base+0x114>
   362fc:	stp	x29, x30, [sp, #-64]!
   36300:	str	x23, [sp, #16]
   36304:	stp	x22, x21, [sp, #32]
   36308:	stp	x20, x19, [sp, #48]
   3630c:	mov	x29, sp
   36310:	mov	x19, x0
   36314:	bl	354c0 <strlen@plt>
   36318:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3631c:	ldr	x8, [x8, #3880]
   36320:	cbz	x0, 36350 <remove_whitespace_and_extra_commas@@Base+0x58>
   36324:	sub	x9, x19, #0x1
   36328:	b	3633c <remove_whitespace_and_extra_commas@@Base+0x44>
   3632c:	sub	x10, x0, #0x1
   36330:	strb	wzr, [x9, x0]
   36334:	mov	x0, x10
   36338:	cbz	x10, 36350 <remove_whitespace_and_extra_commas@@Base+0x58>
   3633c:	ldrb	w10, [x9, x0]
   36340:	cmp	x10, #0x2c
   36344:	b.eq	3632c <remove_whitespace_and_extra_commas@@Base+0x34>  // b.none
   36348:	ldrh	w10, [x8, x10, lsl #1]
   3634c:	tbnz	w10, #6, 3632c <remove_whitespace_and_extra_commas@@Base+0x34>
   36350:	ldrb	w11, [x19]
   36354:	cbz	w11, 36380 <remove_whitespace_and_extra_commas@@Base+0x88>
   36358:	add	x9, x19, #0x1
   3635c:	mov	w10, #0x2c                  	// #44
   36360:	b	3636c <remove_whitespace_and_extra_commas@@Base+0x74>
   36364:	ldrb	w11, [x9], #1
   36368:	cbz	w11, 36380 <remove_whitespace_and_extra_commas@@Base+0x88>
   3636c:	and	x11, x11, #0xff
   36370:	ldrh	w11, [x8, x11, lsl #1]
   36374:	tbz	w11, #6, 36364 <remove_whitespace_and_extra_commas@@Base+0x6c>
   36378:	sturb	w10, [x9, #-1]
   3637c:	b	36364 <remove_whitespace_and_extra_commas@@Base+0x6c>
   36380:	mov	x20, x19
   36384:	b	36390 <remove_whitespace_and_extra_commas@@Base+0x98>
   36388:	cbz	w8, 363f0 <remove_whitespace_and_extra_commas@@Base+0xf8>
   3638c:	add	x20, x20, #0x1
   36390:	ldrb	w8, [x20]
   36394:	cmp	w8, #0x2c
   36398:	b.ne	36388 <remove_whitespace_and_extra_commas@@Base+0x90>  // b.any
   3639c:	mov	x23, x20
   363a0:	ldrb	w8, [x23, #1]!
   363a4:	cmp	x20, x19
   363a8:	b.eq	363b4 <remove_whitespace_and_extra_commas@@Base+0xbc>  // b.none
   363ac:	cmp	w8, #0x2c
   363b0:	b.ne	3638c <remove_whitespace_and_extra_commas@@Base+0x94>  // b.any
   363b4:	mov	x21, x20
   363b8:	ldrb	w8, [x21, #1]!
   363bc:	cmp	w8, #0x2c
   363c0:	b.eq	363b8 <remove_whitespace_and_extra_commas@@Base+0xc0>  // b.none
   363c4:	mov	x0, x21
   363c8:	bl	354c0 <strlen@plt>
   363cc:	cmp	x20, x19
   363d0:	mov	x22, x0
   363d4:	csel	x20, x20, x23, eq  // eq = none
   363d8:	mov	x0, x20
   363dc:	mov	x1, x21
   363e0:	mov	x2, x22
   363e4:	bl	35480 <memmove@plt>
   363e8:	strb	wzr, [x20, x22]
   363ec:	b	3638c <remove_whitespace_and_extra_commas@@Base+0x94>
   363f0:	ldrb	w8, [x19]
   363f4:	ldp	x22, x21, [sp, #32]
   363f8:	ldr	x23, [sp, #16]
   363fc:	cmp	w8, #0x0
   36400:	csel	x0, xzr, x19, eq  // eq = none
   36404:	ldp	x20, x19, [sp, #48]
   36408:	ldp	x29, x30, [sp], #64
   3640c:	ret

0000000000036410 <disassembler_options_cmp@@Base>:
   36410:	ldrb	w8, [x1]
   36414:	ldrb	w9, [x0]
   36418:	cmp	w8, #0x2c
   3641c:	csel	w8, wzr, w8, eq  // eq = none
   36420:	cbz	w9, 36444 <disassembler_options_cmp@@Base+0x34>
   36424:	cmp	w9, #0x2c
   36428:	b.eq	36444 <disassembler_options_cmp@@Base+0x34>  // b.none
   3642c:	add	x1, x1, #0x1
   36430:	cmp	w9, w8
   36434:	add	x0, x0, #0x1
   36438:	b.eq	36410 <disassembler_options_cmp@@Base>  // b.none
   3643c:	sub	w0, w9, w8
   36440:	ret
   36444:	mov	w9, wzr
   36448:	sub	w0, w9, w8
   3644c:	ret

0000000000036450 <init_disassemble_info@@Base>:
   36450:	str	xzr, [x0, #240]
   36454:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   36458:	ldr	x9, [x9, #3976]
   3645c:	movi	v0.2d, #0x0
   36460:	mov	x8, #0x200000002           	// #8589934594
   36464:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   36468:	ldr	x10, [x10, #3816]
   3646c:	stp	q0, q0, [x0, #32]
   36470:	str	x8, [x0, #40]
   36474:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   36478:	ldr	x8, [x8, #3784]
   3647c:	stp	q0, q0, [x0]
   36480:	stp	x2, x1, [x0]
   36484:	adrp	x11, 99000 <aarch64_operands@@Base+0x16d20>
   36488:	ldr	x11, [x11, #3936]
   3648c:	stp	q0, q0, [x0, #96]
   36490:	str	x9, [x0, #104]
   36494:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   36498:	ldr	x9, [x9, #3872]
   3649c:	stp	x10, x8, [x0, #112]
   364a0:	mov	x8, #0x2                   	// #2
   364a4:	movk	x8, #0x1, lsl #32
   364a8:	stp	q0, q0, [x0, #208]
   364ac:	stp	q0, q0, [x0, #176]
   364b0:	stp	q0, q0, [x0, #144]
   364b4:	str	q0, [x0, #128]
   364b8:	stp	q0, q0, [x0, #64]
   364bc:	stp	x11, x9, [x0, #128]
   364c0:	str	x8, [x0, #176]
   364c4:	ret

00000000000364c8 <aarch64_ins_regno@@Base>:
   364c8:	stp	x29, x30, [sp, #-16]!
   364cc:	ldr	w8, [x1, #16]
   364d0:	ldr	w0, [x0, #20]
   364d4:	mov	x1, x2
   364d8:	mov	w3, wzr
   364dc:	mov	w2, w8
   364e0:	mov	x29, sp
   364e4:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   364e8:	mov	w0, #0x1                   	// #1
   364ec:	ldp	x29, x30, [sp], #16
   364f0:	ret
   364f4:	stp	x29, x30, [sp, #-16]!
   364f8:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   364fc:	ldr	x8, [x8, #3944]
   36500:	mov	x29, sp
   36504:	add	x0, x8, w0, uxtw #3
   36508:	bl	36c78 <aarch64_ins_ldst_elemlist@@Base+0x170>
   3650c:	ldp	x29, x30, [sp], #16
   36510:	ret

0000000000036514 <aarch64_ins_reglane@@Base>:
   36514:	stp	x29, x30, [sp, #-48]!
   36518:	stp	x20, x19, [sp, #32]
   3651c:	ldr	x9, [x3, #8]
   36520:	ldr	w8, [x1, #16]
   36524:	str	x21, [sp, #16]
   36528:	mov	x21, x3
   3652c:	ldr	w0, [x0, #20]
   36530:	ldr	w3, [x9, #12]
   36534:	mov	x20, x1
   36538:	mov	x19, x2
   3653c:	mov	x1, x2
   36540:	mov	w2, w8
   36544:	mov	x29, sp
   36548:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3654c:	ldr	x8, [x21, #8]
   36550:	ldr	w9, [x8, #16]
   36554:	cmp	w9, #0x5a
   36558:	b.gt	365ac <aarch64_ins_reglane@@Base+0x98>
   3655c:	cmp	w9, #0xa
   36560:	b.eq	3656c <aarch64_ins_reglane@@Base+0x58>  // b.none
   36564:	cmp	w9, #0x17
   36568:	b.ne	36608 <aarch64_ins_reglane@@Base+0xf4>  // b.any
   3656c:	ldr	w9, [x20]
   36570:	ldrb	w10, [x20, #4]
   36574:	cmp	w9, #0x20
   36578:	sub	w9, w10, #0x5
   3657c:	b.ne	365ec <aarch64_ins_reglane@@Base+0xd8>  // b.any
   36580:	ldr	w8, [x8, #32]
   36584:	cmp	w8, #0x1f
   36588:	b.ne	365ec <aarch64_ins_reglane@@Base+0xd8>  // b.any
   3658c:	ldr	w8, [x20, #8]
   36590:	cmp	w8, #0x1
   36594:	b.ne	3674c <aarch64_ins_reglane@@Base+0x238>  // b.any
   36598:	ldr	x8, [x20, #24]
   3659c:	mov	w0, #0x28                  	// #40
   365a0:	mov	x1, x19
   365a4:	lsl	x2, x8, x9
   365a8:	b	366b0 <aarch64_ins_reglane@@Base+0x19c>
   365ac:	cmp	w9, #0x5b
   365b0:	b.eq	36664 <aarch64_ins_reglane@@Base+0x150>  // b.none
   365b4:	cmp	w9, #0x5d
   365b8:	b.ne	36608 <aarch64_ins_reglane@@Base+0xf4>  // b.any
   365bc:	ldrb	w8, [x20, #4]
   365c0:	and	w8, w8, #0xfe
   365c4:	cmp	w8, #0xa
   365c8:	b.ne	366cc <aarch64_ins_reglane@@Base+0x1b8>  // b.any
   365cc:	ldr	w1, [x20, #24]
   365d0:	cmp	w1, #0x4
   365d4:	b.cs	366ec <aarch64_ins_reglane@@Base+0x1d8>  // b.hs, b.nlast
   365d8:	mov	w3, #0x2                   	// #2
   365dc:	mov	w4, #0x3e                  	// #62
   365e0:	mov	w5, #0x3d                  	// #61
   365e4:	mov	x0, x19
   365e8:	b	36694 <aarch64_ins_reglane@@Base+0x180>
   365ec:	ldr	x8, [x20, #24]
   365f0:	mov	w10, #0x1                   	// #1
   365f4:	mov	w0, #0x2b                  	// #43
   365f8:	mov	x1, x19
   365fc:	bfi	x10, x8, #1, #63
   36600:	lsl	x2, x10, x9
   36604:	b	366b0 <aarch64_ins_reglane@@Base+0x19c>
   36608:	ldr	w9, [x8, #20]
   3660c:	ldrb	w8, [x20, #4]
   36610:	ldr	w10, [x20, #24]
   36614:	cmp	w9, #0x50
   36618:	cset	w9, eq  // eq = none
   3661c:	cmp	w8, #0x8
   36620:	lsl	w2, w10, w9
   36624:	b.eq	366a0 <aarch64_ins_reglane@@Base+0x18c>  // b.none
   36628:	cmp	w8, #0x7
   3662c:	b.eq	36678 <aarch64_ins_reglane@@Base+0x164>  // b.none
   36630:	cmp	w8, #0x6
   36634:	b.ne	3670c <aarch64_ins_reglane@@Base+0x1f8>  // b.any
   36638:	cmp	w2, #0x8
   3663c:	b.cs	3676c <aarch64_ins_reglane@@Base+0x258>  // b.hs, b.nlast
   36640:	mov	w3, #0x3                   	// #3
   36644:	mov	w4, #0x3f                  	// #63
   36648:	mov	w5, #0x3e                  	// #62
   3664c:	mov	w6, #0x3d                  	// #61
   36650:	mov	x0, x19
   36654:	mov	w1, w2
   36658:	mov	w2, wzr
   3665c:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   36660:	b	366b8 <aarch64_ins_reglane@@Base+0x1a4>
   36664:	ldr	w2, [x20, #24]
   36668:	cmp	w2, #0x4
   3666c:	b.cs	3672c <aarch64_ins_reglane@@Base+0x218>  // b.hs, b.nlast
   36670:	mov	w0, #0x7c                  	// #124
   36674:	b	366ac <aarch64_ins_reglane@@Base+0x198>
   36678:	cmp	w2, #0x4
   3667c:	b.cs	3678c <aarch64_ins_reglane@@Base+0x278>  // b.hs, b.nlast
   36680:	mov	w3, #0x2                   	// #2
   36684:	mov	w4, #0x3e                  	// #62
   36688:	mov	w5, #0x3d                  	// #61
   3668c:	mov	x0, x19
   36690:	mov	w1, w2
   36694:	mov	w2, wzr
   36698:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   3669c:	b	366b8 <aarch64_ins_reglane@@Base+0x1a4>
   366a0:	cmp	w2, #0x2
   366a4:	b.cs	367ac <aarch64_ins_reglane@@Base+0x298>  // b.hs, b.nlast
   366a8:	mov	w0, #0x3d                  	// #61
   366ac:	mov	x1, x19
   366b0:	mov	w3, wzr
   366b4:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   366b8:	ldp	x20, x19, [sp, #32]
   366bc:	ldr	x21, [sp, #16]
   366c0:	mov	w0, #0x1                   	// #1
   366c4:	ldp	x29, x30, [sp], #48
   366c8:	ret
   366cc:	adrp	x0, 58000 <fields@@Base+0x1650>
   366d0:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   366d4:	adrp	x3, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   366d8:	add	x0, x0, #0xd9c
   366dc:	add	x1, x1, #0xf43
   366e0:	add	x3, x3, #0xf5f
   366e4:	mov	w2, #0x8b                  	// #139
   366e8:	bl	35ef0 <__assert_fail@plt>
   366ec:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   366f0:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   366f4:	adrp	x3, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   366f8:	add	x0, x0, #0xff2
   366fc:	add	x1, x1, #0xf43
   36700:	add	x3, x3, #0xf5f
   36704:	mov	w2, #0x87                  	// #135
   36708:	bl	35ef0 <__assert_fail@plt>
   3670c:	adrp	x0, 58000 <fields@@Base+0x1650>
   36710:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36714:	adrp	x3, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36718:	add	x0, x0, #0xd9c
   3671c:	add	x1, x1, #0xf43
   36720:	add	x3, x3, #0xf5f
   36724:	mov	w2, #0xb1                  	// #177
   36728:	bl	35ef0 <__assert_fail@plt>
   3672c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36730:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36734:	adrp	x3, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36738:	add	x0, x0, #0xff2
   3673c:	add	x1, x1, #0xf43
   36740:	add	x3, x3, #0xf5f
   36744:	mov	w2, #0x92                  	// #146
   36748:	bl	35ef0 <__assert_fail@plt>
   3674c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36750:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36754:	adrp	x3, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36758:	add	x0, x0, #0xf34
   3675c:	add	x1, x1, #0xf43
   36760:	add	x3, x3, #0xf5f
   36764:	mov	w2, #0x6e                  	// #110
   36768:	bl	35ef0 <__assert_fail@plt>
   3676c:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   36770:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36774:	adrp	x3, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36778:	add	x0, x0, #0x4
   3677c:	add	x1, x1, #0xf43
   36780:	add	x3, x3, #0xf5f
   36784:	mov	w2, #0xa3                  	// #163
   36788:	bl	35ef0 <__assert_fail@plt>
   3678c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36790:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36794:	adrp	x3, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36798:	add	x0, x0, #0xff2
   3679c:	add	x1, x1, #0xf43
   367a0:	add	x3, x3, #0xf5f
   367a4:	mov	w2, #0xa8                  	// #168
   367a8:	bl	35ef0 <__assert_fail@plt>
   367ac:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   367b0:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   367b4:	adrp	x3, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   367b8:	add	x0, x0, #0x16
   367bc:	add	x1, x1, #0xf43
   367c0:	add	x3, x3, #0xf5f
   367c4:	mov	w2, #0xad                  	// #173
   367c8:	bl	35ef0 <__assert_fail@plt>
   367cc:	sub	sp, sp, #0x120
   367d0:	stp	x29, x30, [sp, #208]
   367d4:	add	x29, sp, #0xd0
   367d8:	mov	x9, #0xffffffffffffffd8    	// #-40
   367dc:	mov	x10, sp
   367e0:	sub	x11, x29, #0x48
   367e4:	stp	x22, x21, [sp, #256]
   367e8:	stp	x20, x19, [sp, #272]
   367ec:	mov	w19, w2
   367f0:	mov	w20, w1
   367f4:	mov	x21, x0
   367f8:	movk	x9, #0xff80, lsl #32
   367fc:	add	x12, x29, #0x50
   36800:	mov	x8, #0xffffffffffffffd8    	// #-40
   36804:	add	x10, x10, #0x80
   36808:	add	x11, x11, #0x28
   3680c:	str	x28, [sp, #224]
   36810:	stp	x24, x23, [sp, #240]
   36814:	stp	x3, x4, [x29, #-72]
   36818:	stp	x5, x6, [x29, #-56]
   3681c:	stur	x7, [x29, #-40]
   36820:	stp	q1, q2, [sp, #16]
   36824:	stp	q3, q4, [sp, #48]
   36828:	str	q0, [sp]
   3682c:	stp	q5, q6, [sp, #80]
   36830:	str	q7, [sp, #112]
   36834:	stp	x10, x9, [x29, #-16]
   36838:	stp	x12, x11, [x29, #-32]
   3683c:	tbz	w8, #31, 36850 <aarch64_ins_reglane@@Base+0x33c>
   36840:	add	w9, w8, #0x8
   36844:	cmp	w9, #0x0
   36848:	stur	w9, [x29, #-8]
   3684c:	b.le	368f0 <aarch64_ins_reglane@@Base+0x3dc>
   36850:	ldur	x8, [x29, #-32]
   36854:	add	x9, x8, #0x8
   36858:	stur	x9, [x29, #-32]
   3685c:	ldr	w23, [x8]
   36860:	cmp	w23, #0x5
   36864:	b.hi	368fc <aarch64_ins_reglane@@Base+0x3e8>  // b.pmore
   36868:	cbz	w23, 368d4 <aarch64_ins_reglane@@Base+0x3c0>
   3686c:	adrp	x24, 99000 <aarch64_operands@@Base+0x16d20>
   36870:	ldr	x24, [x24, #3944]
   36874:	b	368ac <aarch64_ins_reglane@@Base+0x398>
   36878:	ldur	x8, [x29, #-32]
   3687c:	add	x9, x8, #0x8
   36880:	stur	x9, [x29, #-32]
   36884:	ldr	w22, [x8]
   36888:	mov	x1, x21
   3688c:	mov	w2, w20
   36890:	mov	w3, w19
   36894:	mov	w0, w22
   36898:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3689c:	add	x8, x24, x22, lsl #3
   368a0:	ldr	w8, [x8, #4]
   368a4:	lsr	w20, w20, w8
   368a8:	cbz	w23, 368d4 <aarch64_ins_reglane@@Base+0x3c0>
   368ac:	ldursw	x8, [x29, #-8]
   368b0:	sub	w23, w23, #0x1
   368b4:	tbz	w8, #31, 36878 <aarch64_ins_reglane@@Base+0x364>
   368b8:	add	w9, w8, #0x8
   368bc:	cmp	w9, #0x0
   368c0:	stur	w9, [x29, #-8]
   368c4:	b.gt	36878 <aarch64_ins_reglane@@Base+0x364>
   368c8:	ldur	x9, [x29, #-24]
   368cc:	add	x8, x9, x8
   368d0:	b	36884 <aarch64_ins_reglane@@Base+0x370>
   368d4:	ldp	x20, x19, [sp, #272]
   368d8:	ldp	x22, x21, [sp, #256]
   368dc:	ldp	x24, x23, [sp, #240]
   368e0:	ldr	x28, [sp, #224]
   368e4:	ldp	x29, x30, [sp, #208]
   368e8:	add	sp, sp, #0x120
   368ec:	ret
   368f0:	ldur	x9, [x29, #-24]
   368f4:	add	x8, x9, x8
   368f8:	b	3685c <aarch64_ins_reglane@@Base+0x348>
   368fc:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   36900:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36904:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   36908:	add	x0, x0, #0xb6a
   3690c:	add	x1, x1, #0xf43
   36910:	add	x3, x3, #0xb73
   36914:	mov	w2, #0x31                  	// #49
   36918:	bl	35ef0 <__assert_fail@plt>

000000000003691c <aarch64_ins_reglist@@Base>:
   3691c:	stp	x29, x30, [sp, #-32]!
   36920:	stp	x20, x19, [sp, #16]
   36924:	ldrh	w8, [x1, #16]
   36928:	ldr	w0, [x0, #20]
   3692c:	mov	x19, x2
   36930:	mov	x20, x1
   36934:	and	w2, w8, #0x1f
   36938:	mov	x1, x19
   3693c:	mov	w3, wzr
   36940:	mov	x29, sp
   36944:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36948:	ldrh	w8, [x20, #16]
   3694c:	mov	w0, #0x1b                  	// #27
   36950:	mov	x1, x19
   36954:	mov	w3, wzr
   36958:	ubfx	w8, w8, #5, #3
   3695c:	sub	w2, w8, #0x1
   36960:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36964:	ldp	x20, x19, [sp, #16]
   36968:	mov	w0, #0x1                   	// #1
   3696c:	ldp	x29, x30, [sp], #32
   36970:	ret

0000000000036974 <aarch64_ins_ldst_reglist@@Base>:
   36974:	stp	x29, x30, [sp, #-48]!
   36978:	stp	x20, x19, [sp, #32]
   3697c:	ldr	x0, [x3, #8]
   36980:	str	x21, [sp, #16]
   36984:	mov	x29, sp
   36988:	mov	x19, x2
   3698c:	mov	x20, x1
   36990:	bl	36a80 <aarch64_ins_ldst_reglist@@Base+0x10c>
   36994:	ldrh	w8, [x20, #16]
   36998:	mov	w21, w0
   3699c:	mov	w0, #0xc                   	// #12
   369a0:	mov	x1, x19
   369a4:	and	w2, w8, #0x1f
   369a8:	mov	w3, wzr
   369ac:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   369b0:	sub	w8, w21, #0x1
   369b4:	cmp	w8, #0x3
   369b8:	b.hi	36a40 <aarch64_ins_ldst_reglist@@Base+0xcc>  // b.pmore
   369bc:	adrp	x9, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   369c0:	add	x9, x9, #0xec8
   369c4:	adr	x10, 369d8 <aarch64_ins_ldst_reglist@@Base+0x64>
   369c8:	ldrb	w11, [x9, x8]
   369cc:	add	x10, x10, x11, lsl #2
   369d0:	mov	w2, #0x4                   	// #4
   369d4:	br	x10
   369d8:	ldrh	w8, [x20, #16]
   369dc:	ubfx	x8, x8, #5, #3
   369e0:	sub	x8, x8, #0x1
   369e4:	cmp	w8, #0x4
   369e8:	b.cs	36a60 <aarch64_ins_ldst_reglist@@Base+0xec>  // b.hs, b.nlast
   369ec:	adrp	x9, 55000 <xexit@@Base+0x11bc>
   369f0:	add	x9, x9, #0x160
   369f4:	ldr	w2, [x9, x8, lsl #2]
   369f8:	b	36a1c <aarch64_ins_ldst_reglist@@Base+0xa8>
   369fc:	ldrh	w8, [x20, #16]
   36a00:	mov	w9, #0x8                   	// #8
   36a04:	and	w8, w8, #0xe0
   36a08:	cmp	w8, #0x80
   36a0c:	mov	w8, #0x3                   	// #3
   36a10:	csel	w2, w8, w9, eq  // eq = none
   36a14:	b	36a1c <aarch64_ins_ldst_reglist@@Base+0xa8>
   36a18:	mov	w2, wzr
   36a1c:	mov	w0, #0x18                  	// #24
   36a20:	mov	x1, x19
   36a24:	mov	w3, wzr
   36a28:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36a2c:	ldp	x20, x19, [sp, #32]
   36a30:	ldr	x21, [sp, #16]
   36a34:	mov	w0, #0x1                   	// #1
   36a38:	ldp	x29, x30, [sp], #48
   36a3c:	ret
   36a40:	adrp	x0, 58000 <fields@@Base+0x1650>
   36a44:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36a48:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   36a4c:	add	x0, x0, #0xd9c
   36a50:	add	x1, x1, #0xf43
   36a54:	add	x3, x3, #0x28
   36a58:	mov	w2, #0xea                  	// #234
   36a5c:	bl	35ef0 <__assert_fail@plt>
   36a60:	adrp	x0, 58000 <fields@@Base+0x1650>
   36a64:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36a68:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   36a6c:	add	x0, x0, #0xd9c
   36a70:	add	x1, x1, #0xf43
   36a74:	add	x3, x3, #0x28
   36a78:	mov	w2, #0xdd                  	// #221
   36a7c:	bl	35ef0 <__assert_fail@plt>
   36a80:	ldrb	w8, [x0, #123]
   36a84:	and	w0, w8, #0x7
   36a88:	ret

0000000000036a8c <aarch64_ins_ldst_reglist_r@@Base>:
   36a8c:	stp	x29, x30, [sp, #-48]!
   36a90:	stp	x20, x19, [sp, #32]
   36a94:	ldr	x0, [x3, #8]
   36a98:	str	x21, [sp, #16]
   36a9c:	mov	x29, sp
   36aa0:	mov	x19, x2
   36aa4:	mov	x20, x1
   36aa8:	bl	36a80 <aarch64_ins_ldst_reglist@@Base+0x10c>
   36aac:	ldrh	w8, [x20, #16]
   36ab0:	mov	w21, w0
   36ab4:	mov	w0, #0xc                   	// #12
   36ab8:	mov	x1, x19
   36abc:	and	w2, w8, #0x1f
   36ac0:	mov	w3, wzr
   36ac4:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36ac8:	cmp	w21, #0x1
   36acc:	mov	w2, wzr
   36ad0:	b.ne	36ae4 <aarch64_ins_ldst_reglist_r@@Base+0x58>  // b.any
   36ad4:	ldrh	w8, [x20, #16]
   36ad8:	and	w8, w8, #0xe0
   36adc:	cmp	w8, #0x40
   36ae0:	cset	w2, eq  // eq = none
   36ae4:	mov	w0, #0x1f                  	// #31
   36ae8:	mov	x1, x19
   36aec:	mov	w3, wzr
   36af0:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36af4:	ldp	x20, x19, [sp, #32]
   36af8:	ldr	x21, [sp, #16]
   36afc:	mov	w0, #0x1                   	// #1
   36b00:	ldp	x29, x30, [sp], #48
   36b04:	ret

0000000000036b08 <aarch64_ins_ldst_elemlist@@Base>:
   36b08:	sub	sp, sp, #0x30
   36b0c:	stp	x29, x30, [sp, #16]
   36b10:	stp	x20, x19, [sp, #32]
   36b14:	str	xzr, [sp, #8]
   36b18:	ldrh	w8, [x1, #16]
   36b1c:	add	x29, sp, #0x10
   36b20:	tbz	w8, #8, 36bfc <aarch64_ins_ldst_elemlist@@Base+0xf4>
   36b24:	mov	x19, x2
   36b28:	mov	x20, x1
   36b2c:	and	w2, w8, #0x1f
   36b30:	mov	w0, #0xc                   	// #12
   36b34:	mov	x1, x19
   36b38:	mov	w3, wzr
   36b3c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36b40:	ldrb	w8, [x20, #4]
   36b44:	sub	w8, w8, #0x5
   36b48:	cmp	w8, #0x3
   36b4c:	b.hi	36c1c <aarch64_ins_ldst_elemlist@@Base+0x114>  // b.pmore
   36b50:	adrp	x9, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36b54:	add	x9, x9, #0xecc
   36b58:	adr	x10, 36b68 <aarch64_ins_ldst_elemlist@@Base+0x60>
   36b5c:	ldrb	w11, [x9, x8]
   36b60:	add	x10, x10, x11, lsl #2
   36b64:	br	x10
   36b68:	ldr	w1, [x20, #24]
   36b6c:	mov	w20, wzr
   36b70:	b	36ba4 <aarch64_ins_ldst_elemlist@@Base+0x9c>
   36b74:	ldr	w8, [x20, #24]
   36b78:	mov	w20, #0x2                   	// #2
   36b7c:	lsl	w1, w8, #2
   36b80:	b	36ba4 <aarch64_ins_ldst_elemlist@@Base+0x9c>
   36b84:	ldr	w8, [x20, #24]
   36b88:	mov	w1, #0x1                   	// #1
   36b8c:	mov	w20, #0x2                   	// #2
   36b90:	bfi	w1, w8, #3, #29
   36b94:	b	36ba4 <aarch64_ins_ldst_elemlist@@Base+0x9c>
   36b98:	ldr	w8, [x20, #24]
   36b9c:	mov	w20, #0x1                   	// #1
   36ba0:	lsl	w1, w8, #1
   36ba4:	mov	w3, #0x3                   	// #3
   36ba8:	mov	w4, #0x9                   	// #9
   36bac:	mov	w5, #0x1f                  	// #31
   36bb0:	mov	w6, #0xb                   	// #11
   36bb4:	mov	x0, x19
   36bb8:	mov	w2, wzr
   36bbc:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   36bc0:	add	x3, sp, #0x8
   36bc4:	mov	w0, #0x1a                  	// #26
   36bc8:	mov	w1, #0x1                   	// #1
   36bcc:	mov	w2, #0x2                   	// #2
   36bd0:	bl	36c3c <aarch64_ins_ldst_elemlist@@Base+0x134>
   36bd4:	add	x0, sp, #0x8
   36bd8:	mov	x1, x19
   36bdc:	mov	w2, w20
   36be0:	mov	w3, wzr
   36be4:	bl	36c78 <aarch64_ins_ldst_elemlist@@Base+0x170>
   36be8:	ldp	x20, x19, [sp, #32]
   36bec:	ldp	x29, x30, [sp, #16]
   36bf0:	mov	w0, #0x1                   	// #1
   36bf4:	add	sp, sp, #0x30
   36bf8:	ret
   36bfc:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   36c00:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36c04:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   36c08:	add	x0, x0, #0xc0
   36c0c:	add	x1, x1, #0xf43
   36c10:	add	x3, x3, #0xd8
   36c14:	mov	w2, #0x117                 	// #279
   36c18:	bl	35ef0 <__assert_fail@plt>
   36c1c:	adrp	x0, 58000 <fields@@Base+0x1650>
   36c20:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36c24:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   36c28:	add	x0, x0, #0xd9c
   36c2c:	add	x1, x1, #0xf43
   36c30:	add	x3, x3, #0xd8
   36c34:	mov	w2, #0x133                 	// #307
   36c38:	bl	35ef0 <__assert_fail@plt>
   36c3c:	cmp	w2, #0x1
   36c40:	b.lt	36c74 <aarch64_ins_ldst_elemlist@@Base+0x16c>  // b.tstop
   36c44:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   36c48:	ldr	x9, [x9, #3944]
   36c4c:	mov	w8, w0
   36c50:	add	w11, w2, w1
   36c54:	add	x10, x9, x8, lsl #3
   36c58:	ldr	w10, [x10, #4]
   36c5c:	cmp	w11, w10
   36c60:	b.gt	36c74 <aarch64_ins_ldst_elemlist@@Base+0x16c>
   36c64:	lsl	x8, x8, #3
   36c68:	ldr	w8, [x9, x8]
   36c6c:	add	w8, w8, w1
   36c70:	stp	w8, w2, [x3]
   36c74:	ret
   36c78:	stp	x29, x30, [sp, #-48]!
   36c7c:	stp	x22, x21, [sp, #16]
   36c80:	stp	x20, x19, [sp, #32]
   36c84:	mov	x8, x0
   36c88:	ldr	w0, [x0, #4]
   36c8c:	mov	x29, sp
   36c90:	sub	w9, w0, #0x1
   36c94:	cmp	w9, #0x1e
   36c98:	b.hi	36ce8 <aarch64_ins_ldst_elemlist@@Base+0x1e0>  // b.pmore
   36c9c:	ldr	w22, [x8]
   36ca0:	tbnz	w22, #31, 36ce8 <aarch64_ins_ldst_elemlist@@Base+0x1e0>
   36ca4:	add	w8, w22, w0
   36ca8:	cmp	w8, #0x21
   36cac:	b.ge	36ce8 <aarch64_ins_ldst_elemlist@@Base+0x1e0>  // b.tcont
   36cb0:	mov	w19, w3
   36cb4:	mov	w20, w2
   36cb8:	mov	x21, x1
   36cbc:	bl	38c44 <aarch64_opcode_encode@@Base+0x89c>
   36cc0:	ldr	w8, [x21]
   36cc4:	and	w9, w0, w20
   36cc8:	lsl	w9, w9, w22
   36ccc:	bic	w9, w9, w19
   36cd0:	orr	w8, w9, w8
   36cd4:	str	w8, [x21]
   36cd8:	ldp	x20, x19, [sp, #32]
   36cdc:	ldp	x22, x21, [sp, #16]
   36ce0:	ldp	x29, x30, [sp], #48
   36ce4:	ret
   36ce8:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   36cec:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   36cf0:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   36cf4:	add	x0, x0, #0xbb7
   36cf8:	add	x1, x1, #0xc14
   36cfc:	add	x3, x3, #0xc30
   36d00:	mov	w2, #0x16a                 	// #362
   36d04:	bl	35ef0 <__assert_fail@plt>

0000000000036d08 <aarch64_ins_advsimd_imm_shift@@Base>:
   36d08:	stp	x29, x30, [sp, #-48]!
   36d0c:	stp	x20, x19, [sp, #32]
   36d10:	ldrb	w0, [x1, #4]
   36d14:	str	x21, [sp, #16]
   36d18:	mov	x29, sp
   36d1c:	mov	x21, x3
   36d20:	mov	x20, x1
   36d24:	mov	x19, x2
   36d28:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   36d2c:	ldr	x8, [x21, #8]
   36d30:	mov	w21, w0
   36d34:	ldr	w9, [x8, #16]
   36d38:	cmp	w9, #0xe
   36d3c:	b.ne	36d58 <aarch64_ins_advsimd_imm_shift@@Base+0x50>  // b.any
   36d40:	ldr	w3, [x8, #12]
   36d44:	and	w2, w21, #0x1
   36d48:	mov	w0, #0xb                   	// #11
   36d4c:	mov	x1, x19
   36d50:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36d54:	lsr	w21, w21, #1
   36d58:	ldr	w8, [x20]
   36d5c:	sub	w9, w8, #0x2b
   36d60:	cmp	w9, #0x2
   36d64:	b.cs	36dc0 <aarch64_ins_advsimd_imm_shift@@Base+0xb8>  // b.hs, b.nlast
   36d68:	cmp	w8, #0x2c
   36d6c:	b.ne	36d84 <aarch64_ins_advsimd_imm_shift@@Base+0x7c>  // b.any
   36d70:	ldr	w8, [x20, #16]
   36d74:	mov	w9, #0x10                  	// #16
   36d78:	lsl	w9, w9, w21
   36d7c:	sub	w1, w9, w8
   36d80:	b	36d94 <aarch64_ins_advsimd_imm_shift@@Base+0x8c>
   36d84:	ldr	w8, [x20, #16]
   36d88:	mov	w9, #0x8                   	// #8
   36d8c:	lsl	w9, w9, w21
   36d90:	add	w1, w9, w8
   36d94:	mov	w3, #0x2                   	// #2
   36d98:	mov	w4, #0x35                  	// #53
   36d9c:	mov	w5, #0x36                  	// #54
   36da0:	mov	x0, x19
   36da4:	mov	w2, wzr
   36da8:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   36dac:	ldp	x20, x19, [sp, #32]
   36db0:	ldr	x21, [sp, #16]
   36db4:	mov	w0, #0x1                   	// #1
   36db8:	ldp	x29, x30, [sp], #48
   36dbc:	ret
   36dc0:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   36dc4:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   36dc8:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   36dcc:	add	x0, x0, #0x171
   36dd0:	add	x1, x1, #0xf43
   36dd4:	add	x3, x3, #0x1bc
   36dd8:	mov	w2, #0x15b                 	// #347
   36ddc:	bl	35ef0 <__assert_fail@plt>

0000000000036de0 <aarch64_ins_imm@@Base>:
   36de0:	stp	x29, x30, [sp, #-48]!
   36de4:	stp	x20, x19, [sp, #32]
   36de8:	str	x21, [sp, #16]
   36dec:	ldr	x21, [x1, #16]
   36df0:	mov	x29, sp
   36df4:	mov	x19, x2
   36df8:	mov	x20, x0
   36dfc:	bl	36e40 <aarch64_ins_imm@@Base+0x60>
   36e00:	asr	x8, x21, #2
   36e04:	cmp	w0, #0x0
   36e08:	mov	x0, x20
   36e0c:	csel	x21, x21, x8, eq  // eq = none
   36e10:	bl	36e4c <aarch64_ins_imm@@Base+0x6c>
   36e14:	lsr	x8, x21, #4
   36e18:	cmp	w0, #0x0
   36e1c:	csel	w2, w21, w8, eq  // eq = none
   36e20:	mov	x0, x20
   36e24:	mov	x1, x19
   36e28:	bl	36e58 <aarch64_ins_imm@@Base+0x78>
   36e2c:	ldp	x20, x19, [sp, #32]
   36e30:	ldr	x21, [sp, #16]
   36e34:	mov	w0, #0x1                   	// #1
   36e38:	ldp	x29, x30, [sp], #48
   36e3c:	ret
   36e40:	ldr	w8, [x0, #16]
   36e44:	ubfx	w0, w8, #3, #1
   36e48:	ret
   36e4c:	ldr	w8, [x0, #16]
   36e50:	ubfx	w0, w8, #9, #1
   36e54:	ret
   36e58:	stp	x29, x30, [sp, #-64]!
   36e5c:	stp	x24, x23, [sp, #16]
   36e60:	stp	x22, x21, [sp, #32]
   36e64:	stp	x20, x19, [sp, #48]
   36e68:	adrp	x24, 99000 <aarch64_operands@@Base+0x16d20>
   36e6c:	ldr	x24, [x24, #3944]
   36e70:	mov	w19, w2
   36e74:	mov	x20, x1
   36e78:	mov	x21, x0
   36e7c:	mov	w23, #0x20                  	// #32
   36e80:	mov	x29, sp
   36e84:	b	36e94 <aarch64_ins_imm@@Base+0xb4>
   36e88:	sub	x23, x23, #0x4
   36e8c:	cmp	x23, #0x10
   36e90:	b.eq	36ec0 <aarch64_ins_imm@@Base+0xe0>  // b.none
   36e94:	ldr	w22, [x21, x23]
   36e98:	cbz	w22, 36e88 <aarch64_ins_imm@@Base+0xa8>
   36e9c:	mov	w0, w22
   36ea0:	mov	x1, x20
   36ea4:	mov	w2, w19
   36ea8:	mov	w3, wzr
   36eac:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36eb0:	add	x8, x24, x22, lsl #3
   36eb4:	ldr	w8, [x8, #4]
   36eb8:	lsr	w19, w19, w8
   36ebc:	b	36e88 <aarch64_ins_imm@@Base+0xa8>
   36ec0:	ldp	x20, x19, [sp, #48]
   36ec4:	ldp	x22, x21, [sp, #32]
   36ec8:	ldp	x24, x23, [sp, #16]
   36ecc:	ldp	x29, x30, [sp], #64
   36ed0:	ret

0000000000036ed4 <aarch64_ins_imm_half@@Base>:
   36ed4:	stp	x29, x30, [sp, #-32]!
   36ed8:	stp	x20, x19, [sp, #16]
   36edc:	mov	x29, sp
   36ee0:	mov	x19, x2
   36ee4:	mov	x20, x1
   36ee8:	bl	35c10 <aarch64_ins_imm@plt>
   36eec:	ldr	x8, [x20, #40]
   36ef0:	mov	w0, #0x20                  	// #32
   36ef4:	mov	x1, x19
   36ef8:	mov	w3, wzr
   36efc:	lsr	x2, x8, #4
   36f00:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   36f04:	ldp	x20, x19, [sp, #16]
   36f08:	mov	w0, #0x1                   	// #1
   36f0c:	ldp	x29, x30, [sp], #32
   36f10:	ret

0000000000036f14 <aarch64_ins_advsimd_imm_modified@@Base>:
   36f14:	stp	x29, x30, [sp, #-64]!
   36f18:	stp	x22, x21, [sp, #32]
   36f1c:	stp	x20, x19, [sp, #48]
   36f20:	mov	x29, sp
   36f24:	str	x23, [sp, #16]
   36f28:	ldrb	w21, [x3, #28]
   36f2c:	ldr	x22, [x1, #16]
   36f30:	ldr	w23, [x1, #32]
   36f34:	ldr	w19, [x1, #40]
   36f38:	str	xzr, [x29, #24]
   36f3c:	ldrb	w8, [x1, #24]
   36f40:	mov	x20, x2
   36f44:	tbnz	w8, #0, 36f6c <aarch64_ins_advsimd_imm_modified@@Base+0x58>
   36f48:	mov	w0, w21
   36f4c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   36f50:	and	w8, w0, #0xff
   36f54:	cmp	w8, #0x8
   36f58:	b.ne	36f6c <aarch64_ins_advsimd_imm_modified@@Base+0x58>  // b.any
   36f5c:	mov	x0, x22
   36f60:	bl	35b90 <aarch64_shrink_expanded_imm8@plt>
   36f64:	tbnz	w0, #31, 37080 <aarch64_ins_advsimd_imm_modified@@Base+0x16c>
   36f68:	sxtw	x22, w0
   36f6c:	mov	w3, #0x2                   	// #2
   36f70:	mov	w4, #0x3                   	// #3
   36f74:	mov	w5, #0x4                   	// #4
   36f78:	mov	x0, x20
   36f7c:	mov	w1, w22
   36f80:	mov	w2, wzr
   36f84:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   36f88:	cbz	w23, 3701c <aarch64_ins_advsimd_imm_modified@@Base+0x108>
   36f8c:	orr	w8, w23, #0x4
   36f90:	cmp	w8, #0x5
   36f94:	b.ne	37040 <aarch64_ins_advsimd_imm_modified@@Base+0x12c>  // b.any
   36f98:	cmp	w23, #0x5
   36f9c:	b.ne	36ff0 <aarch64_ins_advsimd_imm_modified@@Base+0xdc>  // b.any
   36fa0:	mov	w0, w21
   36fa4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   36fa8:	and	w8, w0, #0xff
   36fac:	cmp	w8, #0x1
   36fb0:	b.eq	37034 <aarch64_ins_advsimd_imm_modified@@Base+0x120>  // b.none
   36fb4:	cmp	w8, #0x2
   36fb8:	b.eq	36fc4 <aarch64_ins_advsimd_imm_modified@@Base+0xb0>  // b.none
   36fbc:	cmp	w8, #0x4
   36fc0:	b.ne	37060 <aarch64_ins_advsimd_imm_modified@@Base+0x14c>  // b.any
   36fc4:	and	w8, w0, #0xff
   36fc8:	cmp	w8, #0x4
   36fcc:	mov	w21, #0x1                   	// #1
   36fd0:	cinc	w2, w21, eq  // eq = none
   36fd4:	add	x3, x29, #0x18
   36fd8:	mov	w0, #0x19                  	// #25
   36fdc:	mov	w1, #0x1                   	// #1
   36fe0:	asr	w19, w19, #3
   36fe4:	bl	36c3c <aarch64_ins_ldst_elemlist@@Base+0x134>
   36fe8:	tbnz	w21, #0, 37008 <aarch64_ins_advsimd_imm_modified@@Base+0xf4>
   36fec:	b	3701c <aarch64_ins_advsimd_imm_modified@@Base+0x108>
   36ff0:	add	x3, x29, #0x18
   36ff4:	mov	w0, #0x19                  	// #25
   36ff8:	mov	w2, #0x1                   	// #1
   36ffc:	mov	w1, wzr
   37000:	asr	w19, w19, #4
   37004:	bl	36c3c <aarch64_ins_ldst_elemlist@@Base+0x134>
   37008:	add	x0, x29, #0x18
   3700c:	mov	x1, x20
   37010:	mov	w2, w19
   37014:	mov	w3, wzr
   37018:	bl	36c78 <aarch64_ins_ldst_elemlist@@Base+0x170>
   3701c:	ldp	x20, x19, [sp, #48]
   37020:	ldp	x22, x21, [sp, #32]
   37024:	ldr	x23, [sp, #16]
   37028:	mov	w0, #0x1                   	// #1
   3702c:	ldp	x29, x30, [sp], #64
   37030:	ret
   37034:	mov	w21, wzr
   37038:	tbnz	wzr, #0, 37008 <aarch64_ins_advsimd_imm_modified@@Base+0xf4>
   3703c:	b	3701c <aarch64_ins_advsimd_imm_modified@@Base+0x108>
   37040:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   37044:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37048:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   3704c:	add	x0, x0, #0x307
   37050:	add	x1, x1, #0xf43
   37054:	add	x3, x3, #0x267
   37058:	mov	w2, #0x1b6                 	// #438
   3705c:	bl	35ef0 <__assert_fail@plt>
   37060:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   37064:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37068:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   3706c:	add	x0, x0, #0x33a
   37070:	add	x1, x1, #0xf43
   37074:	add	x3, x3, #0x267
   37078:	mov	w2, #0x1bb                 	// #443
   3707c:	bl	35ef0 <__assert_fail@plt>
   37080:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   37084:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37088:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   3708c:	add	x0, x0, #0x259
   37090:	add	x1, x1, #0xf43
   37094:	add	x3, x3, #0x267
   37098:	mov	w2, #0x1ae                 	// #430
   3709c:	bl	35ef0 <__assert_fail@plt>

00000000000370a0 <aarch64_ins_fpimm@@Base>:
   370a0:	stp	x29, x30, [sp, #-16]!
   370a4:	mov	x8, x2
   370a8:	ldr	w2, [x1, #16]
   370ac:	mov	x1, x8
   370b0:	mov	x29, sp
   370b4:	bl	36e58 <aarch64_ins_imm@@Base+0x78>
   370b8:	mov	w0, #0x1                   	// #1
   370bc:	ldp	x29, x30, [sp], #16
   370c0:	ret

00000000000370c4 <aarch64_ins_imm_rotate1@@Base>:
   370c4:	stp	x29, x30, [sp, #-16]!
   370c8:	ldr	x9, [x1, #16]
   370cc:	mov	x10, #0x2d83                	// #11651
   370d0:	movk	x10, #0x82d8, lsl #16
   370d4:	movk	x10, #0xd82d, lsl #32
   370d8:	sub	x9, x9, #0x5a
   370dc:	movk	x10, #0x2d82, lsl #48
   370e0:	smulh	x9, x9, x10
   370e4:	asr	x10, x9, #5
   370e8:	mov	x8, x2
   370ec:	add	x2, x10, x9, lsr #63
   370f0:	cmp	x2, #0x2
   370f4:	mov	x29, sp
   370f8:	b.cs	3711c <aarch64_ins_imm_rotate1@@Base+0x58>  // b.hs, b.nlast
   370fc:	ldr	x9, [x3, #8]
   37100:	ldr	w0, [x0, #20]
   37104:	mov	x1, x8
   37108:	ldr	w3, [x9, #12]
   3710c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37110:	mov	w0, #0x1                   	// #1
   37114:	ldp	x29, x30, [sp], #16
   37118:	ret
   3711c:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   37120:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37124:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   37128:	add	x0, x0, #0x361
   3712c:	add	x1, x1, #0xf43
   37130:	add	x3, x3, #0x36a
   37134:	mov	w2, #0x1e4                 	// #484
   37138:	bl	35ef0 <__assert_fail@plt>

000000000003713c <aarch64_ins_imm_rotate2@@Base>:
   3713c:	stp	x29, x30, [sp, #-16]!
   37140:	ldr	x9, [x1, #16]
   37144:	mov	x10, #0x2d83                	// #11651
   37148:	movk	x10, #0x82d8, lsl #16
   3714c:	movk	x10, #0xd82d, lsl #32
   37150:	movk	x10, #0x2d82, lsl #48
   37154:	smulh	x9, x9, x10
   37158:	asr	x10, x9, #4
   3715c:	mov	x8, x2
   37160:	add	x2, x10, x9, lsr #63
   37164:	cmp	x2, #0x4
   37168:	mov	x29, sp
   3716c:	b.cs	37190 <aarch64_ins_imm_rotate2@@Base+0x54>  // b.hs, b.nlast
   37170:	ldr	x9, [x3, #8]
   37174:	ldr	w0, [x0, #20]
   37178:	mov	x1, x8
   3717c:	ldr	w3, [x9, #12]
   37180:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37184:	mov	w0, #0x1                   	// #1
   37188:	ldp	x29, x30, [sp], #16
   3718c:	ret
   37190:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   37194:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37198:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   3719c:	add	x0, x0, #0x401
   371a0:	add	x1, x1, #0xf43
   371a4:	add	x3, x3, #0x40a
   371a8:	mov	w2, #0x1f1                 	// #497
   371ac:	bl	35ef0 <__assert_fail@plt>

00000000000371b0 <aarch64_ins_fbits@@Base>:
   371b0:	stp	x29, x30, [sp, #-16]!
   371b4:	ldr	w9, [x1, #16]
   371b8:	ldr	w0, [x0, #20]
   371bc:	mov	x8, x2
   371c0:	mov	w10, #0x40                  	// #64
   371c4:	sub	w2, w10, w9
   371c8:	mov	x1, x8
   371cc:	mov	w3, wzr
   371d0:	mov	x29, sp
   371d4:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   371d8:	mov	w0, #0x1                   	// #1
   371dc:	ldp	x29, x30, [sp], #16
   371e0:	ret

00000000000371e4 <aarch64_ins_aimm@@Base>:
   371e4:	stp	x29, x30, [sp, #-48]!
   371e8:	stp	x20, x19, [sp, #32]
   371ec:	ldr	x8, [x1, #40]
   371f0:	str	x21, [sp, #16]
   371f4:	mov	x21, x0
   371f8:	ldr	w0, [x0, #20]
   371fc:	mov	x19, x2
   37200:	cmp	x8, #0x0
   37204:	mov	x20, x1
   37208:	cset	w2, ne  // ne = any
   3720c:	mov	x1, x19
   37210:	mov	w3, wzr
   37214:	mov	x29, sp
   37218:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3721c:	ldr	w0, [x21, #24]
   37220:	ldr	w2, [x20, #16]
   37224:	mov	x1, x19
   37228:	mov	w3, wzr
   3722c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37230:	ldp	x20, x19, [sp, #32]
   37234:	ldr	x21, [sp, #16]
   37238:	mov	w0, #0x1                   	// #1
   3723c:	ldp	x29, x30, [sp], #48
   37240:	ret

0000000000037244 <aarch64_ins_limm@@Base>:
   37244:	stp	x29, x30, [sp, #-16]!
   37248:	ldr	x8, [x3, #8]
   3724c:	mov	x29, sp
   37250:	ldr	w8, [x8, #20]
   37254:	cmp	w8, #0x2a
   37258:	cset	w4, eq  // eq = none
   3725c:	bl	3726c <aarch64_ins_limm@@Base+0x28>
   37260:	mov	w0, #0x1                   	// #1
   37264:	ldp	x29, x30, [sp], #16
   37268:	ret
   3726c:	stp	x29, x30, [sp, #-48]!
   37270:	stp	x20, x19, [sp, #32]
   37274:	mov	x20, x0
   37278:	ldr	x8, [x1, #16]
   3727c:	ldrb	w0, [x3, #28]
   37280:	cmp	w4, #0x0
   37284:	str	x21, [sp, #16]
   37288:	mov	x29, sp
   3728c:	mov	x19, x2
   37290:	cinv	x21, x8, ne  // ne = any
   37294:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   37298:	and	w1, w0, #0xff
   3729c:	add	x2, x29, #0x1c
   372a0:	mov	x0, x21
   372a4:	bl	35820 <aarch64_logical_immediate_p@plt>
   372a8:	cbz	w0, 372d8 <aarch64_ins_limm@@Base+0x94>
   372ac:	ldr	w1, [x29, #28]
   372b0:	ldp	w5, w4, [x20, #24]
   372b4:	ldr	w6, [x20, #20]
   372b8:	mov	w3, #0x3                   	// #3
   372bc:	mov	x0, x19
   372c0:	mov	w2, wzr
   372c4:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   372c8:	ldp	x20, x19, [sp, #32]
   372cc:	ldr	x21, [sp, #16]
   372d0:	ldp	x29, x30, [sp], #48
   372d4:	ret
   372d8:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   372dc:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   372e0:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   372e4:	add	x0, x0, #0xc87
   372e8:	add	x1, x1, #0xf43
   372ec:	add	x3, x3, #0xcb8
   372f0:	mov	w2, #0x220                 	// #544
   372f4:	bl	35ef0 <__assert_fail@plt>

00000000000372f8 <aarch64_ins_inv_limm@@Base>:
   372f8:	stp	x29, x30, [sp, #-16]!
   372fc:	mov	w4, #0x1                   	// #1
   37300:	mov	x29, sp
   37304:	bl	3726c <aarch64_ins_limm@@Base+0x28>
   37308:	mov	w0, #0x1                   	// #1
   3730c:	ldp	x29, x30, [sp], #16
   37310:	ret

0000000000037314 <aarch64_ins_ft@@Base>:
   37314:	stp	x29, x30, [sp, #-48]!
   37318:	stp	x20, x19, [sp, #32]
   3731c:	ldr	w8, [x1, #8]
   37320:	str	x21, [sp, #16]
   37324:	mov	x29, sp
   37328:	cbnz	w8, 373ac <aarch64_ins_ft@@Base+0x98>
   3732c:	mov	x21, x3
   37330:	mov	x19, x2
   37334:	mov	x20, x1
   37338:	bl	35620 <aarch64_ins_regno@plt>
   3733c:	ldr	x8, [x21, #8]
   37340:	ldrb	w0, [x20, #4]
   37344:	ldr	w8, [x8, #16]
   37348:	sub	w8, w8, #0x3d
   3734c:	cmp	w8, #0x3
   37350:	b.hi	37378 <aarch64_ins_ft@@Base+0x64>  // b.pmore
   37354:	sub	w8, w0, #0x7
   37358:	cmp	w8, #0x3
   3735c:	b.cs	373cc <aarch64_ins_ft@@Base+0xb8>  // b.hs, b.nlast
   37360:	and	w2, w8, #0xff
   37364:	mov	w0, #0x25                  	// #37
   37368:	mov	x1, x19
   3736c:	mov	w3, wzr
   37370:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37374:	b	37398 <aarch64_ins_ft@@Base+0x84>
   37378:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   3737c:	mov	w1, w0
   37380:	mov	w3, #0x2                   	// #2
   37384:	mov	w4, #0x25                  	// #37
   37388:	mov	w5, #0x22                  	// #34
   3738c:	mov	x0, x19
   37390:	mov	w2, wzr
   37394:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   37398:	ldp	x20, x19, [sp, #32]
   3739c:	ldr	x21, [sp, #16]
   373a0:	mov	w0, #0x1                   	// #1
   373a4:	ldp	x29, x30, [sp], #48
   373a8:	ret
   373ac:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   373b0:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   373b4:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   373b8:	add	x0, x0, #0x4a1
   373bc:	add	x1, x1, #0xf43
   373c0:	add	x3, x3, #0x4b0
   373c4:	mov	w2, #0x245                 	// #581
   373c8:	bl	35ef0 <__assert_fail@plt>
   373cc:	adrp	x0, 58000 <fields@@Base+0x1650>
   373d0:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   373d4:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   373d8:	add	x0, x0, #0xd9c
   373dc:	add	x1, x1, #0xf43
   373e0:	add	x3, x3, #0x4b0
   373e4:	mov	w2, #0x254                 	// #596
   373e8:	bl	35ef0 <__assert_fail@plt>

00000000000373ec <aarch64_ins_addr_simple@@Base>:
   373ec:	stp	x29, x30, [sp, #-16]!
   373f0:	ldr	w8, [x1, #16]
   373f4:	mov	x1, x2
   373f8:	mov	w0, #0xe                   	// #14
   373fc:	mov	w3, wzr
   37400:	mov	w2, w8
   37404:	mov	x29, sp
   37408:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3740c:	mov	w0, #0x1                   	// #1
   37410:	ldp	x29, x30, [sp], #16
   37414:	ret

0000000000037418 <aarch64_ins_addr_regoff@@Base>:
   37418:	stp	x29, x30, [sp, #-48]!
   3741c:	stp	x20, x19, [sp, #32]
   37420:	ldr	w8, [x1, #16]
   37424:	str	x21, [sp, #16]
   37428:	ldr	w21, [x1, #32]
   3742c:	mov	x20, x1
   37430:	mov	x19, x2
   37434:	mov	w0, #0xe                   	// #14
   37438:	mov	x1, x2
   3743c:	mov	w2, w8
   37440:	mov	w3, wzr
   37444:	mov	x29, sp
   37448:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3744c:	ldr	w2, [x20, #20]
   37450:	mov	w0, #0x1c                  	// #28
   37454:	mov	x1, x19
   37458:	mov	w3, wzr
   3745c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37460:	cmp	w21, #0x5
   37464:	mov	w8, #0x9                   	// #9
   37468:	csel	w0, w8, w21, eq  // eq = none
   3746c:	bl	35850 <aarch64_get_operand_modifier_value@plt>
   37470:	mov	w2, w0
   37474:	mov	w0, #0x1e                  	// #30
   37478:	mov	x1, x19
   3747c:	mov	w3, wzr
   37480:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37484:	ldrb	w8, [x20, #4]
   37488:	cmp	w8, #0x5
   3748c:	b.ne	374a0 <aarch64_ins_addr_regoff@@Base+0x88>  // b.any
   37490:	ldrb	w8, [x20, #36]
   37494:	and	w8, w8, w8, lsr #1
   37498:	and	w2, w8, #0x1
   3749c:	b	374ac <aarch64_ins_addr_regoff@@Base+0x94>
   374a0:	ldr	x8, [x20, #40]
   374a4:	cmp	x8, #0x0
   374a8:	cset	w2, ne  // ne = any
   374ac:	mov	w0, #0x1f                  	// #31
   374b0:	mov	x1, x19
   374b4:	mov	w3, wzr
   374b8:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   374bc:	ldp	x20, x19, [sp, #32]
   374c0:	ldr	x21, [sp, #16]
   374c4:	mov	w0, #0x1                   	// #1
   374c8:	ldp	x29, x30, [sp], #48
   374cc:	ret

00000000000374d0 <aarch64_ins_addr_offset@@Base>:
   374d0:	stp	x29, x30, [sp, #-48]!
   374d4:	stp	x20, x19, [sp, #32]
   374d8:	ldr	w8, [x1, #16]
   374dc:	mov	x20, x0
   374e0:	ldr	w0, [x0, #20]
   374e4:	str	x21, [sp, #16]
   374e8:	mov	x21, x1
   374ec:	mov	x19, x2
   374f0:	mov	x1, x2
   374f4:	mov	w2, w8
   374f8:	mov	w3, wzr
   374fc:	mov	x29, sp
   37500:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37504:	ldr	w2, [x21, #20]
   37508:	ldr	w0, [x20, #24]
   3750c:	mov	x1, x19
   37510:	mov	w3, wzr
   37514:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37518:	ldrb	w8, [x21, #28]
   3751c:	tbz	w8, #1, 37540 <aarch64_ins_addr_offset@@Base+0x70>
   37520:	and	w8, w8, #0xc
   37524:	cmp	w8, #0x4
   37528:	b.ne	37554 <aarch64_ins_addr_offset@@Base+0x84>  // b.any
   3752c:	ldr	w0, [x20, #28]
   37530:	mov	w2, #0x1                   	// #1
   37534:	mov	x1, x19
   37538:	mov	w3, wzr
   3753c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37540:	ldp	x20, x19, [sp, #32]
   37544:	ldr	x21, [sp, #16]
   37548:	mov	w0, #0x1                   	// #1
   3754c:	ldp	x29, x30, [sp], #48
   37550:	ret
   37554:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   37558:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3755c:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   37560:	add	x0, x0, #0x53e
   37564:	add	x1, x1, #0xf43
   37568:	add	x3, x3, #0x570
   3756c:	mov	w2, #0x2a2                 	// #674
   37570:	bl	35ef0 <__assert_fail@plt>

0000000000037574 <aarch64_ins_addr_simm@@Base>:
   37574:	stp	x29, x30, [sp, #-64]!
   37578:	stp	x22, x21, [sp, #32]
   3757c:	stp	x20, x19, [sp, #48]
   37580:	mov	x19, x2
   37584:	ldr	w2, [x1, #16]
   37588:	mov	x21, x3
   3758c:	mov	x22, x1
   37590:	mov	x20, x0
   37594:	mov	w0, #0xe                   	// #14
   37598:	mov	x1, x19
   3759c:	mov	w3, wzr
   375a0:	str	x23, [sp, #16]
   375a4:	mov	x29, sp
   375a8:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   375ac:	ldr	w8, [x20, #20]
   375b0:	ldr	w23, [x22, #20]
   375b4:	cmp	w8, #0x2c
   375b8:	b.eq	375c8 <aarch64_ins_addr_simm@@Base+0x54>  // b.none
   375bc:	ldrb	w8, [x22, #4]
   375c0:	cmp	w8, #0x19
   375c4:	b.ne	375dc <aarch64_ins_addr_simm@@Base+0x68>  // b.any
   375c8:	ldrb	w0, [x22, #4]
   375cc:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   375d0:	and	w0, w0, #0xff
   375d4:	bl	3769c <aarch64_ins_addr_simm@@Base+0x128>
   375d8:	asr	w23, w23, w0
   375dc:	ldr	w0, [x20, #20]
   375e0:	mov	x1, x19
   375e4:	mov	w2, w23
   375e8:	mov	w3, wzr
   375ec:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   375f0:	ldrb	w8, [x22, #28]
   375f4:	tbz	w8, #1, 37644 <aarch64_ins_addr_simm@@Base+0xd0>
   375f8:	ldr	x9, [x21, #8]
   375fc:	ldr	w9, [x9, #16]
   37600:	cmp	w9, #0x3e
   37604:	b.hi	3761c <aarch64_ins_addr_simm@@Base+0xa8>  // b.pmore
   37608:	mov	w10, #0x1                   	// #1
   3760c:	lsl	x9, x10, x9
   37610:	mov	x10, #0x6c00000000000000    	// #7782220156096217088
   37614:	tst	x9, x10
   37618:	b.ne	3765c <aarch64_ins_addr_simm@@Base+0xe8>  // b.any
   3761c:	ubfx	w9, w8, #2, #1
   37620:	ubfx	w8, w8, #3, #1
   37624:	cmp	w9, w8
   37628:	b.eq	3767c <aarch64_ins_addr_simm@@Base+0x108>  // b.none
   3762c:	cbz	w9, 37644 <aarch64_ins_addr_simm@@Base+0xd0>
   37630:	ldr	w0, [x20, #24]
   37634:	mov	w2, #0x1                   	// #1
   37638:	mov	x1, x19
   3763c:	mov	w3, wzr
   37640:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37644:	ldp	x20, x19, [sp, #48]
   37648:	ldp	x22, x21, [sp, #32]
   3764c:	ldr	x23, [sp, #16]
   37650:	mov	w0, #0x1                   	// #1
   37654:	ldp	x29, x30, [sp], #64
   37658:	ret
   3765c:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   37660:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37664:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   37668:	add	x0, x0, #0x607
   3766c:	add	x1, x1, #0xf43
   37670:	add	x3, x3, #0x6a7
   37674:	mov	w2, #0x2c1                 	// #705
   37678:	bl	35ef0 <__assert_fail@plt>
   3767c:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   37680:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37684:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   37688:	add	x0, x0, #0x73c
   3768c:	add	x1, x1, #0xf43
   37690:	add	x3, x3, #0x6a7
   37694:	mov	w2, #0x2c2                 	// #706
   37698:	bl	35ef0 <__assert_fail@plt>
   3769c:	stp	x29, x30, [sp, #-16]!
   376a0:	cmp	w0, #0x11
   376a4:	mov	x29, sp
   376a8:	b.cs	376d0 <aarch64_ins_addr_simm@@Base+0x15c>  // b.hs, b.nlast
   376ac:	sub	w8, w0, #0x1
   376b0:	mov	w9, #0x808b                	// #32907
   376b4:	lsr	x9, x9, x8
   376b8:	tbz	w9, #0, 376f0 <aarch64_ins_addr_simm@@Base+0x17c>
   376bc:	adrp	x9, 55000 <xexit@@Base+0x11bc>
   376c0:	add	x9, x9, #0x150
   376c4:	ldrb	w0, [x9, x8]
   376c8:	ldp	x29, x30, [sp], #16
   376cc:	ret
   376d0:	adrp	x0, 58000 <fields@@Base+0x1650>
   376d4:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   376d8:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   376dc:	add	x0, x0, #0xd9c
   376e0:	add	x1, x1, #0xc14
   376e4:	add	x3, x3, #0xd57
   376e8:	mov	w2, #0x200                 	// #512
   376ec:	bl	35ef0 <__assert_fail@plt>
   376f0:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   376f4:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   376f8:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   376fc:	add	x0, x0, #0xd7c
   37700:	add	x1, x1, #0xc14
   37704:	add	x3, x3, #0xd57
   37708:	mov	w2, #0x203                 	// #515
   3770c:	bl	35ef0 <__assert_fail@plt>

0000000000037710 <aarch64_ins_addr_simm10@@Base>:
   37710:	stp	x29, x30, [sp, #-48]!
   37714:	stp	x22, x21, [sp, #16]
   37718:	stp	x20, x19, [sp, #32]
   3771c:	ldr	w8, [x1, #16]
   37720:	mov	x20, x0
   37724:	ldr	w0, [x0, #20]
   37728:	mov	x21, x1
   3772c:	mov	x19, x2
   37730:	mov	x1, x2
   37734:	mov	w2, w8
   37738:	mov	w3, wzr
   3773c:	mov	x29, sp
   37740:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37744:	ldr	w8, [x21, #20]
   37748:	ldr	w0, [x20, #24]
   3774c:	mov	x1, x19
   37750:	mov	w3, wzr
   37754:	asr	w2, w8, #12
   37758:	asr	w22, w8, #3
   3775c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37760:	ldr	w0, [x20, #28]
   37764:	mov	x1, x19
   37768:	mov	w2, w22
   3776c:	mov	w3, wzr
   37770:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37774:	ldrb	w8, [x21, #28]
   37778:	tbz	w8, #1, 3779c <aarch64_ins_addr_simm10@@Base+0x8c>
   3777c:	and	w8, w8, #0xc
   37780:	cmp	w8, #0x4
   37784:	b.ne	377b0 <aarch64_ins_addr_simm10@@Base+0xa0>  // b.any
   37788:	ldr	w0, [x20, #32]
   3778c:	mov	w2, #0x1                   	// #1
   37790:	mov	x1, x19
   37794:	mov	w3, wzr
   37798:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3779c:	ldp	x20, x19, [sp, #32]
   377a0:	ldp	x22, x21, [sp, #16]
   377a4:	mov	w0, #0x1                   	// #1
   377a8:	ldp	x29, x30, [sp], #48
   377ac:	ret
   377b0:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   377b4:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   377b8:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   377bc:	add	x0, x0, #0x53e
   377c0:	add	x1, x1, #0xf43
   377c4:	add	x3, x3, #0x764
   377c8:	mov	w2, #0x2dd                 	// #733
   377cc:	bl	35ef0 <__assert_fail@plt>

00000000000377d0 <aarch64_ins_addr_uimm12@@Base>:
   377d0:	stp	x29, x30, [sp, #-48]!
   377d4:	stp	x22, x21, [sp, #16]
   377d8:	stp	x20, x19, [sp, #32]
   377dc:	ldrb	w8, [x1, #4]
   377e0:	mov	x21, x0
   377e4:	mov	x29, sp
   377e8:	mov	x19, x2
   377ec:	mov	w0, w8
   377f0:	mov	x20, x1
   377f4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   377f8:	and	w0, w0, #0xff
   377fc:	bl	3769c <aarch64_ins_addr_simm@@Base+0x128>
   37800:	ldr	w8, [x21, #20]
   37804:	ldr	w2, [x20, #16]
   37808:	mov	w22, w0
   3780c:	mov	x1, x19
   37810:	mov	w0, w8
   37814:	mov	w3, wzr
   37818:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3781c:	ldr	w8, [x20, #20]
   37820:	ldr	w0, [x21, #24]
   37824:	mov	x1, x19
   37828:	mov	w3, wzr
   3782c:	asr	w2, w8, w22
   37830:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37834:	ldp	x20, x19, [sp, #32]
   37838:	ldp	x22, x21, [sp, #16]
   3783c:	mov	w0, #0x1                   	// #1
   37840:	ldp	x29, x30, [sp], #48
   37844:	ret

0000000000037848 <aarch64_ins_simd_addr_post@@Base>:
   37848:	stp	x29, x30, [sp, #-32]!
   3784c:	stp	x20, x19, [sp, #16]
   37850:	ldr	w8, [x1, #16]
   37854:	mov	x20, x1
   37858:	mov	x19, x2
   3785c:	mov	w0, #0xe                   	// #14
   37860:	mov	x1, x2
   37864:	mov	w2, w8
   37868:	mov	w3, wzr
   3786c:	mov	x29, sp
   37870:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37874:	ldr	w8, [x20, #24]
   37878:	cbz	w8, 37884 <aarch64_ins_simd_addr_post@@Base+0x3c>
   3787c:	ldr	w2, [x20, #20]
   37880:	b	37888 <aarch64_ins_simd_addr_post@@Base+0x40>
   37884:	mov	w2, #0x1f                  	// #31
   37888:	mov	w0, #0x1c                  	// #28
   3788c:	mov	x1, x19
   37890:	mov	w3, wzr
   37894:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37898:	ldp	x20, x19, [sp, #16]
   3789c:	mov	w0, #0x1                   	// #1
   378a0:	ldp	x29, x30, [sp], #32
   378a4:	ret

00000000000378a8 <aarch64_ins_cond@@Base>:
   378a8:	stp	x29, x30, [sp, #-16]!
   378ac:	ldr	x8, [x1, #16]
   378b0:	mov	x1, x2
   378b4:	mov	w0, #0x17                  	// #23
   378b8:	mov	w3, wzr
   378bc:	ldr	w8, [x8, #32]
   378c0:	mov	x29, sp
   378c4:	mov	w2, w8
   378c8:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   378cc:	mov	w0, #0x1                   	// #1
   378d0:	ldp	x29, x30, [sp], #16
   378d4:	ret

00000000000378d8 <aarch64_ins_sysreg@@Base>:
   378d8:	sub	sp, sp, #0x40
   378dc:	stp	x29, x30, [sp, #16]
   378e0:	stp	x22, x21, [sp, #32]
   378e4:	stp	x20, x19, [sp, #48]
   378e8:	ldr	x8, [x3, #8]
   378ec:	mov	x20, x3
   378f0:	mov	x19, x2
   378f4:	mov	x22, x1
   378f8:	ldr	w9, [x8, #16]
   378fc:	add	x29, sp, #0x10
   37900:	cmp	w9, #0x46
   37904:	b.ne	37988 <aarch64_ins_sysreg@@Base+0xb0>  // b.any
   37908:	ldr	x9, [x8, #120]
   3790c:	ldr	w8, [x22, #20]
   37910:	mov	w10, #0x20000000            	// #536870912
   37914:	mov	x21, x4
   37918:	and	x9, x9, #0x60000000
   3791c:	cmp	x9, x10
   37920:	b.ne	37944 <aarch64_ins_sysreg@@Base+0x6c>  // b.any
   37924:	tbz	w8, #4, 37944 <aarch64_ins_sysreg@@Base+0x6c>
   37928:	mov	w8, #0x2                   	// #2
   3792c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37930:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   37934:	str	w8, [x21]
   37938:	add	x0, x0, #0xe80
   3793c:	add	x1, x1, #0x7fb
   37940:	b	3796c <aarch64_ins_sysreg@@Base+0x94>
   37944:	mov	w10, #0x40000000            	// #1073741824
   37948:	cmp	x9, x10
   3794c:	b.ne	37988 <aarch64_ins_sysreg@@Base+0xb0>  // b.any
   37950:	tbz	w8, #3, 37988 <aarch64_ins_sysreg@@Base+0xb0>
   37954:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   37958:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   3795c:	mov	w8, #0x2                   	// #2
   37960:	add	x0, x0, #0xe80
   37964:	add	x1, x1, #0x822
   37968:	str	w8, [x21]
   3796c:	mov	w2, #0x5                   	// #5
   37970:	bl	35e10 <dcgettext@plt>
   37974:	str	x0, [x21, #8]
   37978:	ldr	w8, [x22, #8]
   3797c:	mov	w9, #0x1                   	// #1
   37980:	str	w9, [x21, #28]
   37984:	str	w8, [x21, #4]
   37988:	ldr	x8, [x20, #8]
   3798c:	ldr	w1, [x22, #16]
   37990:	mov	w3, #0x5                   	// #5
   37994:	mov	w4, #0x11                  	// #17
   37998:	ldr	w2, [x8, #12]
   3799c:	mov	w8, #0x15                  	// #21
   379a0:	mov	w5, #0x12                  	// #18
   379a4:	mov	w6, #0x13                  	// #19
   379a8:	mov	w7, #0x14                  	// #20
   379ac:	mov	x0, x19
   379b0:	str	w8, [sp]
   379b4:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   379b8:	ldp	x20, x19, [sp, #48]
   379bc:	ldp	x22, x21, [sp, #32]
   379c0:	ldp	x29, x30, [sp, #16]
   379c4:	mov	w0, #0x1                   	// #1
   379c8:	add	sp, sp, #0x40
   379cc:	ret

00000000000379d0 <aarch64_ins_pstatefield@@Base>:
   379d0:	stp	x29, x30, [sp, #-16]!
   379d4:	ldr	x8, [x3, #8]
   379d8:	ldr	w1, [x1, #16]
   379dc:	mov	x0, x2
   379e0:	mov	w3, #0x2                   	// #2
   379e4:	ldr	w8, [x8, #12]
   379e8:	mov	w4, #0x11                  	// #17
   379ec:	mov	w5, #0x14                  	// #20
   379f0:	mov	x29, sp
   379f4:	mov	w2, w8
   379f8:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   379fc:	mov	w0, #0x1                   	// #1
   37a00:	ldp	x29, x30, [sp], #16
   37a04:	ret

0000000000037a08 <aarch64_ins_sysins_op@@Base>:
   37a08:	stp	x29, x30, [sp, #-16]!
   37a0c:	ldr	x8, [x1, #16]
   37a10:	ldr	x9, [x3, #8]
   37a14:	mov	x0, x2
   37a18:	mov	w3, #0x4                   	// #4
   37a1c:	ldr	w1, [x8, #8]
   37a20:	ldr	w8, [x9, #12]
   37a24:	mov	w4, #0x11                  	// #17
   37a28:	mov	w5, #0x12                  	// #18
   37a2c:	mov	w6, #0x13                  	// #19
   37a30:	mov	w7, #0x14                  	// #20
   37a34:	mov	w2, w8
   37a38:	mov	x29, sp
   37a3c:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   37a40:	mov	w0, #0x1                   	// #1
   37a44:	ldp	x29, x30, [sp], #16
   37a48:	ret

0000000000037a4c <aarch64_ins_barrier@@Base>:
   37a4c:	stp	x29, x30, [sp, #-16]!
   37a50:	ldr	x8, [x1, #16]
   37a54:	mov	x1, x2
   37a58:	mov	w0, #0x12                  	// #18
   37a5c:	mov	w3, wzr
   37a60:	ldr	w8, [x8, #8]
   37a64:	mov	x29, sp
   37a68:	mov	w2, w8
   37a6c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37a70:	mov	w0, #0x1                   	// #1
   37a74:	ldp	x29, x30, [sp], #16
   37a78:	ret

0000000000037a7c <aarch64_ins_prfop@@Base>:
   37a7c:	stp	x29, x30, [sp, #-16]!
   37a80:	ldr	x8, [x1, #16]
   37a84:	mov	x1, x2
   37a88:	mov	w0, #0xc                   	// #12
   37a8c:	mov	w3, wzr
   37a90:	ldr	w8, [x8, #8]
   37a94:	mov	x29, sp
   37a98:	mov	w2, w8
   37a9c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37aa0:	mov	w0, #0x1                   	// #1
   37aa4:	ldp	x29, x30, [sp], #16
   37aa8:	ret

0000000000037aac <aarch64_ins_hint@@Base>:
   37aac:	stp	x29, x30, [sp, #-16]!
   37ab0:	ldr	x8, [x1, #16]
   37ab4:	mov	x0, x2
   37ab8:	mov	w3, #0x2                   	// #2
   37abc:	mov	w4, #0x11                  	// #17
   37ac0:	ldr	w1, [x8, #8]
   37ac4:	mov	w5, #0x12                  	// #18
   37ac8:	mov	w2, wzr
   37acc:	mov	x29, sp
   37ad0:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   37ad4:	mov	w0, #0x1                   	// #1
   37ad8:	ldp	x29, x30, [sp], #16
   37adc:	ret

0000000000037ae0 <aarch64_ins_reg_extended@@Base>:
   37ae0:	stp	x29, x30, [sp, #-32]!
   37ae4:	stp	x20, x19, [sp, #16]
   37ae8:	ldr	w8, [x1, #16]
   37aec:	mov	x20, x1
   37af0:	mov	x19, x2
   37af4:	mov	w0, #0x1c                  	// #28
   37af8:	mov	x1, x2
   37afc:	mov	w2, w8
   37b00:	mov	w3, wzr
   37b04:	mov	x29, sp
   37b08:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37b0c:	ldr	w0, [x20, #32]
   37b10:	cmp	w0, #0x5
   37b14:	b.ne	37b28 <aarch64_ins_reg_extended@@Base+0x48>  // b.any
   37b18:	ldrb	w8, [x20, #4]
   37b1c:	cmp	w8, #0x1
   37b20:	mov	w8, #0x8                   	// #8
   37b24:	cinc	w0, w8, ne  // ne = any
   37b28:	bl	35850 <aarch64_get_operand_modifier_value@plt>
   37b2c:	mov	w2, w0
   37b30:	mov	w0, #0x1e                  	// #30
   37b34:	mov	x1, x19
   37b38:	mov	w3, wzr
   37b3c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37b40:	ldr	w2, [x20, #40]
   37b44:	mov	w0, #0x16                  	// #22
   37b48:	mov	x1, x19
   37b4c:	mov	w3, wzr
   37b50:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37b54:	ldp	x20, x19, [sp, #16]
   37b58:	mov	w0, #0x1                   	// #1
   37b5c:	ldp	x29, x30, [sp], #32
   37b60:	ret

0000000000037b64 <aarch64_ins_reg_shifted@@Base>:
   37b64:	stp	x29, x30, [sp, #-32]!
   37b68:	stp	x20, x19, [sp, #16]
   37b6c:	ldr	w8, [x1, #16]
   37b70:	mov	x19, x1
   37b74:	mov	x20, x2
   37b78:	mov	w0, #0x1c                  	// #28
   37b7c:	mov	x1, x2
   37b80:	mov	w2, w8
   37b84:	mov	w3, wzr
   37b88:	mov	x29, sp
   37b8c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37b90:	ldr	w0, [x19, #32]
   37b94:	bl	35850 <aarch64_get_operand_modifier_value@plt>
   37b98:	mov	w2, w0
   37b9c:	mov	w0, #0x23                  	// #35
   37ba0:	mov	x1, x20
   37ba4:	mov	w3, wzr
   37ba8:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37bac:	ldr	w2, [x19, #40]
   37bb0:	mov	w0, #0x26                  	// #38
   37bb4:	mov	x1, x20
   37bb8:	mov	w3, wzr
   37bbc:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37bc0:	ldp	x20, x19, [sp, #16]
   37bc4:	mov	w0, #0x1                   	// #1
   37bc8:	ldp	x29, x30, [sp], #32
   37bcc:	ret

0000000000037bd0 <aarch64_ins_sve_addr_ri_s4xvl@@Base>:
   37bd0:	stp	x29, x30, [sp, #-48]!
   37bd4:	str	x21, [sp, #16]
   37bd8:	stp	x20, x19, [sp, #32]
   37bdc:	mov	x29, sp
   37be0:	mov	x19, x2
   37be4:	mov	x20, x1
   37be8:	mov	x21, x0
   37bec:	bl	37c38 <aarch64_ins_sve_addr_ri_s4xvl@@Base+0x68>
   37bf0:	ldr	w8, [x21, #20]
   37bf4:	ldr	w2, [x20, #16]
   37bf8:	add	w21, w0, #0x1
   37bfc:	mov	x1, x19
   37c00:	mov	w0, w8
   37c04:	mov	w3, wzr
   37c08:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37c0c:	ldr	w8, [x20, #20]
   37c10:	mov	w0, #0x61                  	// #97
   37c14:	mov	x1, x19
   37c18:	mov	w3, wzr
   37c1c:	sdiv	w2, w8, w21
   37c20:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37c24:	ldp	x20, x19, [sp, #32]
   37c28:	ldr	x21, [sp, #16]
   37c2c:	mov	w0, #0x1                   	// #1
   37c30:	ldp	x29, x30, [sp], #48
   37c34:	ret
   37c38:	ldr	w8, [x0, #16]
   37c3c:	ubfx	w0, w8, #5, #3
   37c40:	ret

0000000000037c44 <aarch64_ins_sve_addr_ri_s6xvl@@Base>:
   37c44:	stp	x29, x30, [sp, #-48]!
   37c48:	str	x21, [sp, #16]
   37c4c:	stp	x20, x19, [sp, #32]
   37c50:	mov	x29, sp
   37c54:	mov	x19, x2
   37c58:	mov	x20, x1
   37c5c:	mov	x21, x0
   37c60:	bl	37c38 <aarch64_ins_sve_addr_ri_s4xvl@@Base+0x68>
   37c64:	ldr	w8, [x21, #20]
   37c68:	ldr	w2, [x20, #16]
   37c6c:	add	w21, w0, #0x1
   37c70:	mov	x1, x19
   37c74:	mov	w0, w8
   37c78:	mov	w3, wzr
   37c7c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37c80:	ldr	w8, [x20, #20]
   37c84:	mov	w0, #0x64                  	// #100
   37c88:	mov	x1, x19
   37c8c:	mov	w3, wzr
   37c90:	sdiv	w2, w8, w21
   37c94:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37c98:	ldp	x20, x19, [sp, #32]
   37c9c:	ldr	x21, [sp, #16]
   37ca0:	mov	w0, #0x1                   	// #1
   37ca4:	ldp	x29, x30, [sp], #48
   37ca8:	ret

0000000000037cac <aarch64_ins_sve_addr_ri_s9xvl@@Base>:
   37cac:	stp	x29, x30, [sp, #-48]!
   37cb0:	str	x21, [sp, #16]
   37cb4:	stp	x20, x19, [sp, #32]
   37cb8:	mov	x29, sp
   37cbc:	mov	x19, x2
   37cc0:	mov	x20, x1
   37cc4:	mov	x21, x0
   37cc8:	bl	37c38 <aarch64_ins_sve_addr_ri_s4xvl@@Base+0x68>
   37ccc:	ldr	w8, [x21, #20]
   37cd0:	ldr	w2, [x20, #16]
   37cd4:	add	w21, w0, #0x1
   37cd8:	mov	x1, x19
   37cdc:	mov	w0, w8
   37ce0:	mov	w3, wzr
   37ce4:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37ce8:	ldr	w8, [x20, #20]
   37cec:	mov	w3, #0x2                   	// #2
   37cf0:	mov	w4, #0x16                  	// #22
   37cf4:	mov	w5, #0x64                  	// #100
   37cf8:	sdiv	w1, w8, w21
   37cfc:	mov	x0, x19
   37d00:	mov	w2, wzr
   37d04:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   37d08:	ldp	x20, x19, [sp, #32]
   37d0c:	ldr	x21, [sp, #16]
   37d10:	mov	w0, #0x1                   	// #1
   37d14:	ldp	x29, x30, [sp], #48
   37d18:	ret

0000000000037d1c <aarch64_ins_sve_addr_ri_s4@@Base>:
   37d1c:	stp	x29, x30, [sp, #-48]!
   37d20:	str	x21, [sp, #16]
   37d24:	stp	x20, x19, [sp, #32]
   37d28:	mov	x29, sp
   37d2c:	mov	x19, x2
   37d30:	mov	x20, x1
   37d34:	mov	x21, x0
   37d38:	bl	37c38 <aarch64_ins_sve_addr_ri_s4xvl@@Base+0x68>
   37d3c:	ldr	w8, [x21, #20]
   37d40:	ldr	w2, [x20, #16]
   37d44:	mov	w9, #0x1                   	// #1
   37d48:	lsl	w21, w9, w0
   37d4c:	mov	w0, w8
   37d50:	mov	x1, x19
   37d54:	mov	w3, wzr
   37d58:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37d5c:	ldr	w8, [x20, #20]
   37d60:	mov	w0, #0x61                  	// #97
   37d64:	mov	x1, x19
   37d68:	mov	w3, wzr
   37d6c:	sdiv	w2, w8, w21
   37d70:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37d74:	ldp	x20, x19, [sp, #32]
   37d78:	ldr	x21, [sp, #16]
   37d7c:	mov	w0, #0x1                   	// #1
   37d80:	ldp	x29, x30, [sp], #48
   37d84:	ret

0000000000037d88 <aarch64_ins_sve_addr_ri_u6@@Base>:
   37d88:	stp	x29, x30, [sp, #-48]!
   37d8c:	str	x21, [sp, #16]
   37d90:	stp	x20, x19, [sp, #32]
   37d94:	mov	x29, sp
   37d98:	mov	x19, x2
   37d9c:	mov	x20, x1
   37da0:	mov	x21, x0
   37da4:	bl	37c38 <aarch64_ins_sve_addr_ri_s4xvl@@Base+0x68>
   37da8:	ldr	w8, [x21, #20]
   37dac:	ldr	w2, [x20, #16]
   37db0:	mov	w9, #0x1                   	// #1
   37db4:	lsl	w21, w9, w0
   37db8:	mov	w0, w8
   37dbc:	mov	x1, x19
   37dc0:	mov	w3, wzr
   37dc4:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37dc8:	ldr	w8, [x20, #20]
   37dcc:	mov	w0, #0x64                  	// #100
   37dd0:	mov	x1, x19
   37dd4:	mov	w3, wzr
   37dd8:	sdiv	w2, w8, w21
   37ddc:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37de0:	ldp	x20, x19, [sp, #32]
   37de4:	ldr	x21, [sp, #16]
   37de8:	mov	w0, #0x1                   	// #1
   37dec:	ldp	x29, x30, [sp], #48
   37df0:	ret

0000000000037df4 <aarch64_ins_sve_addr_rr_lsl@@Base>:
   37df4:	stp	x29, x30, [sp, #-48]!
   37df8:	stp	x20, x19, [sp, #32]
   37dfc:	ldr	w8, [x1, #16]
   37e00:	mov	x20, x0
   37e04:	ldr	w0, [x0, #20]
   37e08:	str	x21, [sp, #16]
   37e0c:	mov	x19, x1
   37e10:	mov	x21, x2
   37e14:	mov	x1, x2
   37e18:	mov	w2, w8
   37e1c:	mov	w3, wzr
   37e20:	mov	x29, sp
   37e24:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37e28:	ldr	w0, [x20, #24]
   37e2c:	ldr	w2, [x19, #20]
   37e30:	mov	x1, x21
   37e34:	mov	w3, wzr
   37e38:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37e3c:	ldp	x20, x19, [sp, #32]
   37e40:	ldr	x21, [sp, #16]
   37e44:	mov	w0, #0x1                   	// #1
   37e48:	ldp	x29, x30, [sp], #48
   37e4c:	ret

0000000000037e50 <aarch64_ins_sve_addr_rz_xtw@@Base>:
   37e50:	stp	x29, x30, [sp, #-48]!
   37e54:	stp	x20, x19, [sp, #32]
   37e58:	ldr	w8, [x1, #16]
   37e5c:	mov	x20, x0
   37e60:	ldr	w0, [x0, #20]
   37e64:	str	x21, [sp, #16]
   37e68:	mov	x19, x1
   37e6c:	mov	x21, x2
   37e70:	mov	x1, x2
   37e74:	mov	w2, w8
   37e78:	mov	w3, wzr
   37e7c:	mov	x29, sp
   37e80:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37e84:	ldr	w0, [x20, #24]
   37e88:	ldr	w2, [x19, #20]
   37e8c:	mov	x1, x21
   37e90:	mov	w3, wzr
   37e94:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37e98:	ldr	w8, [x19, #32]
   37e9c:	ldr	w0, [x20, #28]
   37ea0:	mov	x1, x21
   37ea4:	mov	w3, wzr
   37ea8:	cmp	w8, #0x8
   37eac:	cset	w2, ne  // ne = any
   37eb0:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37eb4:	ldp	x20, x19, [sp, #32]
   37eb8:	ldr	x21, [sp, #16]
   37ebc:	mov	w0, #0x1                   	// #1
   37ec0:	ldp	x29, x30, [sp], #48
   37ec4:	ret

0000000000037ec8 <aarch64_ins_sve_addr_zi_u5@@Base>:
   37ec8:	stp	x29, x30, [sp, #-48]!
   37ecc:	str	x21, [sp, #16]
   37ed0:	stp	x20, x19, [sp, #32]
   37ed4:	mov	x29, sp
   37ed8:	mov	x19, x2
   37edc:	mov	x20, x1
   37ee0:	mov	x21, x0
   37ee4:	bl	37c38 <aarch64_ins_sve_addr_ri_s4xvl@@Base+0x68>
   37ee8:	ldr	w8, [x21, #20]
   37eec:	ldr	w2, [x20, #16]
   37ef0:	mov	w9, #0x1                   	// #1
   37ef4:	lsl	w21, w9, w0
   37ef8:	mov	w0, w8
   37efc:	mov	x1, x19
   37f00:	mov	w3, wzr
   37f04:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37f08:	ldr	w8, [x20, #20]
   37f0c:	mov	w0, #0x2b                  	// #43
   37f10:	mov	x1, x19
   37f14:	mov	w3, wzr
   37f18:	sdiv	w2, w8, w21
   37f1c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37f20:	ldp	x20, x19, [sp, #32]
   37f24:	ldr	x21, [sp, #16]
   37f28:	mov	w0, #0x1                   	// #1
   37f2c:	ldp	x29, x30, [sp], #48
   37f30:	ret

0000000000037f34 <aarch64_ins_sve_addr_zz_lsl@@Base>:
   37f34:	stp	x29, x30, [sp, #-16]!
   37f38:	mov	x29, sp
   37f3c:	bl	37f4c <aarch64_ins_sve_addr_zz_lsl@@Base+0x18>
   37f40:	mov	w0, #0x1                   	// #1
   37f44:	ldp	x29, x30, [sp], #16
   37f48:	ret
   37f4c:	stp	x29, x30, [sp, #-48]!
   37f50:	stp	x20, x19, [sp, #32]
   37f54:	ldr	w8, [x1, #16]
   37f58:	mov	x20, x0
   37f5c:	ldr	w0, [x0, #20]
   37f60:	str	x21, [sp, #16]
   37f64:	mov	x19, x1
   37f68:	mov	x21, x2
   37f6c:	mov	x1, x2
   37f70:	mov	w2, w8
   37f74:	mov	w3, wzr
   37f78:	mov	x29, sp
   37f7c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37f80:	ldr	w0, [x20, #24]
   37f84:	ldr	w2, [x19, #20]
   37f88:	mov	x1, x21
   37f8c:	mov	w3, wzr
   37f90:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37f94:	ldr	w2, [x19, #40]
   37f98:	mov	w0, #0x6a                  	// #106
   37f9c:	mov	x1, x21
   37fa0:	mov	w3, wzr
   37fa4:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   37fa8:	ldp	x20, x19, [sp, #32]
   37fac:	ldr	x21, [sp, #16]
   37fb0:	ldp	x29, x30, [sp], #48
   37fb4:	ret

0000000000037fb8 <aarch64_ins_sve_addr_zz_sxtw@@Base>:
   37fb8:	stp	x29, x30, [sp, #-16]!
   37fbc:	mov	x29, sp
   37fc0:	bl	37f4c <aarch64_ins_sve_addr_zz_lsl@@Base+0x18>
   37fc4:	mov	w0, #0x1                   	// #1
   37fc8:	ldp	x29, x30, [sp], #16
   37fcc:	ret

0000000000037fd0 <aarch64_ins_sve_addr_zz_uxtw@@Base>:
   37fd0:	stp	x29, x30, [sp, #-16]!
   37fd4:	mov	x29, sp
   37fd8:	bl	37f4c <aarch64_ins_sve_addr_zz_lsl@@Base+0x18>
   37fdc:	mov	w0, #0x1                   	// #1
   37fe0:	ldp	x29, x30, [sp], #16
   37fe4:	ret

0000000000037fe8 <aarch64_ins_sve_aimm@@Base>:
   37fe8:	stp	x29, x30, [sp, #-16]!
   37fec:	ldr	x10, [x1, #40]
   37ff0:	ldr	x9, [x1, #16]
   37ff4:	mov	x8, x2
   37ff8:	mov	x29, sp
   37ffc:	cmp	x10, #0x8
   38000:	b.ne	38010 <aarch64_ins_sve_aimm@@Base+0x28>  // b.any
   38004:	mov	w2, #0x100                 	// #256
   38008:	bfxil	w2, w9, #0, #8
   3800c:	b	38038 <aarch64_ins_sve_aimm@@Base+0x50>
   38010:	cbz	x9, 38034 <aarch64_ins_sve_aimm@@Base+0x4c>
   38014:	and	x10, x9, #0xff
   38018:	cbnz	x10, 38034 <aarch64_ins_sve_aimm@@Base+0x4c>
   3801c:	add	x10, x9, #0xff
   38020:	cmp	x9, #0x0
   38024:	csel	x9, x10, x9, lt  // lt = tstop
   38028:	mov	w2, #0x100                 	// #256
   3802c:	bfxil	w2, w9, #8, #8
   38030:	b	38038 <aarch64_ins_sve_aimm@@Base+0x50>
   38034:	and	w2, w9, #0xff
   38038:	mov	x1, x8
   3803c:	bl	36e58 <aarch64_ins_imm@@Base+0x78>
   38040:	mov	w0, #0x1                   	// #1
   38044:	ldp	x29, x30, [sp], #16
   38048:	ret

000000000003804c <aarch64_ins_sve_asimm@@Base>:
   3804c:	stp	x29, x30, [sp, #-16]!
   38050:	mov	x29, sp
   38054:	bl	35d50 <aarch64_ins_sve_aimm@plt>
   38058:	mov	w0, #0x1                   	// #1
   3805c:	ldp	x29, x30, [sp], #16
   38060:	ret

0000000000038064 <aarch64_ins_sve_index@@Base>:
   38064:	stp	x29, x30, [sp, #-48]!
   38068:	stp	x20, x19, [sp, #32]
   3806c:	ldrb	w8, [x1, #4]
   38070:	str	x21, [sp, #16]
   38074:	mov	x21, x0
   38078:	mov	x29, sp
   3807c:	mov	w0, w8
   38080:	mov	x19, x2
   38084:	mov	x20, x1
   38088:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3808c:	ldr	w8, [x21, #20]
   38090:	ldr	w2, [x20, #16]
   38094:	mov	w21, w0
   38098:	mov	x1, x19
   3809c:	mov	w0, w8
   380a0:	mov	w3, wzr
   380a4:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   380a8:	ldr	w8, [x20, #24]
   380ac:	mov	w9, #0x1                   	// #1
   380b0:	mov	w3, #0x2                   	// #2
   380b4:	mov	w4, #0x2b                  	// #43
   380b8:	bfi	w9, w8, #1, #31
   380bc:	and	w8, w21, #0xff
   380c0:	mul	w1, w9, w8
   380c4:	mov	w5, #0x74                  	// #116
   380c8:	mov	x0, x19
   380cc:	mov	w2, wzr
   380d0:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   380d4:	ldp	x20, x19, [sp, #32]
   380d8:	ldr	x21, [sp, #16]
   380dc:	mov	w0, #0x1                   	// #1
   380e0:	ldp	x29, x30, [sp], #48
   380e4:	ret

00000000000380e8 <aarch64_ins_sve_limm_mov@@Base>:
   380e8:	stp	x29, x30, [sp, #-16]!
   380ec:	mov	x29, sp
   380f0:	bl	357c0 <aarch64_ins_limm@plt>
   380f4:	mov	w0, #0x1                   	// #1
   380f8:	ldp	x29, x30, [sp], #16
   380fc:	ret

0000000000038100 <aarch64_ins_sve_quad_index@@Base>:
   38100:	stp	x29, x30, [sp, #-48]!
   38104:	str	x21, [sp, #16]
   38108:	stp	x20, x19, [sp, #32]
   3810c:	mov	x29, sp
   38110:	mov	x19, x2
   38114:	mov	x21, x1
   38118:	mov	x20, x0
   3811c:	bl	37c38 <aarch64_ins_sve_addr_ri_s4xvl@@Base+0x68>
   38120:	ldr	w8, [x21, #16]
   38124:	lsr	w9, w8, w0
   38128:	cbnz	w9, 38158 <aarch64_ins_sve_quad_index@@Base+0x58>
   3812c:	ldr	x9, [x21, #24]
   38130:	mov	x1, x19
   38134:	lsl	x9, x9, x0
   38138:	add	w2, w8, w9
   3813c:	mov	x0, x20
   38140:	bl	36e58 <aarch64_ins_imm@@Base+0x78>
   38144:	ldp	x20, x19, [sp, #32]
   38148:	ldr	x21, [sp, #16]
   3814c:	mov	w0, #0x1                   	// #1
   38150:	ldp	x29, x30, [sp], #48
   38154:	ret
   38158:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   3815c:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38160:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38164:	add	x0, x0, #0x84a
   38168:	add	x1, x1, #0xf43
   3816c:	add	x3, x3, #0x871
   38170:	mov	w2, #0x4a2                 	// #1186
   38174:	bl	35ef0 <__assert_fail@plt>

0000000000038178 <aarch64_ins_sve_reglist@@Base>:
   38178:	stp	x29, x30, [sp, #-16]!
   3817c:	ldrh	w9, [x1, #16]
   38180:	ldr	w0, [x0, #20]
   38184:	mov	x8, x2
   38188:	mov	x1, x8
   3818c:	and	w2, w9, #0x1f
   38190:	mov	w3, wzr
   38194:	mov	x29, sp
   38198:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3819c:	mov	w0, #0x1                   	// #1
   381a0:	ldp	x29, x30, [sp], #16
   381a4:	ret

00000000000381a8 <aarch64_ins_sve_scale@@Base>:
   381a8:	stp	x29, x30, [sp, #-32]!
   381ac:	stp	x20, x19, [sp, #16]
   381b0:	mov	x19, x2
   381b4:	ldr	w2, [x1, #16]
   381b8:	mov	x20, x1
   381bc:	mov	x1, x19
   381c0:	mov	x29, sp
   381c4:	bl	36e58 <aarch64_ins_imm@@Base+0x78>
   381c8:	ldr	w8, [x20, #40]
   381cc:	mov	w0, #0x61                  	// #97
   381d0:	mov	x1, x19
   381d4:	mov	w3, wzr
   381d8:	sub	w2, w8, #0x1
   381dc:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   381e0:	ldp	x20, x19, [sp, #16]
   381e4:	mov	w0, #0x1                   	// #1
   381e8:	ldp	x29, x30, [sp], #32
   381ec:	ret

00000000000381f0 <aarch64_ins_sve_shlimm@@Base>:
   381f0:	stp	x29, x30, [sp, #-48]!
   381f4:	stp	x20, x19, [sp, #32]
   381f8:	ldr	w8, [x1, #8]
   381fc:	str	x21, [sp, #16]
   38200:	mov	x29, sp
   38204:	cmp	w8, #0x0
   38208:	b.le	38254 <aarch64_ins_sve_shlimm@@Base+0x64>
   3820c:	sub	w8, w8, #0x1
   38210:	mov	w9, #0x38                  	// #56
   38214:	smaddl	x8, w8, w9, x3
   38218:	mov	x21, x0
   3821c:	ldrb	w0, [x8, #28]
   38220:	mov	x19, x2
   38224:	mov	x20, x1
   38228:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3822c:	ldr	w8, [x20, #16]
   38230:	mov	x1, x19
   38234:	add	w2, w8, w0, uxtb #3
   38238:	mov	x0, x21
   3823c:	bl	36e58 <aarch64_ins_imm@@Base+0x78>
   38240:	ldp	x20, x19, [sp, #32]
   38244:	ldr	x21, [sp, #16]
   38248:	mov	w0, #0x1                   	// #1
   3824c:	ldp	x29, x30, [sp], #48
   38250:	ret
   38254:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   38258:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3825c:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38260:	add	x0, x0, #0x90b
   38264:	add	x1, x1, #0xf43
   38268:	add	x3, x3, #0x919
   3826c:	mov	w2, #0x4cc                 	// #1228
   38270:	bl	35ef0 <__assert_fail@plt>

0000000000038274 <aarch64_ins_sve_shrimm@@Base>:
   38274:	stp	x29, x30, [sp, #-48]!
   38278:	stp	x22, x21, [sp, #16]
   3827c:	stp	x20, x19, [sp, #32]
   38280:	mov	x29, sp
   38284:	mov	x22, x3
   38288:	mov	x19, x2
   3828c:	mov	x21, x1
   38290:	mov	x20, x0
   38294:	bl	37c38 <aarch64_ins_sve_addr_ri_s4xvl@@Base+0x68>
   38298:	ldr	w8, [x21, #8]
   3829c:	subs	w8, w8, w0
   382a0:	b.lt	382e4 <aarch64_ins_sve_shrimm@@Base+0x70>  // b.tstop
   382a4:	mov	w9, #0x38                  	// #56
   382a8:	umaddl	x8, w8, w9, x22
   382ac:	ldrb	w0, [x8, #28]
   382b0:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   382b4:	ldr	w8, [x21, #16]
   382b8:	and	w9, w0, #0xff
   382bc:	lsl	w9, w9, #4
   382c0:	mov	x0, x20
   382c4:	sub	w2, w9, w8
   382c8:	mov	x1, x19
   382cc:	bl	36e58 <aarch64_ins_imm@@Base+0x78>
   382d0:	ldp	x20, x19, [sp, #32]
   382d4:	ldp	x22, x21, [sp, #16]
   382d8:	mov	w0, #0x1                   	// #1
   382dc:	ldp	x29, x30, [sp], #48
   382e0:	ret
   382e4:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   382e8:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   382ec:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   382f0:	add	x0, x0, #0x9af
   382f4:	add	x1, x1, #0xf43
   382f8:	add	x3, x3, #0x9d0
   382fc:	mov	w2, #0x4de                 	// #1246
   38300:	bl	35ef0 <__assert_fail@plt>

0000000000038304 <aarch64_ins_sve_float_half_one@@Base>:
   38304:	stp	x29, x30, [sp, #-16]!
   38308:	ldr	x9, [x1, #16]
   3830c:	ldr	w0, [x0, #20]
   38310:	mov	w10, #0x3f000000            	// #1056964608
   38314:	mov	x8, x2
   38318:	cmp	x9, x10
   3831c:	cset	w2, ne  // ne = any
   38320:	mov	x1, x8
   38324:	mov	w3, wzr
   38328:	mov	x29, sp
   3832c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   38330:	mov	w0, #0x1                   	// #1
   38334:	ldp	x29, x30, [sp], #16
   38338:	ret

000000000003833c <aarch64_ins_sve_float_half_two@@Base>:
   3833c:	stp	x29, x30, [sp, #-16]!
   38340:	ldr	x9, [x1, #16]
   38344:	ldr	w0, [x0, #20]
   38348:	mov	w10, #0x3f000000            	// #1056964608
   3834c:	mov	x8, x2
   38350:	cmp	x9, x10
   38354:	cset	w2, ne  // ne = any
   38358:	mov	x1, x8
   3835c:	mov	w3, wzr
   38360:	mov	x29, sp
   38364:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   38368:	mov	w0, #0x1                   	// #1
   3836c:	ldp	x29, x30, [sp], #16
   38370:	ret

0000000000038374 <aarch64_ins_sve_float_zero_one@@Base>:
   38374:	stp	x29, x30, [sp, #-16]!
   38378:	ldr	x9, [x1, #16]
   3837c:	ldr	w0, [x0, #20]
   38380:	mov	x8, x2
   38384:	mov	x1, x8
   38388:	cmp	x9, #0x0
   3838c:	cset	w2, ne  // ne = any
   38390:	mov	w3, wzr
   38394:	mov	x29, sp
   38398:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   3839c:	mov	w0, #0x1                   	// #1
   383a0:	ldp	x29, x30, [sp], #16
   383a4:	ret

00000000000383a8 <aarch64_opcode_encode@@Base>:
   383a8:	sub	sp, sp, #0x1d0
   383ac:	stp	x22, x21, [sp, #432]
   383b0:	stp	x20, x19, [sp, #448]
   383b4:	mov	x19, x2
   383b8:	mov	x22, x0
   383bc:	add	x0, sp, #0x8
   383c0:	mov	w2, #0x168                 	// #360
   383c4:	stp	x29, x30, [sp, #368]
   383c8:	stp	x28, x27, [sp, #384]
   383cc:	stp	x26, x25, [sp, #400]
   383d0:	stp	x24, x23, [sp, #416]
   383d4:	add	x29, sp, #0x170
   383d8:	mov	x20, x5
   383dc:	mov	x21, x4
   383e0:	mov	x23, x3
   383e4:	bl	35470 <memcpy@plt>
   383e8:	ldr	x8, [sp, #16]
   383ec:	cbz	x8, 383f8 <aarch64_opcode_encode@@Base+0x50>
   383f0:	cmp	x8, x22
   383f4:	b.ne	38604 <aarch64_opcode_encode@@Base+0x25c>  // b.any
   383f8:	cbnz	x8, 38400 <aarch64_opcode_encode@@Base+0x58>
   383fc:	str	x22, [sp, #16]
   38400:	add	x0, sp, #0x8
   38404:	mov	x1, x21
   38408:	bl	35900 <aarch64_match_operands_constraint@plt>
   3840c:	cbz	w0, 385c4 <aarch64_opcode_encode@@Base+0x21c>
   38410:	ldr	w8, [x22, #8]
   38414:	mov	x0, x22
   38418:	str	w8, [sp, #8]
   3841c:	bl	35590 <aarch64_num_of_operands@plt>
   38420:	cbz	w0, 385b8 <aarch64_opcode_encode@@Base+0x210>
   38424:	add	x10, sp, #0x8
   38428:	mov	x8, xzr
   3842c:	add	x9, x22, #0x20
   38430:	add	x10, x10, #0x20
   38434:	b	38448 <aarch64_opcode_encode@@Base+0xa0>
   38438:	add	x8, x8, #0x1
   3843c:	cmp	x8, #0x6
   38440:	add	x10, x10, #0x38
   38444:	b.eq	3846c <aarch64_opcode_encode@@Base+0xc4>  // b.none
   38448:	ldr	w11, [x9, x8, lsl #2]
   3844c:	ldur	w12, [x10, #-8]
   38450:	cmp	w11, w12
   38454:	b.ne	385e4 <aarch64_opcode_encode@@Base+0x23c>  // b.any
   38458:	str	w8, [x10]
   3845c:	cbz	x23, 38438 <aarch64_opcode_encode@@Base+0x90>
   38460:	ldurb	w11, [x10, #-4]
   38464:	strb	w11, [x23]
   38468:	b	38438 <aarch64_opcode_encode@@Base+0x90>
   3846c:	mov	x0, x22
   38470:	bl	35710 <aarch64_find_real_opcode@plt>
   38474:	cbz	x0, 38494 <aarch64_opcode_encode@@Base+0xec>
   38478:	ldrb	w8, [x22, #122]
   3847c:	tbz	w8, #4, 38494 <aarch64_opcode_encode@@Base+0xec>
   38480:	mov	x23, x0
   38484:	add	x0, sp, #0x8
   38488:	mov	x1, x23
   3848c:	bl	38624 <aarch64_opcode_encode@@Base+0x27c>
   38490:	mov	x22, x23
   38494:	adrp	x27, 99000 <aarch64_operands@@Base+0x16d20>
   38498:	ldr	x27, [x27, #4032]
   3849c:	add	x8, sp, #0x8
   384a0:	mov	w24, #0x20                  	// #32
   384a4:	mov	w25, #0x30                  	// #48
   384a8:	add	x26, x8, #0x48
   384ac:	b	384c0 <aarch64_opcode_encode@@Base+0x118>
   384b0:	add	x24, x24, #0x4
   384b4:	cmp	x24, #0x38
   384b8:	add	x26, x26, #0x38
   384bc:	b.eq	3853c <aarch64_opcode_encode@@Base+0x194>  // b.none
   384c0:	ldr	w8, [x22, x24]
   384c4:	cbz	w8, 38508 <aarch64_opcode_encode@@Base+0x160>
   384c8:	ldrb	w9, [x26]
   384cc:	tbnz	w9, #0, 38514 <aarch64_opcode_encode@@Base+0x16c>
   384d0:	madd	x23, x8, x25, x27
   384d4:	mov	x0, x23
   384d8:	bl	38714 <aarch64_opcode_encode@@Base+0x36c>
   384dc:	cbz	w0, 384fc <aarch64_opcode_encode@@Base+0x154>
   384e0:	sub	x1, x26, #0x30
   384e4:	add	x2, sp, #0x8
   384e8:	add	x3, sp, #0x8
   384ec:	mov	x0, x23
   384f0:	mov	x4, x21
   384f4:	bl	35db0 <aarch64_insert_operand@plt>
   384f8:	cbz	w0, 38528 <aarch64_opcode_encode@@Base+0x180>
   384fc:	mov	w8, wzr
   38500:	cbnz	w8, 3851c <aarch64_opcode_encode@@Base+0x174>
   38504:	b	384b0 <aarch64_opcode_encode@@Base+0x108>
   38508:	mov	w8, #0x6                   	// #6
   3850c:	cbnz	w8, 3851c <aarch64_opcode_encode@@Base+0x174>
   38510:	b	384b0 <aarch64_opcode_encode@@Base+0x108>
   38514:	mov	w8, #0x8                   	// #8
   38518:	cbz	w8, 384b0 <aarch64_opcode_encode@@Base+0x108>
   3851c:	cmp	w8, #0x8
   38520:	b.eq	384b0 <aarch64_opcode_encode@@Base+0x108>  // b.none
   38524:	b	38534 <aarch64_opcode_encode@@Base+0x18c>
   38528:	mov	w8, #0x1                   	// #1
   3852c:	cbnz	w8, 3851c <aarch64_opcode_encode@@Base+0x174>
   38530:	b	384b0 <aarch64_opcode_encode@@Base+0x108>
   38534:	cmp	w8, #0x6
   38538:	b.ne	385b0 <aarch64_opcode_encode@@Base+0x208>  // b.any
   3853c:	mov	x0, x22
   38540:	bl	38720 <aarch64_opcode_encode@@Base+0x378>
   38544:	cbz	w0, 38550 <aarch64_opcode_encode@@Base+0x1a8>
   38548:	add	x0, sp, #0x8
   3854c:	bl	38738 <aarch64_opcode_encode@@Base+0x390>
   38550:	add	x0, sp, #0x8
   38554:	bl	38b04 <aarch64_opcode_encode@@Base+0x75c>
   38558:	ldr	x8, [x22, #136]
   3855c:	cbz	x8, 38588 <aarch64_opcode_encode@@Base+0x1e0>
   38560:	ldr	w1, [x19]
   38564:	add	x0, sp, #0x8
   38568:	mov	w3, #0x1                   	// #1
   3856c:	mov	x2, xzr
   38570:	mov	x4, x21
   38574:	mov	x5, x20
   38578:	blr	x8
   3857c:	sub	w8, w0, #0x1
   38580:	cmp	w8, #0x3
   38584:	b.cc	385b0 <aarch64_opcode_encode@@Base+0x208>  // b.lo, b.ul, b.last
   38588:	ldr	w1, [x19]
   3858c:	add	x0, sp, #0x8
   38590:	mov	w3, #0x1                   	// #1
   38594:	mov	x2, xzr
   38598:	mov	x4, x21
   3859c:	mov	x5, x20
   385a0:	bl	35670 <verify_constraints@plt>
   385a4:	sub	w8, w0, #0x1
   385a8:	cmp	w8, #0x3
   385ac:	b.cs	385b8 <aarch64_opcode_encode@@Base+0x210>  // b.hs, b.nlast
   385b0:	mov	w0, wzr
   385b4:	b	385c4 <aarch64_opcode_encode@@Base+0x21c>
   385b8:	ldr	w8, [sp, #8]
   385bc:	mov	w0, #0x1                   	// #1
   385c0:	str	w8, [x19]
   385c4:	ldp	x20, x19, [sp, #448]
   385c8:	ldp	x22, x21, [sp, #432]
   385cc:	ldp	x24, x23, [sp, #416]
   385d0:	ldp	x26, x25, [sp, #400]
   385d4:	ldp	x28, x27, [sp, #384]
   385d8:	ldp	x29, x30, [sp, #368]
   385dc:	add	sp, sp, #0x1d0
   385e0:	ret
   385e4:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   385e8:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   385ec:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   385f0:	add	x0, x0, #0xb3c
   385f4:	add	x1, x1, #0xf43
   385f8:	add	x3, x3, #0xa95
   385fc:	mov	w2, #0x7e5                 	// #2021
   38600:	bl	35ef0 <__assert_fail@plt>
   38604:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   38608:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3860c:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38610:	add	x0, x0, #0xa66
   38614:	add	x1, x1, #0xf43
   38618:	add	x3, x3, #0xa95
   3861c:	mov	w2, #0x7cb                 	// #1995
   38620:	bl	35ef0 <__assert_fail@plt>
   38624:	stp	x29, x30, [sp, #-32]!
   38628:	stp	x20, x19, [sp, #16]
   3862c:	ldr	x8, [x0, #8]
   38630:	mov	x19, x0
   38634:	mov	x20, x1
   38638:	mov	x29, sp
   3863c:	ldrb	w9, [x8, #122]
   38640:	tbnz	w9, #4, 3865c <aarch64_opcode_encode@@Base+0x2b4>
   38644:	mov	x0, x19
   38648:	mov	x1, x20
   3864c:	bl	35830 <aarch64_replace_opcode@plt>
   38650:	ldp	x20, x19, [sp, #16]
   38654:	ldp	x29, x30, [sp], #32
   38658:	ret
   3865c:	ldr	w8, [x8, #20]
   38660:	sub	w8, w8, #0x23
   38664:	cmp	w8, #0x21
   38668:	b.hi	38644 <aarch64_opcode_encode@@Base+0x29c>  // b.pmore
   3866c:	adrp	x9, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38670:	add	x9, x9, #0xed0
   38674:	adr	x10, 38644 <aarch64_opcode_encode@@Base+0x29c>
   38678:	ldrb	w11, [x9, x8]
   3867c:	add	x10, x10, x11, lsl #2
   38680:	br	x10
   38684:	mov	x0, x19
   38688:	bl	38f68 <aarch64_opcode_encode@@Base+0xbc0>
   3868c:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   38690:	mov	x0, x19
   38694:	bl	38d44 <aarch64_opcode_encode@@Base+0x99c>
   38698:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   3869c:	mov	x0, x19
   386a0:	bl	38d5c <aarch64_opcode_encode@@Base+0x9b4>
   386a4:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   386a8:	mov	x0, x19
   386ac:	bl	38ca0 <aarch64_opcode_encode@@Base+0x8f8>
   386b0:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   386b4:	mov	x0, x19
   386b8:	bl	38e28 <aarch64_opcode_encode@@Base+0xa80>
   386bc:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   386c0:	mov	x0, x19
   386c4:	bl	38c54 <aarch64_opcode_encode@@Base+0x8ac>
   386c8:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   386cc:	mov	x0, x19
   386d0:	bl	38ce4 <aarch64_opcode_encode@@Base+0x93c>
   386d4:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   386d8:	mov	x0, x19
   386dc:	bl	38ef4 <aarch64_opcode_encode@@Base+0xb4c>
   386e0:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   386e4:	mov	x0, x19
   386e8:	bl	38e0c <aarch64_opcode_encode@@Base+0xa64>
   386ec:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   386f0:	mov	x0, x19
   386f4:	bl	38c70 <aarch64_opcode_encode@@Base+0x8c8>
   386f8:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   386fc:	mov	x0, x19
   38700:	bl	38d90 <aarch64_opcode_encode@@Base+0x9e8>
   38704:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   38708:	mov	x0, x19
   3870c:	bl	38f30 <aarch64_opcode_encode@@Base+0xb88>
   38710:	b	38644 <aarch64_opcode_encode@@Base+0x29c>
   38714:	ldr	w8, [x0, #16]
   38718:	and	w0, w8, #0x1
   3871c:	ret
   38720:	ldr	w8, [x0, #120]
   38724:	mov	w9, #0xff0                 	// #4080
   38728:	movk	w9, #0x8c0, lsl #16
   3872c:	tst	w8, w9
   38730:	cset	w0, ne  // ne = any
   38734:	ret
   38738:	sub	sp, sp, #0x30
   3873c:	stp	x29, x30, [sp, #16]
   38740:	stp	x20, x19, [sp, #32]
   38744:	ldr	x8, [x0, #8]
   38748:	mov	x19, x0
   3874c:	add	x29, sp, #0x10
   38750:	ldrb	w8, [x8, #120]
   38754:	tbz	w8, #4, 38770 <aarch64_opcode_encode@@Base+0x3c8>
   38758:	ldr	x8, [x19, #16]
   3875c:	mov	w0, #0x1                   	// #1
   38760:	mov	x1, x19
   38764:	mov	w3, wzr
   38768:	ldr	w2, [x8, #32]
   3876c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   38770:	ldr	x0, [x19, #8]
   38774:	ldrb	w8, [x0, #120]
   38778:	tbz	w8, #5, 387d4 <aarch64_opcode_encode@@Base+0x42c>
   3877c:	bl	38fa8 <aarch64_opcode_encode@@Base+0xc00>
   38780:	mov	w8, #0x38                  	// #56
   38784:	smaddl	x8, w0, w8, x19
   38788:	ldrb	w8, [x8, #28]
   3878c:	mov	w0, #0x3b                  	// #59
   38790:	mov	x1, x19
   38794:	mov	w3, wzr
   38798:	cmp	w8, #0x2
   3879c:	cset	w9, eq  // eq = none
   387a0:	cmp	w8, #0x4
   387a4:	cset	w8, eq  // eq = none
   387a8:	orr	w20, w9, w8
   387ac:	mov	w2, w20
   387b0:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   387b4:	ldr	x8, [x19, #8]
   387b8:	ldrb	w9, [x8, #122]
   387bc:	tbz	w9, #7, 387d4 <aarch64_opcode_encode@@Base+0x42c>
   387c0:	ldr	w3, [x8, #12]
   387c4:	mov	w0, #0x38                  	// #56
   387c8:	mov	x1, x19
   387cc:	mov	w2, w20
   387d0:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   387d4:	ldr	x0, [x19, #8]
   387d8:	ldrb	w8, [x0, #123]
   387dc:	tbz	w8, #3, 38814 <aarch64_opcode_encode@@Base+0x46c>
   387e0:	bl	38fa8 <aarch64_opcode_encode@@Base+0xc00>
   387e4:	mov	w8, #0x38                  	// #56
   387e8:	smaddl	x8, w0, w8, x19
   387ec:	ldrb	w8, [x8, #28]
   387f0:	mov	w0, #0x3c                  	// #60
   387f4:	mov	x1, x19
   387f8:	mov	w3, wzr
   387fc:	cmp	w8, #0x2
   38800:	cset	w9, eq  // eq = none
   38804:	cmp	w8, #0x4
   38808:	cset	w8, eq  // eq = none
   3880c:	orr	w2, w9, w8
   38810:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   38814:	ldr	x8, [x19, #8]
   38818:	ldrb	w8, [x8, #120]
   3881c:	tbz	w8, #6, 38828 <aarch64_opcode_encode@@Base+0x480>
   38820:	mov	x0, x19
   38824:	bl	3900c <aarch64_opcode_encode@@Base+0xc64>
   38828:	ldr	x0, [x19, #8]
   3882c:	ldrb	w8, [x0, #120]
   38830:	tbz	w8, #7, 38870 <aarch64_opcode_encode@@Base+0x4c8>
   38834:	bl	39080 <aarch64_opcode_encode@@Base+0xcd8>
   38838:	mov	w8, #0x38                  	// #56
   3883c:	smaddl	x8, w0, w8, x19
   38840:	ldrb	w8, [x8, #28]
   38844:	sub	w8, w8, #0x6
   38848:	cmp	w8, #0x3
   3884c:	b.cs	38a44 <aarch64_opcode_encode@@Base+0x69c>  // b.hs, b.nlast
   38850:	adrp	x9, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38854:	sxtb	x8, w8
   38858:	add	x9, x9, #0xf1c
   3885c:	ldr	w2, [x9, x8, lsl #2]
   38860:	mov	w0, #0x24                  	// #36
   38864:	mov	x1, x19
   38868:	mov	w3, wzr
   3886c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   38870:	ldr	x0, [x19, #8]
   38874:	ldrb	w8, [x0, #121]
   38878:	tbz	w8, #0, 388b4 <aarch64_opcode_encode@@Base+0x50c>
   3887c:	bl	390e8 <aarch64_opcode_encode@@Base+0xd40>
   38880:	mov	w8, #0x38                  	// #56
   38884:	smaddl	x8, w0, w8, x19
   38888:	ldrb	w0, [x8, #28]
   3888c:	sub	w8, w0, #0x5
   38890:	cmp	w8, #0x5
   38894:	b.cs	38a64 <aarch64_opcode_encode@@Base+0x6bc>  // b.hs, b.nlast
   38898:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   3889c:	ldr	x8, [x19, #8]
   388a0:	mov	w2, w0
   388a4:	mov	w0, #0x8                   	// #8
   388a8:	mov	x1, x19
   388ac:	ldr	w3, [x8, #12]
   388b0:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   388b4:	ldr	x8, [x19, #8]
   388b8:	ldrb	w9, [x8, #121]
   388bc:	tbz	w9, #1, 38944 <aarch64_opcode_encode@@Base+0x59c>
   388c0:	str	xzr, [sp, #8]
   388c4:	ldr	w0, [x8, #32]
   388c8:	ldrb	w20, [x19, #28]
   388cc:	bl	35b40 <aarch64_get_operand_class@plt>
   388d0:	sub	w8, w20, #0xd
   388d4:	cmp	w8, #0x8
   388d8:	b.hi	38a24 <aarch64_opcode_encode@@Base+0x67c>  // b.pmore
   388dc:	cmp	w0, #0x4
   388e0:	b.ne	38a24 <aarch64_opcode_encode@@Base+0x67c>  // b.any
   388e4:	mov	w0, w20
   388e8:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   388ec:	ldr	x8, [x19, #8]
   388f0:	mov	w20, w0
   388f4:	and	w2, w0, #0x1
   388f8:	mov	w0, #0xb                   	// #11
   388fc:	ldr	w3, [x8, #12]
   38900:	mov	x1, x19
   38904:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   38908:	cmp	w20, #0x8
   3890c:	b.cs	38a84 <aarch64_opcode_encode@@Base+0x6dc>  // b.hs, b.nlast
   38910:	asr	w20, w20, #1
   38914:	add	w2, w20, #0x1
   38918:	add	x3, sp, #0x8
   3891c:	mov	w0, #0x2b                  	// #43
   38920:	mov	w1, wzr
   38924:	bl	36c3c <aarch64_ins_ldst_elemlist@@Base+0x134>
   38928:	ldr	x8, [x19, #8]
   3892c:	add	x0, sp, #0x8
   38930:	mov	x1, x19
   38934:	ldr	w3, [x8, #12]
   38938:	mov	w8, #0x1                   	// #1
   3893c:	lsl	w2, w8, w20
   38940:	bl	36c78 <aarch64_ins_ldst_elemlist@@Base+0x170>
   38944:	ldr	x8, [x19, #8]
   38948:	ldrb	w9, [x8, #121]
   3894c:	tbz	w9, #2, 389ac <aarch64_opcode_encode@@Base+0x604>
   38950:	add	x0, x8, #0x20
   38954:	mov	w1, #0x4                   	// #4
   38958:	bl	35520 <aarch64_operand_index@plt>
   3895c:	cmn	w0, #0x1
   38960:	csel	w20, wzr, w0, eq  // eq = none
   38964:	cmp	w20, #0x2
   38968:	b.cs	38aa4 <aarch64_opcode_encode@@Base+0x6fc>  // b.hs, b.nlast
   3896c:	ldr	x8, [x19, #8]
   38970:	add	x8, x8, w20, sxtw #2
   38974:	ldr	w0, [x8, #32]
   38978:	bl	35b40 <aarch64_get_operand_class@plt>
   3897c:	cmp	w0, #0x1
   38980:	b.ne	38ac4 <aarch64_opcode_encode@@Base+0x71c>  // b.any
   38984:	sxtw	x8, w20
   38988:	mov	w9, #0x38                  	// #56
   3898c:	madd	x8, x8, x9, x19
   38990:	ldrb	w0, [x8, #28]
   38994:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   38998:	mov	w2, w0
   3899c:	mov	w0, #0xb                   	// #11
   389a0:	mov	x1, x19
   389a4:	mov	w3, wzr
   389a8:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   389ac:	ldr	x8, [x19, #8]
   389b0:	ldrb	w9, [x8, #121]
   389b4:	tbz	w9, #3, 38a00 <aarch64_opcode_encode@@Base+0x658>
   389b8:	str	xzr, [sp, #8]
   389bc:	ldr	w0, [x8, #32]
   389c0:	bl	35b40 <aarch64_get_operand_class@plt>
   389c4:	cmp	w0, #0x1
   389c8:	b.ne	38ae4 <aarch64_opcode_encode@@Base+0x73c>  // b.any
   389cc:	add	x3, sp, #0x8
   389d0:	mov	w0, #0x21                  	// #33
   389d4:	mov	w2, #0x1                   	// #1
   389d8:	mov	w1, wzr
   389dc:	mov	w20, #0x1                   	// #1
   389e0:	bl	36c3c <aarch64_ins_ldst_elemlist@@Base+0x134>
   389e4:	ldrb	w0, [x19, #28]
   389e8:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   389ec:	sub	w2, w20, w0
   389f0:	add	x0, sp, #0x8
   389f4:	mov	x1, x19
   389f8:	mov	w3, wzr
   389fc:	bl	36c78 <aarch64_ins_ldst_elemlist@@Base+0x170>
   38a00:	ldr	x8, [x19, #8]
   38a04:	ldrb	w8, [x8, #122]
   38a08:	tbz	w8, #6, 38a14 <aarch64_opcode_encode@@Base+0x66c>
   38a0c:	mov	x0, x19
   38a10:	bl	39194 <aarch64_opcode_encode@@Base+0xdec>
   38a14:	ldp	x20, x19, [sp, #32]
   38a18:	ldp	x29, x30, [sp, #16]
   38a1c:	add	sp, sp, #0x30
   38a20:	ret
   38a24:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   38a28:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38a2c:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38a30:	add	x0, x0, #0xe42
   38a34:	add	x1, x1, #0xf43
   38a38:	add	x3, x3, #0xdcb
   38a3c:	mov	w2, #0x614                 	// #1556
   38a40:	bl	35ef0 <__assert_fail@plt>
   38a44:	adrp	x0, 58000 <fields@@Base+0x1650>
   38a48:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38a4c:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38a50:	add	x0, x0, #0xd9c
   38a54:	add	x1, x1, #0xf43
   38a58:	add	x3, x3, #0xdcb
   38a5c:	mov	w2, #0x5fb                 	// #1531
   38a60:	bl	35ef0 <__assert_fail@plt>
   38a64:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   38a68:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38a6c:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38a70:	add	x0, x0, #0xdfb
   38a74:	add	x1, x1, #0xf43
   38a78:	add	x3, x3, #0xdcb
   38a7c:	mov	w2, #0x605                 	// #1541
   38a80:	bl	35ef0 <__assert_fail@plt>
   38a84:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   38a88:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38a8c:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38a90:	add	x0, x0, #0xee3
   38a94:	add	x1, x1, #0xf43
   38a98:	add	x3, x3, #0xdcb
   38a9c:	mov	w2, #0x622                 	// #1570
   38aa0:	bl	35ef0 <__assert_fail@plt>
   38aa4:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   38aa8:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38aac:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38ab0:	add	x0, x0, #0xef8
   38ab4:	add	x1, x1, #0xf43
   38ab8:	add	x3, x3, #0xdcb
   38abc:	mov	w2, #0x630                 	// #1584
   38ac0:	bl	35ef0 <__assert_fail@plt>
   38ac4:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   38ac8:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38acc:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38ad0:	add	x0, x0, #0xf0d
   38ad4:	add	x1, x1, #0xf43
   38ad8:	add	x3, x3, #0xdcb
   38adc:	mov	w2, #0x632                 	// #1586
   38ae0:	bl	35ef0 <__assert_fail@plt>
   38ae4:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   38ae8:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38aec:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38af0:	add	x0, x0, #0xf63
   38af4:	add	x1, x1, #0xf43
   38af8:	add	x3, x3, #0xdcb
   38afc:	mov	w2, #0x63d                 	// #1597
   38b00:	bl	35ef0 <__assert_fail@plt>
   38b04:	stp	x29, x30, [sp, #-32]!
   38b08:	ldr	x8, [x0, #8]
   38b0c:	str	x19, [sp, #16]
   38b10:	mov	x29, sp
   38b14:	ldr	w8, [x8, #16]
   38b18:	sub	w8, w8, #0x47
   38b1c:	cmp	w8, #0x12
   38b20:	b.hi	38c38 <aarch64_opcode_encode@@Base+0x890>  // b.pmore
   38b24:	adrp	x9, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38b28:	add	x9, x9, #0xef2
   38b2c:	adr	x10, 38b40 <aarch64_opcode_encode@@Base+0x798>
   38b30:	ldrb	w11, [x9, x8]
   38b34:	add	x10, x10, x11, lsl #2
   38b38:	mov	x19, x0
   38b3c:	br	x10
   38b40:	mov	x0, x19
   38b44:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38b48:	mov	w2, w0
   38b4c:	b	38bfc <aarch64_opcode_encode@@Base+0x854>
   38b50:	mov	x0, x19
   38b54:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38b58:	mov	w2, w0
   38b5c:	mov	w0, #0x70                  	// #112
   38b60:	b	38c00 <aarch64_opcode_encode@@Base+0x858>
   38b64:	mov	x0, x19
   38b68:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38b6c:	mov	w1, w0
   38b70:	mov	w3, #0x2                   	// #2
   38b74:	mov	w4, #0x44                  	// #68
   38b78:	b	38b90 <aarch64_opcode_encode@@Base+0x7e8>
   38b7c:	mov	x0, x19
   38b80:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38b84:	mov	w1, w0
   38b88:	mov	w3, #0x2                   	// #2
   38b8c:	mov	w4, #0x45                  	// #69
   38b90:	mov	w5, #0x8                   	// #8
   38b94:	b	38c2c <aarch64_opcode_encode@@Base+0x884>
   38b98:	mov	x0, x19
   38b9c:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38ba0:	mov	w2, w0
   38ba4:	mov	w0, #0x43                  	// #67
   38ba8:	b	38c00 <aarch64_opcode_encode@@Base+0x858>
   38bac:	mov	x0, x19
   38bb0:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38bb4:	add	w2, w0, #0x1
   38bb8:	b	38bfc <aarch64_opcode_encode@@Base+0x854>
   38bbc:	mov	x0, x19
   38bc0:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38bc4:	add	w2, w0, #0x1
   38bc8:	mov	w0, #0x71                  	// #113
   38bcc:	b	38c00 <aarch64_opcode_encode@@Base+0x858>
   38bd0:	mov	x0, x19
   38bd4:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38bd8:	mov	w2, w0
   38bdc:	mov	w0, #0x72                  	// #114
   38be0:	b	38c00 <aarch64_opcode_encode@@Base+0x858>
   38be4:	mov	x0, x19
   38be8:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38bec:	add	w8, w0, #0x1
   38bf0:	cmp	w8, #0x2
   38bf4:	mov	w8, #0x3                   	// #3
   38bf8:	csinc	w2, w8, w0, eq  // eq = none
   38bfc:	mov	w0, #0x8                   	// #8
   38c00:	mov	x1, x19
   38c04:	mov	w3, wzr
   38c08:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   38c0c:	b	38c38 <aarch64_opcode_encode@@Base+0x890>
   38c10:	mov	x0, x19
   38c14:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   38c18:	mov	w8, #0x1                   	// #1
   38c1c:	lsl	w1, w8, w0
   38c20:	mov	w3, #0x2                   	// #2
   38c24:	mov	w4, #0x76                  	// #118
   38c28:	mov	w5, #0x70                  	// #112
   38c2c:	mov	x0, x19
   38c30:	mov	w2, wzr
   38c34:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   38c38:	ldr	x19, [sp, #16]
   38c3c:	ldp	x29, x30, [sp], #32
   38c40:	ret
   38c44:	mov	w8, #0xffffffff            	// #-1
   38c48:	lsl	w8, w8, w0
   38c4c:	mvn	w0, w8
   38c50:	ret
   38c54:	ldrb	w8, [x0, #140]
   38c58:	mov	w9, #0x3f                  	// #63
   38c5c:	cmp	w8, #0x1d
   38c60:	mov	w8, #0x1f                  	// #31
   38c64:	csel	x8, x8, x9, eq  // eq = none
   38c68:	str	x8, [x0, #208]
   38c6c:	ret
   38c70:	ldrb	w9, [x0, #140]
   38c74:	ldr	x8, [x0, #152]
   38c78:	mov	w10, #0x3f                  	// #63
   38c7c:	mov	w11, #0x1f                  	// #31
   38c80:	cmp	w9, #0x1d
   38c84:	neg	x12, x8
   38c88:	csel	x9, x11, x10, eq  // eq = none
   38c8c:	and	x10, x9, x12
   38c90:	sub	x8, x9, x8
   38c94:	str	x10, [x0, #152]
   38c98:	str	x8, [x0, #208]
   38c9c:	ret
   38ca0:	stp	x29, x30, [sp, #-32]!
   38ca4:	mov	w1, #0x3                   	// #3
   38ca8:	mov	w2, #0x2                   	// #2
   38cac:	str	x19, [sp, #16]
   38cb0:	mov	x29, sp
   38cb4:	mov	x19, x0
   38cb8:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38cbc:	mov	w1, #0x2                   	// #2
   38cc0:	mov	w2, #0x1                   	// #1
   38cc4:	mov	x0, x19
   38cc8:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38ccc:	ldr	x0, [x19, #208]
   38cd0:	bl	35ca0 <get_inverted_cond@plt>
   38cd4:	str	x0, [x19, #208]
   38cd8:	ldr	x19, [sp, #16]
   38cdc:	ldp	x29, x30, [sp], #32
   38ce0:	ret
   38ce4:	stp	x29, x30, [sp, #-32]!
   38ce8:	mov	w1, #0x3                   	// #3
   38cec:	mov	w2, #0x1                   	// #1
   38cf0:	str	x19, [sp, #16]
   38cf4:	mov	x29, sp
   38cf8:	mov	x19, x0
   38cfc:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38d00:	mov	w1, #0x2                   	// #2
   38d04:	mov	x0, x19
   38d08:	mov	w2, wzr
   38d0c:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38d10:	mov	w1, #0x1                   	// #1
   38d14:	mov	x0, x19
   38d18:	mov	w2, wzr
   38d1c:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38d20:	ldr	x0, [x19, #208]
   38d24:	mov	w8, #0x1f                  	// #31
   38d28:	str	w8, [x19, #96]
   38d2c:	str	w8, [x19, #152]
   38d30:	bl	35ca0 <get_inverted_cond@plt>
   38d34:	str	x0, [x19, #208]
   38d38:	ldr	x19, [sp, #16]
   38d3c:	ldp	x29, x30, [sp], #32
   38d40:	ret
   38d44:	ldr	x8, [x0, #152]
   38d48:	ldr	x9, [x0, #208]
   38d4c:	add	x8, x8, x9
   38d50:	sub	x8, x8, #0x1
   38d54:	str	x8, [x0, #208]
   38d58:	ret
   38d5c:	ldrb	w10, [x0, #140]
   38d60:	ldr	x8, [x0, #152]
   38d64:	ldr	x9, [x0, #208]
   38d68:	mov	w11, #0x3f                  	// #63
   38d6c:	mov	w12, #0x1f                  	// #31
   38d70:	cmp	w10, #0x1d
   38d74:	neg	x8, x8
   38d78:	csel	x10, x12, x11, eq  // eq = none
   38d7c:	sub	x9, x9, #0x1
   38d80:	and	x8, x10, x8
   38d84:	str	x8, [x0, #152]
   38d88:	str	x9, [x0, #208]
   38d8c:	ret
   38d90:	stp	x29, x30, [sp, #-32]!
   38d94:	mov	w1, #0x3                   	// #3
   38d98:	mov	w2, #0x2                   	// #2
   38d9c:	str	x19, [sp, #16]
   38da0:	mov	x29, sp
   38da4:	mov	x19, x0
   38da8:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38dac:	mov	w1, #0x2                   	// #2
   38db0:	mov	w2, #0x1                   	// #1
   38db4:	mov	x0, x19
   38db8:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38dbc:	mov	w1, #0x1                   	// #1
   38dc0:	mov	x0, x19
   38dc4:	mov	w2, wzr
   38dc8:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38dcc:	ldrb	w11, [x19, #140]
   38dd0:	ldr	x9, [x19, #152]
   38dd4:	ldr	x10, [x19, #208]
   38dd8:	mov	w8, #0x1f                  	// #31
   38ddc:	mov	w12, #0x3f                  	// #63
   38de0:	cmp	w11, #0x1d
   38de4:	str	w8, [x19, #96]
   38de8:	neg	x9, x9
   38dec:	csel	x8, x8, x12, eq  // eq = none
   38df0:	sub	x10, x10, #0x1
   38df4:	and	x8, x8, x9
   38df8:	str	x8, [x19, #152]
   38dfc:	str	x10, [x19, #208]
   38e00:	ldr	x19, [sp, #16]
   38e04:	ldp	x29, x30, [sp], #32
   38e08:	ret
   38e0c:	stp	x29, x30, [sp, #-16]!
   38e10:	mov	w1, #0x2                   	// #2
   38e14:	mov	w2, #0x1                   	// #1
   38e18:	mov	x29, sp
   38e1c:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38e20:	ldp	x29, x30, [sp], #16
   38e24:	ret
   38e28:	sub	sp, sp, #0x30
   38e2c:	stp	x29, x30, [sp, #16]
   38e30:	stp	x20, x19, [sp, #32]
   38e34:	ldr	x8, [x0, #8]
   38e38:	mov	x19, x0
   38e3c:	add	x29, sp, #0x10
   38e40:	ldr	w8, [x8, #20]
   38e44:	cmp	w8, #0x25
   38e48:	b.eq	38e5c <aarch64_opcode_encode@@Base+0xab4>  // b.none
   38e4c:	cmp	w8, #0x24
   38e50:	b.ne	38eb4 <aarch64_opcode_encode@@Base+0xb0c>  // b.any
   38e54:	ldr	x20, [x19, #96]
   38e58:	b	38e64 <aarch64_opcode_encode@@Base+0xabc>
   38e5c:	ldr	x8, [x19, #96]
   38e60:	mvn	x20, x8
   38e64:	ldrb	w8, [x19, #28]
   38e68:	mov	w9, #0x46                  	// #70
   38e6c:	sub	x2, x29, #0x4
   38e70:	mov	x0, x20
   38e74:	cmp	w8, #0x1
   38e78:	cset	w1, eq  // eq = none
   38e7c:	str	w9, [x19, #80]
   38e80:	bl	35e70 <aarch64_wide_constant_p@plt>
   38e84:	cbz	w0, 38ed4 <aarch64_opcode_encode@@Base+0xb2c>
   38e88:	ldur	w8, [x29, #-4]
   38e8c:	mov	w9, #0x5                   	// #5
   38e90:	str	w9, [x19, #112]
   38e94:	lsr	x9, x20, x8
   38e98:	and	x9, x9, #0xffff
   38e9c:	str	x9, [x19, #96]
   38ea0:	str	x8, [x19, #120]
   38ea4:	ldp	x20, x19, [sp, #32]
   38ea8:	ldp	x29, x30, [sp, #16]
   38eac:	add	sp, sp, #0x30
   38eb0:	ret
   38eb4:	adrp	x0, 58000 <fields@@Base+0x1650>
   38eb8:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38ebc:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38ec0:	add	x0, x0, #0xd9c
   38ec4:	add	x1, x1, #0xf43
   38ec8:	add	x3, x3, #0xd9e
   38ecc:	mov	w2, #0x758                 	// #1880
   38ed0:	bl	35ef0 <__assert_fail@plt>
   38ed4:	adrp	x0, 58000 <fields@@Base+0x1650>
   38ed8:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   38edc:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38ee0:	add	x0, x0, #0xd9c
   38ee4:	add	x1, x1, #0xf43
   38ee8:	add	x3, x3, #0xd9e
   38eec:	mov	w2, #0x75e                 	// #1886
   38ef0:	bl	35ef0 <__assert_fail@plt>
   38ef4:	stp	x29, x30, [sp, #-32]!
   38ef8:	mov	w1, #0x2                   	// #2
   38efc:	mov	w2, #0x1                   	// #1
   38f00:	str	x19, [sp, #16]
   38f04:	mov	x29, sp
   38f08:	mov	x19, x0
   38f0c:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38f10:	ldrb	w8, [x19, #128]
   38f14:	mov	w9, #0x1f                  	// #31
   38f18:	str	w9, [x19, #96]
   38f1c:	and	w8, w8, #0xfe
   38f20:	strb	w8, [x19, #128]
   38f24:	ldr	x19, [sp, #16]
   38f28:	ldp	x29, x30, [sp], #32
   38f2c:	ret
   38f30:	stp	x29, x30, [sp, #-32]!
   38f34:	mov	w1, #0x3                   	// #3
   38f38:	mov	w2, #0x2                   	// #2
   38f3c:	str	x19, [sp, #16]
   38f40:	mov	x29, sp
   38f44:	mov	x19, x0
   38f48:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38f4c:	mov	w1, #0x2                   	// #2
   38f50:	mov	w2, #0x1                   	// #1
   38f54:	mov	x0, x19
   38f58:	bl	38f78 <aarch64_opcode_encode@@Base+0xbd0>
   38f5c:	ldr	x19, [sp, #16]
   38f60:	ldp	x29, x30, [sp], #32
   38f64:	ret
   38f68:	ldrb	w8, [x0, #84]
   38f6c:	str	xzr, [x0, #152]
   38f70:	strb	w8, [x0, #140]
   38f74:	ret
   38f78:	add	x8, x0, #0x18
   38f7c:	mov	w9, #0x38                  	// #56
   38f80:	smaddl	x10, w2, w9, x8
   38f84:	ldp	q1, q0, [x10, #16]
   38f88:	ldr	x11, [x10, #48]
   38f8c:	ldr	q2, [x10]
   38f90:	smaddl	x8, w1, w9, x8
   38f94:	stp	q1, q0, [x8, #16]
   38f98:	str	x11, [x8, #48]
   38f9c:	str	q2, [x8]
   38fa0:	str	w1, [x8, #8]
   38fa4:	ret
   38fa8:	stp	x29, x30, [sp, #-32]!
   38fac:	str	x19, [sp, #16]
   38fb0:	mov	x19, x0
   38fb4:	ldr	w0, [x0, #32]
   38fb8:	mov	x29, sp
   38fbc:	bl	35b40 <aarch64_get_operand_class@plt>
   38fc0:	cmp	w0, #0x1
   38fc4:	b.ne	38fd0 <aarch64_opcode_encode@@Base+0xc28>  // b.any
   38fc8:	mov	w0, wzr
   38fcc:	b	38fe0 <aarch64_opcode_encode@@Base+0xc38>
   38fd0:	ldr	w0, [x19, #36]
   38fd4:	bl	35b40 <aarch64_get_operand_class@plt>
   38fd8:	cmp	w0, #0x1
   38fdc:	b.ne	38fec <aarch64_opcode_encode@@Base+0xc44>  // b.any
   38fe0:	ldr	x19, [sp, #16]
   38fe4:	ldp	x29, x30, [sp], #32
   38fe8:	ret
   38fec:	adrp	x0, 58000 <fields@@Base+0x1650>
   38ff0:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   38ff4:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   38ff8:	add	x0, x0, #0xd9c
   38ffc:	add	x1, x1, #0xc14
   39000:	add	x3, x3, #0xfb7
   39004:	mov	w2, #0x1ab                 	// #427
   39008:	bl	35ef0 <__assert_fail@plt>
   3900c:	stp	x29, x30, [sp, #-32]!
   39010:	stp	x20, x19, [sp, #16]
   39014:	mov	x19, x0
   39018:	ldr	x0, [x0, #8]
   3901c:	mov	x29, sp
   39020:	bl	35be0 <aarch64_select_operand_for_sizeq_field_coding@plt>
   39024:	mov	w8, #0x38                  	// #56
   39028:	smaddl	x8, w0, w8, x19
   3902c:	ldrb	w0, [x8, #28]
   39030:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   39034:	ldr	x8, [x19, #8]
   39038:	mov	w20, w0
   3903c:	and	w2, w0, #0x1
   39040:	mov	w0, #0xb                   	// #11
   39044:	ldr	w3, [x8, #12]
   39048:	mov	x1, x19
   3904c:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   39050:	ldr	x8, [x19, #8]
   39054:	mov	w10, #0x8                   	// #8
   39058:	ubfx	w2, w20, #1, #2
   3905c:	mov	x1, x19
   39060:	ldp	w3, w9, [x8, #12]
   39064:	sub	w8, w9, #0x12
   39068:	cmp	w8, #0x4
   3906c:	cinc	w0, w10, cc  // cc = lo, ul, last
   39070:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   39074:	ldp	x20, x19, [sp, #16]
   39078:	ldp	x29, x30, [sp], #32
   3907c:	ret
   39080:	stp	x29, x30, [sp, #-32]!
   39084:	str	x19, [sp, #16]
   39088:	mov	x19, x0
   3908c:	ldr	w0, [x0, #36]
   39090:	mov	x29, sp
   39094:	bl	35b40 <aarch64_get_operand_class@plt>
   39098:	cmp	w0, #0x3
   3909c:	b.ne	390a8 <aarch64_opcode_encode@@Base+0xd00>  // b.any
   390a0:	mov	w0, #0x1                   	// #1
   390a4:	b	390bc <aarch64_opcode_encode@@Base+0xd14>
   390a8:	ldr	w0, [x19, #32]
   390ac:	bl	35b40 <aarch64_get_operand_class@plt>
   390b0:	cmp	w0, #0x3
   390b4:	b.ne	390c8 <aarch64_opcode_encode@@Base+0xd20>  // b.any
   390b8:	mov	w0, wzr
   390bc:	ldr	x19, [sp, #16]
   390c0:	ldp	x29, x30, [sp], #32
   390c4:	ret
   390c8:	adrp	x0, 58000 <fields@@Base+0x1650>
   390cc:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   390d0:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   390d4:	add	x0, x0, #0xd9c
   390d8:	add	x1, x1, #0xc14
   390dc:	add	x3, x3, #0xff6
   390e0:	mov	w2, #0x1c0                 	// #448
   390e4:	bl	35ef0 <__assert_fail@plt>
   390e8:	stp	x29, x30, [sp, #-32]!
   390ec:	stp	x20, x19, [sp, #16]
   390f0:	mov	x19, x0
   390f4:	ldr	w0, [x0, #32]
   390f8:	mov	x29, sp
   390fc:	bl	35b40 <aarch64_get_operand_class@plt>
   39100:	cmp	w0, #0x6
   39104:	b.ne	39118 <aarch64_opcode_encode@@Base+0xd70>  // b.any
   39108:	ldrb	w0, [x19, #56]
   3910c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   39110:	and	w20, w0, #0xff
   39114:	b	3911c <aarch64_opcode_encode@@Base+0xd74>
   39118:	mov	w20, wzr
   3911c:	ldr	w0, [x19, #36]
   39120:	bl	35b40 <aarch64_get_operand_class@plt>
   39124:	cmp	w0, #0x6
   39128:	b.ne	39144 <aarch64_opcode_encode@@Base+0xd9c>  // b.any
   3912c:	ldrb	w0, [x19, #57]
   39130:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   39134:	and	w8, w0, #0xff
   39138:	cmp	w8, w20
   3913c:	b.eq	39150 <aarch64_opcode_encode@@Base+0xda8>  // b.none
   39140:	b	39154 <aarch64_opcode_encode@@Base+0xdac>
   39144:	mov	w8, wzr
   39148:	cmp	w8, w20
   3914c:	b.ne	39154 <aarch64_opcode_encode@@Base+0xdac>  // b.any
   39150:	cbz	w8, 39174 <aarch64_opcode_encode@@Base+0xdcc>
   39154:	cmp	w20, #0x0
   39158:	cset	w9, eq  // eq = none
   3915c:	cmp	w20, w8, lsl #1
   39160:	ldp	x20, x19, [sp, #16]
   39164:	cset	w8, eq  // eq = none
   39168:	orr	w0, w9, w8
   3916c:	ldp	x29, x30, [sp], #32
   39170:	ret
   39174:	adrp	x0, 58000 <fields@@Base+0x1650>
   39178:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   3917c:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   39180:	add	x0, x0, #0xd9c
   39184:	add	x1, x1, #0xc14
   39188:	add	x3, x3, #0x39
   3918c:	mov	w2, #0x1d4                 	// #468
   39190:	bl	35ef0 <__assert_fail@plt>
   39194:	stp	x29, x30, [sp, #-32]!
   39198:	stp	x20, x19, [sp, #16]
   3919c:	ldr	x8, [x0, #8]
   391a0:	mov	x29, sp
   391a4:	ldr	w8, [x8, #20]
   391a8:	sub	w8, w8, #0x3a
   391ac:	cmp	w8, #0x15
   391b0:	b.hi	392b0 <aarch64_opcode_encode@@Base+0xf08>  // b.pmore
   391b4:	adrp	x9, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   391b8:	add	x9, x9, #0xf05
   391bc:	adr	x10, 391d0 <aarch64_opcode_encode@@Base+0xe28>
   391c0:	ldrb	w11, [x9, x8]
   391c4:	add	x10, x10, x11, lsl #2
   391c8:	mov	x19, x0
   391cc:	br	x10
   391d0:	mov	x0, x19
   391d4:	bl	39314 <aarch64_opcode_encode@@Base+0xf6c>
   391d8:	b	392b0 <aarch64_opcode_encode@@Base+0xf08>
   391dc:	ldr	w1, [x19]
   391e0:	mov	w0, #0x4d                  	// #77
   391e4:	bl	39460 <aarch64_opcode_encode@@Base+0x10b8>
   391e8:	mov	w20, w0
   391ec:	mov	w0, #0x4c                  	// #76
   391f0:	mov	x1, x19
   391f4:	mov	w2, w20
   391f8:	mov	w3, wzr
   391fc:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   39200:	mov	w0, #0x4a                  	// #74
   39204:	mov	x1, x19
   39208:	mov	w2, w20
   3920c:	b	392a8 <aarch64_opcode_encode@@Base+0xf00>
   39210:	ldr	w1, [x19]
   39214:	mov	w0, #0x4d                  	// #77
   39218:	b	39298 <aarch64_opcode_encode@@Base+0xef0>
   3921c:	ldr	w1, [x19]
   39220:	mov	w0, #0x4a                  	// #74
   39224:	b	39298 <aarch64_opcode_encode@@Base+0xef0>
   39228:	mov	x0, x19
   3922c:	bl	392bc <aarch64_opcode_encode@@Base+0xf14>
   39230:	b	392b0 <aarch64_opcode_encode@@Base+0xf08>
   39234:	mov	x0, x19
   39238:	bl	393ec <aarch64_opcode_encode@@Base+0x1044>
   3923c:	b	392b0 <aarch64_opcode_encode@@Base+0xf08>
   39240:	ldr	w1, [x19]
   39244:	mov	w0, #0x56                  	// #86
   39248:	b	39280 <aarch64_opcode_encode@@Base+0xed8>
   3924c:	mov	x0, x19
   39250:	bl	39480 <aarch64_opcode_encode@@Base+0x10d8>
   39254:	mov	w8, #0x1                   	// #1
   39258:	lsl	w1, w8, w0
   3925c:	mov	w3, #0x2                   	// #2
   39260:	mov	w4, #0x2b                  	// #43
   39264:	mov	w5, #0x74                  	// #116
   39268:	mov	x0, x19
   3926c:	mov	w2, wzr
   39270:	bl	367cc <aarch64_ins_reglane@@Base+0x2b8>
   39274:	b	392b0 <aarch64_opcode_encode@@Base+0xf08>
   39278:	ldr	w1, [x19]
   3927c:	mov	w0, #0x59                  	// #89
   39280:	bl	39460 <aarch64_opcode_encode@@Base+0x10b8>
   39284:	mov	w2, w0
   39288:	mov	w0, #0x58                  	// #88
   3928c:	b	392a4 <aarch64_opcode_encode@@Base+0xefc>
   39290:	ldr	w1, [x19]
   39294:	mov	w0, #0x47                  	// #71
   39298:	bl	39460 <aarch64_opcode_encode@@Base+0x10b8>
   3929c:	mov	w2, w0
   392a0:	mov	w0, #0x4c                  	// #76
   392a4:	mov	x1, x19
   392a8:	mov	w3, wzr
   392ac:	bl	364f4 <aarch64_ins_regno@@Base+0x2c>
   392b0:	ldp	x20, x19, [sp, #16]
   392b4:	ldp	x29, x30, [sp], #32
   392b8:	ret
   392bc:	sub	sp, sp, #0x20
   392c0:	mov	x8, #0xf                   	// #15
   392c4:	movk	x8, #0x2, lsl #32
   392c8:	stp	x29, x30, [sp, #16]
   392cc:	str	x8, [sp, #8]
   392d0:	ldrb	w8, [x0, #28]
   392d4:	add	x29, sp, #0x10
   392d8:	sub	w8, w8, #0x6
   392dc:	cmp	w8, #0x3
   392e0:	b.cs	39310 <aarch64_opcode_encode@@Base+0xf68>  // b.hs, b.nlast
   392e4:	adrp	x9, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   392e8:	sxtb	x8, w8
   392ec:	add	x9, x9, #0xf28
   392f0:	ldr	w2, [x9, x8, lsl #2]
   392f4:	mov	x1, x0
   392f8:	add	x0, sp, #0x8
   392fc:	mov	w3, wzr
   39300:	bl	36c78 <aarch64_ins_ldst_elemlist@@Base+0x170>
   39304:	ldp	x29, x30, [sp, #16]
   39308:	add	sp, sp, #0x20
   3930c:	ret
   39310:	bl	35aa0 <abort@plt>
   39314:	sub	sp, sp, #0x30
   39318:	stp	x29, x30, [sp, #16]
   3931c:	stp	x20, x19, [sp, #32]
   39320:	str	xzr, [sp, #8]
   39324:	ldr	x8, [x0, #8]
   39328:	mov	x19, x0
   3932c:	add	x29, sp, #0x10
   39330:	ldr	w8, [x8, #20]
   39334:	sub	w9, w8, #0x3d
   39338:	cmp	w9, #0x2
   3933c:	b.cc	39354 <aarch64_opcode_encode@@Base+0xfac>  // b.lo, b.ul, b.last
   39340:	sub	w8, w8, #0x3b
   39344:	cmp	w8, #0x1
   39348:	b.hi	393ac <aarch64_opcode_encode@@Base+0x1004>  // b.pmore
   3934c:	add	x8, x19, #0x54
   39350:	b	39358 <aarch64_opcode_encode@@Base+0xfb0>
   39354:	add	x8, x19, #0x1c
   39358:	ldrb	w8, [x8]
   3935c:	cmp	w8, #0x13
   39360:	b.eq	3936c <aarch64_opcode_encode@@Base+0xfc4>  // b.none
   39364:	cmp	w8, #0x15
   39368:	b.ne	393cc <aarch64_opcode_encode@@Base+0x1024>  // b.any
   3936c:	cmp	w8, #0x13
   39370:	add	x3, sp, #0x8
   39374:	mov	w0, #0x8                   	// #8
   39378:	mov	w2, #0x1                   	// #1
   3937c:	mov	w1, wzr
   39380:	cset	w20, ne  // ne = any
   39384:	bl	36c3c <aarch64_ins_ldst_elemlist@@Base+0x134>
   39388:	add	x0, sp, #0x8
   3938c:	mov	x1, x19
   39390:	mov	w2, w20
   39394:	mov	w3, wzr
   39398:	bl	36c78 <aarch64_ins_ldst_elemlist@@Base+0x170>
   3939c:	ldp	x20, x19, [sp, #32]
   393a0:	ldp	x29, x30, [sp, #16]
   393a4:	add	sp, sp, #0x30
   393a8:	ret
   393ac:	adrp	x0, 58000 <fields@@Base+0x1650>
   393b0:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   393b4:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   393b8:	add	x0, x0, #0xd9c
   393bc:	add	x1, x1, #0xf43
   393c0:	add	x3, x3, #0x81
   393c4:	mov	w2, #0x52e                 	// #1326
   393c8:	bl	35ef0 <__assert_fail@plt>
   393cc:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   393d0:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   393d4:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   393d8:	add	x0, x0, #0xa8
   393dc:	add	x1, x1, #0xf43
   393e0:	add	x3, x3, #0x81
   393e4:	mov	w2, #0x531                 	// #1329
   393e8:	bl	35ef0 <__assert_fail@plt>
   393ec:	stp	x29, x30, [sp, #-32]!
   393f0:	mov	x29, sp
   393f4:	str	xzr, [x29, #24]
   393f8:	ldrb	w8, [x0, #28]
   393fc:	str	x19, [sp, #16]
   39400:	cmp	w8, #0x7
   39404:	b.ne	39440 <aarch64_opcode_encode@@Base+0x1098>  // b.any
   39408:	mov	x19, x0
   3940c:	add	x3, x29, #0x18
   39410:	mov	w0, #0x8                   	// #8
   39414:	mov	w2, #0x1                   	// #1
   39418:	mov	w1, wzr
   3941c:	bl	36c3c <aarch64_ins_ldst_elemlist@@Base+0x134>
   39420:	add	x0, x29, #0x18
   39424:	mov	w2, #0x1                   	// #1
   39428:	mov	x1, x19
   3942c:	mov	w3, wzr
   39430:	bl	36c78 <aarch64_ins_ldst_elemlist@@Base+0x170>
   39434:	ldr	x19, [sp, #16]
   39438:	ldp	x29, x30, [sp], #32
   3943c:	ret
   39440:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   39444:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   39448:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3944c:	add	x0, x0, #0xf1
   39450:	add	x1, x1, #0xf43
   39454:	add	x3, x3, #0x125
   39458:	mov	w2, #0x53f                 	// #1343
   3945c:	bl	35ef0 <__assert_fail@plt>
   39460:	stp	x29, x30, [sp, #-16]!
   39464:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   39468:	ldr	x8, [x8, #3944]
   3946c:	mov	x29, sp
   39470:	add	x0, x8, w0, uxtw #3
   39474:	bl	39518 <aarch64_opcode_encode@@Base+0x1170>
   39478:	ldp	x29, x30, [sp], #16
   3947c:	ret
   39480:	stp	x29, x30, [sp, #-32]!
   39484:	str	x19, [sp, #16]
   39488:	mov	x19, x0
   3948c:	ldr	x0, [x0, #8]
   39490:	mov	x29, sp
   39494:	bl	35590 <aarch64_num_of_operands@plt>
   39498:	mov	w8, w0
   3949c:	mov	x0, xzr
   394a0:	mov	w8, w8
   394a4:	add	x9, x19, #0x1c
   394a8:	mov	w10, #0x6                   	// #6
   394ac:	cmp	w8, #0x1
   394b0:	b.lt	394f0 <aarch64_opcode_encode@@Base+0x1148>  // b.tstop
   394b4:	ldr	x12, [x19, #8]
   394b8:	mov	x11, xzr
   394bc:	mov	x13, x9
   394c0:	madd	x12, x0, x10, x12
   394c4:	add	x12, x12, #0x38
   394c8:	ldrb	w14, [x12, x11]
   394cc:	ldrb	w15, [x13]
   394d0:	cmp	w14, w15
   394d4:	b.ne	394f4 <aarch64_opcode_encode@@Base+0x114c>  // b.any
   394d8:	add	x11, x11, #0x1
   394dc:	cmp	x8, x11
   394e0:	add	x13, x13, #0x38
   394e4:	b.ne	394c8 <aarch64_opcode_encode@@Base+0x1120>  // b.any
   394e8:	mov	w11, w8
   394ec:	b	394f4 <aarch64_opcode_encode@@Base+0x114c>
   394f0:	mov	w11, wzr
   394f4:	cmp	w11, w8
   394f8:	b.eq	3950c <aarch64_opcode_encode@@Base+0x1164>  // b.none
   394fc:	add	x0, x0, #0x1
   39500:	cmp	x0, #0xa
   39504:	b.ne	394ac <aarch64_opcode_encode@@Base+0x1104>  // b.any
   39508:	bl	35aa0 <abort@plt>
   3950c:	ldr	x19, [sp, #16]
   39510:	ldp	x29, x30, [sp], #32
   39514:	ret
   39518:	stp	x29, x30, [sp, #-32]!
   3951c:	str	x19, [sp, #16]
   39520:	ldp	w8, w0, [x0]
   39524:	mov	x29, sp
   39528:	lsr	w19, w1, w8
   3952c:	bl	38c44 <aarch64_opcode_encode@@Base+0x89c>
   39530:	and	w0, w0, w19
   39534:	ldr	x19, [sp, #16]
   39538:	ldp	x29, x30, [sp], #32
   3953c:	ret

0000000000039540 <extract_fields@@Base>:
   39540:	sub	sp, sp, #0x120
   39544:	stp	x29, x30, [sp, #208]
   39548:	add	x29, sp, #0xd0
   3954c:	mov	x9, #0xffffffffffffffd0    	// #-48
   39550:	mov	x10, sp
   39554:	sub	x11, x29, #0x50
   39558:	stp	x20, x19, [sp, #272]
   3955c:	mov	w19, w1
   39560:	mov	w20, w0
   39564:	movk	x9, #0xff80, lsl #32
   39568:	add	x12, x29, #0x50
   3956c:	mov	x8, #0xffffffffffffffd0    	// #-48
   39570:	add	x10, x10, #0x80
   39574:	add	x11, x11, #0x30
   39578:	str	x28, [sp, #224]
   3957c:	stp	x24, x23, [sp, #240]
   39580:	stp	x22, x21, [sp, #256]
   39584:	stp	x2, x3, [x29, #-80]
   39588:	stp	x4, x5, [x29, #-64]
   3958c:	stp	x6, x7, [x29, #-48]
   39590:	stp	q1, q2, [sp, #16]
   39594:	stp	q3, q4, [sp, #48]
   39598:	str	q0, [sp]
   3959c:	stp	q5, q6, [sp, #80]
   395a0:	str	q7, [sp, #112]
   395a4:	stp	x10, x9, [x29, #-16]
   395a8:	stp	x12, x11, [x29, #-32]
   395ac:	tbz	w8, #31, 395c0 <extract_fields@@Base+0x80>
   395b0:	add	w9, w8, #0x8
   395b4:	cmp	w9, #0x0
   395b8:	stur	w9, [x29, #-8]
   395bc:	b.le	39664 <extract_fields@@Base+0x124>
   395c0:	ldur	x8, [x29, #-32]
   395c4:	add	x9, x8, #0x8
   395c8:	stur	x9, [x29, #-32]
   395cc:	ldr	w21, [x8]
   395d0:	cmp	w21, #0x5
   395d4:	b.hi	39670 <extract_fields@@Base+0x130>  // b.pmore
   395d8:	mov	w0, wzr
   395dc:	cbz	w21, 39648 <extract_fields@@Base+0x108>
   395e0:	adrp	x23, 99000 <aarch64_operands@@Base+0x16d20>
   395e4:	ldur	x22, [x29, #-24]
   395e8:	ldr	x23, [x23, #3944]
   395ec:	b	39624 <extract_fields@@Base+0xe4>
   395f0:	ldur	x8, [x29, #-32]
   395f4:	add	x9, x8, #0x8
   395f8:	stur	x9, [x29, #-32]
   395fc:	ldr	w8, [x8]
   39600:	mov	w1, w20
   39604:	mov	w2, w19
   39608:	add	x9, x23, x8, lsl #3
   3960c:	ldr	w9, [x9, #4]
   39610:	lsl	w24, w0, w9
   39614:	mov	w0, w8
   39618:	bl	39690 <extract_fields@@Base+0x150>
   3961c:	orr	w0, w24, w0
   39620:	cbz	w21, 39648 <extract_fields@@Base+0x108>
   39624:	ldursw	x8, [x29, #-8]
   39628:	sub	w21, w21, #0x1
   3962c:	tbz	w8, #31, 395f0 <extract_fields@@Base+0xb0>
   39630:	add	w9, w8, #0x8
   39634:	cmp	w9, #0x0
   39638:	stur	w9, [x29, #-8]
   3963c:	b.gt	395f0 <extract_fields@@Base+0xb0>
   39640:	add	x8, x22, x8
   39644:	b	395fc <extract_fields@@Base+0xbc>
   39648:	ldp	x20, x19, [sp, #272]
   3964c:	ldp	x22, x21, [sp, #256]
   39650:	ldp	x24, x23, [sp, #240]
   39654:	ldr	x28, [sp, #224]
   39658:	ldp	x29, x30, [sp, #208]
   3965c:	add	sp, sp, #0x120
   39660:	ret
   39664:	ldur	x9, [x29, #-24]
   39668:	add	x8, x9, x8
   3966c:	b	395cc <extract_fields@@Base+0x8c>
   39670:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   39674:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   39678:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3967c:	add	x0, x0, #0xb6a
   39680:	add	x1, x1, #0x2c0
   39684:	add	x3, x3, #0x2dc
   39688:	mov	w2, #0x94                  	// #148
   3968c:	bl	35ef0 <__assert_fail@plt>
   39690:	stp	x29, x30, [sp, #-16]!
   39694:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   39698:	ldr	x8, [x8, #3944]
   3969c:	mov	x29, sp
   396a0:	add	x0, x8, w0, uxtw #3
   396a4:	bl	39f60 <aarch64_ext_ldst_elemlist@@Base+0x1b4>
   396a8:	ldp	x29, x30, [sp], #16
   396ac:	ret

00000000000396b0 <aarch64_ext_regno@@Base>:
   396b0:	stp	x29, x30, [sp, #-32]!
   396b4:	ldr	w0, [x0, #20]
   396b8:	str	x19, [sp, #16]
   396bc:	mov	x19, x1
   396c0:	mov	w1, w2
   396c4:	mov	w2, wzr
   396c8:	mov	x29, sp
   396cc:	bl	39690 <extract_fields@@Base+0x150>
   396d0:	mov	w8, w0
   396d4:	str	w8, [x19, #16]
   396d8:	ldr	x19, [sp, #16]
   396dc:	mov	w0, #0x1                   	// #1
   396e0:	ldp	x29, x30, [sp], #32
   396e4:	ret

00000000000396e8 <aarch64_ext_regno_pair@@Base>:
   396e8:	stp	x29, x30, [sp, #-16]!
   396ec:	ldr	w8, [x1, #8]
   396f0:	mov	x29, sp
   396f4:	orr	w9, w8, #0x2
   396f8:	cmp	w9, #0x3
   396fc:	b.ne	39724 <aarch64_ext_regno_pair@@Base+0x3c>  // b.any
   39700:	sub	w8, w8, #0x1
   39704:	mov	w9, #0x38                  	// #56
   39708:	smaddl	x8, w8, w9, x3
   3970c:	ldr	w8, [x8, #40]
   39710:	mov	w0, #0x1                   	// #1
   39714:	add	w8, w8, #0x1
   39718:	str	w8, [x1, #16]
   3971c:	ldp	x29, x30, [sp], #16
   39720:	ret
   39724:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   39728:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3972c:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   39730:	add	x0, x0, #0x319
   39734:	add	x1, x1, #0x2c0
   39738:	add	x3, x3, #0x339
   3973c:	mov	w2, #0x10f                 	// #271
   39740:	bl	35ef0 <__assert_fail@plt>

0000000000039744 <aarch64_ext_regrt_sysins@@Base>:
   39744:	stp	x29, x30, [sp, #-32]!
   39748:	stp	x20, x19, [sp, #16]
   3974c:	ldr	w0, [x0, #20]
   39750:	mov	x19, x1
   39754:	mov	w1, w2
   39758:	mov	w2, wzr
   3975c:	mov	x29, sp
   39760:	mov	x20, x3
   39764:	bl	39690 <extract_fields@@Base+0x150>
   39768:	ldr	w8, [x19, #8]
   3976c:	str	w0, [x19, #16]
   39770:	cmp	w8, #0x1
   39774:	b.ne	397b4 <aarch64_ext_regrt_sysins@@Base+0x70>  // b.any
   39778:	ldr	w0, [x20, #24]
   3977c:	bl	35b40 <aarch64_get_operand_class@plt>
   39780:	cmp	w0, #0xc
   39784:	b.ne	397b4 <aarch64_ext_regrt_sysins@@Base+0x70>  // b.any
   39788:	ldr	x0, [x20, #40]
   3978c:	bl	35e30 <aarch64_sys_ins_reg_has_xt@plt>
   39790:	ldrb	w8, [x19, #48]
   39794:	ubfiz	w9, w0, #1, #1
   39798:	mov	w0, #0x1                   	// #1
   3979c:	and	w8, w8, #0xfffffffd
   397a0:	orr	w8, w9, w8
   397a4:	strb	w8, [x19, #48]
   397a8:	ldp	x20, x19, [sp, #16]
   397ac:	ldp	x29, x30, [sp], #32
   397b0:	ret
   397b4:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   397b8:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   397bc:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   397c0:	add	x0, x0, #0x3cd
   397c4:	add	x1, x1, #0x2c0
   397c8:	add	x3, x3, #0x431
   397cc:	mov	w2, #0x11e                 	// #286
   397d0:	bl	35ef0 <__assert_fail@plt>

00000000000397d4 <aarch64_ext_reglane@@Base>:
   397d4:	stp	x29, x30, [sp, #-48]!
   397d8:	stp	x22, x21, [sp, #16]
   397dc:	stp	x20, x19, [sp, #32]
   397e0:	ldr	x8, [x3, #8]
   397e4:	mov	w21, w2
   397e8:	ldr	w0, [x0, #20]
   397ec:	mov	x19, x1
   397f0:	ldr	w2, [x8, #12]
   397f4:	mov	w1, w21
   397f8:	mov	x29, sp
   397fc:	mov	x20, x3
   39800:	bl	39690 <extract_fields@@Base+0x150>
   39804:	str	w0, [x19, #16]
   39808:	ldr	x8, [x20, #8]
   3980c:	ldr	w9, [x8, #16]
   39810:	cmp	w9, #0x5a
   39814:	b.gt	39884 <aarch64_ext_reglane@@Base+0xb0>
   39818:	cmp	w9, #0xa
   3981c:	b.eq	39828 <aarch64_ext_reglane@@Base+0x54>  // b.none
   39820:	cmp	w9, #0x17
   39824:	b.ne	3992c <aarch64_ext_reglane@@Base+0x158>  // b.any
   39828:	ldr	w9, [x19]
   3982c:	cmp	w9, #0x20
   39830:	b.ne	398e0 <aarch64_ext_reglane@@Base+0x10c>  // b.any
   39834:	ldr	w8, [x8, #32]
   39838:	cmp	w8, #0x1f
   3983c:	b.ne	398e0 <aarch64_ext_reglane@@Base+0x10c>  // b.any
   39840:	ldr	w22, [x19, #8]
   39844:	cmp	w22, #0x1
   39848:	b.ne	39a34 <aarch64_ext_reglane@@Base+0x260>  // b.any
   3984c:	mov	w0, #0x28                  	// #40
   39850:	mov	w1, w21
   39854:	mov	w2, wzr
   39858:	bl	39690 <extract_fields@@Base+0x150>
   3985c:	mov	w21, w0
   39860:	mov	x0, x20
   39864:	mov	w1, w22
   39868:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   3986c:	strb	w0, [x19, #4]
   39870:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   39874:	and	w0, w0, #0xff
   39878:	bl	39acc <aarch64_ext_reglane@@Base+0x2f8>
   3987c:	lsr	w8, w21, w0
   39880:	b	399ac <aarch64_ext_reglane@@Base+0x1d8>
   39884:	cmp	w9, #0x5b
   39888:	b.eq	39998 <aarch64_ext_reglane@@Base+0x1c4>  // b.none
   3988c:	cmp	w9, #0x5d
   39890:	b.ne	3992c <aarch64_ext_reglane@@Base+0x158>  // b.any
   39894:	ldr	w1, [x19, #8]
   39898:	mov	x0, x20
   3989c:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   398a0:	and	w8, w0, #0xfe
   398a4:	cmp	w8, #0xa
   398a8:	strb	w0, [x19, #4]
   398ac:	b.ne	39a20 <aarch64_ext_reglane@@Base+0x24c>  // b.any
   398b0:	mov	w2, #0x2                   	// #2
   398b4:	mov	w3, #0x3d                  	// #61
   398b8:	mov	w4, #0x3e                  	// #62
   398bc:	mov	w0, w21
   398c0:	mov	w1, wzr
   398c4:	bl	357b0 <extract_fields@plt>
   398c8:	ldr	w8, [x19, #16]
   398cc:	mov	w9, w0
   398d0:	str	x9, [x19, #24]
   398d4:	and	w8, w8, #0x1f
   398d8:	str	w8, [x19, #16]
   398dc:	b	399b0 <aarch64_ext_reglane@@Base+0x1dc>
   398e0:	mov	w0, #0x2b                  	// #43
   398e4:	mov	w1, w21
   398e8:	mov	w2, wzr
   398ec:	bl	39690 <extract_fields@@Base+0x150>
   398f0:	mov	w20, w0
   398f4:	mov	w8, #0xfffffffe            	// #-2
   398f8:	add	w8, w8, #0x1
   398fc:	mov	w9, w20
   39900:	cmp	w8, #0x2
   39904:	lsr	w20, w20, #1
   39908:	b.gt	39910 <aarch64_ext_reglane@@Base+0x13c>
   3990c:	tbz	w9, #0, 398f8 <aarch64_ext_reglane@@Base+0x124>
   39910:	cmp	w8, #0x2
   39914:	b.gt	39a20 <aarch64_ext_reglane@@Base+0x24c>
   39918:	add	w0, w8, #0x1
   3991c:	bl	39b40 <aarch64_ext_reglane@@Base+0x36c>
   39920:	strb	w0, [x19, #4]
   39924:	str	x20, [x19, #24]
   39928:	b	399b0 <aarch64_ext_reglane@@Base+0x1dc>
   3992c:	ldr	w1, [x19, #8]
   39930:	mov	x0, x20
   39934:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   39938:	and	w8, w0, #0xff
   3993c:	cmp	w8, #0x8
   39940:	strb	w0, [x19, #4]
   39944:	b.eq	399d4 <aarch64_ext_reglane@@Base+0x200>  // b.none
   39948:	cmp	w8, #0x7
   3994c:	b.eq	399b8 <aarch64_ext_reglane@@Base+0x1e4>  // b.none
   39950:	cmp	w8, #0x6
   39954:	b.ne	39a20 <aarch64_ext_reglane@@Base+0x24c>  // b.any
   39958:	ldr	w8, [x19]
   3995c:	cmp	w8, #0x22
   39960:	b.ne	399b8 <aarch64_ext_reglane@@Base+0x1e4>  // b.any
   39964:	mov	w2, #0x3                   	// #3
   39968:	mov	w3, #0x3d                  	// #61
   3996c:	mov	w4, #0x3e                  	// #62
   39970:	mov	w5, #0x3f                  	// #63
   39974:	mov	w0, w21
   39978:	mov	w1, wzr
   3997c:	bl	357b0 <extract_fields@plt>
   39980:	ldr	w8, [x19, #16]
   39984:	mov	w9, w0
   39988:	str	x9, [x19, #24]
   3998c:	and	w8, w8, #0xf
   39990:	str	w8, [x19, #16]
   39994:	b	399ec <aarch64_ext_reglane@@Base+0x218>
   39998:	mov	w0, #0x7c                  	// #124
   3999c:	mov	w1, w21
   399a0:	mov	w2, wzr
   399a4:	bl	39690 <extract_fields@@Base+0x150>
   399a8:	mov	w8, w0
   399ac:	str	x8, [x19, #24]
   399b0:	mov	w0, #0x1                   	// #1
   399b4:	b	39a24 <aarch64_ext_reglane@@Base+0x250>
   399b8:	mov	w2, #0x2                   	// #2
   399bc:	mov	w3, #0x3d                  	// #61
   399c0:	mov	w4, #0x3e                  	// #62
   399c4:	mov	w0, w21
   399c8:	mov	w1, wzr
   399cc:	bl	357b0 <extract_fields@plt>
   399d0:	b	399e4 <aarch64_ext_reglane@@Base+0x210>
   399d4:	mov	w0, #0x3d                  	// #61
   399d8:	mov	w1, w21
   399dc:	mov	w2, wzr
   399e0:	bl	39690 <extract_fields@@Base+0x150>
   399e4:	mov	w8, w0
   399e8:	str	x8, [x19, #24]
   399ec:	ldr	x8, [x20, #8]
   399f0:	ldr	w8, [x8, #20]
   399f4:	cmp	w8, #0x50
   399f8:	b.ne	399b0 <aarch64_ext_reglane@@Base+0x1dc>  // b.any
   399fc:	ldrb	w8, [x19, #4]
   39a00:	cmp	w8, #0x6
   39a04:	b.eq	399b0 <aarch64_ext_reglane@@Base+0x1dc>  // b.none
   39a08:	ldr	x8, [x19, #24]
   39a0c:	tbnz	w8, #0, 39a20 <aarch64_ext_reglane@@Base+0x24c>
   39a10:	cmp	x8, #0x0
   39a14:	cinc	x8, x8, lt  // lt = tstop
   39a18:	asr	x8, x8, #1
   39a1c:	b	399ac <aarch64_ext_reglane@@Base+0x1d8>
   39a20:	mov	w0, wzr
   39a24:	ldp	x20, x19, [sp, #32]
   39a28:	ldp	x22, x21, [sp, #16]
   39a2c:	ldp	x29, x30, [sp], #48
   39a30:	ret
   39a34:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   39a38:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   39a3c:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   39a40:	add	x0, x0, #0xf34
   39a44:	add	x1, x1, #0x2c0
   39a48:	add	x3, x3, #0x4c7
   39a4c:	mov	w2, #0x13b                 	// #315
   39a50:	bl	35ef0 <__assert_fail@plt>
   39a54:	sub	sp, sp, #0x30
   39a58:	mov	w8, #0x38                  	// #56
   39a5c:	stp	x29, x30, [sp, #16]
   39a60:	stp	x20, x19, [sp, #32]
   39a64:	smaddl	x8, w1, w8, x0
   39a68:	ldrb	w8, [x8, #28]
   39a6c:	add	x29, sp, #0x10
   39a70:	cbnz	w8, 39aac <aarch64_ext_reglane@@Base+0x2d8>
   39a74:	ldr	x8, [x0, #8]
   39a78:	mov	w19, w1
   39a7c:	add	x3, sp, #0x8
   39a80:	mov	w2, w19
   39a84:	add	x1, x8, #0x38
   39a88:	add	x20, sp, #0x8
   39a8c:	bl	35780 <aarch64_find_best_match@plt>
   39a90:	cbz	w0, 39a9c <aarch64_ext_reglane@@Base+0x2c8>
   39a94:	sxtw	x8, w19
   39a98:	ldrb	w0, [x20, x8]
   39a9c:	ldp	x20, x19, [sp, #32]
   39aa0:	ldp	x29, x30, [sp, #16]
   39aa4:	add	sp, sp, #0x30
   39aa8:	ret
   39aac:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   39ab0:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   39ab4:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   39ab8:	add	x0, x0, #0xc54
   39abc:	add	x1, x1, #0x2c0
   39ac0:	add	x3, x3, #0xc88
   39ac4:	mov	w2, #0xf4                  	// #244
   39ac8:	bl	35ef0 <__assert_fail@plt>
   39acc:	stp	x29, x30, [sp, #-16]!
   39ad0:	cmp	w0, #0x11
   39ad4:	mov	x29, sp
   39ad8:	b.cs	39b00 <aarch64_ext_reglane@@Base+0x32c>  // b.hs, b.nlast
   39adc:	sub	w8, w0, #0x1
   39ae0:	mov	w9, #0x808b                	// #32907
   39ae4:	lsr	x9, x9, x8
   39ae8:	tbz	w9, #0, 39b20 <aarch64_ext_reglane@@Base+0x34c>
   39aec:	adrp	x9, 56000 <xexit@@Base+0x21bc>
   39af0:	add	x9, x9, #0x493
   39af4:	ldrb	w0, [x9, x8]
   39af8:	ldp	x29, x30, [sp], #16
   39afc:	ret
   39b00:	adrp	x0, 58000 <fields@@Base+0x1650>
   39b04:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   39b08:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   39b0c:	add	x0, x0, #0xd9c
   39b10:	add	x1, x1, #0xc14
   39b14:	add	x3, x3, #0xd57
   39b18:	mov	w2, #0x200                 	// #512
   39b1c:	bl	35ef0 <__assert_fail@plt>
   39b20:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   39b24:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   39b28:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   39b2c:	add	x0, x0, #0xd7c
   39b30:	add	x1, x1, #0xc14
   39b34:	add	x3, x3, #0xd57
   39b38:	mov	w2, #0x203                 	// #515
   39b3c:	bl	35ef0 <__assert_fail@plt>
   39b40:	stp	x29, x30, [sp, #-32]!
   39b44:	cmp	w0, #0x4
   39b48:	stp	x20, x19, [sp, #16]
   39b4c:	mov	x29, sp
   39b50:	b.hi	39b7c <aarch64_ext_reglane@@Base+0x3a8>  // b.pmore
   39b54:	add	w20, w0, #0x5
   39b58:	mov	w19, w0
   39b5c:	mov	w0, w20
   39b60:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   39b64:	cmp	w0, w19
   39b68:	b.ne	39b7c <aarch64_ext_reglane@@Base+0x3a8>  // b.any
   39b6c:	mov	w0, w20
   39b70:	ldp	x20, x19, [sp, #16]
   39b74:	ldp	x29, x30, [sp], #32
   39b78:	ret
   39b7c:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   39b80:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   39b84:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   39b88:	add	x0, x0, #0xcd3
   39b8c:	add	x1, x1, #0x2c0
   39b90:	add	x3, x3, #0xd1d
   39b94:	mov	w2, #0xe6                  	// #230
   39b98:	bl	35ef0 <__assert_fail@plt>

0000000000039b9c <aarch64_ext_reglist@@Base>:
   39b9c:	stp	x29, x30, [sp, #-48]!
   39ba0:	stp	x20, x19, [sp, #32]
   39ba4:	ldr	w0, [x0, #20]
   39ba8:	mov	w19, w2
   39bac:	mov	x20, x1
   39bb0:	mov	w1, w2
   39bb4:	mov	w2, wzr
   39bb8:	str	x21, [sp, #16]
   39bbc:	mov	x29, sp
   39bc0:	bl	39690 <extract_fields@@Base+0x150>
   39bc4:	ldrh	w21, [x20, #16]
   39bc8:	mov	w1, w19
   39bcc:	mov	w2, wzr
   39bd0:	bfxil	w21, w0, #0, #5
   39bd4:	mov	w0, #0x1b                  	// #27
   39bd8:	strh	w21, [x20, #16]
   39bdc:	bl	39690 <extract_fields@@Base+0x150>
   39be0:	lsl	w8, w0, #5
   39be4:	add	w8, w8, #0x20
   39be8:	and	w9, w21, #0xffffff1f
   39bec:	and	w8, w8, #0xe0
   39bf0:	orr	w8, w8, w9
   39bf4:	strh	w8, [x20, #16]
   39bf8:	ldp	x20, x19, [sp, #32]
   39bfc:	ldr	x21, [sp, #16]
   39c00:	mov	w0, #0x1                   	// #1
   39c04:	ldp	x29, x30, [sp], #48
   39c08:	ret

0000000000039c0c <aarch64_ext_ldst_reglist@@Base>:
   39c0c:	stp	x29, x30, [sp, #-64]!
   39c10:	stp	x22, x21, [sp, #32]
   39c14:	stp	x20, x19, [sp, #48]
   39c18:	ldr	x0, [x3, #8]
   39c1c:	str	x23, [sp, #16]
   39c20:	mov	x29, sp
   39c24:	mov	w21, w2
   39c28:	mov	x19, x1
   39c2c:	bl	39cd8 <aarch64_ext_ldst_reglist@@Base+0xcc>
   39c30:	mov	w20, w0
   39c34:	mov	w0, #0xc                   	// #12
   39c38:	mov	w1, w21
   39c3c:	mov	w2, wzr
   39c40:	mov	w23, #0xc                   	// #12
   39c44:	bl	39690 <extract_fields@@Base+0x150>
   39c48:	ldrh	w22, [x19, #16]
   39c4c:	mov	w1, w21
   39c50:	mov	w2, wzr
   39c54:	bfxil	w22, w0, #0, #5
   39c58:	mov	w0, #0x18                  	// #24
   39c5c:	strh	w22, [x19, #16]
   39c60:	bl	39690 <extract_fields@@Base+0x150>
   39c64:	cmp	w0, #0xa
   39c68:	mov	w8, wzr
   39c6c:	b.hi	39cc0 <aarch64_ext_ldst_reglist@@Base+0xb4>  // b.pmore
   39c70:	adrp	x8, 55000 <xexit@@Base+0x11bc>
   39c74:	add	x8, x8, #0x220
   39c78:	umaddl	x9, w0, w23, x8
   39c7c:	ldr	w9, [x9, #8]
   39c80:	cmp	w20, w9
   39c84:	b.ne	39c98 <aarch64_ext_ldst_reglist@@Base+0x8c>  // b.any
   39c88:	mov	w9, w0
   39c8c:	mov	w10, #0x5dd                 	// #1501
   39c90:	lsr	x10, x10, x9
   39c94:	tbnz	w10, #0, 39ca0 <aarch64_ext_ldst_reglist@@Base+0x94>
   39c98:	mov	w8, wzr
   39c9c:	b	39cc0 <aarch64_ext_ldst_reglist@@Base+0xb4>
   39ca0:	mov	w10, #0xc                   	// #12
   39ca4:	madd	x8, x9, x10, x8
   39ca8:	ldrh	w8, [x8, #4]
   39cac:	and	w9, w22, #0xffffff1f
   39cb0:	ubfiz	w8, w8, #5, #3
   39cb4:	orr	w8, w8, w9
   39cb8:	strh	w8, [x19, #16]
   39cbc:	mov	w8, #0x1                   	// #1
   39cc0:	ldp	x20, x19, [sp, #48]
   39cc4:	ldp	x22, x21, [sp, #32]
   39cc8:	ldr	x23, [sp, #16]
   39ccc:	mov	w0, w8
   39cd0:	ldp	x29, x30, [sp], #64
   39cd4:	ret
   39cd8:	ldrb	w8, [x0, #123]
   39cdc:	and	w0, w8, #0x7
   39ce0:	ret

0000000000039ce4 <aarch64_ext_ldst_reglist_r@@Base>:
   39ce4:	stp	x29, x30, [sp, #-48]!
   39ce8:	stp	x22, x21, [sp, #16]
   39cec:	stp	x20, x19, [sp, #32]
   39cf0:	mov	w21, w2
   39cf4:	mov	x19, x1
   39cf8:	mov	w0, #0xc                   	// #12
   39cfc:	mov	w1, w2
   39d00:	mov	w2, wzr
   39d04:	mov	x29, sp
   39d08:	mov	x20, x3
   39d0c:	bl	39690 <extract_fields@@Base+0x150>
   39d10:	ldrh	w22, [x19, #16]
   39d14:	mov	w1, w21
   39d18:	mov	w2, wzr
   39d1c:	bfxil	w22, w0, #0, #5
   39d20:	mov	w0, #0x1f                  	// #31
   39d24:	strh	w22, [x19, #16]
   39d28:	bl	39690 <extract_fields@@Base+0x150>
   39d2c:	ldr	x8, [x20, #8]
   39d30:	mov	w20, w0
   39d34:	mov	x0, x8
   39d38:	bl	39cd8 <aarch64_ext_ldst_reglist@@Base+0xcc>
   39d3c:	and	w8, w0, #0x7
   39d40:	sub	w10, w8, #0x1
   39d44:	mov	w9, w22
   39d48:	and	w10, w10, #0xffff
   39d4c:	bfi	w9, w0, #5, #3
   39d50:	cmp	w10, #0x4
   39d54:	strh	w9, [x19, #16]
   39d58:	b.cs	39d8c <aarch64_ext_ldst_reglist_r@@Base+0xa8>  // b.hs, b.nlast
   39d5c:	cmp	w20, #0x1
   39d60:	b.ne	39d78 <aarch64_ext_ldst_reglist_r@@Base+0x94>  // b.any
   39d64:	cmp	w8, #0x1
   39d68:	b.ne	39d78 <aarch64_ext_ldst_reglist_r@@Base+0x94>  // b.any
   39d6c:	and	w8, w22, #0xffffff1f
   39d70:	orr	w8, w8, #0x40
   39d74:	strh	w8, [x19, #16]
   39d78:	ldp	x20, x19, [sp, #32]
   39d7c:	ldp	x22, x21, [sp, #16]
   39d80:	mov	w0, #0x1                   	// #1
   39d84:	ldp	x29, x30, [sp], #48
   39d88:	ret
   39d8c:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   39d90:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   39d94:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   39d98:	add	x0, x0, #0x558
   39d9c:	add	x1, x1, #0x2c0
   39da0:	add	x3, x3, #0x593
   39da4:	mov	w2, #0x1e5                 	// #485
   39da8:	bl	35ef0 <__assert_fail@plt>

0000000000039dac <aarch64_ext_ldst_elemlist@@Base>:
   39dac:	stp	x29, x30, [sp, #-64]!
   39db0:	stp	x22, x21, [sp, #32]
   39db4:	stp	x20, x19, [sp, #48]
   39db8:	mov	x29, sp
   39dbc:	mov	w22, w2
   39dc0:	mov	x19, x1
   39dc4:	mov	w0, #0xc                   	// #12
   39dc8:	mov	w1, w2
   39dcc:	mov	w2, wzr
   39dd0:	str	x23, [sp, #16]
   39dd4:	mov	x20, x3
   39dd8:	str	xzr, [x29, #24]
   39ddc:	bl	39690 <extract_fields@@Base+0x150>
   39de0:	ldrh	w8, [x19, #16]
   39de4:	add	x3, x29, #0x18
   39de8:	mov	w1, #0x1                   	// #1
   39dec:	mov	w2, #0x2                   	// #2
   39df0:	bfxil	w8, w0, #0, #5
   39df4:	mov	w0, #0x1a                  	// #26
   39df8:	strh	w8, [x19, #16]
   39dfc:	bl	39f24 <aarch64_ext_ldst_elemlist@@Base+0x178>
   39e00:	add	x0, x29, #0x18
   39e04:	mov	w1, w22
   39e08:	mov	w2, wzr
   39e0c:	bl	39f60 <aarch64_ext_ldst_elemlist@@Base+0x1b4>
   39e10:	mov	w23, w0
   39e14:	mov	w2, #0x3                   	// #3
   39e18:	mov	w3, #0xb                   	// #11
   39e1c:	mov	w4, #0x1f                  	// #31
   39e20:	mov	w5, #0x9                   	// #9
   39e24:	mov	w0, w22
   39e28:	mov	w1, wzr
   39e2c:	bl	357b0 <extract_fields@plt>
   39e30:	cmp	w23, #0x2
   39e34:	mov	w21, w0
   39e38:	b.eq	39e6c <aarch64_ext_ldst_elemlist@@Base+0xc0>  // b.none
   39e3c:	cmp	w23, #0x1
   39e40:	b.eq	39e58 <aarch64_ext_ldst_elemlist@@Base+0xac>  // b.none
   39e44:	mov	w0, wzr
   39e48:	cbnz	w23, 39ec8 <aarch64_ext_ldst_elemlist@@Base+0x11c>
   39e4c:	mov	w8, #0x5                   	// #5
   39e50:	strb	w8, [x19, #4]
   39e54:	b	39e80 <aarch64_ext_ldst_elemlist@@Base+0xd4>
   39e58:	tbnz	w21, #0, 39ec4 <aarch64_ext_ldst_elemlist@@Base+0x118>
   39e5c:	mov	w8, #0x6                   	// #6
   39e60:	strb	w8, [x19, #4]
   39e64:	lsr	w21, w21, #1
   39e68:	b	39e80 <aarch64_ext_ldst_elemlist@@Base+0xd4>
   39e6c:	tbnz	w21, #1, 39ec4 <aarch64_ext_ldst_elemlist@@Base+0x118>
   39e70:	tbnz	w21, #0, 39edc <aarch64_ext_ldst_elemlist@@Base+0x130>
   39e74:	mov	w8, #0x7                   	// #7
   39e78:	strb	w8, [x19, #4]
   39e7c:	lsr	w21, w21, #2
   39e80:	ldrh	w8, [x19, #16]
   39e84:	mov	w9, w21
   39e88:	str	x9, [x19, #24]
   39e8c:	and	w8, w8, #0xfffffe1f
   39e90:	orr	w21, w8, #0x100
   39e94:	strh	w21, [x19, #16]
   39e98:	ldr	x0, [x20, #8]
   39e9c:	bl	39cd8 <aarch64_ext_ldst_reglist@@Base+0xcc>
   39ea0:	and	w8, w0, #0x7
   39ea4:	sub	w8, w8, #0x1
   39ea8:	and	w8, w8, #0xffff
   39eac:	bfi	w21, w0, #5, #3
   39eb0:	cmp	w8, #0x4
   39eb4:	strh	w21, [x19, #16]
   39eb8:	b.cs	39f04 <aarch64_ext_ldst_elemlist@@Base+0x158>  // b.hs, b.nlast
   39ebc:	mov	w0, #0x1                   	// #1
   39ec0:	b	39ec8 <aarch64_ext_ldst_elemlist@@Base+0x11c>
   39ec4:	mov	w0, wzr
   39ec8:	ldp	x20, x19, [sp, #48]
   39ecc:	ldp	x22, x21, [sp, #32]
   39ed0:	ldr	x23, [sp, #16]
   39ed4:	ldp	x29, x30, [sp], #64
   39ed8:	ret
   39edc:	mov	w0, #0x1f                  	// #31
   39ee0:	mov	w1, w22
   39ee4:	mov	w2, wzr
   39ee8:	bl	39690 <extract_fields@@Base+0x150>
   39eec:	mov	w8, w0
   39ef0:	mov	w0, wzr
   39ef4:	cbnz	w8, 39ec8 <aarch64_ext_ldst_elemlist@@Base+0x11c>
   39ef8:	mov	w8, #0x8                   	// #8
   39efc:	lsr	w21, w21, #3
   39f00:	b	39e50 <aarch64_ext_ldst_elemlist@@Base+0xa4>
   39f04:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   39f08:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   39f0c:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   39f10:	add	x0, x0, #0x558
   39f14:	add	x1, x1, #0x2c0
   39f18:	add	x3, x3, #0x62b
   39f1c:	mov	w2, #0x22d                 	// #557
   39f20:	bl	35ef0 <__assert_fail@plt>
   39f24:	cmp	w2, #0x1
   39f28:	b.lt	39f5c <aarch64_ext_ldst_elemlist@@Base+0x1b0>  // b.tstop
   39f2c:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   39f30:	ldr	x9, [x9, #3944]
   39f34:	mov	w8, w0
   39f38:	add	w11, w2, w1
   39f3c:	add	x10, x9, x8, lsl #3
   39f40:	ldr	w10, [x10, #4]
   39f44:	cmp	w11, w10
   39f48:	b.gt	39f5c <aarch64_ext_ldst_elemlist@@Base+0x1b0>
   39f4c:	lsl	x8, x8, #3
   39f50:	ldr	w8, [x9, x8]
   39f54:	add	w8, w8, w1
   39f58:	stp	w8, w2, [x3]
   39f5c:	ret
   39f60:	stp	x29, x30, [sp, #-32]!
   39f64:	str	x19, [sp, #16]
   39f68:	ldp	w8, w0, [x0]
   39f6c:	bic	w9, w1, w2
   39f70:	mov	x29, sp
   39f74:	lsr	w19, w9, w8
   39f78:	bl	3c708 <print_aarch64_disassembler_options@@Base+0xe4>
   39f7c:	and	w0, w0, w19
   39f80:	ldr	x19, [sp, #16]
   39f84:	ldp	x29, x30, [sp], #32
   39f88:	ret

0000000000039f8c <aarch64_ext_advsimd_imm_shift@@Base>:
   39f8c:	stp	x29, x30, [sp, #-64]!
   39f90:	stp	x24, x23, [sp, #16]
   39f94:	stp	x22, x21, [sp, #32]
   39f98:	stp	x20, x19, [sp, #48]
   39f9c:	ldr	x8, [x3, #8]
   39fa0:	mov	w21, w2
   39fa4:	mov	x19, x1
   39fa8:	mov	w0, #0x36                  	// #54
   39fac:	ldr	w23, [x8, #16]
   39fb0:	mov	w1, w2
   39fb4:	mov	w2, wzr
   39fb8:	mov	x29, sp
   39fbc:	bl	39690 <extract_fields@@Base+0x150>
   39fc0:	cbz	w0, 3a088 <aarch64_ext_advsimd_imm_shift@@Base+0xfc>
   39fc4:	mov	w22, w0
   39fc8:	mov	w2, #0x2                   	// #2
   39fcc:	mov	w3, #0x36                  	// #54
   39fd0:	mov	w4, #0x35                  	// #53
   39fd4:	mov	w0, w21
   39fd8:	mov	w1, wzr
   39fdc:	bl	357b0 <extract_fields@plt>
   39fe0:	mov	w20, w0
   39fe4:	mov	w9, #0xfffffffc            	// #-4
   39fe8:	mov	w24, #0x8                   	// #8
   39fec:	add	w8, w9, #0x1
   39ff0:	sub	w24, w24, #0x2
   39ff4:	cbz	w9, 3a008 <aarch64_ext_advsimd_imm_shift@@Base+0x7c>
   39ff8:	mov	w10, w22
   39ffc:	lsl	w22, w22, #1
   3a000:	mov	w9, w8
   3a004:	tbz	w10, #3, 39fec <aarch64_ext_advsimd_imm_shift@@Base+0x60>
   3a008:	cmp	w23, #0x1a
   3a00c:	b.eq	3a018 <aarch64_ext_advsimd_imm_shift@@Base+0x8c>  // b.none
   3a010:	cmp	w23, #0xe
   3a014:	b.ne	3a09c <aarch64_ext_advsimd_imm_shift@@Base+0x110>  // b.any
   3a018:	ldr	w9, [x19]
   3a01c:	sub	w9, w9, #0x2b
   3a020:	cmp	w9, #0x2
   3a024:	b.cs	3a09c <aarch64_ext_advsimd_imm_shift@@Base+0x110>  // b.hs, b.nlast
   3a028:	cmp	w23, #0xe
   3a02c:	neg	w22, w8
   3a030:	b.ne	3a050 <aarch64_ext_advsimd_imm_shift@@Base+0xc4>  // b.any
   3a034:	mov	w0, #0xb                   	// #11
   3a038:	mov	w1, w21
   3a03c:	mov	w2, wzr
   3a040:	bl	39690 <extract_fields@@Base+0x150>
   3a044:	orr	w0, w0, w24
   3a048:	bl	3a0bc <aarch64_ext_advsimd_imm_shift@@Base+0x130>
   3a04c:	b	3a058 <aarch64_ext_advsimd_imm_shift@@Base+0xcc>
   3a050:	mov	w0, w22
   3a054:	bl	39b40 <aarch64_ext_reglane@@Base+0x36c>
   3a058:	ldr	w8, [x19]
   3a05c:	mov	w9, #0x10                  	// #16
   3a060:	mov	w10, #0x8                   	// #8
   3a064:	lsl	w9, w9, w22
   3a068:	lsl	w10, w10, w22
   3a06c:	cmp	w8, #0x2c
   3a070:	csel	w8, w20, w10, eq  // eq = none
   3a074:	csel	w9, w9, w20, eq  // eq = none
   3a078:	strb	w0, [x19, #4]
   3a07c:	sub	w8, w9, w8
   3a080:	mov	w0, #0x1                   	// #1
   3a084:	str	x8, [x19, #16]
   3a088:	ldp	x20, x19, [sp, #48]
   3a08c:	ldp	x22, x21, [sp, #32]
   3a090:	ldp	x24, x23, [sp, #16]
   3a094:	ldp	x29, x30, [sp], #64
   3a098:	ret
   3a09c:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   3a0a0:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a0a4:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a0a8:	add	x0, x0, #0x6c2
   3a0ac:	add	x1, x1, #0x2c0
   3a0b0:	add	x3, x3, #0x73d
   3a0b4:	mov	w2, #0x24b                 	// #587
   3a0b8:	bl	35ef0 <__assert_fail@plt>
   3a0bc:	stp	x29, x30, [sp, #-32]!
   3a0c0:	add	w8, w0, #0xd
   3a0c4:	add	w9, w0, #0xe
   3a0c8:	cmp	w8, #0xe
   3a0cc:	stp	x20, x19, [sp, #16]
   3a0d0:	csel	w19, w9, w8, hi  // hi = pmore
   3a0d4:	cmp	w0, #0x8
   3a0d8:	mov	x29, sp
   3a0dc:	b.hi	3a104 <aarch64_ext_advsimd_imm_shift@@Base+0x178>  // b.pmore
   3a0e0:	mov	w20, w0
   3a0e4:	mov	w0, w19
   3a0e8:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   3a0ec:	cmp	w0, w20
   3a0f0:	b.ne	3a104 <aarch64_ext_advsimd_imm_shift@@Base+0x178>  // b.any
   3a0f4:	mov	w0, w19
   3a0f8:	ldp	x20, x19, [sp, #16]
   3a0fc:	ldp	x29, x30, [sp], #32
   3a100:	ret
   3a104:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   3a108:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a10c:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a110:	add	x0, x0, #0xd65
   3a114:	add	x1, x1, #0x2c0
   3a118:	add	x3, x3, #0xdaf
   3a11c:	mov	w2, #0xdb                  	// #219
   3a120:	bl	35ef0 <__assert_fail@plt>

000000000003a124 <aarch64_ext_shll_imm@@Base>:
   3a124:	stp	x29, x30, [sp, #-32]!
   3a128:	str	x19, [sp, #16]
   3a12c:	mov	x19, x1
   3a130:	mov	w0, #0x8                   	// #8
   3a134:	mov	w1, w2
   3a138:	mov	w2, wzr
   3a13c:	mov	x29, sp
   3a140:	bl	39690 <extract_fields@@Base+0x150>
   3a144:	cmp	w0, #0x2
   3a148:	mov	w8, wzr
   3a14c:	b.hi	3a164 <aarch64_ext_shll_imm@@Base+0x40>  // b.pmore
   3a150:	adrp	x8, 55000 <xexit@@Base+0x11bc>
   3a154:	add	x8, x8, #0x2a8
   3a158:	ldr	x8, [x8, w0, sxtw #3]
   3a15c:	str	x8, [x19, #16]
   3a160:	mov	w8, #0x1                   	// #1
   3a164:	ldr	x19, [sp, #16]
   3a168:	mov	w0, w8
   3a16c:	ldp	x29, x30, [sp], #32
   3a170:	ret

000000000003a174 <aarch64_ext_imm@@Base>:
   3a174:	stp	x29, x30, [sp, #-48]!
   3a178:	stp	x20, x19, [sp, #32]
   3a17c:	mov	x19, x1
   3a180:	mov	w1, w2
   3a184:	str	x21, [sp, #16]
   3a188:	mov	x29, sp
   3a18c:	mov	x20, x0
   3a190:	bl	3a20c <aarch64_ext_imm@@Base+0x98>
   3a194:	mov	w21, w0
   3a198:	mov	x0, x20
   3a19c:	bl	3a284 <aarch64_ext_imm@@Base+0x110>
   3a1a0:	cbz	w0, 3a1bc <aarch64_ext_imm@@Base+0x48>
   3a1a4:	mov	x0, x20
   3a1a8:	bl	3a2e4 <aarch64_ext_imm@@Base+0x170>
   3a1ac:	sub	w1, w0, #0x1
   3a1b0:	mov	w0, w21
   3a1b4:	bl	3a290 <aarch64_ext_imm@@Base+0x11c>
   3a1b8:	mov	x21, x0
   3a1bc:	mov	x0, x20
   3a1c0:	bl	3a358 <aarch64_ext_imm@@Base+0x1e4>
   3a1c4:	cbz	w0, 3a1d0 <aarch64_ext_imm@@Base+0x5c>
   3a1c8:	lsl	x8, x21, #2
   3a1cc:	b	3a1e4 <aarch64_ext_imm@@Base+0x70>
   3a1d0:	mov	x0, x20
   3a1d4:	bl	3a364 <aarch64_ext_imm@@Base+0x1f0>
   3a1d8:	lsl	x8, x21, #4
   3a1dc:	cmp	w0, #0x0
   3a1e0:	csel	x8, x21, x8, eq  // eq = none
   3a1e4:	ldr	w9, [x19]
   3a1e8:	lsl	x10, x8, #12
   3a1ec:	ldr	x21, [sp, #16]
   3a1f0:	mov	w0, #0x1                   	// #1
   3a1f4:	cmp	w9, #0x4e
   3a1f8:	csel	x8, x10, x8, eq  // eq = none
   3a1fc:	str	x8, [x19, #16]
   3a200:	ldp	x20, x19, [sp, #32]
   3a204:	ldp	x29, x30, [sp], #48
   3a208:	ret
   3a20c:	stp	x29, x30, [sp, #-64]!
   3a210:	str	x23, [sp, #16]
   3a214:	stp	x22, x21, [sp, #32]
   3a218:	stp	x20, x19, [sp, #48]
   3a21c:	adrp	x22, 99000 <aarch64_operands@@Base+0x16d20>
   3a220:	ldr	x22, [x22, #3944]
   3a224:	mov	x8, x0
   3a228:	mov	w19, w1
   3a22c:	mov	x20, xzr
   3a230:	mov	w0, wzr
   3a234:	add	x21, x8, #0x14
   3a238:	mov	x29, sp
   3a23c:	ldr	w8, [x21, x20]
   3a240:	cbz	w8, 3a270 <aarch64_ext_imm@@Base+0xfc>
   3a244:	add	x9, x22, x8, lsl #3
   3a248:	ldr	w9, [x9, #4]
   3a24c:	mov	w1, w19
   3a250:	mov	w2, wzr
   3a254:	lsl	w23, w0, w9
   3a258:	mov	w0, w8
   3a25c:	bl	39690 <extract_fields@@Base+0x150>
   3a260:	add	x20, x20, #0x4
   3a264:	cmp	w20, #0x10
   3a268:	orr	w0, w23, w0
   3a26c:	b.ne	3a23c <aarch64_ext_imm@@Base+0xc8>  // b.any
   3a270:	ldp	x20, x19, [sp, #48]
   3a274:	ldp	x22, x21, [sp, #32]
   3a278:	ldr	x23, [sp, #16]
   3a27c:	ldp	x29, x30, [sp], #64
   3a280:	ret
   3a284:	ldr	w8, [x0, #16]
   3a288:	ubfx	w0, w8, #2, #1
   3a28c:	ret
   3a290:	cmp	w1, #0x20
   3a294:	b.cs	3a2bc <aarch64_ext_imm@@Base+0x148>  // b.hs, b.nlast
   3a298:	mov	w9, #0x1                   	// #1
   3a29c:	lsl	x9, x9, x1
   3a2a0:	lsl	w10, w9, #1
   3a2a4:	mov	w8, w0
   3a2a8:	sub	w10, w10, #0x1
   3a2ac:	and	x8, x10, x8
   3a2b0:	eor	x8, x8, x9
   3a2b4:	sub	x0, x8, x9
   3a2b8:	ret
   3a2bc:	stp	x29, x30, [sp, #-16]!
   3a2c0:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   3a2c4:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a2c8:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a2cc:	add	x0, x0, #0xdf7
   3a2d0:	add	x1, x1, #0x2c0
   3a2d4:	add	x3, x3, #0xdfe
   3a2d8:	mov	w2, #0xba                  	// #186
   3a2dc:	mov	x29, sp
   3a2e0:	bl	35ef0 <__assert_fail@plt>
   3a2e4:	stp	x29, x30, [sp, #-16]!
   3a2e8:	ldr	w9, [x0, #20]
   3a2ec:	mov	x29, sp
   3a2f0:	cbz	w9, 3a320 <aarch64_ext_imm@@Base+0x1ac>
   3a2f4:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   3a2f8:	ldr	x10, [x10, #3944]
   3a2fc:	mov	x8, x0
   3a300:	mov	w0, wzr
   3a304:	add	x8, x8, #0x18
   3a308:	add	x9, x10, w9, uxtw #3
   3a30c:	ldr	w11, [x9, #4]
   3a310:	ldr	w9, [x8], #4
   3a314:	add	w0, w11, w0
   3a318:	cbnz	w9, 3a308 <aarch64_ext_imm@@Base+0x194>
   3a31c:	b	3a324 <aarch64_ext_imm@@Base+0x1b0>
   3a320:	mov	w0, wzr
   3a324:	sub	w8, w0, #0x1
   3a328:	cmp	w8, #0x1f
   3a32c:	b.cs	3a338 <aarch64_ext_imm@@Base+0x1c4>  // b.hs, b.nlast
   3a330:	ldp	x29, x30, [sp], #16
   3a334:	ret
   3a338:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   3a33c:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   3a340:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a344:	add	x0, x0, #0xe2f
   3a348:	add	x1, x1, #0xc14
   3a34c:	add	x3, x3, #0xe47
   3a350:	mov	w2, #0x12e                 	// #302
   3a354:	bl	35ef0 <__assert_fail@plt>
   3a358:	ldr	w8, [x0, #16]
   3a35c:	ubfx	w0, w8, #3, #1
   3a360:	ret
   3a364:	ldr	w8, [x0, #16]
   3a368:	ubfx	w0, w8, #9, #1
   3a36c:	ret

000000000003a370 <aarch64_ext_imm_half@@Base>:
   3a370:	stp	x29, x30, [sp, #-32]!
   3a374:	stp	x20, x19, [sp, #16]
   3a378:	mov	x29, sp
   3a37c:	mov	w19, w2
   3a380:	mov	x20, x1
   3a384:	bl	35b50 <aarch64_ext_imm@plt>
   3a388:	mov	w8, #0x5                   	// #5
   3a38c:	mov	w0, #0x20                  	// #32
   3a390:	mov	w1, w19
   3a394:	mov	w2, wzr
   3a398:	str	w8, [x20, #32]
   3a39c:	bl	39690 <extract_fields@@Base+0x150>
   3a3a0:	lsl	w8, w0, #4
   3a3a4:	str	x8, [x20, #40]
   3a3a8:	ldp	x20, x19, [sp, #16]
   3a3ac:	mov	w0, #0x1                   	// #1
   3a3b0:	ldp	x29, x30, [sp], #32
   3a3b4:	ret

000000000003a3b8 <aarch64_ext_advsimd_imm_modified@@Base>:
   3a3b8:	stp	x29, x30, [sp, #-64]!
   3a3bc:	stp	x22, x21, [sp, #32]
   3a3c0:	stp	x20, x19, [sp, #48]
   3a3c4:	mov	x29, sp
   3a3c8:	ldrb	w21, [x3, #28]
   3a3cc:	str	xzr, [x29, #24]
   3a3d0:	ldr	w8, [x1, #8]
   3a3d4:	str	x23, [sp, #16]
   3a3d8:	cmp	w8, #0x1
   3a3dc:	b.ne	3a58c <aarch64_ext_advsimd_imm_modified@@Base+0x1d4>  // b.any
   3a3e0:	ldr	w8, [x1]
   3a3e4:	mov	x22, x3
   3a3e8:	mov	x19, x1
   3a3ec:	mov	w20, w2
   3a3f0:	cmp	w8, #0x2f
   3a3f4:	b.ne	3a404 <aarch64_ext_advsimd_imm_modified@@Base+0x4c>  // b.any
   3a3f8:	ldrb	w8, [x19, #24]
   3a3fc:	orr	w8, w8, #0x1
   3a400:	strb	w8, [x19, #24]
   3a404:	mov	w2, #0x2                   	// #2
   3a408:	mov	w3, #0x4                   	// #4
   3a40c:	mov	w4, #0x3                   	// #3
   3a410:	mov	w0, w20
   3a414:	mov	w1, wzr
   3a418:	bl	357b0 <extract_fields@plt>
   3a41c:	ldrb	w8, [x19, #24]
   3a420:	mov	w23, w0
   3a424:	tbnz	w8, #0, 3a474 <aarch64_ext_advsimd_imm_modified@@Base+0xbc>
   3a428:	mov	w0, w21
   3a42c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3a430:	and	w8, w0, #0xff
   3a434:	cmp	w8, #0x8
   3a438:	b.ne	3a474 <aarch64_ext_advsimd_imm_modified@@Base+0xbc>  // b.any
   3a43c:	mov	x9, xzr
   3a440:	mov	x10, xzr
   3a444:	mov	x8, xzr
   3a448:	mov	w11, #0xff                  	// #255
   3a44c:	lsr	w13, w23, w10
   3a450:	lsl	x12, x11, x9
   3a454:	tst	w13, #0x1
   3a458:	add	x10, x10, #0x1
   3a45c:	csel	x12, xzr, x12, eq  // eq = none
   3a460:	cmp	x10, #0x8
   3a464:	orr	x8, x12, x8
   3a468:	add	x9, x9, #0x8
   3a46c:	b.ne	3a44c <aarch64_ext_advsimd_imm_modified@@Base+0x94>  // b.any
   3a470:	b	3a478 <aarch64_ext_advsimd_imm_modified@@Base+0xc0>
   3a474:	mov	x8, x23
   3a478:	ldr	w1, [x19, #8]
   3a47c:	mov	x0, x22
   3a480:	str	x8, [x19, #16]
   3a484:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   3a488:	and	w8, w0, #0xff
   3a48c:	cmp	w8, #0x22
   3a490:	strb	w0, [x19, #4]
   3a494:	b.eq	3a4e0 <aarch64_ext_advsimd_imm_modified@@Base+0x128>  // b.none
   3a498:	cmp	w8, #0x21
   3a49c:	b.eq	3a4ac <aarch64_ext_advsimd_imm_modified@@Base+0xf4>  // b.none
   3a4a0:	cbnz	w8, 3a56c <aarch64_ext_advsimd_imm_modified@@Base+0x1b4>
   3a4a4:	str	wzr, [x19, #32]
   3a4a8:	b	3a554 <aarch64_ext_advsimd_imm_modified@@Base+0x19c>
   3a4ac:	mov	w8, #0x5                   	// #5
   3a4b0:	mov	w0, w21
   3a4b4:	str	w8, [x19, #32]
   3a4b8:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3a4bc:	and	w8, w0, #0xff
   3a4c0:	cmp	w8, #0x1
   3a4c4:	b.eq	3a528 <aarch64_ext_advsimd_imm_modified@@Base+0x170>  // b.none
   3a4c8:	cmp	w8, #0x4
   3a4cc:	b.eq	3a520 <aarch64_ext_advsimd_imm_modified@@Base+0x168>  // b.none
   3a4d0:	cmp	w8, #0x2
   3a4d4:	b.ne	3a5ac <aarch64_ext_advsimd_imm_modified@@Base+0x1f4>  // b.any
   3a4d8:	mov	w2, #0x1                   	// #1
   3a4dc:	b	3a52c <aarch64_ext_advsimd_imm_modified@@Base+0x174>
   3a4e0:	mov	w8, #0x1                   	// #1
   3a4e4:	add	x3, x29, #0x18
   3a4e8:	mov	w0, #0x19                  	// #25
   3a4ec:	mov	w2, #0x1                   	// #1
   3a4f0:	mov	w1, wzr
   3a4f4:	str	w8, [x19, #32]
   3a4f8:	bl	39f24 <aarch64_ext_ldst_elemlist@@Base+0x178>
   3a4fc:	add	x0, x29, #0x18
   3a500:	mov	w1, w20
   3a504:	mov	w2, wzr
   3a508:	bl	39f60 <aarch64_ext_ldst_elemlist@@Base+0x1b4>
   3a50c:	cmp	w0, #0x0
   3a510:	mov	w8, #0x10                  	// #16
   3a514:	mov	w9, #0x8                   	// #8
   3a518:	csel	x8, x9, x8, eq  // eq = none
   3a51c:	b	3a550 <aarch64_ext_advsimd_imm_modified@@Base+0x198>
   3a520:	mov	w2, #0x2                   	// #2
   3a524:	b	3a52c <aarch64_ext_advsimd_imm_modified@@Base+0x174>
   3a528:	mov	w2, wzr
   3a52c:	add	x3, x29, #0x18
   3a530:	mov	w0, #0x19                  	// #25
   3a534:	mov	w1, #0x1                   	// #1
   3a538:	bl	39f24 <aarch64_ext_ldst_elemlist@@Base+0x178>
   3a53c:	add	x0, x29, #0x18
   3a540:	mov	w1, w20
   3a544:	mov	w2, wzr
   3a548:	bl	39f60 <aarch64_ext_ldst_elemlist@@Base+0x1b4>
   3a54c:	lsl	w8, w0, #3
   3a550:	str	x8, [x19, #40]
   3a554:	ldp	x20, x19, [sp, #48]
   3a558:	ldp	x22, x21, [sp, #32]
   3a55c:	ldr	x23, [sp, #16]
   3a560:	mov	w0, #0x1                   	// #1
   3a564:	ldp	x29, x30, [sp], #64
   3a568:	ret
   3a56c:	adrp	x0, 58000 <fields@@Base+0x1650>
   3a570:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a574:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a578:	add	x0, x0, #0xd9c
   3a57c:	add	x1, x1, #0x2c0
   3a580:	add	x3, x3, #0x7d8
   3a584:	mov	w2, #0x2f1                 	// #753
   3a588:	bl	35ef0 <__assert_fail@plt>
   3a58c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3a590:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a594:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a598:	add	x0, x0, #0xf34
   3a59c:	add	x1, x1, #0x2c0
   3a5a0:	add	x3, x3, #0x7d8
   3a5a4:	mov	w2, #0x2bf                 	// #703
   3a5a8:	bl	35ef0 <__assert_fail@plt>
   3a5ac:	adrp	x0, 58000 <fields@@Base+0x1650>
   3a5b0:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a5b4:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a5b8:	add	x0, x0, #0xd9c
   3a5bc:	add	x1, x1, #0x2c0
   3a5c0:	add	x3, x3, #0x7d8
   3a5c4:	mov	w2, #0x2e5                 	// #741
   3a5c8:	bl	35ef0 <__assert_fail@plt>

000000000003a5cc <aarch64_ext_fpimm@@Base>:
   3a5cc:	stp	x29, x30, [sp, #-32]!
   3a5d0:	str	x19, [sp, #16]
   3a5d4:	mov	x19, x1
   3a5d8:	mov	w1, w2
   3a5dc:	mov	x29, sp
   3a5e0:	bl	3a20c <aarch64_ext_imm@@Base+0x98>
   3a5e4:	ldrb	w8, [x19, #24]
   3a5e8:	mov	w9, w0
   3a5ec:	str	x9, [x19, #16]
   3a5f0:	mov	w0, #0x1                   	// #1
   3a5f4:	orr	w8, w8, #0x1
   3a5f8:	strb	w8, [x19, #24]
   3a5fc:	ldr	x19, [sp, #16]
   3a600:	ldp	x29, x30, [sp], #32
   3a604:	ret

000000000003a608 <aarch64_ext_imm_rotate1@@Base>:
   3a608:	stp	x29, x30, [sp, #-32]!
   3a60c:	ldr	w0, [x0, #20]
   3a610:	str	x19, [sp, #16]
   3a614:	mov	x19, x1
   3a618:	mov	w1, w2
   3a61c:	mov	w2, wzr
   3a620:	mov	x29, sp
   3a624:	bl	39690 <extract_fields@@Base+0x150>
   3a628:	cmp	w0, #0x2
   3a62c:	b.cs	3a650 <aarch64_ext_imm_rotate1@@Base+0x48>  // b.hs, b.nlast
   3a630:	mov	w8, #0xb4                  	// #180
   3a634:	umull	x8, w0, w8
   3a638:	add	x8, x8, #0x5a
   3a63c:	str	x8, [x19, #16]
   3a640:	ldr	x19, [sp, #16]
   3a644:	mov	w0, #0x1                   	// #1
   3a648:	ldp	x29, x30, [sp], #32
   3a64c:	ret
   3a650:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   3a654:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a658:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a65c:	add	x0, x0, #0x361
   3a660:	add	x1, x1, #0x2c0
   3a664:	add	x3, x3, #0x876
   3a668:	mov	w2, #0x30c                 	// #780
   3a66c:	bl	35ef0 <__assert_fail@plt>

000000000003a670 <aarch64_ext_imm_rotate2@@Base>:
   3a670:	stp	x29, x30, [sp, #-32]!
   3a674:	ldr	w0, [x0, #20]
   3a678:	str	x19, [sp, #16]
   3a67c:	mov	x19, x1
   3a680:	mov	w1, w2
   3a684:	mov	w2, wzr
   3a688:	mov	x29, sp
   3a68c:	bl	39690 <extract_fields@@Base+0x150>
   3a690:	cmp	w0, #0x4
   3a694:	b.cs	3a6b4 <aarch64_ext_imm_rotate2@@Base+0x44>  // b.hs, b.nlast
   3a698:	mov	w8, #0x5a                  	// #90
   3a69c:	umull	x8, w0, w8
   3a6a0:	str	x8, [x19, #16]
   3a6a4:	ldr	x19, [sp, #16]
   3a6a8:	mov	w0, #0x1                   	// #1
   3a6ac:	ldp	x29, x30, [sp], #32
   3a6b0:	ret
   3a6b4:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   3a6b8:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a6bc:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a6c0:	add	x0, x0, #0x401
   3a6c4:	add	x1, x1, #0x2c0
   3a6c8:	add	x3, x3, #0x90b
   3a6cc:	mov	w2, #0x319                 	// #793
   3a6d0:	bl	35ef0 <__assert_fail@plt>

000000000003a6d4 <aarch64_ext_fbits@@Base>:
   3a6d4:	stp	x29, x30, [sp, #-32]!
   3a6d8:	str	x19, [sp, #16]
   3a6dc:	mov	x19, x1
   3a6e0:	mov	w0, #0x42                  	// #66
   3a6e4:	mov	w1, w2
   3a6e8:	mov	w2, wzr
   3a6ec:	mov	x29, sp
   3a6f0:	bl	39690 <extract_fields@@Base+0x150>
   3a6f4:	mov	w8, #0x40                  	// #64
   3a6f8:	sub	w8, w8, w0
   3a6fc:	str	x8, [x19, #16]
   3a700:	ldr	x19, [sp, #16]
   3a704:	mov	w0, #0x1                   	// #1
   3a708:	ldp	x29, x30, [sp], #32
   3a70c:	ret

000000000003a710 <aarch64_ext_aimm@@Base>:
   3a710:	stp	x29, x30, [sp, #-32]!
   3a714:	mov	w8, #0x5                   	// #5
   3a718:	stp	x20, x19, [sp, #16]
   3a71c:	mov	w20, w2
   3a720:	mov	x19, x1
   3a724:	str	w8, [x1, #32]
   3a728:	mov	w0, #0x23                  	// #35
   3a72c:	mov	w1, w2
   3a730:	mov	w2, wzr
   3a734:	mov	x29, sp
   3a738:	bl	39690 <extract_fields@@Base+0x150>
   3a73c:	mov	w8, w0
   3a740:	cmp	w0, #0x1
   3a744:	mov	w0, wzr
   3a748:	b.hi	3a778 <aarch64_ext_aimm@@Base+0x68>  // b.pmore
   3a74c:	cmp	w8, #0x0
   3a750:	mov	w8, #0xc                   	// #12
   3a754:	csel	x8, xzr, x8, eq  // eq = none
   3a758:	mov	w0, #0x2f                  	// #47
   3a75c:	mov	w1, w20
   3a760:	mov	w2, wzr
   3a764:	str	x8, [x19, #40]
   3a768:	bl	39690 <extract_fields@@Base+0x150>
   3a76c:	mov	w8, w0
   3a770:	mov	w0, #0x1                   	// #1
   3a774:	str	x8, [x19, #16]
   3a778:	ldp	x20, x19, [sp, #16]
   3a77c:	ldp	x29, x30, [sp], #32
   3a780:	ret

000000000003a784 <aarch64_ext_limm@@Base>:
   3a784:	stp	x29, x30, [sp, #-32]!
   3a788:	stp	x20, x19, [sp, #16]
   3a78c:	mov	x19, x3
   3a790:	ldp	w3, w4, [x0, #20]
   3a794:	ldr	w5, [x0, #28]
   3a798:	mov	w8, w2
   3a79c:	mov	x20, x1
   3a7a0:	mov	w2, #0x3                   	// #3
   3a7a4:	mov	w0, w8
   3a7a8:	mov	w1, wzr
   3a7ac:	mov	x29, sp
   3a7b0:	bl	357b0 <extract_fields@plt>
   3a7b4:	ldrb	w8, [x19, #28]
   3a7b8:	mov	w19, w0
   3a7bc:	mov	w0, w8
   3a7c0:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3a7c4:	and	w0, w0, #0xff
   3a7c8:	add	x2, x20, #0x10
   3a7cc:	mov	w1, w19
   3a7d0:	bl	3a7e0 <aarch64_ext_limm@@Base+0x5c>
   3a7d4:	ldp	x20, x19, [sp, #16]
   3a7d8:	ldp	x29, x30, [sp], #32
   3a7dc:	ret
   3a7e0:	stp	x29, x30, [sp, #-16]!
   3a7e4:	and	w11, w1, #0x3f
   3a7e8:	ubfx	w9, w1, #6, #6
   3a7ec:	mov	x29, sp
   3a7f0:	tbnz	w1, #12, 3a824 <aarch64_ext_limm@@Base+0xa0>
   3a7f4:	cmp	w11, #0x3d
   3a7f8:	b.hi	3a92c <aarch64_ext_limm@@Base+0x1a8>  // b.pmore
   3a7fc:	adrp	x8, 55000 <xexit@@Base+0x11bc>
   3a800:	add	x8, x8, #0x170
   3a804:	adr	x12, 3a818 <aarch64_ext_limm@@Base+0x94>
   3a808:	ldrb	w10, [x8, x11]
   3a80c:	add	x12, x12, x10, lsl #2
   3a810:	mov	w10, #0x20                  	// #32
   3a814:	br	x12
   3a818:	and	w11, w1, #0xf
   3a81c:	mov	w10, #0x10                  	// #16
   3a820:	b	3a850 <aarch64_ext_limm@@Base+0xcc>
   3a824:	mov	w10, #0x40                  	// #64
   3a828:	mov	x12, #0xffffffffffffffff    	// #-1
   3a82c:	b	3a864 <aarch64_ext_limm@@Base+0xe0>
   3a830:	and	w11, w1, #0x7
   3a834:	mov	w10, #0x8                   	// #8
   3a838:	b	3a850 <aarch64_ext_limm@@Base+0xcc>
   3a83c:	and	w11, w1, #0x3
   3a840:	mov	w10, #0x4                   	// #4
   3a844:	b	3a850 <aarch64_ext_limm@@Base+0xcc>
   3a848:	and	w11, w1, #0x1
   3a84c:	mov	w10, #0x2                   	// #2
   3a850:	mov	x8, #0xffffffffffffffff    	// #-1
   3a854:	sub	w13, w10, #0x1
   3a858:	lsl	x8, x8, x10
   3a85c:	mvn	x12, x8
   3a860:	and	w9, w13, w9
   3a864:	cmp	w10, w0, lsl #3
   3a868:	mov	w8, wzr
   3a86c:	b.hi	3a8f8 <aarch64_ext_limm@@Base+0x174>  // b.pmore
   3a870:	sub	w13, w10, #0x1
   3a874:	cmp	w11, w13
   3a878:	b.eq	3a8f8 <aarch64_ext_limm@@Base+0x174>  // b.none
   3a87c:	add	w8, w11, #0x1
   3a880:	mov	x11, #0xffffffffffffffff    	// #-1
   3a884:	lsl	x8, x11, x8
   3a888:	mvn	x8, x8
   3a88c:	cbz	w9, 3a8a4 <aarch64_ext_limm@@Base+0x120>
   3a890:	sub	w11, w10, w9
   3a894:	lsl	x11, x8, x11
   3a898:	and	x11, x11, x12
   3a89c:	lsr	x8, x8, x9
   3a8a0:	orr	x8, x11, x8
   3a8a4:	sub	w9, w10, #0x2
   3a8a8:	cmp	w9, #0x1e
   3a8ac:	b.hi	3a904 <aarch64_ext_limm@@Base+0x180>  // b.pmore
   3a8b0:	adrp	x10, 55000 <xexit@@Base+0x11bc>
   3a8b4:	add	x10, x10, #0x1ae
   3a8b8:	adr	x11, 3a8c8 <aarch64_ext_limm@@Base+0x144>
   3a8bc:	ldrb	w12, [x10, x9]
   3a8c0:	add	x11, x11, x12, lsl #2
   3a8c4:	br	x11
   3a8c8:	orr	x8, x8, x8, lsl #2
   3a8cc:	orr	x8, x8, x8, lsl #4
   3a8d0:	orr	x8, x8, x8, lsl #8
   3a8d4:	orr	x8, x8, x8, lsl #16
   3a8d8:	orr	x8, x8, x8, lsl #32
   3a8dc:	lsl	w9, w0, #2
   3a8e0:	mov	x10, #0xffffffffffffffff    	// #-1
   3a8e4:	lsl	x10, x10, x9
   3a8e8:	lsl	x9, x10, x9
   3a8ec:	bic	x8, x8, x9
   3a8f0:	str	x8, [x2]
   3a8f4:	mov	w8, #0x1                   	// #1
   3a8f8:	mov	w0, w8
   3a8fc:	ldp	x29, x30, [sp], #16
   3a900:	ret
   3a904:	cmp	w10, #0x40
   3a908:	b.eq	3a8dc <aarch64_ext_limm@@Base+0x158>  // b.none
   3a90c:	adrp	x0, 58000 <fields@@Base+0x1650>
   3a910:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3a914:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3a918:	add	x0, x0, #0xd9c
   3a91c:	add	x1, x1, #0x2c0
   3a920:	add	x3, x3, #0xe86
   3a924:	mov	w2, #0x37f                 	// #895
   3a928:	bl	35ef0 <__assert_fail@plt>
   3a92c:	mov	w8, wzr
   3a930:	b	3a8f8 <aarch64_ext_limm@@Base+0x174>

000000000003a934 <aarch64_ext_inv_limm@@Base>:
   3a934:	stp	x29, x30, [sp, #-32]!
   3a938:	str	x19, [sp, #16]
   3a93c:	mov	x29, sp
   3a940:	mov	x19, x1
   3a944:	bl	35840 <aarch64_ext_limm@plt>
   3a948:	cbz	w0, 3a95c <aarch64_ext_inv_limm@@Base+0x28>
   3a94c:	ldr	x8, [x19, #16]
   3a950:	mov	w0, #0x1                   	// #1
   3a954:	mvn	x8, x8
   3a958:	str	x8, [x19, #16]
   3a95c:	ldr	x19, [sp, #16]
   3a960:	ldp	x29, x30, [sp], #32
   3a964:	ret

000000000003a968 <aarch64_ext_ft@@Base>:
   3a968:	stp	x29, x30, [sp, #-48]!
   3a96c:	stp	x20, x19, [sp, #32]
   3a970:	mov	w20, w2
   3a974:	mov	x19, x1
   3a978:	mov	w0, #0xc                   	// #12
   3a97c:	mov	w1, w2
   3a980:	mov	w2, wzr
   3a984:	str	x21, [sp, #16]
   3a988:	mov	x29, sp
   3a98c:	mov	x21, x3
   3a990:	bl	39690 <extract_fields@@Base+0x150>
   3a994:	str	w0, [x19, #16]
   3a998:	ldr	x8, [x21, #8]
   3a99c:	ldr	w8, [x8, #16]
   3a9a0:	sub	w8, w8, #0x3d
   3a9a4:	cmp	w8, #0x3
   3a9a8:	b.hi	3a9d8 <aarch64_ext_ft@@Base+0x70>  // b.pmore
   3a9ac:	mov	w0, #0x25                  	// #37
   3a9b0:	mov	w1, w20
   3a9b4:	mov	w2, wzr
   3a9b8:	bl	39690 <extract_fields@@Base+0x150>
   3a9bc:	mov	w8, w0
   3a9c0:	cmp	w0, #0x2
   3a9c4:	mov	w0, wzr
   3a9c8:	b.hi	3aa10 <aarch64_ext_ft@@Base+0xa8>  // b.pmore
   3a9cc:	add	w8, w8, #0x7
   3a9d0:	strb	w8, [x19, #4]
   3a9d4:	b	3aa0c <aarch64_ext_ft@@Base+0xa4>
   3a9d8:	mov	w2, #0x2                   	// #2
   3a9dc:	mov	w3, #0x22                  	// #34
   3a9e0:	mov	w4, #0x25                  	// #37
   3a9e4:	mov	w0, w20
   3a9e8:	mov	w1, wzr
   3a9ec:	bl	357b0 <extract_fields@plt>
   3a9f0:	mov	w8, w0
   3a9f4:	cmp	w0, #0x4
   3a9f8:	mov	w0, wzr
   3a9fc:	b.hi	3aa10 <aarch64_ext_ft@@Base+0xa8>  // b.pmore
   3aa00:	mov	w0, w8
   3aa04:	bl	39b40 <aarch64_ext_reglane@@Base+0x36c>
   3aa08:	strb	w0, [x19, #4]
   3aa0c:	mov	w0, #0x1                   	// #1
   3aa10:	ldp	x20, x19, [sp, #32]
   3aa14:	ldr	x21, [sp, #16]
   3aa18:	ldp	x29, x30, [sp], #48
   3aa1c:	ret

000000000003aa20 <aarch64_ext_addr_simple@@Base>:
   3aa20:	stp	x29, x30, [sp, #-32]!
   3aa24:	str	x19, [sp, #16]
   3aa28:	mov	x19, x1
   3aa2c:	mov	w0, #0xe                   	// #14
   3aa30:	mov	w1, w2
   3aa34:	mov	w2, wzr
   3aa38:	mov	x29, sp
   3aa3c:	bl	39690 <extract_fields@@Base+0x150>
   3aa40:	mov	w8, w0
   3aa44:	str	w8, [x19, #16]
   3aa48:	ldr	x19, [sp, #16]
   3aa4c:	mov	w0, #0x1                   	// #1
   3aa50:	ldp	x29, x30, [sp], #32
   3aa54:	ret

000000000003aa58 <aarch64_ext_addr_offset@@Base>:
   3aa58:	stp	x29, x30, [sp, #-48]!
   3aa5c:	stp	x20, x19, [sp, #32]
   3aa60:	mov	x19, x1
   3aa64:	ldr	w1, [x1, #8]
   3aa68:	str	x21, [sp, #16]
   3aa6c:	mov	x21, x0
   3aa70:	mov	x0, x3
   3aa74:	mov	x29, sp
   3aa78:	mov	w20, w2
   3aa7c:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   3aa80:	strb	w0, [x19, #4]
   3aa84:	ldr	w0, [x21, #20]
   3aa88:	mov	w1, w20
   3aa8c:	mov	w2, wzr
   3aa90:	bl	39690 <extract_fields@@Base+0x150>
   3aa94:	str	w0, [x19, #16]
   3aa98:	ldr	w3, [x21, #24]
   3aa9c:	mov	w2, #0x1                   	// #1
   3aaa0:	mov	w0, w20
   3aaa4:	mov	w1, wzr
   3aaa8:	bl	357b0 <extract_fields@plt>
   3aaac:	mov	w1, #0x8                   	// #8
   3aab0:	bl	3a290 <aarch64_ext_imm@@Base+0x11c>
   3aab4:	str	w0, [x19, #20]
   3aab8:	ldr	w0, [x21, #28]
   3aabc:	mov	w1, w20
   3aac0:	mov	w2, wzr
   3aac4:	bl	39690 <extract_fields@@Base+0x150>
   3aac8:	cmp	w0, #0x1
   3aacc:	b.ne	3aadc <aarch64_ext_addr_offset@@Base+0x84>  // b.any
   3aad0:	ldrb	w8, [x19, #28]
   3aad4:	orr	w8, w8, #0x6
   3aad8:	strb	w8, [x19, #28]
   3aadc:	ldp	x20, x19, [sp, #32]
   3aae0:	ldr	x21, [sp, #16]
   3aae4:	mov	w0, #0x1                   	// #1
   3aae8:	ldp	x29, x30, [sp], #48
   3aaec:	ret

000000000003aaf0 <aarch64_ext_addr_regoff@@Base>:
   3aaf0:	stp	x29, x30, [sp, #-48]!
   3aaf4:	str	x21, [sp, #16]
   3aaf8:	stp	x20, x19, [sp, #32]
   3aafc:	mov	w21, w2
   3ab00:	mov	x19, x1
   3ab04:	mov	w0, #0xe                   	// #14
   3ab08:	mov	w1, w2
   3ab0c:	mov	w2, wzr
   3ab10:	mov	x29, sp
   3ab14:	mov	x20, x3
   3ab18:	bl	39690 <extract_fields@@Base+0x150>
   3ab1c:	str	w0, [x19, #16]
   3ab20:	mov	w0, #0x1c                  	// #28
   3ab24:	mov	w1, w21
   3ab28:	mov	w2, wzr
   3ab2c:	bl	39690 <extract_fields@@Base+0x150>
   3ab30:	str	w0, [x19, #20]
   3ab34:	mov	w0, #0x1e                  	// #30
   3ab38:	mov	w1, w21
   3ab3c:	mov	w2, wzr
   3ab40:	bl	39690 <extract_fields@@Base+0x150>
   3ab44:	mov	w1, #0x1                   	// #1
   3ab48:	bl	35fe0 <aarch64_get_operand_modifier_from_value@plt>
   3ab4c:	cmp	w0, #0x9
   3ab50:	mov	w8, #0x5                   	// #5
   3ab54:	csel	w8, w8, w0, eq  // eq = none
   3ab58:	mov	w0, #0x1f                  	// #31
   3ab5c:	mov	w1, w21
   3ab60:	mov	w2, wzr
   3ab64:	str	w8, [x19, #32]
   3ab68:	bl	39690 <extract_fields@@Base+0x150>
   3ab6c:	cbz	w0, 3aba0 <aarch64_ext_addr_regoff@@Base+0xb0>
   3ab70:	ldr	w1, [x19, #8]
   3ab74:	mov	x0, x20
   3ab78:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   3ab7c:	strb	w0, [x19, #4]
   3ab80:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3ab84:	and	w0, w0, #0xff
   3ab88:	bl	39acc <aarch64_ext_reglane@@Base+0x2f8>
   3ab8c:	ldrb	w8, [x19, #36]
   3ab90:	mov	w9, w0
   3ab94:	str	x9, [x19, #40]
   3ab98:	orr	w8, w8, #0x2
   3ab9c:	b	3abac <aarch64_ext_addr_regoff@@Base+0xbc>
   3aba0:	ldrb	w8, [x19, #36]
   3aba4:	str	xzr, [x19, #40]
   3aba8:	and	w8, w8, #0xfffffffd
   3abac:	strb	w8, [x19, #36]
   3abb0:	ldp	x20, x19, [sp, #32]
   3abb4:	ldr	x21, [sp, #16]
   3abb8:	mov	w0, #0x1                   	// #1
   3abbc:	ldp	x29, x30, [sp], #48
   3abc0:	ret

000000000003abc4 <aarch64_ext_addr_simm@@Base>:
   3abc4:	stp	x29, x30, [sp, #-64]!
   3abc8:	stp	x22, x21, [sp, #32]
   3abcc:	stp	x20, x19, [sp, #48]
   3abd0:	mov	x19, x1
   3abd4:	ldr	w1, [x1, #8]
   3abd8:	mov	x21, x0
   3abdc:	mov	x0, x3
   3abe0:	str	x23, [sp, #16]
   3abe4:	mov	x29, sp
   3abe8:	mov	x22, x3
   3abec:	mov	w20, w2
   3abf0:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   3abf4:	strb	w0, [x19, #4]
   3abf8:	mov	w0, #0xe                   	// #14
   3abfc:	mov	w1, w20
   3ac00:	mov	w2, wzr
   3ac04:	bl	39690 <extract_fields@@Base+0x150>
   3ac08:	str	w0, [x19, #16]
   3ac0c:	ldr	w23, [x21, #20]
   3ac10:	mov	w1, w20
   3ac14:	mov	w2, wzr
   3ac18:	mov	w0, w23
   3ac1c:	bl	39690 <extract_fields@@Base+0x150>
   3ac20:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3ac24:	ldr	x8, [x8, #3944]
   3ac28:	add	x8, x8, x23, lsl #3
   3ac2c:	ldr	w8, [x8, #4]
   3ac30:	sub	w1, w8, #0x1
   3ac34:	bl	3a290 <aarch64_ext_imm@@Base+0x11c>
   3ac38:	str	w0, [x19, #20]
   3ac3c:	ldr	w8, [x21, #20]
   3ac40:	cmp	w8, #0x2c
   3ac44:	b.eq	3ac54 <aarch64_ext_addr_simm@@Base+0x90>  // b.none
   3ac48:	ldrb	w8, [x19, #4]
   3ac4c:	cmp	w8, #0x19
   3ac50:	b.ne	3ac6c <aarch64_ext_addr_simm@@Base+0xa8>  // b.any
   3ac54:	ldrb	w0, [x19, #4]
   3ac58:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3ac5c:	ldr	w8, [x19, #20]
   3ac60:	and	w9, w0, #0xff
   3ac64:	mul	w8, w8, w9
   3ac68:	str	w8, [x19, #20]
   3ac6c:	ldr	x8, [x22, #8]
   3ac70:	ldr	w8, [x8, #16]
   3ac74:	cmp	w8, #0x3e
   3ac78:	b.hi	3acb4 <aarch64_ext_addr_simm@@Base+0xf0>  // b.pmore
   3ac7c:	mov	w9, #0x1                   	// #1
   3ac80:	lsl	x8, x9, x8
   3ac84:	mov	x9, #0x6c00000000000000    	// #7782220156096217088
   3ac88:	tst	x8, x9
   3ac8c:	b.eq	3acb4 <aarch64_ext_addr_simm@@Base+0xf0>  // b.none
   3ac90:	ldrb	w8, [x19, #28]
   3ac94:	and	w8, w8, #0xfffffffd
   3ac98:	strb	w8, [x19, #28]
   3ac9c:	ldp	x20, x19, [sp, #48]
   3aca0:	ldp	x22, x21, [sp, #32]
   3aca4:	ldr	x23, [sp, #16]
   3aca8:	mov	w0, #0x1                   	// #1
   3acac:	ldp	x29, x30, [sp], #64
   3acb0:	ret
   3acb4:	ldrb	w22, [x19, #28]
   3acb8:	mov	w1, w20
   3acbc:	mov	w2, wzr
   3acc0:	orr	w8, w22, #0x2
   3acc4:	strb	w8, [x19, #28]
   3acc8:	ldr	w0, [x21, #24]
   3accc:	bl	39690 <extract_fields@@Base+0x150>
   3acd0:	cmp	w0, #0x1
   3acd4:	b.ne	3ace0 <aarch64_ext_addr_simm@@Base+0x11c>  // b.any
   3acd8:	orr	w8, w22, #0x6
   3acdc:	b	3ac98 <aarch64_ext_addr_simm@@Base+0xd4>
   3ace0:	mov	w8, #0xa                   	// #10
   3ace4:	orr	w8, w22, w8
   3ace8:	b	3ac98 <aarch64_ext_addr_simm@@Base+0xd4>

000000000003acec <aarch64_ext_addr_uimm12@@Base>:
   3acec:	stp	x29, x30, [sp, #-48]!
   3acf0:	stp	x22, x21, [sp, #16]
   3acf4:	stp	x20, x19, [sp, #32]
   3acf8:	mov	x20, x1
   3acfc:	ldr	w1, [x1, #8]
   3ad00:	mov	x21, x0
   3ad04:	mov	x0, x3
   3ad08:	mov	x29, sp
   3ad0c:	mov	w19, w2
   3ad10:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   3ad14:	strb	w0, [x20, #4]
   3ad18:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3ad1c:	and	w0, w0, #0xff
   3ad20:	bl	39acc <aarch64_ext_reglane@@Base+0x2f8>
   3ad24:	ldr	w8, [x21, #20]
   3ad28:	mov	w22, w0
   3ad2c:	mov	w1, w19
   3ad30:	mov	w2, wzr
   3ad34:	mov	w0, w8
   3ad38:	bl	39690 <extract_fields@@Base+0x150>
   3ad3c:	str	w0, [x20, #16]
   3ad40:	ldr	w0, [x21, #24]
   3ad44:	mov	w1, w19
   3ad48:	mov	w2, wzr
   3ad4c:	bl	39690 <extract_fields@@Base+0x150>
   3ad50:	lsl	w8, w0, w22
   3ad54:	str	w8, [x20, #20]
   3ad58:	ldp	x20, x19, [sp, #32]
   3ad5c:	ldp	x22, x21, [sp, #16]
   3ad60:	mov	w0, #0x1                   	// #1
   3ad64:	ldp	x29, x30, [sp], #48
   3ad68:	ret

000000000003ad6c <aarch64_ext_addr_simm10@@Base>:
   3ad6c:	stp	x29, x30, [sp, #-48]!
   3ad70:	stp	x20, x19, [sp, #32]
   3ad74:	mov	x19, x1
   3ad78:	ldr	w1, [x1, #8]
   3ad7c:	str	x21, [sp, #16]
   3ad80:	mov	x21, x0
   3ad84:	mov	x0, x3
   3ad88:	mov	x29, sp
   3ad8c:	mov	w20, w2
   3ad90:	bl	39a54 <aarch64_ext_reglane@@Base+0x280>
   3ad94:	strb	w0, [x19, #4]
   3ad98:	ldr	w0, [x21, #20]
   3ad9c:	mov	w1, w20
   3ada0:	mov	w2, wzr
   3ada4:	bl	39690 <extract_fields@@Base+0x150>
   3ada8:	str	w0, [x19, #16]
   3adac:	ldp	w3, w4, [x21, #24]
   3adb0:	mov	w2, #0x2                   	// #2
   3adb4:	mov	w0, w20
   3adb8:	mov	w1, wzr
   3adbc:	bl	357b0 <extract_fields@plt>
   3adc0:	mov	w1, #0x9                   	// #9
   3adc4:	bl	3a290 <aarch64_ext_imm@@Base+0x11c>
   3adc8:	lsl	w8, w0, #3
   3adcc:	str	w8, [x19, #20]
   3add0:	ldr	w0, [x21, #32]
   3add4:	mov	w1, w20
   3add8:	mov	w2, wzr
   3addc:	bl	39690 <extract_fields@@Base+0x150>
   3ade0:	cmp	w0, #0x1
   3ade4:	b.ne	3adf4 <aarch64_ext_addr_simm10@@Base+0x88>  // b.any
   3ade8:	ldrb	w8, [x19, #28]
   3adec:	orr	w8, w8, #0x6
   3adf0:	strb	w8, [x19, #28]
   3adf4:	ldp	x20, x19, [sp, #32]
   3adf8:	ldr	x21, [sp, #16]
   3adfc:	mov	w0, #0x1                   	// #1
   3ae00:	ldp	x29, x30, [sp], #48
   3ae04:	ret

000000000003ae08 <aarch64_ext_simd_addr_post@@Base>:
   3ae08:	stp	x29, x30, [sp, #-48]!
   3ae0c:	stp	x22, x21, [sp, #16]
   3ae10:	stp	x20, x19, [sp, #32]
   3ae14:	ldr	x0, [x3, #8]
   3ae18:	mov	x29, sp
   3ae1c:	mov	x20, x3
   3ae20:	mov	w22, w2
   3ae24:	mov	x19, x1
   3ae28:	bl	39cd8 <aarch64_ext_ldst_reglist@@Base+0xcc>
   3ae2c:	mov	w21, w0
   3ae30:	mov	w0, #0xe                   	// #14
   3ae34:	mov	w1, w22
   3ae38:	mov	w2, wzr
   3ae3c:	bl	39690 <extract_fields@@Base+0x150>
   3ae40:	str	w0, [x19, #16]
   3ae44:	mov	w0, #0x1c                  	// #28
   3ae48:	mov	w1, w22
   3ae4c:	mov	w2, wzr
   3ae50:	bl	39690 <extract_fields@@Base+0x150>
   3ae54:	cmp	w0, #0x1f
   3ae58:	str	w0, [x19, #20]
   3ae5c:	b.ne	3ae94 <aarch64_ext_simd_addr_post@@Base+0x8c>  // b.any
   3ae60:	ldr	x8, [x20, #8]
   3ae64:	ldr	w8, [x8, #32]
   3ae68:	cmp	w8, #0x25
   3ae6c:	b.ne	3aea0 <aarch64_ext_simd_addr_post@@Base+0x98>  // b.any
   3ae70:	cmp	w21, #0x1
   3ae74:	b.eq	3ae80 <aarch64_ext_simd_addr_post@@Base+0x78>  // b.none
   3ae78:	ldrh	w8, [x20, #40]
   3ae7c:	ubfx	w21, w8, #5, #3
   3ae80:	ldrb	w0, [x20, #28]
   3ae84:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3ae88:	and	w8, w0, #0xff
   3ae8c:	mul	w8, w21, w8
   3ae90:	b	3aecc <aarch64_ext_simd_addr_post@@Base+0xc4>
   3ae94:	mov	w8, #0x1                   	// #1
   3ae98:	str	w8, [x19, #24]
   3ae9c:	b	3aed0 <aarch64_ext_simd_addr_post@@Base+0xc8>
   3aea0:	ldrh	w8, [x20, #40]
   3aea4:	ldrb	w0, [x20, #28]
   3aea8:	ubfx	w21, w8, #5, #3
   3aeac:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3aeb0:	ldrb	w8, [x20, #28]
   3aeb4:	and	w9, w0, #0xff
   3aeb8:	mul	w20, w21, w9
   3aebc:	mov	w0, w8
   3aec0:	bl	35d20 <aarch64_get_qualifier_nelem@plt>
   3aec4:	and	w8, w0, #0xff
   3aec8:	mul	w8, w20, w8
   3aecc:	str	w8, [x19, #20]
   3aed0:	ldrb	w8, [x19, #28]
   3aed4:	mov	w0, #0x1                   	// #1
   3aed8:	orr	w8, w8, #0x2
   3aedc:	strb	w8, [x19, #28]
   3aee0:	ldp	x20, x19, [sp, #32]
   3aee4:	ldp	x22, x21, [sp, #16]
   3aee8:	ldp	x29, x30, [sp], #48
   3aeec:	ret

000000000003aef0 <aarch64_ext_cond@@Base>:
   3aef0:	stp	x29, x30, [sp, #-32]!
   3aef4:	str	x19, [sp, #16]
   3aef8:	mov	x19, x1
   3aefc:	mov	w0, #0x17                  	// #23
   3af00:	mov	w1, w2
   3af04:	mov	w2, wzr
   3af08:	mov	x29, sp
   3af0c:	bl	39690 <extract_fields@@Base+0x150>
   3af10:	bl	35730 <get_cond_from_value@plt>
   3af14:	mov	x8, x0
   3af18:	str	x8, [x19, #16]
   3af1c:	ldr	x19, [sp, #16]
   3af20:	mov	w0, #0x1                   	// #1
   3af24:	ldp	x29, x30, [sp], #32
   3af28:	ret

000000000003af2c <aarch64_ext_sysreg@@Base>:
   3af2c:	stp	x29, x30, [sp, #-32]!
   3af30:	stp	x20, x19, [sp, #16]
   3af34:	mov	x20, x3
   3af38:	mov	w0, w2
   3af3c:	mov	x19, x1
   3af40:	mov	w2, #0x5                   	// #5
   3af44:	mov	w3, #0x15                  	// #21
   3af48:	mov	w4, #0x14                  	// #20
   3af4c:	mov	w5, #0x13                  	// #19
   3af50:	mov	w6, #0x12                  	// #18
   3af54:	mov	w7, #0x11                  	// #17
   3af58:	mov	w1, wzr
   3af5c:	mov	x29, sp
   3af60:	bl	357b0 <extract_fields@plt>
   3af64:	stp	w0, wzr, [x19, #16]
   3af68:	ldr	x8, [x20, #8]
   3af6c:	ldr	w9, [x8, #16]
   3af70:	cmp	w9, #0x46
   3af74:	b.ne	3afa8 <aarch64_ext_sysreg@@Base+0x7c>  // b.any
   3af78:	ldr	x8, [x8, #120]
   3af7c:	mov	w9, #0x40000000            	// #1073741824
   3af80:	and	x8, x8, #0x60000000
   3af84:	cmp	x8, x9
   3af88:	b.eq	3afa0 <aarch64_ext_sysreg@@Base+0x74>  // b.none
   3af8c:	mov	w9, #0x20000000            	// #536870912
   3af90:	cmp	x8, x9
   3af94:	b.ne	3afa8 <aarch64_ext_sysreg@@Base+0x7c>  // b.any
   3af98:	mov	w8, #0x8                   	// #8
   3af9c:	b	3afa4 <aarch64_ext_sysreg@@Base+0x78>
   3afa0:	mov	w8, #0x10                  	// #16
   3afa4:	str	w8, [x19, #20]
   3afa8:	ldp	x20, x19, [sp, #16]
   3afac:	mov	w0, #0x1                   	// #1
   3afb0:	ldp	x29, x30, [sp], #32
   3afb4:	ret

000000000003afb8 <aarch64_ext_pstatefield@@Base>:
   3afb8:	stp	x29, x30, [sp, #-32]!
   3afbc:	str	x19, [sp, #16]
   3afc0:	mov	w0, w2
   3afc4:	mov	x19, x1
   3afc8:	mov	w2, #0x2                   	// #2
   3afcc:	mov	w3, #0x14                  	// #20
   3afd0:	mov	w4, #0x11                  	// #17
   3afd4:	mov	w1, wzr
   3afd8:	mov	x29, sp
   3afdc:	bl	357b0 <extract_fields@plt>
   3afe0:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3afe4:	ldr	x8, [x8, #3832]
   3afe8:	str	w0, [x19, #16]
   3afec:	ldr	x9, [x8]
   3aff0:	cbz	x9, 3b00c <aarch64_ext_pstatefield@@Base+0x54>
   3aff4:	add	x8, x8, #0x10
   3aff8:	ldur	w9, [x8, #-8]
   3affc:	cmp	w9, w0
   3b000:	b.eq	3b014 <aarch64_ext_pstatefield@@Base+0x5c>  // b.none
   3b004:	ldr	x9, [x8], #16
   3b008:	cbnz	x9, 3aff8 <aarch64_ext_pstatefield@@Base+0x40>
   3b00c:	mov	w0, wzr
   3b010:	b	3b018 <aarch64_ext_pstatefield@@Base+0x60>
   3b014:	mov	w0, #0x1                   	// #1
   3b018:	ldr	x19, [sp, #16]
   3b01c:	ldp	x29, x30, [sp], #32
   3b020:	ret

000000000003b024 <aarch64_ext_sysins_op@@Base>:
   3b024:	stp	x29, x30, [sp, #-32]!
   3b028:	str	x19, [sp, #16]
   3b02c:	mov	w0, w2
   3b030:	mov	x19, x1
   3b034:	mov	w2, #0x5                   	// #5
   3b038:	mov	w3, #0x15                  	// #21
   3b03c:	mov	w4, #0x14                  	// #20
   3b040:	mov	w5, #0x13                  	// #19
   3b044:	mov	w6, #0x12                  	// #18
   3b048:	mov	w7, #0x11                  	// #17
   3b04c:	mov	w1, wzr
   3b050:	mov	x29, sp
   3b054:	bl	357b0 <extract_fields@plt>
   3b058:	ldr	w8, [x19]
   3b05c:	sub	w8, w8, #0x61
   3b060:	cmp	w8, #0x4
   3b064:	b.hi	3b114 <aarch64_ext_sysins_op@@Base+0xf0>  // b.pmore
   3b068:	adrp	x9, 55000 <xexit@@Base+0x11bc>
   3b06c:	add	x9, x9, #0x1cd
   3b070:	adr	x10, 3b088 <aarch64_ext_sysins_op@@Base+0x64>
   3b074:	ldrb	w11, [x9, x8]
   3b078:	add	x10, x10, x11, lsl #2
   3b07c:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b080:	ldr	x8, [x8, #3992]
   3b084:	br	x10
   3b088:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b08c:	ldr	x8, [x8, #3920]
   3b090:	ldr	x9, [x8]
   3b094:	cbnz	x9, 3b0c4 <aarch64_ext_sysins_op@@Base+0xa0>
   3b098:	b	3b104 <aarch64_ext_sysins_op@@Base+0xe0>
   3b09c:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b0a0:	ldr	x8, [x8, #4064]
   3b0a4:	and	w0, w0, #0xfffffff8
   3b0a8:	ldr	x9, [x8]
   3b0ac:	cbnz	x9, 3b0c4 <aarch64_ext_sysins_op@@Base+0xa0>
   3b0b0:	b	3b104 <aarch64_ext_sysins_op@@Base+0xe0>
   3b0b4:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b0b8:	ldr	x8, [x8, #3888]
   3b0bc:	ldr	x9, [x8]
   3b0c0:	cbz	x9, 3b104 <aarch64_ext_sysins_op@@Base+0xe0>
   3b0c4:	ldr	w9, [x8, #8]
   3b0c8:	cmp	w9, w0
   3b0cc:	b.eq	3b0e8 <aarch64_ext_sysins_op@@Base+0xc4>  // b.none
   3b0d0:	ldr	x9, [x8, #16]
   3b0d4:	cbz	x9, 3b104 <aarch64_ext_sysins_op@@Base+0xe0>
   3b0d8:	ldr	w9, [x8, #24]
   3b0dc:	add	x8, x8, #0x10
   3b0e0:	cmp	w9, w0
   3b0e4:	b.ne	3b0d0 <aarch64_ext_sysins_op@@Base+0xac>  // b.any
   3b0e8:	mov	w0, #0x1                   	// #1
   3b0ec:	str	x8, [x19, #16]
   3b0f0:	b	3b108 <aarch64_ext_sysins_op@@Base+0xe4>
   3b0f4:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b0f8:	ldr	x8, [x8, #3896]
   3b0fc:	ldr	x9, [x8]
   3b100:	cbnz	x9, 3b0c4 <aarch64_ext_sysins_op@@Base+0xa0>
   3b104:	mov	w0, wzr
   3b108:	ldr	x19, [sp, #16]
   3b10c:	ldp	x29, x30, [sp], #32
   3b110:	ret
   3b114:	adrp	x0, 58000 <fields@@Base+0x1650>
   3b118:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3b11c:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3b120:	add	x0, x0, #0xd9c
   3b124:	add	x1, x1, #0x2c0
   3b128:	add	x3, x3, #0x9a0
   3b12c:	mov	w2, #0x4e6                 	// #1254
   3b130:	bl	35ef0 <__assert_fail@plt>

000000000003b134 <aarch64_ext_barrier@@Base>:
   3b134:	stp	x29, x30, [sp, #-32]!
   3b138:	str	x19, [sp, #16]
   3b13c:	mov	x19, x1
   3b140:	mov	w0, #0x12                  	// #18
   3b144:	mov	w1, w2
   3b148:	mov	w2, wzr
   3b14c:	mov	x29, sp
   3b150:	bl	39690 <extract_fields@@Base+0x150>
   3b154:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b158:	ldr	x8, [x8, #4040]
   3b15c:	add	x8, x8, w0, uxtw #4
   3b160:	str	x8, [x19, #16]
   3b164:	ldr	x19, [sp, #16]
   3b168:	mov	w0, #0x1                   	// #1
   3b16c:	ldp	x29, x30, [sp], #32
   3b170:	ret

000000000003b174 <aarch64_ext_prfop@@Base>:
   3b174:	stp	x29, x30, [sp, #-32]!
   3b178:	str	x19, [sp, #16]
   3b17c:	mov	x19, x1
   3b180:	mov	w0, #0xc                   	// #12
   3b184:	mov	w1, w2
   3b188:	mov	w2, wzr
   3b18c:	mov	x29, sp
   3b190:	bl	39690 <extract_fields@@Base+0x150>
   3b194:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b198:	ldr	x8, [x8, #3960]
   3b19c:	add	x8, x8, w0, uxtw #4
   3b1a0:	str	x8, [x19, #16]
   3b1a4:	ldr	x19, [sp, #16]
   3b1a8:	mov	w0, #0x1                   	// #1
   3b1ac:	ldp	x29, x30, [sp], #32
   3b1b0:	ret

000000000003b1b4 <aarch64_ext_hint@@Base>:
   3b1b4:	stp	x29, x30, [sp, #-32]!
   3b1b8:	str	x19, [sp, #16]
   3b1bc:	mov	w0, w2
   3b1c0:	mov	x19, x1
   3b1c4:	mov	w2, #0x2                   	// #2
   3b1c8:	mov	w3, #0x12                  	// #18
   3b1cc:	mov	w4, #0x11                  	// #17
   3b1d0:	mov	w1, wzr
   3b1d4:	mov	x29, sp
   3b1d8:	bl	357b0 <extract_fields@plt>
   3b1dc:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b1e0:	ldr	x8, [x8, #4016]
   3b1e4:	ldr	x9, [x8]
   3b1e8:	cbz	x9, 3b224 <aarch64_ext_hint@@Base+0x70>
   3b1ec:	ldrb	w9, [x8, #8]
   3b1f0:	cmp	w0, w9
   3b1f4:	b.eq	3b218 <aarch64_ext_hint@@Base+0x64>  // b.none
   3b1f8:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3b1fc:	ldr	x8, [x8, #4016]
   3b200:	ldr	x9, [x8, #16]
   3b204:	cbz	x9, 3b224 <aarch64_ext_hint@@Base+0x70>
   3b208:	ldrb	w9, [x8, #24]
   3b20c:	add	x8, x8, #0x10
   3b210:	cmp	w0, w9
   3b214:	b.ne	3b200 <aarch64_ext_hint@@Base+0x4c>  // b.any
   3b218:	mov	w0, #0x1                   	// #1
   3b21c:	str	x8, [x19, #16]
   3b220:	b	3b228 <aarch64_ext_hint@@Base+0x74>
   3b224:	mov	w0, wzr
   3b228:	ldr	x19, [sp, #16]
   3b22c:	ldp	x29, x30, [sp], #32
   3b230:	ret

000000000003b234 <aarch64_ext_reg_extended@@Base>:
   3b234:	stp	x29, x30, [sp, #-64]!
   3b238:	stp	x22, x21, [sp, #32]
   3b23c:	stp	x20, x19, [sp, #48]
   3b240:	mov	w22, w2
   3b244:	mov	x19, x1
   3b248:	mov	w0, #0x1c                  	// #28
   3b24c:	mov	w1, w2
   3b250:	mov	w2, wzr
   3b254:	str	x23, [sp, #16]
   3b258:	mov	x29, sp
   3b25c:	mov	x20, x3
   3b260:	bl	39690 <extract_fields@@Base+0x150>
   3b264:	str	w0, [x19, #16]
   3b268:	mov	w0, #0x1e                  	// #30
   3b26c:	mov	w1, w22
   3b270:	mov	w2, wzr
   3b274:	bl	39690 <extract_fields@@Base+0x150>
   3b278:	mov	w1, #0x1                   	// #1
   3b27c:	mov	w23, #0x1                   	// #1
   3b280:	bl	35fe0 <aarch64_get_operand_modifier_from_value@plt>
   3b284:	mov	w21, w0
   3b288:	str	w0, [x19, #32]
   3b28c:	mov	w0, #0x16                  	// #22
   3b290:	mov	w1, w22
   3b294:	mov	w2, wzr
   3b298:	bl	39690 <extract_fields@@Base+0x150>
   3b29c:	ldrb	w8, [x19, #36]
   3b2a0:	mov	w9, w0
   3b2a4:	str	x9, [x19, #40]
   3b2a8:	orr	w8, w8, #0x1
   3b2ac:	strb	w8, [x19, #36]
   3b2b0:	ldrb	w8, [x20, #28]
   3b2b4:	cbz	w8, 3b2f4 <aarch64_ext_reg_extended@@Base+0xc0>
   3b2b8:	strb	w23, [x19, #4]
   3b2bc:	ldrb	w8, [x20, #28]
   3b2c0:	cmp	w8, #0x2
   3b2c4:	b.ne	3b2dc <aarch64_ext_reg_extended@@Base+0xa8>  // b.any
   3b2c8:	orr	w8, w21, #0x4
   3b2cc:	cmp	w8, #0xd
   3b2d0:	b.ne	3b2dc <aarch64_ext_reg_extended@@Base+0xa8>  // b.any
   3b2d4:	mov	w8, #0x2                   	// #2
   3b2d8:	strb	w8, [x19, #4]
   3b2dc:	ldp	x20, x19, [sp, #48]
   3b2e0:	ldp	x22, x21, [sp, #32]
   3b2e4:	ldr	x23, [sp, #16]
   3b2e8:	mov	w0, #0x1                   	// #1
   3b2ec:	ldp	x29, x30, [sp], #64
   3b2f0:	ret
   3b2f4:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   3b2f8:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3b2fc:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3b300:	add	x0, x0, #0xa2d
   3b304:	add	x1, x1, #0x2c0
   3b308:	add	x3, x3, #0xa61
   3b30c:	mov	w2, #0x547                 	// #1351
   3b310:	bl	35ef0 <__assert_fail@plt>

000000000003b314 <aarch64_ext_reg_shifted@@Base>:
   3b314:	stp	x29, x30, [sp, #-48]!
   3b318:	stp	x20, x19, [sp, #32]
   3b31c:	mov	w20, w2
   3b320:	mov	x19, x1
   3b324:	mov	w0, #0x1c                  	// #28
   3b328:	mov	w1, w2
   3b32c:	mov	w2, wzr
   3b330:	str	x21, [sp, #16]
   3b334:	mov	x29, sp
   3b338:	mov	x21, x3
   3b33c:	bl	39690 <extract_fields@@Base+0x150>
   3b340:	str	w0, [x19, #16]
   3b344:	mov	w0, #0x23                  	// #35
   3b348:	mov	w1, w20
   3b34c:	mov	w2, wzr
   3b350:	bl	39690 <extract_fields@@Base+0x150>
   3b354:	mov	w1, wzr
   3b358:	bl	35fe0 <aarch64_get_operand_modifier_from_value@plt>
   3b35c:	cmp	w0, #0x2
   3b360:	str	w0, [x19, #32]
   3b364:	b.ne	3b378 <aarch64_ext_reg_shifted@@Base+0x64>  // b.any
   3b368:	ldr	x8, [x21, #8]
   3b36c:	ldr	w8, [x8, #16]
   3b370:	cmp	w8, #0x42
   3b374:	b.ne	3b3a4 <aarch64_ext_reg_shifted@@Base+0x90>  // b.any
   3b378:	mov	w0, #0x26                  	// #38
   3b37c:	mov	w1, w20
   3b380:	mov	w2, wzr
   3b384:	bl	39690 <extract_fields@@Base+0x150>
   3b388:	ldrb	w8, [x19, #36]
   3b38c:	mov	w9, w0
   3b390:	mov	w0, #0x1                   	// #1
   3b394:	str	x9, [x19, #40]
   3b398:	orr	w8, w8, #0x1
   3b39c:	strb	w8, [x19, #36]
   3b3a0:	b	3b3a8 <aarch64_ext_reg_shifted@@Base+0x94>
   3b3a4:	mov	w0, wzr
   3b3a8:	ldp	x20, x19, [sp, #32]
   3b3ac:	ldr	x21, [sp, #16]
   3b3b0:	ldp	x29, x30, [sp], #48
   3b3b4:	ret

000000000003b3b8 <aarch64_ext_sve_addr_ri_s4xvl@@Base>:
   3b3b8:	stp	x29, x30, [sp, #-48]!
   3b3bc:	str	x21, [sp, #16]
   3b3c0:	stp	x20, x19, [sp, #32]
   3b3c4:	mov	w19, w2
   3b3c8:	mov	x20, x1
   3b3cc:	mov	x21, x0
   3b3d0:	mov	w0, #0x61                  	// #97
   3b3d4:	mov	w1, w2
   3b3d8:	mov	w2, wzr
   3b3dc:	mov	x29, sp
   3b3e0:	bl	39690 <extract_fields@@Base+0x150>
   3b3e4:	add	w8, w0, #0x8
   3b3e8:	and	w8, w8, #0xf
   3b3ec:	sub	w8, w8, #0x8
   3b3f0:	sxtw	x3, w8
   3b3f4:	mov	x0, x21
   3b3f8:	mov	x1, x20
   3b3fc:	mov	w2, w19
   3b400:	bl	3b418 <aarch64_ext_sve_addr_ri_s4xvl@@Base+0x60>
   3b404:	ldp	x20, x19, [sp, #32]
   3b408:	ldr	x21, [sp, #16]
   3b40c:	mov	w0, #0x1                   	// #1
   3b410:	ldp	x29, x30, [sp], #48
   3b414:	ret
   3b418:	stp	x29, x30, [sp, #-48]!
   3b41c:	stp	x20, x19, [sp, #32]
   3b420:	str	x21, [sp, #16]
   3b424:	mov	x21, x0
   3b428:	ldr	w0, [x0, #20]
   3b42c:	mov	x19, x1
   3b430:	mov	w1, w2
   3b434:	mov	w2, wzr
   3b438:	mov	x29, sp
   3b43c:	mov	x20, x3
   3b440:	bl	39690 <extract_fields@@Base+0x150>
   3b444:	str	w0, [x19, #16]
   3b448:	mov	x0, x21
   3b44c:	bl	3b748 <aarch64_ext_sve_addr_rr_lsl@@Base+0xbc>
   3b450:	ldrb	w9, [x19, #28]
   3b454:	add	w8, w0, #0x1
   3b458:	mul	w8, w8, w20
   3b45c:	stp	w8, wzr, [x19, #20]
   3b460:	and	w9, w9, #0xfffffff9
   3b464:	orr	w9, w9, #0x4
   3b468:	strb	w9, [x19, #28]
   3b46c:	cbz	x20, 3b478 <aarch64_ext_sve_addr_ri_s4xvl@@Base+0xc0>
   3b470:	mov	w9, #0xf                   	// #15
   3b474:	str	w9, [x19, #32]
   3b478:	ldrb	w10, [x19, #36]
   3b47c:	mov	w9, #0x1                   	// #1
   3b480:	cmp	w8, #0x0
   3b484:	str	x9, [x19, #40]
   3b488:	cset	w8, ne  // ne = any
   3b48c:	and	w9, w10, #0xfc
   3b490:	orr	w8, w9, w8
   3b494:	strb	w8, [x19, #36]
   3b498:	ldp	x20, x19, [sp, #32]
   3b49c:	ldr	x21, [sp, #16]
   3b4a0:	ldp	x29, x30, [sp], #48
   3b4a4:	ret

000000000003b4a8 <aarch64_ext_sve_addr_ri_s6xvl@@Base>:
   3b4a8:	stp	x29, x30, [sp, #-48]!
   3b4ac:	str	x21, [sp, #16]
   3b4b0:	stp	x20, x19, [sp, #32]
   3b4b4:	mov	w19, w2
   3b4b8:	mov	x20, x1
   3b4bc:	mov	x21, x0
   3b4c0:	mov	w0, #0x64                  	// #100
   3b4c4:	mov	w1, w2
   3b4c8:	mov	w2, wzr
   3b4cc:	mov	x29, sp
   3b4d0:	bl	39690 <extract_fields@@Base+0x150>
   3b4d4:	add	w8, w0, #0x20
   3b4d8:	and	w8, w8, #0x3f
   3b4dc:	sub	w8, w8, #0x20
   3b4e0:	sxtw	x3, w8
   3b4e4:	mov	x0, x21
   3b4e8:	mov	x1, x20
   3b4ec:	mov	w2, w19
   3b4f0:	bl	3b418 <aarch64_ext_sve_addr_ri_s4xvl@@Base+0x60>
   3b4f4:	ldp	x20, x19, [sp, #32]
   3b4f8:	ldr	x21, [sp, #16]
   3b4fc:	mov	w0, #0x1                   	// #1
   3b500:	ldp	x29, x30, [sp], #48
   3b504:	ret

000000000003b508 <aarch64_ext_sve_addr_ri_s9xvl@@Base>:
   3b508:	stp	x29, x30, [sp, #-48]!
   3b50c:	stp	x20, x19, [sp, #32]
   3b510:	mov	w19, w2
   3b514:	str	x21, [sp, #16]
   3b518:	mov	x20, x1
   3b51c:	mov	x21, x0
   3b520:	mov	w2, #0x2                   	// #2
   3b524:	mov	w3, #0x64                  	// #100
   3b528:	mov	w4, #0x16                  	// #22
   3b52c:	mov	w0, w19
   3b530:	mov	w1, wzr
   3b534:	mov	x29, sp
   3b538:	bl	357b0 <extract_fields@plt>
   3b53c:	add	w8, w0, #0x100
   3b540:	and	w8, w8, #0x1ff
   3b544:	sub	w8, w8, #0x100
   3b548:	sxtw	x3, w8
   3b54c:	mov	x0, x21
   3b550:	mov	x1, x20
   3b554:	mov	w2, w19
   3b558:	bl	3b418 <aarch64_ext_sve_addr_ri_s4xvl@@Base+0x60>
   3b55c:	ldp	x20, x19, [sp, #32]
   3b560:	ldr	x21, [sp, #16]
   3b564:	mov	w0, #0x1                   	// #1
   3b568:	ldp	x29, x30, [sp], #48
   3b56c:	ret

000000000003b570 <aarch64_ext_sve_addr_ri_s4@@Base>:
   3b570:	stp	x29, x30, [sp, #-48]!
   3b574:	str	x21, [sp, #16]
   3b578:	stp	x20, x19, [sp, #32]
   3b57c:	mov	w19, w2
   3b580:	mov	x20, x1
   3b584:	mov	x21, x0
   3b588:	mov	w0, #0x61                  	// #97
   3b58c:	mov	w1, w2
   3b590:	mov	w2, wzr
   3b594:	mov	x29, sp
   3b598:	bl	39690 <extract_fields@@Base+0x150>
   3b59c:	mov	w1, #0x3                   	// #3
   3b5a0:	bl	3a290 <aarch64_ext_imm@@Base+0x11c>
   3b5a4:	sxtw	x3, w0
   3b5a8:	mov	x0, x21
   3b5ac:	mov	x1, x20
   3b5b0:	mov	w2, w19
   3b5b4:	bl	3b5cc <aarch64_ext_sve_addr_ri_s4@@Base+0x5c>
   3b5b8:	ldp	x20, x19, [sp, #32]
   3b5bc:	ldr	x21, [sp, #16]
   3b5c0:	mov	w0, #0x1                   	// #1
   3b5c4:	ldp	x29, x30, [sp], #48
   3b5c8:	ret
   3b5cc:	stp	x29, x30, [sp, #-48]!
   3b5d0:	stp	x20, x19, [sp, #32]
   3b5d4:	mov	x20, x0
   3b5d8:	ldr	w0, [x0, #20]
   3b5dc:	str	x21, [sp, #16]
   3b5e0:	mov	x21, x1
   3b5e4:	mov	w1, w2
   3b5e8:	mov	w2, wzr
   3b5ec:	mov	x29, sp
   3b5f0:	mov	x19, x3
   3b5f4:	bl	39690 <extract_fields@@Base+0x150>
   3b5f8:	str	w0, [x21, #16]
   3b5fc:	mov	x0, x20
   3b600:	bl	3b748 <aarch64_ext_sve_addr_rr_lsl@@Base+0xbc>
   3b604:	ldrb	w9, [x21, #28]
   3b608:	ldrb	w10, [x21, #36]
   3b60c:	lsl	w8, w19, w0
   3b610:	stp	w8, wzr, [x21, #20]
   3b614:	and	w8, w9, #0xfffffff9
   3b618:	and	w9, w10, #0xfc
   3b61c:	orr	w8, w8, #0x4
   3b620:	strb	w8, [x21, #28]
   3b624:	strb	w9, [x21, #36]
   3b628:	ldp	x20, x19, [sp, #32]
   3b62c:	ldr	x21, [sp, #16]
   3b630:	ldp	x29, x30, [sp], #48
   3b634:	ret

000000000003b638 <aarch64_ext_sve_addr_ri_u6@@Base>:
   3b638:	stp	x29, x30, [sp, #-48]!
   3b63c:	str	x21, [sp, #16]
   3b640:	stp	x20, x19, [sp, #32]
   3b644:	mov	w19, w2
   3b648:	mov	x20, x1
   3b64c:	mov	x21, x0
   3b650:	mov	w0, #0x64                  	// #100
   3b654:	mov	w1, w2
   3b658:	mov	w2, wzr
   3b65c:	mov	x29, sp
   3b660:	bl	39690 <extract_fields@@Base+0x150>
   3b664:	sxtw	x3, w0
   3b668:	mov	x0, x21
   3b66c:	mov	x1, x20
   3b670:	mov	w2, w19
   3b674:	bl	3b5cc <aarch64_ext_sve_addr_ri_s4@@Base+0x5c>
   3b678:	ldp	x20, x19, [sp, #32]
   3b67c:	ldr	x21, [sp, #16]
   3b680:	mov	w0, #0x1                   	// #1
   3b684:	ldp	x29, x30, [sp], #48
   3b688:	ret

000000000003b68c <aarch64_ext_sve_addr_rr_lsl@@Base>:
   3b68c:	stp	x29, x30, [sp, #-48]!
   3b690:	stp	x22, x21, [sp, #16]
   3b694:	stp	x20, x19, [sp, #32]
   3b698:	mov	x20, x0
   3b69c:	ldr	w0, [x0, #24]
   3b6a0:	mov	w21, w2
   3b6a4:	mov	x19, x1
   3b6a8:	mov	w1, w2
   3b6ac:	mov	w2, wzr
   3b6b0:	mov	x29, sp
   3b6b4:	bl	39690 <extract_fields@@Base+0x150>
   3b6b8:	mov	w22, w0
   3b6bc:	cmp	w0, #0x1f
   3b6c0:	b.ne	3b6cc <aarch64_ext_sve_addr_rr_lsl@@Base+0x40>  // b.any
   3b6c4:	ldrb	w8, [x20, #17]
   3b6c8:	tbnz	w8, #0, 3b730 <aarch64_ext_sve_addr_rr_lsl@@Base+0xa4>
   3b6cc:	ldr	w0, [x20, #20]
   3b6d0:	mov	w1, w21
   3b6d4:	mov	w2, wzr
   3b6d8:	bl	39690 <extract_fields@@Base+0x150>
   3b6dc:	ldrb	w8, [x19, #28]
   3b6e0:	stp	w0, w22, [x19, #16]
   3b6e4:	mov	w21, #0x1                   	// #1
   3b6e8:	mov	w9, #0x5                   	// #5
   3b6ec:	and	w8, w8, #0xfffffff9
   3b6f0:	orr	w8, w8, #0x4
   3b6f4:	mov	x0, x20
   3b6f8:	str	w21, [x19, #24]
   3b6fc:	strb	w8, [x19, #28]
   3b700:	str	w9, [x19, #32]
   3b704:	bl	3b748 <aarch64_ext_sve_addr_rr_lsl@@Base+0xbc>
   3b708:	ldrb	w9, [x19, #36]
   3b70c:	mov	w8, w0
   3b710:	cmp	w0, #0x0
   3b714:	str	x8, [x19, #40]
   3b718:	cset	w8, ne  // ne = any
   3b71c:	and	w9, w9, #0xfc
   3b720:	bfi	w8, w8, #1, #1
   3b724:	orr	w8, w8, w9
   3b728:	strb	w8, [x19, #36]
   3b72c:	b	3b734 <aarch64_ext_sve_addr_rr_lsl@@Base+0xa8>
   3b730:	mov	w21, wzr
   3b734:	mov	w0, w21
   3b738:	ldp	x20, x19, [sp, #32]
   3b73c:	ldp	x22, x21, [sp, #16]
   3b740:	ldp	x29, x30, [sp], #48
   3b744:	ret
   3b748:	ldr	w8, [x0, #16]
   3b74c:	ubfx	w0, w8, #5, #3
   3b750:	ret

000000000003b754 <aarch64_ext_sve_addr_rz_xtw@@Base>:
   3b754:	stp	x29, x30, [sp, #-48]!
   3b758:	stp	x20, x19, [sp, #32]
   3b75c:	mov	x20, x0
   3b760:	ldr	w0, [x0, #20]
   3b764:	str	x21, [sp, #16]
   3b768:	mov	w19, w2
   3b76c:	mov	x21, x1
   3b770:	mov	w1, w2
   3b774:	mov	w2, wzr
   3b778:	mov	x29, sp
   3b77c:	bl	39690 <extract_fields@@Base+0x150>
   3b780:	str	w0, [x21, #16]
   3b784:	ldr	w0, [x20, #24]
   3b788:	mov	w1, w19
   3b78c:	mov	w2, wzr
   3b790:	bl	39690 <extract_fields@@Base+0x150>
   3b794:	ldrb	w8, [x21, #28]
   3b798:	mov	w9, #0x1                   	// #1
   3b79c:	stp	w0, w9, [x21, #20]
   3b7a0:	mov	w1, w19
   3b7a4:	and	w8, w8, #0xfffffff9
   3b7a8:	orr	w8, w8, #0x4
   3b7ac:	strb	w8, [x21, #28]
   3b7b0:	ldr	w0, [x20, #28]
   3b7b4:	mov	w2, wzr
   3b7b8:	bl	39690 <extract_fields@@Base+0x150>
   3b7bc:	cmp	w0, #0x0
   3b7c0:	mov	w8, #0xc                   	// #12
   3b7c4:	mov	w9, #0x8                   	// #8
   3b7c8:	csel	w8, w9, w8, eq  // eq = none
   3b7cc:	mov	x0, x20
   3b7d0:	str	w8, [x21, #32]
   3b7d4:	bl	3b748 <aarch64_ext_sve_addr_rr_lsl@@Base+0xbc>
   3b7d8:	ldrb	w9, [x21, #36]
   3b7dc:	mov	w8, w0
   3b7e0:	cmp	w0, #0x0
   3b7e4:	mov	w10, #0x3                   	// #3
   3b7e8:	str	x8, [x21, #40]
   3b7ec:	csinc	w8, w10, wzr, ne  // ne = any
   3b7f0:	and	w9, w9, #0xfc
   3b7f4:	orr	w8, w8, w9
   3b7f8:	strb	w8, [x21, #36]
   3b7fc:	ldp	x20, x19, [sp, #32]
   3b800:	ldr	x21, [sp, #16]
   3b804:	mov	w0, #0x1                   	// #1
   3b808:	ldp	x29, x30, [sp], #48
   3b80c:	ret

000000000003b810 <aarch64_ext_sve_addr_zi_u5@@Base>:
   3b810:	stp	x29, x30, [sp, #-48]!
   3b814:	str	x21, [sp, #16]
   3b818:	stp	x20, x19, [sp, #32]
   3b81c:	mov	w19, w2
   3b820:	mov	x20, x1
   3b824:	mov	x21, x0
   3b828:	mov	w0, #0x2b                  	// #43
   3b82c:	mov	w1, w2
   3b830:	mov	w2, wzr
   3b834:	mov	x29, sp
   3b838:	bl	39690 <extract_fields@@Base+0x150>
   3b83c:	sxtw	x3, w0
   3b840:	mov	x0, x21
   3b844:	mov	x1, x20
   3b848:	mov	w2, w19
   3b84c:	bl	3b5cc <aarch64_ext_sve_addr_ri_s4@@Base+0x5c>
   3b850:	ldp	x20, x19, [sp, #32]
   3b854:	ldr	x21, [sp, #16]
   3b858:	mov	w0, #0x1                   	// #1
   3b85c:	ldp	x29, x30, [sp], #48
   3b860:	ret

000000000003b864 <aarch64_ext_sve_addr_zz_lsl@@Base>:
   3b864:	stp	x29, x30, [sp, #-16]!
   3b868:	mov	w3, #0x5                   	// #5
   3b86c:	mov	x29, sp
   3b870:	bl	3b880 <aarch64_ext_sve_addr_zz_lsl@@Base+0x1c>
   3b874:	mov	w0, #0x1                   	// #1
   3b878:	ldp	x29, x30, [sp], #16
   3b87c:	ret
   3b880:	stp	x29, x30, [sp, #-48]!
   3b884:	stp	x22, x21, [sp, #16]
   3b888:	stp	x20, x19, [sp, #32]
   3b88c:	mov	x21, x0
   3b890:	ldr	w0, [x0, #20]
   3b894:	mov	w20, w2
   3b898:	mov	x22, x1
   3b89c:	mov	w1, w2
   3b8a0:	mov	w2, wzr
   3b8a4:	mov	x29, sp
   3b8a8:	mov	w19, w3
   3b8ac:	bl	39690 <extract_fields@@Base+0x150>
   3b8b0:	str	w0, [x22, #16]
   3b8b4:	ldr	w0, [x21, #24]
   3b8b8:	mov	w1, w20
   3b8bc:	mov	w2, wzr
   3b8c0:	bl	39690 <extract_fields@@Base+0x150>
   3b8c4:	ldrb	w8, [x22, #28]
   3b8c8:	mov	w9, #0x1                   	// #1
   3b8cc:	stp	w0, w9, [x22, #20]
   3b8d0:	mov	w0, #0x6a                  	// #106
   3b8d4:	and	w8, w8, #0xfffffff9
   3b8d8:	orr	w8, w8, #0x4
   3b8dc:	mov	w1, w20
   3b8e0:	mov	w2, wzr
   3b8e4:	strb	w8, [x22, #28]
   3b8e8:	str	w19, [x22, #32]
   3b8ec:	bl	39690 <extract_fields@@Base+0x150>
   3b8f0:	mov	w8, w0
   3b8f4:	cmp	w19, #0x5
   3b8f8:	ldrb	w9, [x22, #36]
   3b8fc:	str	x8, [x22, #40]
   3b900:	cset	w8, ne  // ne = any
   3b904:	cmp	w0, #0x0
   3b908:	cset	w10, ne  // ne = any
   3b90c:	orr	w8, w8, w10
   3b910:	and	w9, w9, #0xfc
   3b914:	bfi	w8, w10, #1, #1
   3b918:	orr	w8, w8, w9
   3b91c:	strb	w8, [x22, #36]
   3b920:	ldp	x20, x19, [sp, #32]
   3b924:	ldp	x22, x21, [sp, #16]
   3b928:	ldp	x29, x30, [sp], #48
   3b92c:	ret

000000000003b930 <aarch64_ext_sve_addr_zz_sxtw@@Base>:
   3b930:	stp	x29, x30, [sp, #-16]!
   3b934:	mov	w3, #0xc                   	// #12
   3b938:	mov	x29, sp
   3b93c:	bl	3b880 <aarch64_ext_sve_addr_zz_lsl@@Base+0x1c>
   3b940:	mov	w0, #0x1                   	// #1
   3b944:	ldp	x29, x30, [sp], #16
   3b948:	ret

000000000003b94c <aarch64_ext_sve_addr_zz_uxtw@@Base>:
   3b94c:	stp	x29, x30, [sp, #-16]!
   3b950:	mov	w3, #0x8                   	// #8
   3b954:	mov	x29, sp
   3b958:	bl	3b880 <aarch64_ext_sve_addr_zz_lsl@@Base+0x1c>
   3b95c:	mov	w0, #0x1                   	// #1
   3b960:	ldp	x29, x30, [sp], #16
   3b964:	ret

000000000003b968 <aarch64_ext_sve_aimm@@Base>:
   3b968:	stp	x29, x30, [sp, #-32]!
   3b96c:	str	x19, [sp, #16]
   3b970:	mov	x29, sp
   3b974:	mov	x19, x1
   3b978:	bl	35b50 <aarch64_ext_imm@plt>
   3b97c:	ldrb	w1, [x19, #16]
   3b980:	mov	x0, x19
   3b984:	bl	3b998 <aarch64_ext_sve_aimm@@Base+0x30>
   3b988:	ldr	x19, [sp, #16]
   3b98c:	mov	w0, #0x1                   	// #1
   3b990:	ldp	x29, x30, [sp], #32
   3b994:	ret
   3b998:	ldrb	w8, [x0, #17]
   3b99c:	mov	w9, #0x5                   	// #5
   3b9a0:	str	w9, [x0, #32]
   3b9a4:	str	xzr, [x0, #40]
   3b9a8:	tbz	w8, #0, 3b9c0 <aarch64_ext_sve_aimm@@Base+0x58>
   3b9ac:	cbz	x1, 3b9b8 <aarch64_ext_sve_aimm@@Base+0x50>
   3b9b0:	lsl	x1, x1, #8
   3b9b4:	b	3b9c0 <aarch64_ext_sve_aimm@@Base+0x58>
   3b9b8:	mov	w8, #0x8                   	// #8
   3b9bc:	str	x8, [x0, #40]
   3b9c0:	ldr	x8, [x0, #40]
   3b9c4:	ldrb	w9, [x0, #36]
   3b9c8:	str	x1, [x0, #16]
   3b9cc:	cmp	x8, #0x0
   3b9d0:	and	w8, w9, #0xfc
   3b9d4:	cset	w9, ne  // ne = any
   3b9d8:	orr	w8, w8, w9
   3b9dc:	bfi	w8, w9, #1, #1
   3b9e0:	strb	w8, [x0, #36]
   3b9e4:	ret

000000000003b9e8 <aarch64_ext_sve_asimm@@Base>:
   3b9e8:	stp	x29, x30, [sp, #-32]!
   3b9ec:	str	x19, [sp, #16]
   3b9f0:	mov	x29, sp
   3b9f4:	mov	x19, x1
   3b9f8:	bl	35b50 <aarch64_ext_imm@plt>
   3b9fc:	ldrsb	x1, [x19, #16]
   3ba00:	mov	x0, x19
   3ba04:	bl	3b998 <aarch64_ext_sve_aimm@@Base+0x30>
   3ba08:	ldr	x19, [sp, #16]
   3ba0c:	mov	w0, #0x1                   	// #1
   3ba10:	ldp	x29, x30, [sp], #32
   3ba14:	ret

000000000003ba18 <aarch64_ext_sve_float_half_one@@Base>:
   3ba18:	stp	x29, x30, [sp, #-32]!
   3ba1c:	ldr	w0, [x0, #20]
   3ba20:	str	x19, [sp, #16]
   3ba24:	mov	x19, x1
   3ba28:	mov	w1, w2
   3ba2c:	mov	w2, wzr
   3ba30:	mov	x29, sp
   3ba34:	bl	39690 <extract_fields@@Base+0x150>
   3ba38:	ldrb	w9, [x19, #24]
   3ba3c:	cmp	w0, #0x0
   3ba40:	mov	w8, #0x3f800000            	// #1065353216
   3ba44:	mov	w10, #0x3f000000            	// #1056964608
   3ba48:	csel	x8, x10, x8, eq  // eq = none
   3ba4c:	str	x8, [x19, #16]
   3ba50:	orr	w8, w9, #0x1
   3ba54:	strb	w8, [x19, #24]
   3ba58:	ldr	x19, [sp, #16]
   3ba5c:	mov	w0, #0x1                   	// #1
   3ba60:	ldp	x29, x30, [sp], #32
   3ba64:	ret

000000000003ba68 <aarch64_ext_sve_float_half_two@@Base>:
   3ba68:	stp	x29, x30, [sp, #-32]!
   3ba6c:	ldr	w0, [x0, #20]
   3ba70:	str	x19, [sp, #16]
   3ba74:	mov	x19, x1
   3ba78:	mov	w1, w2
   3ba7c:	mov	w2, wzr
   3ba80:	mov	x29, sp
   3ba84:	bl	39690 <extract_fields@@Base+0x150>
   3ba88:	ldrb	w9, [x19, #24]
   3ba8c:	cmp	w0, #0x0
   3ba90:	mov	w8, #0x40000000            	// #1073741824
   3ba94:	mov	w10, #0x3f000000            	// #1056964608
   3ba98:	csel	x8, x10, x8, eq  // eq = none
   3ba9c:	str	x8, [x19, #16]
   3baa0:	orr	w8, w9, #0x1
   3baa4:	strb	w8, [x19, #24]
   3baa8:	ldr	x19, [sp, #16]
   3baac:	mov	w0, #0x1                   	// #1
   3bab0:	ldp	x29, x30, [sp], #32
   3bab4:	ret

000000000003bab8 <aarch64_ext_sve_float_zero_one@@Base>:
   3bab8:	stp	x29, x30, [sp, #-32]!
   3babc:	ldr	w0, [x0, #20]
   3bac0:	str	x19, [sp, #16]
   3bac4:	mov	x19, x1
   3bac8:	mov	w1, w2
   3bacc:	mov	w2, wzr
   3bad0:	mov	x29, sp
   3bad4:	bl	39690 <extract_fields@@Base+0x150>
   3bad8:	ldrb	w8, [x19, #24]
   3badc:	cmp	w0, #0x0
   3bae0:	mov	w9, #0x3f800000            	// #1065353216
   3bae4:	csel	x9, xzr, x9, eq  // eq = none
   3bae8:	orr	w8, w8, #0x1
   3baec:	str	x9, [x19, #16]
   3baf0:	strb	w8, [x19, #24]
   3baf4:	ldr	x19, [sp, #16]
   3baf8:	mov	w0, #0x1                   	// #1
   3bafc:	ldp	x29, x30, [sp], #32
   3bb00:	ret

000000000003bb04 <aarch64_ext_sve_index@@Base>:
   3bb04:	stp	x29, x30, [sp, #-32]!
   3bb08:	stp	x20, x19, [sp, #16]
   3bb0c:	ldr	w0, [x0, #20]
   3bb10:	mov	w20, w2
   3bb14:	mov	x19, x1
   3bb18:	mov	w1, w2
   3bb1c:	mov	w2, wzr
   3bb20:	mov	x29, sp
   3bb24:	bl	39690 <extract_fields@@Base+0x150>
   3bb28:	str	w0, [x19, #16]
   3bb2c:	mov	w2, #0x2                   	// #2
   3bb30:	mov	w3, #0x74                  	// #116
   3bb34:	mov	w4, #0x2b                  	// #43
   3bb38:	mov	w0, w20
   3bb3c:	mov	w1, wzr
   3bb40:	bl	357b0 <extract_fields@plt>
   3bb44:	tst	w0, #0x1f
   3bb48:	b.eq	3bb70 <aarch64_ext_sve_index@@Base+0x6c>  // b.none
   3bb4c:	cmp	w0, #0x0
   3bb50:	cinc	w9, w0, lt  // lt = tstop
   3bb54:	mov	w8, w0
   3bb58:	asr	w0, w9, #1
   3bb5c:	tbz	w8, #0, 3bb4c <aarch64_ext_sve_index@@Base+0x48>
   3bb60:	sxtw	x8, w0
   3bb64:	mov	w0, #0x1                   	// #1
   3bb68:	str	x8, [x19, #24]
   3bb6c:	b	3bb74 <aarch64_ext_sve_index@@Base+0x70>
   3bb70:	mov	w0, wzr
   3bb74:	ldp	x20, x19, [sp, #16]
   3bb78:	ldp	x29, x30, [sp], #32
   3bb7c:	ret

000000000003bb80 <aarch64_ext_sve_limm_mov@@Base>:
   3bb80:	stp	x29, x30, [sp, #-64]!
   3bb84:	stp	x22, x21, [sp, #32]
   3bb88:	stp	x20, x19, [sp, #48]
   3bb8c:	ldrb	w8, [x3, #28]
   3bb90:	str	x23, [sp, #16]
   3bb94:	mov	x23, x0
   3bb98:	mov	x29, sp
   3bb9c:	mov	w0, w8
   3bba0:	mov	x21, x3
   3bba4:	mov	w22, w2
   3bba8:	mov	x19, x1
   3bbac:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3bbb0:	mov	w20, w0
   3bbb4:	mov	x0, x23
   3bbb8:	mov	x1, x19
   3bbbc:	mov	w2, w22
   3bbc0:	mov	x3, x21
   3bbc4:	bl	35840 <aarch64_ext_limm@plt>
   3bbc8:	cbz	w0, 3bbe0 <aarch64_ext_sve_limm_mov@@Base+0x60>
   3bbcc:	ldr	x0, [x19, #16]
   3bbd0:	and	w1, w20, #0xff
   3bbd4:	bl	35960 <aarch64_sve_dupm_mov_immediate_p@plt>
   3bbd8:	cmp	w0, #0x0
   3bbdc:	cset	w0, ne  // ne = any
   3bbe0:	ldp	x20, x19, [sp, #48]
   3bbe4:	ldp	x22, x21, [sp, #32]
   3bbe8:	ldr	x23, [sp, #16]
   3bbec:	ldp	x29, x30, [sp], #64
   3bbf0:	ret

000000000003bbf4 <aarch64_ext_sve_quad_index@@Base>:
   3bbf4:	stp	x29, x30, [sp, #-48]!
   3bbf8:	stp	x22, x21, [sp, #16]
   3bbfc:	stp	x20, x19, [sp, #32]
   3bc00:	mov	x29, sp
   3bc04:	mov	w19, w2
   3bc08:	mov	x20, x1
   3bc0c:	mov	x21, x0
   3bc10:	bl	3b748 <aarch64_ext_sve_addr_rr_lsl@@Base+0xbc>
   3bc14:	mov	w22, w0
   3bc18:	mov	x0, x21
   3bc1c:	mov	w1, w19
   3bc20:	bl	3a20c <aarch64_ext_imm@@Base+0x98>
   3bc24:	mov	w8, #0xffffffff            	// #-1
   3bc28:	lsl	w8, w8, w22
   3bc2c:	lsr	w9, w0, w22
   3bc30:	bic	w8, w0, w8
   3bc34:	str	w8, [x20, #16]
   3bc38:	str	x9, [x20, #24]
   3bc3c:	ldp	x20, x19, [sp, #32]
   3bc40:	ldp	x22, x21, [sp, #16]
   3bc44:	mov	w0, #0x1                   	// #1
   3bc48:	ldp	x29, x30, [sp], #48
   3bc4c:	ret

000000000003bc50 <aarch64_ext_sve_reglist@@Base>:
   3bc50:	stp	x29, x30, [sp, #-48]!
   3bc54:	stp	x20, x19, [sp, #32]
   3bc58:	ldr	w0, [x0, #20]
   3bc5c:	mov	x20, x1
   3bc60:	mov	w1, w2
   3bc64:	mov	w2, wzr
   3bc68:	str	x21, [sp, #16]
   3bc6c:	mov	x29, sp
   3bc70:	mov	x19, x3
   3bc74:	bl	39690 <extract_fields@@Base+0x150>
   3bc78:	ldrh	w21, [x20, #16]
   3bc7c:	bfxil	w21, w0, #0, #5
   3bc80:	strh	w21, [x20, #16]
   3bc84:	ldr	x0, [x19, #8]
   3bc88:	bl	39cd8 <aarch64_ext_ldst_reglist@@Base+0xcc>
   3bc8c:	ubfiz	w8, w0, #5, #3
   3bc90:	and	w9, w21, #0xffffff1f
   3bc94:	orr	w8, w8, w9
   3bc98:	strh	w8, [x20, #16]
   3bc9c:	ldp	x20, x19, [sp, #32]
   3bca0:	ldr	x21, [sp, #16]
   3bca4:	mov	w0, #0x1                   	// #1
   3bca8:	ldp	x29, x30, [sp], #48
   3bcac:	ret

000000000003bcb0 <aarch64_ext_sve_scale@@Base>:
   3bcb0:	stp	x29, x30, [sp, #-32]!
   3bcb4:	stp	x20, x19, [sp, #16]
   3bcb8:	mov	x29, sp
   3bcbc:	mov	w19, w2
   3bcc0:	mov	x20, x1
   3bcc4:	bl	35b50 <aarch64_ext_imm@plt>
   3bcc8:	mov	w0, #0x61                  	// #97
   3bccc:	mov	w1, w19
   3bcd0:	mov	w2, wzr
   3bcd4:	bl	39690 <extract_fields@@Base+0x150>
   3bcd8:	ldrb	w10, [x20, #36]
   3bcdc:	mov	w8, #0xe                   	// #14
   3bce0:	add	w9, w0, #0x1
   3bce4:	cmp	w0, #0x0
   3bce8:	str	w8, [x20, #32]
   3bcec:	sxtw	x8, w9
   3bcf0:	cset	w9, ne  // ne = any
   3bcf4:	str	x8, [x20, #40]
   3bcf8:	bfi	w9, w9, #1, #1
   3bcfc:	and	w8, w10, #0xfc
   3bd00:	orr	w8, w9, w8
   3bd04:	strb	w8, [x20, #36]
   3bd08:	ldp	x20, x19, [sp, #16]
   3bd0c:	mov	w0, #0x1                   	// #1
   3bd10:	ldp	x29, x30, [sp], #32
   3bd14:	ret

000000000003bd18 <aarch64_ext_sve_shlimm@@Base>:
   3bd18:	stp	x29, x30, [sp, #-32]!
   3bd1c:	stp	x20, x19, [sp, #16]
   3bd20:	mov	x29, sp
   3bd24:	mov	x19, x1
   3bd28:	bl	35b50 <aarch64_ext_imm@plt>
   3bd2c:	ldr	x20, [x19, #16]
   3bd30:	cbz	x20, 3bd4c <aarch64_ext_sve_shlimm@@Base+0x34>
   3bd34:	mov	x0, x20
   3bd38:	bl	3bd5c <aarch64_ext_sve_shlimm@@Base+0x44>
   3bd3c:	sub	x8, x20, x0
   3bd40:	mov	w0, #0x1                   	// #1
   3bd44:	str	x8, [x19, #16]
   3bd48:	b	3bd50 <aarch64_ext_sve_shlimm@@Base+0x38>
   3bd4c:	mov	w0, wzr
   3bd50:	ldp	x20, x19, [sp, #16]
   3bd54:	ldp	x29, x30, [sp], #32
   3bd58:	ret
   3bd5c:	mov	x8, x0
   3bd60:	mov	x0, x8
   3bd64:	neg	x8, x8
   3bd68:	and	x8, x0, x8
   3bd6c:	subs	x8, x0, x8
   3bd70:	b.ne	3bd60 <aarch64_ext_sve_shlimm@@Base+0x48>  // b.any
   3bd74:	ret

000000000003bd78 <aarch64_ext_sve_shrimm@@Base>:
   3bd78:	stp	x29, x30, [sp, #-32]!
   3bd7c:	stp	x20, x19, [sp, #16]
   3bd80:	mov	x29, sp
   3bd84:	mov	x19, x1
   3bd88:	bl	35b50 <aarch64_ext_imm@plt>
   3bd8c:	ldr	x20, [x19, #16]
   3bd90:	cbz	x20, 3bdb0 <aarch64_ext_sve_shrimm@@Base+0x38>
   3bd94:	mov	x0, x20
   3bd98:	bl	3bd5c <aarch64_ext_sve_shlimm@@Base+0x44>
   3bd9c:	lsl	x8, x0, #1
   3bda0:	sub	x8, x8, x20
   3bda4:	mov	w0, #0x1                   	// #1
   3bda8:	str	x8, [x19, #16]
   3bdac:	b	3bdb4 <aarch64_ext_sve_shrimm@@Base+0x3c>
   3bdb0:	mov	w0, wzr
   3bdb4:	ldp	x20, x19, [sp, #16]
   3bdb8:	ldp	x29, x30, [sp], #32
   3bdbc:	ret

000000000003bdc0 <aarch64_decode_insn@@Base>:
   3bdc0:	stp	x29, x30, [sp, #-64]!
   3bdc4:	str	x23, [sp, #16]
   3bdc8:	stp	x22, x21, [sp, #32]
   3bdcc:	stp	x20, x19, [sp, #48]
   3bdd0:	mov	x29, sp
   3bdd4:	mov	x19, x3
   3bdd8:	mov	w20, w2
   3bddc:	mov	x21, x1
   3bde0:	mov	w22, w0
   3bde4:	bl	359d0 <aarch64_opcode_lookup@plt>
   3bde8:	cbz	x0, 3be20 <aarch64_decode_insn@@Base+0x60>
   3bdec:	mov	x23, x0
   3bdf0:	mov	x0, x23
   3bdf4:	mov	w1, w22
   3bdf8:	mov	x2, x21
   3bdfc:	mov	w3, w20
   3be00:	mov	x4, x19
   3be04:	bl	3be40 <aarch64_decode_insn@@Base+0x80>
   3be08:	cmp	w0, #0x1
   3be0c:	b.eq	3be28 <aarch64_decode_insn@@Base+0x68>  // b.none
   3be10:	mov	x0, x23
   3be14:	bl	35f80 <aarch64_find_next_opcode@plt>
   3be18:	mov	x23, x0
   3be1c:	cbnz	x0, 3bdf0 <aarch64_decode_insn@@Base+0x30>
   3be20:	mov	w0, #0x1                   	// #1
   3be24:	b	3be2c <aarch64_decode_insn@@Base+0x6c>
   3be28:	mov	w0, wzr
   3be2c:	ldp	x20, x19, [sp, #48]
   3be30:	ldp	x22, x21, [sp, #32]
   3be34:	ldr	x23, [sp, #16]
   3be38:	ldp	x29, x30, [sp], #64
   3be3c:	ret
   3be40:	stp	x29, x30, [sp, #-96]!
   3be44:	stp	x28, x27, [sp, #16]
   3be48:	stp	x26, x25, [sp, #32]
   3be4c:	stp	x24, x23, [sp, #48]
   3be50:	stp	x22, x21, [sp, #64]
   3be54:	stp	x20, x19, [sp, #80]
   3be58:	mov	x29, sp
   3be5c:	cbz	x0, 3c010 <aarch64_decode_insn@@Base+0x250>
   3be60:	mov	x20, x2
   3be64:	cbz	x2, 3c010 <aarch64_decode_insn@@Base+0x250>
   3be68:	movi	v0.2d, #0x0
   3be6c:	str	xzr, [x20, #352]
   3be70:	stp	q0, q0, [x20, #320]
   3be74:	stp	q0, q0, [x20, #288]
   3be78:	stp	q0, q0, [x20, #256]
   3be7c:	stp	q0, q0, [x20, #224]
   3be80:	stp	q0, q0, [x20, #192]
   3be84:	stp	q0, q0, [x20, #160]
   3be88:	stp	q0, q0, [x20, #128]
   3be8c:	stp	q0, q0, [x20, #96]
   3be90:	stp	q0, q0, [x20, #64]
   3be94:	stp	q0, q0, [x20, #32]
   3be98:	stp	q0, q0, [x20]
   3be9c:	ldp	w8, w9, [x0, #8]
   3bea0:	mov	w22, w1
   3bea4:	mov	x23, x0
   3bea8:	eor	w8, w8, w1
   3beac:	tst	w8, w9
   3beb0:	b.eq	3bed4 <aarch64_decode_insn@@Base+0x114>  // b.none
   3beb4:	mov	w0, wzr
   3beb8:	ldp	x20, x19, [sp, #80]
   3bebc:	ldp	x22, x21, [sp, #64]
   3bec0:	ldp	x24, x23, [sp, #48]
   3bec4:	ldp	x26, x25, [sp, #32]
   3bec8:	ldp	x28, x27, [sp, #16]
   3becc:	ldp	x29, x30, [sp], #96
   3bed0:	ret
   3bed4:	mov	x19, x4
   3bed8:	mov	w21, w3
   3bedc:	mov	x8, xzr
   3bee0:	add	x9, x20, #0x20
   3bee4:	str	x23, [x20, #8]
   3bee8:	str	w22, [x20]
   3beec:	add	x10, x23, x8, lsl #2
   3bef0:	ldr	w10, [x10, #32]
   3bef4:	cbz	w10, 3bf0c <aarch64_decode_insn@@Base+0x14c>
   3bef8:	stur	w10, [x9, #-8]
   3befc:	str	w8, [x9], #56
   3bf00:	add	x8, x8, #0x1
   3bf04:	cmp	x8, #0x6
   3bf08:	b.ne	3beec <aarch64_decode_insn@@Base+0x12c>  // b.any
   3bf0c:	mov	x0, x23
   3bf10:	bl	3c718 <print_aarch64_disassembler_options@@Base+0xf4>
   3bf14:	cbz	w0, 3bf24 <aarch64_decode_insn@@Base+0x164>
   3bf18:	mov	x0, x20
   3bf1c:	bl	3c730 <print_aarch64_disassembler_options@@Base+0x10c>
   3bf20:	cbz	w0, 3beb8 <aarch64_decode_insn@@Base+0xf8>
   3bf24:	mov	x0, x20
   3bf28:	bl	3caf0 <print_aarch64_disassembler_options@@Base+0x4cc>
   3bf2c:	cbz	w0, 3beb8 <aarch64_decode_insn@@Base+0xf8>
   3bf30:	adrp	x28, 99000 <aarch64_operands@@Base+0x16d20>
   3bf34:	ldr	x28, [x28, #4032]
   3bf38:	add	x25, x23, #0x20
   3bf3c:	mov	w26, #0x18                  	// #24
   3bf40:	mov	w27, #0x30                  	// #48
   3bf44:	ldr	w8, [x25]
   3bf48:	cbz	w8, 3bf84 <aarch64_decode_insn@@Base+0x1c4>
   3bf4c:	madd	x24, x8, x27, x28
   3bf50:	mov	x0, x24
   3bf54:	bl	3cdd8 <print_aarch64_disassembler_options@@Base+0x7b4>
   3bf58:	cbz	w0, 3bf78 <aarch64_decode_insn@@Base+0x1b8>
   3bf5c:	add	x1, x20, x26
   3bf60:	mov	x0, x24
   3bf64:	mov	w2, w22
   3bf68:	mov	x3, x20
   3bf6c:	mov	x4, x19
   3bf70:	bl	35a20 <aarch64_extract_operand@plt>
   3bf74:	cbz	w0, 3bf90 <aarch64_decode_insn@@Base+0x1d0>
   3bf78:	mov	w8, wzr
   3bf7c:	cbz	w8, 3bf98 <aarch64_decode_insn@@Base+0x1d8>
   3bf80:	b	3bfac <aarch64_decode_insn@@Base+0x1ec>
   3bf84:	mov	w8, #0x6                   	// #6
   3bf88:	cbz	w8, 3bf98 <aarch64_decode_insn@@Base+0x1d8>
   3bf8c:	b	3bfac <aarch64_decode_insn@@Base+0x1ec>
   3bf90:	mov	w8, #0x2                   	// #2
   3bf94:	cbnz	w8, 3bfac <aarch64_decode_insn@@Base+0x1ec>
   3bf98:	add	x26, x26, #0x38
   3bf9c:	cmp	x26, #0x168
   3bfa0:	add	x25, x25, #0x4
   3bfa4:	b.ne	3bf44 <aarch64_decode_insn@@Base+0x184>  // b.any
   3bfa8:	b	3bfb4 <aarch64_decode_insn@@Base+0x1f4>
   3bfac:	cmp	w8, #0x6
   3bfb0:	b.ne	3beb4 <aarch64_decode_insn@@Base+0xf4>  // b.any
   3bfb4:	ldr	x8, [x23, #136]
   3bfb8:	cbz	x8, 3bfe4 <aarch64_decode_insn@@Base+0x224>
   3bfbc:	mov	x0, x20
   3bfc0:	mov	w1, w22
   3bfc4:	mov	x2, xzr
   3bfc8:	mov	w3, wzr
   3bfcc:	mov	x4, x19
   3bfd0:	mov	x5, xzr
   3bfd4:	blr	x8
   3bfd8:	mov	w8, w0
   3bfdc:	mov	w0, wzr
   3bfe0:	cbnz	w8, 3beb8 <aarch64_decode_insn@@Base+0xf8>
   3bfe4:	mov	x0, x20
   3bfe8:	mov	x1, xzr
   3bfec:	bl	35900 <aarch64_match_operands_constraint@plt>
   3bff0:	cmp	w0, #0x1
   3bff4:	b.ne	3beb4 <aarch64_decode_insn@@Base+0xf4>  // b.any
   3bff8:	cbnz	w21, 3c008 <aarch64_decode_insn@@Base+0x248>
   3bffc:	mov	x0, x20
   3c000:	mov	x1, x19
   3c004:	bl	3cde4 <print_aarch64_disassembler_options@@Base+0x7c0>
   3c008:	mov	w0, #0x1                   	// #1
   3c00c:	b	3beb8 <aarch64_decode_insn@@Base+0xf8>
   3c010:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   3c014:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3c018:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3c01c:	add	x0, x0, #0xec1
   3c020:	add	x1, x1, #0x2c0
   3c024:	add	x3, x3, #0xed0
   3c028:	mov	w2, #0xb4b                 	// #2891
   3c02c:	bl	35ef0 <__assert_fail@plt>

000000000003c030 <aarch64_symbol_is_valid@@Base>:
   3c030:	stp	x29, x30, [sp, #-16]!
   3c034:	mov	x29, sp
   3c038:	cbz	x0, 3c074 <aarch64_symbol_is_valid@@Base+0x44>
   3c03c:	bl	3c094 <aarch64_symbol_is_valid@@Base+0x64>
   3c040:	cbz	x0, 3c074 <aarch64_symbol_is_valid@@Base+0x44>
   3c044:	ldrb	w8, [x0]
   3c048:	cmp	w8, #0x24
   3c04c:	b.ne	3c07c <aarch64_symbol_is_valid@@Base+0x4c>  // b.any
   3c050:	ldrb	w8, [x0, #1]
   3c054:	cmp	w8, #0x78
   3c058:	b.eq	3c064 <aarch64_symbol_is_valid@@Base+0x34>  // b.none
   3c05c:	cmp	w8, #0x64
   3c060:	b.ne	3c07c <aarch64_symbol_is_valid@@Base+0x4c>  // b.any
   3c064:	ldrb	w8, [x0, #2]
   3c068:	cbz	w8, 3c088 <aarch64_symbol_is_valid@@Base+0x58>
   3c06c:	cmp	w8, #0x2e
   3c070:	cset	w0, ne  // ne = any
   3c074:	ldp	x29, x30, [sp], #16
   3c078:	ret
   3c07c:	mov	w0, #0x1                   	// #1
   3c080:	ldp	x29, x30, [sp], #16
   3c084:	ret
   3c088:	mov	w0, wzr
   3c08c:	ldp	x29, x30, [sp], #16
   3c090:	ret
   3c094:	ldr	x0, [x0, #8]
   3c098:	ret

000000000003c09c <print_insn_aarch64@@Base>:
   3c09c:	sub	sp, sp, #0x90
   3c0a0:	stp	x29, x30, [sp, #48]
   3c0a4:	stp	x28, x27, [sp, #64]
   3c0a8:	stp	x26, x25, [sp, #80]
   3c0ac:	stp	x24, x23, [sp, #96]
   3c0b0:	stp	x22, x21, [sp, #112]
   3c0b4:	stp	x20, x19, [sp, #128]
   3c0b8:	ldr	x8, [x1, #224]
   3c0bc:	mov	x19, x1
   3c0c0:	mov	x20, x0
   3c0c4:	add	x29, sp, #0x30
   3c0c8:	cbz	x8, 3c0d8 <print_insn_aarch64@@Base+0x3c>
   3c0cc:	mov	x0, x8
   3c0d0:	bl	3c38c <print_insn_aarch64@@Base+0x2f0>
   3c0d4:	str	xzr, [x19, #224]
   3c0d8:	mov	w8, #0x1                   	// #1
   3c0dc:	mov	x23, x19
   3c0e0:	str	w8, [x23, #44]!
   3c0e4:	str	w8, [sp, #4]
   3c0e8:	ldur	x8, [x23, #4]
   3c0ec:	cbz	x8, 3c0fc <print_insn_aarch64@@Base+0x60>
   3c0f0:	cbz	x8, 3c0fc <print_insn_aarch64@@Base+0x60>
   3c0f4:	ldr	w8, [x8, #32]
   3c0f8:	tbz	w8, #4, 3c100 <print_insn_aarch64@@Base+0x64>
   3c0fc:	str	wzr, [sp, #4]
   3c100:	ldr	w8, [x19, #84]
   3c104:	adrp	x24, f0000 <aarch64_opcode_table@@Base+0x55598>
   3c108:	cbz	w8, 3c158 <print_insn_aarch64@@Base+0xbc>
   3c10c:	ldr	x8, [x19, #72]
   3c110:	ldr	x0, [x8]
   3c114:	bl	3c3dc <print_insn_aarch64@@Base+0x340>
   3c118:	cmp	w0, #0x5
   3c11c:	b.ne	3c158 <print_insn_aarch64@@Base+0xbc>  // b.any
   3c120:	adrp	x25, 9a000 <aarch64_ext_sysins_op@@Base+0x5efdc>
   3c124:	cbnz	x20, 3c130 <print_insn_aarch64@@Base+0x94>
   3c128:	mov	w8, #0xffffffff            	// #-1
   3c12c:	str	w8, [x25, #1504]
   3c130:	ldr	w9, [x19, #80]
   3c134:	ldr	w8, [x25, #1504]
   3c138:	adrp	x26, f0000 <aarch64_opcode_table@@Base+0x55598>
   3c13c:	add	w9, w9, #0x1
   3c140:	tbnz	w8, #31, 3c228 <print_insn_aarch64@@Base+0x18c>
   3c144:	ldr	x10, [x19, #240]
   3c148:	ldr	x11, [x26, #1648]
   3c14c:	cmp	x10, x11
   3c150:	cset	w22, eq  // eq = none
   3c154:	b	3c22c <print_insn_aarch64@@Base+0x190>
   3c158:	ldr	w8, [sp, #4]
   3c15c:	mov	w21, #0x4                   	// #4
   3c160:	str	w8, [x24, #1656]
   3c164:	ldr	w8, [x24, #1656]
   3c168:	cmp	w8, #0x1
   3c16c:	b.ne	3c18c <print_insn_aarch64@@Base+0xf0>  // b.any
   3c170:	ldrb	w8, [x19, #91]
   3c174:	tbnz	w8, #6, 3c18c <print_insn_aarch64@@Base+0xf0>
   3c178:	adrp	x22, 3c000 <aarch64_decode_insn@@Base+0x240>
   3c17c:	str	w21, [x19, #172]
   3c180:	add	x23, x19, #0x28
   3c184:	add	x22, x22, #0x4bc
   3c188:	b	3c19c <print_insn_aarch64@@Base+0x100>
   3c18c:	adrp	x22, 3c000 <aarch64_decode_insn@@Base+0x240>
   3c190:	mov	w21, #0x4                   	// #4
   3c194:	add	x22, x22, #0x524
   3c198:	str	w21, [x19, #172]
   3c19c:	ldr	w8, [x23]
   3c1a0:	ldr	x9, [x19, #104]
   3c1a4:	sub	x1, x29, #0x4
   3c1a8:	mov	x0, x20
   3c1ac:	mov	w2, w21
   3c1b0:	mov	x3, x19
   3c1b4:	str	w8, [x19, #176]
   3c1b8:	blr	x9
   3c1bc:	cbz	w0, 3c1d8 <print_insn_aarch64@@Base+0x13c>
   3c1c0:	ldr	x8, [x19, #112]
   3c1c4:	mov	x1, x20
   3c1c8:	mov	x2, x19
   3c1cc:	blr	x8
   3c1d0:	mov	w21, #0xffffffff            	// #-1
   3c1d4:	b	3c204 <print_insn_aarch64@@Base+0x168>
   3c1d8:	ldr	w8, [x19, #176]
   3c1dc:	lsl	w1, w21, #3
   3c1e0:	sub	x0, x29, #0x4
   3c1e4:	cmp	w8, #0x0
   3c1e8:	cset	w2, eq  // eq = none
   3c1ec:	bl	35950 <bfd_get_bits@plt>
   3c1f0:	mov	x1, x0
   3c1f4:	add	x3, sp, #0x8
   3c1f8:	mov	x0, x20
   3c1fc:	mov	x2, x19
   3c200:	blr	x22
   3c204:	mov	w0, w21
   3c208:	ldp	x20, x19, [sp, #128]
   3c20c:	ldp	x22, x21, [sp, #112]
   3c210:	ldp	x24, x23, [sp, #96]
   3c214:	ldp	x26, x25, [sp, #80]
   3c218:	ldp	x28, x27, [sp, #64]
   3c21c:	ldp	x29, x30, [sp, #48]
   3c220:	add	sp, sp, #0x90
   3c224:	ret
   3c228:	mov	w22, wzr
   3c22c:	cmp	w9, w8
   3c230:	ldr	w10, [x19, #84]
   3c234:	cset	w11, ge  // ge = tcont
   3c238:	tst	w11, w22
   3c23c:	csel	w8, w8, w9, ne  // ne = any
   3c240:	cmp	w8, w10
   3c244:	b.ge	3c29c <print_insn_aarch64@@Base+0x200>  // b.tcont
   3c248:	mov	w28, wzr
   3c24c:	sxtw	x21, w8
   3c250:	mov	w27, #0xffffffff            	// #-1
   3c254:	ldr	x8, [x19, #72]
   3c258:	ldr	x0, [x8, x21, lsl #3]
   3c25c:	bl	3c3fc <print_insn_aarch64@@Base+0x360>
   3c260:	cmp	x0, x20
   3c264:	b.hi	3c294 <print_insn_aarch64@@Base+0x1f8>  // b.pmore
   3c268:	add	x2, sp, #0x4
   3c26c:	mov	x0, x19
   3c270:	mov	w1, w21
   3c274:	bl	3c410 <print_insn_aarch64@@Base+0x374>
   3c278:	ldrsw	x8, [x19, #84]
   3c27c:	cmp	w0, #0x0
   3c280:	csel	w27, w27, w21, eq  // eq = none
   3c284:	add	x21, x21, #0x1
   3c288:	csinc	w28, w28, wzr, eq  // eq = none
   3c28c:	cmp	x21, x8
   3c290:	b.lt	3c254 <print_insn_aarch64@@Base+0x1b8>  // b.tstop
   3c294:	cbnz	w28, 3c314 <print_insn_aarch64@@Base+0x278>
   3c298:	b	3c2a8 <print_insn_aarch64@@Base+0x20c>
   3c29c:	mov	w28, wzr
   3c2a0:	mov	w27, #0xffffffff            	// #-1
   3c2a4:	cbnz	w28, 3c314 <print_insn_aarch64@@Base+0x278>
   3c2a8:	ldr	w8, [x19, #80]
   3c2ac:	ldr	w10, [x25, #1504]
   3c2b0:	ldr	x9, [x19, #48]
   3c2b4:	cmp	w8, w10
   3c2b8:	cset	w11, ge  // ge = tcont
   3c2bc:	tst	w22, w11
   3c2c0:	csel	w8, w10, w8, ne  // ne = any
   3c2c4:	cbz	x9, 3c2d4 <print_insn_aarch64@@Base+0x238>
   3c2c8:	ldr	x21, [x9, #40]
   3c2cc:	tbz	w8, #31, 3c2dc <print_insn_aarch64@@Base+0x240>
   3c2d0:	b	3c314 <print_insn_aarch64@@Base+0x278>
   3c2d4:	mov	x21, xzr
   3c2d8:	tbnz	w8, #31, 3c314 <print_insn_aarch64@@Base+0x278>
   3c2dc:	sxtw	x22, w8
   3c2e0:	ldr	x8, [x19, #72]
   3c2e4:	ldr	x0, [x8, x22, lsl #3]
   3c2e8:	bl	3c3fc <print_insn_aarch64@@Base+0x360>
   3c2ec:	cmp	x0, x21
   3c2f0:	b.cc	3c314 <print_insn_aarch64@@Base+0x278>  // b.lo, b.ul, b.last
   3c2f4:	add	x2, sp, #0x4
   3c2f8:	mov	x0, x19
   3c2fc:	mov	w1, w22
   3c300:	bl	3c410 <print_insn_aarch64@@Base+0x374>
   3c304:	cbnz	w0, 3c318 <print_insn_aarch64@@Base+0x27c>
   3c308:	cmp	x22, #0x0
   3c30c:	sub	x22, x22, #0x1
   3c310:	b.gt	3c2e0 <print_insn_aarch64@@Base+0x244>
   3c314:	mov	w22, w27
   3c318:	ldr	w8, [sp, #4]
   3c31c:	str	w22, [x25, #1504]
   3c320:	mov	w21, #0x4                   	// #4
   3c324:	str	w8, [x24, #1656]
   3c328:	ldr	x9, [x19, #240]
   3c32c:	cmp	w8, #0x1
   3c330:	str	x9, [x26, #1648]
   3c334:	b.ne	3c164 <print_insn_aarch64@@Base+0xc8>  // b.any
   3c338:	ldrsw	x25, [x19, #84]
   3c33c:	and	w8, w20, #0x3
   3c340:	sub	w21, w21, w8
   3c344:	sxtw	x8, w22
   3c348:	add	x22, x8, #0x1
   3c34c:	cmp	x22, x25
   3c350:	b.ge	3c374 <print_insn_aarch64@@Base+0x2d8>  // b.tcont
   3c354:	ldr	x8, [x19, #72]
   3c358:	ldr	x0, [x8, x22, lsl #3]
   3c35c:	bl	3c3fc <print_insn_aarch64@@Base+0x360>
   3c360:	subs	x8, x0, x20
   3c364:	add	x22, x22, #0x1
   3c368:	b.ls	3c34c <print_insn_aarch64@@Base+0x2b0>  // b.plast
   3c36c:	cmp	x8, x21
   3c370:	csel	w21, w8, w21, cc  // cc = lo, ul, last
   3c374:	cmp	w21, #0x3
   3c378:	b.ne	3c164 <print_insn_aarch64@@Base+0xc8>  // b.any
   3c37c:	tst	x20, #0x1
   3c380:	mov	w8, #0x1                   	// #1
   3c384:	cinc	w21, w8, eq  // eq = none
   3c388:	b	3c164 <print_insn_aarch64@@Base+0xc8>
   3c38c:	stp	x29, x30, [sp, #-32]!
   3c390:	str	x19, [sp, #16]
   3c394:	mov	x29, sp
   3c398:	cbnz	x0, 3c3ac <print_insn_aarch64@@Base+0x310>
   3c39c:	ldr	x19, [sp, #16]
   3c3a0:	ldp	x29, x30, [sp], #32
   3c3a4:	ret
   3c3a8:	add	x0, x0, #0x1
   3c3ac:	ldrb	w8, [x0]
   3c3b0:	cmp	w8, #0x2c
   3c3b4:	b.eq	3c3a8 <print_insn_aarch64@@Base+0x30c>  // b.none
   3c3b8:	mov	x19, x0
   3c3bc:	cbz	w8, 3c39c <print_insn_aarch64@@Base+0x300>
   3c3c0:	ldrb	w8, [x19, #1]!
   3c3c4:	cmp	w8, #0x2c
   3c3c8:	b.eq	3c3d0 <print_insn_aarch64@@Base+0x334>  // b.none
   3c3cc:	cbnz	w8, 3c3c0 <print_insn_aarch64@@Base+0x324>
   3c3d0:	bl	3dcc0 <print_aarch64_disassembler_options@@Base+0x169c>
   3c3d4:	mov	x0, x19
   3c3d8:	b	3c3ac <print_insn_aarch64@@Base+0x310>
   3c3dc:	ldrb	w8, [x0, #26]
   3c3e0:	tbnz	w8, #5, 3c3f4 <print_insn_aarch64@@Base+0x358>
   3c3e4:	ldr	x8, [x0]
   3c3e8:	ldr	x8, [x8, #8]
   3c3ec:	ldr	w0, [x8, #8]
   3c3f0:	ret
   3c3f4:	mov	w0, wzr
   3c3f8:	ret
   3c3fc:	ldr	x8, [x0, #32]
   3c400:	ldr	x9, [x0, #16]
   3c404:	ldr	x8, [x8, #40]
   3c408:	add	x0, x9, x8
   3c40c:	ret
   3c410:	stp	x29, x30, [sp, #-32]!
   3c414:	ldr	x8, [x0, #48]
   3c418:	str	x19, [sp, #16]
   3c41c:	mov	x19, x2
   3c420:	mov	x29, sp
   3c424:	cbz	x8, 3c43c <print_insn_aarch64@@Base+0x3a0>
   3c428:	ldr	x9, [x0, #72]
   3c42c:	ldr	x9, [x9, w1, sxtw #3]
   3c430:	ldr	x9, [x9, #32]
   3c434:	cmp	x8, x9
   3c438:	b.ne	3c4ac <print_insn_aarch64@@Base+0x410>  // b.any
   3c43c:	ldr	x8, [x0, #72]
   3c440:	ldr	x9, [x8, w1, sxtw #3]
   3c444:	ldrb	w9, [x9, #72]
   3c448:	and	w9, w9, #0xf
   3c44c:	cmp	w9, #0x2
   3c450:	b.ne	3c460 <print_insn_aarch64@@Base+0x3c4>  // b.any
   3c454:	str	wzr, [x19]
   3c458:	mov	w0, #0x1                   	// #1
   3c45c:	b	3c4b0 <print_insn_aarch64@@Base+0x414>
   3c460:	sxtw	x9, w1
   3c464:	ldr	x0, [x8, x9, lsl #3]
   3c468:	bl	3c094 <aarch64_symbol_is_valid@@Base+0x64>
   3c46c:	ldrb	w8, [x0]
   3c470:	cmp	w8, #0x24
   3c474:	b.ne	3c4ac <print_insn_aarch64@@Base+0x410>  // b.any
   3c478:	ldrb	w8, [x0, #1]
   3c47c:	cmp	w8, #0x78
   3c480:	b.eq	3c48c <print_insn_aarch64@@Base+0x3f0>  // b.none
   3c484:	cmp	w8, #0x64
   3c488:	b.ne	3c4ac <print_insn_aarch64@@Base+0x410>  // b.any
   3c48c:	ldrb	w9, [x0, #2]
   3c490:	cmp	w9, #0x2e
   3c494:	b.eq	3c49c <print_insn_aarch64@@Base+0x400>  // b.none
   3c498:	cbnz	w9, 3c4ac <print_insn_aarch64@@Base+0x410>
   3c49c:	cmp	w8, #0x78
   3c4a0:	cset	w8, ne  // ne = any
   3c4a4:	str	w8, [x19]
   3c4a8:	b	3c458 <print_insn_aarch64@@Base+0x3bc>
   3c4ac:	mov	w0, wzr
   3c4b0:	ldr	x19, [sp, #16]
   3c4b4:	ldp	x29, x30, [sp], #32
   3c4b8:	ret
   3c4bc:	stp	x29, x30, [sp, #-16]!
   3c4c0:	ldr	w9, [x2, #172]
   3c4c4:	mov	w8, w1
   3c4c8:	mov	x29, sp
   3c4cc:	cmp	w9, #0x4
   3c4d0:	b.eq	3c504 <print_insn_aarch64@@Base+0x468>  // b.none
   3c4d4:	cmp	w9, #0x2
   3c4d8:	b.eq	3c4f4 <print_insn_aarch64@@Base+0x458>  // b.none
   3c4dc:	cmp	w9, #0x1
   3c4e0:	b.ne	3c520 <print_insn_aarch64@@Base+0x484>  // b.any
   3c4e4:	ldp	x9, x0, [x2]
   3c4e8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3c4ec:	add	x1, x1, #0x260
   3c4f0:	b	3c510 <print_insn_aarch64@@Base+0x474>
   3c4f4:	ldp	x9, x0, [x2]
   3c4f8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3c4fc:	add	x1, x1, #0x26d
   3c500:	b	3c510 <print_insn_aarch64@@Base+0x474>
   3c504:	ldp	x9, x0, [x2]
   3c508:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3c50c:	add	x1, x1, #0x27b
   3c510:	mov	w2, w8
   3c514:	blr	x9
   3c518:	ldp	x29, x30, [sp], #16
   3c51c:	ret
   3c520:	bl	35aa0 <abort@plt>
   3c524:	sub	sp, sp, #0x1b0
   3c528:	stp	x29, x30, [sp, #368]
   3c52c:	stp	x22, x21, [sp, #400]
   3c530:	stp	x20, x19, [sp, #416]
   3c534:	mov	w8, #0x1                   	// #1
   3c538:	ldr	w9, [x2, #88]
   3c53c:	str	x28, [sp, #384]
   3c540:	strb	wzr, [x2, #198]
   3c544:	stp	xzr, xzr, [x2, #208]
   3c548:	strh	w8, [x2, #196]
   3c54c:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   3c550:	mov	x20, x2
   3c554:	ldrb	w2, [x8, #1660]
   3c558:	mov	w19, w1
   3c55c:	cmp	w9, #0x0
   3c560:	csel	x22, xzr, x0, lt  // lt = tstop
   3c564:	add	x1, sp, #0x8
   3c568:	mov	w0, w19
   3c56c:	add	x29, sp, #0x170
   3c570:	mov	x21, x3
   3c574:	bl	35700 <aarch64_decode_insn@plt>
   3c578:	and	w8, w19, #0x7fe00000
   3c57c:	cmp	w8, #0x200, lsl #12
   3c580:	b.ne	3c58c <print_insn_aarch64@@Base+0x4f0>  // b.any
   3c584:	cbz	w0, 3c604 <print_insn_aarch64@@Base+0x568>
   3c588:	mov	w0, #0x3                   	// #3
   3c58c:	sub	w8, w0, #0x1
   3c590:	cmp	w8, #0x3
   3c594:	b.cs	3c5c4 <print_insn_aarch64@@Base+0x528>  // b.hs, b.nlast
   3c598:	adrp	x10, 7f000 <_sch_toupper@@Base+0x10e94>
   3c59c:	ldp	x9, x8, [x20]
   3c5a0:	add	x10, x10, #0x240
   3c5a4:	ldr	x3, [x10, w0, uxtw #3]
   3c5a8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3c5ac:	add	x1, x1, #0x316
   3c5b0:	mov	x0, x8
   3c5b4:	mov	w2, w19
   3c5b8:	str	wzr, [x20, #200]
   3c5bc:	blr	x9
   3c5c0:	b	3c5e8 <print_insn_aarch64@@Base+0x54c>
   3c5c4:	cbnz	w0, 3c600 <print_insn_aarch64@@Base+0x564>
   3c5c8:	add	x0, sp, #0x8
   3c5cc:	bl	3dd90 <print_aarch64_disassembler_options@@Base+0x176c>
   3c5d0:	add	x1, sp, #0x8
   3c5d4:	mov	x0, x22
   3c5d8:	mov	w2, w19
   3c5dc:	mov	x3, x20
   3c5e0:	mov	x4, x21
   3c5e4:	bl	3ddb8 <print_aarch64_disassembler_options@@Base+0x1794>
   3c5e8:	ldp	x20, x19, [sp, #416]
   3c5ec:	ldp	x22, x21, [sp, #400]
   3c5f0:	ldr	x28, [sp, #384]
   3c5f4:	ldp	x29, x30, [sp, #368]
   3c5f8:	add	sp, sp, #0x1b0
   3c5fc:	ret
   3c600:	bl	35aa0 <abort@plt>
   3c604:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3c608:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3c60c:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3c610:	add	x0, x0, #0x2a4
   3c614:	add	x1, x1, #0x2c0
   3c618:	add	x3, x3, #0x2b2
   3c61c:	mov	w2, #0xca8                 	// #3240
   3c620:	bl	35ef0 <__assert_fail@plt>

000000000003c624 <print_aarch64_disassembler_options@@Base>:
   3c624:	stp	x29, x30, [sp, #-32]!
   3c628:	stp	x20, x19, [sp, #16]
   3c62c:	adrp	x20, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3c630:	add	x20, x20, #0xe80
   3c634:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3c638:	mov	x19, x0
   3c63c:	add	x1, x1, #0xaf1
   3c640:	mov	w2, #0x5                   	// #5
   3c644:	mov	x0, x20
   3c648:	mov	x29, sp
   3c64c:	bl	35e10 <dcgettext@plt>
   3c650:	mov	x1, x0
   3c654:	mov	x0, x19
   3c658:	bl	35fb0 <fprintf@plt>
   3c65c:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3c660:	add	x1, x1, #0xb82
   3c664:	mov	w2, #0x5                   	// #5
   3c668:	mov	x0, x20
   3c66c:	bl	35e10 <dcgettext@plt>
   3c670:	mov	x1, x0
   3c674:	mov	x0, x19
   3c678:	bl	35fb0 <fprintf@plt>
   3c67c:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3c680:	add	x1, x1, #0xbba
   3c684:	mov	w2, #0x5                   	// #5
   3c688:	mov	x0, x20
   3c68c:	bl	35e10 <dcgettext@plt>
   3c690:	mov	x1, x0
   3c694:	mov	x0, x19
   3c698:	bl	35fb0 <fprintf@plt>
   3c69c:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3c6a0:	add	x1, x1, #0xbef
   3c6a4:	mov	w2, #0x5                   	// #5
   3c6a8:	mov	x0, x20
   3c6ac:	bl	35e10 <dcgettext@plt>
   3c6b0:	mov	x1, x0
   3c6b4:	mov	x0, x19
   3c6b8:	bl	35fb0 <fprintf@plt>
   3c6bc:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3c6c0:	add	x1, x1, #0xc23
   3c6c4:	mov	w2, #0x5                   	// #5
   3c6c8:	mov	x0, x20
   3c6cc:	bl	35e10 <dcgettext@plt>
   3c6d0:	mov	x1, x0
   3c6d4:	mov	x0, x19
   3c6d8:	bl	35fb0 <fprintf@plt>
   3c6dc:	adrp	x1, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3c6e0:	add	x1, x1, #0xebf
   3c6e4:	mov	w2, #0x5                   	// #5
   3c6e8:	mov	x0, x20
   3c6ec:	bl	35e10 <dcgettext@plt>
   3c6f0:	mov	x1, x0
   3c6f4:	mov	x0, x19
   3c6f8:	bl	35fb0 <fprintf@plt>
   3c6fc:	ldp	x20, x19, [sp, #16]
   3c700:	ldp	x29, x30, [sp], #32
   3c704:	ret
   3c708:	mov	w8, #0xffffffff            	// #-1
   3c70c:	lsl	w8, w8, w0
   3c710:	mvn	w0, w8
   3c714:	ret
   3c718:	ldr	w8, [x0, #120]
   3c71c:	mov	w9, #0xff0                 	// #4080
   3c720:	movk	w9, #0x8c0, lsl #16
   3c724:	tst	w8, w9
   3c728:	cset	w0, ne  // ne = any
   3c72c:	ret
   3c730:	sub	sp, sp, #0x70
   3c734:	stp	x29, x30, [sp, #48]
   3c738:	stp	x22, x21, [sp, #80]
   3c73c:	stp	x20, x19, [sp, #96]
   3c740:	ldr	x8, [x0, #8]
   3c744:	mov	x19, x0
   3c748:	str	x23, [sp, #64]
   3c74c:	add	x29, sp, #0x30
   3c750:	ldrb	w8, [x8, #120]
   3c754:	tbz	w8, #4, 3c770 <print_aarch64_disassembler_options@@Base+0x14c>
   3c758:	ldr	w1, [x19]
   3c75c:	mov	w0, #0x1                   	// #1
   3c760:	mov	w2, wzr
   3c764:	bl	39690 <extract_fields@@Base+0x150>
   3c768:	bl	35730 <get_cond_from_value@plt>
   3c76c:	str	x0, [x19, #16]
   3c770:	ldr	x0, [x19, #8]
   3c774:	ldrb	w8, [x0, #120]
   3c778:	tbz	w8, #5, 3c7d0 <print_aarch64_disassembler_options@@Base+0x1ac>
   3c77c:	bl	3cfc0 <print_aarch64_disassembler_options@@Base+0x99c>
   3c780:	ldr	w1, [x19]
   3c784:	mov	w21, w0
   3c788:	mov	w0, #0x3b                  	// #59
   3c78c:	mov	w2, wzr
   3c790:	bl	39690 <extract_fields@@Base+0x150>
   3c794:	mov	w20, w0
   3c798:	bl	3d024 <print_aarch64_disassembler_options@@Base+0xa00>
   3c79c:	mov	w8, #0x38                  	// #56
   3c7a0:	smaddl	x8, w21, w8, x19
   3c7a4:	strb	w0, [x8, #28]
   3c7a8:	ldr	x8, [x19, #8]
   3c7ac:	ldrb	w8, [x8, #122]
   3c7b0:	tbz	w8, #7, 3c7d0 <print_aarch64_disassembler_options@@Base+0x1ac>
   3c7b4:	ldr	w1, [x19]
   3c7b8:	mov	w0, #0x38                  	// #56
   3c7bc:	mov	w2, wzr
   3c7c0:	bl	39690 <extract_fields@@Base+0x150>
   3c7c4:	cmp	w0, w20
   3c7c8:	mov	w0, wzr
   3c7cc:	b.ne	3ca58 <print_aarch64_disassembler_options@@Base+0x434>  // b.any
   3c7d0:	ldr	x0, [x19, #8]
   3c7d4:	ldrb	w8, [x0, #123]
   3c7d8:	tbz	w8, #3, 3c804 <print_aarch64_disassembler_options@@Base+0x1e0>
   3c7dc:	bl	3cfc0 <print_aarch64_disassembler_options@@Base+0x99c>
   3c7e0:	ldr	w1, [x19]
   3c7e4:	mov	w20, w0
   3c7e8:	mov	w0, #0x3c                  	// #60
   3c7ec:	mov	w2, wzr
   3c7f0:	bl	39690 <extract_fields@@Base+0x150>
   3c7f4:	bl	3d024 <print_aarch64_disassembler_options@@Base+0xa00>
   3c7f8:	mov	w8, #0x38                  	// #56
   3c7fc:	smaddl	x8, w20, w8, x19
   3c800:	strb	w0, [x8, #28]
   3c804:	ldr	x0, [x19, #8]
   3c808:	ldr	x8, [x0, #120]
   3c80c:	tbnz	w8, #6, 3c84c <print_aarch64_disassembler_options@@Base+0x228>
   3c810:	tbz	w8, #7, 3c870 <print_aarch64_disassembler_options@@Base+0x24c>
   3c814:	bl	3d15c <print_aarch64_disassembler_options@@Base+0xb38>
   3c818:	ldr	w1, [x19]
   3c81c:	mov	w20, w0
   3c820:	mov	w0, #0x24                  	// #36
   3c824:	mov	w2, wzr
   3c828:	bl	39690 <extract_fields@@Base+0x150>
   3c82c:	cbz	w0, 3c860 <print_aarch64_disassembler_options@@Base+0x23c>
   3c830:	cmp	w0, #0x3
   3c834:	b.eq	3c858 <print_aarch64_disassembler_options@@Base+0x234>  // b.none
   3c838:	cmp	w0, #0x1
   3c83c:	mov	w0, wzr
   3c840:	b.ne	3ca58 <print_aarch64_disassembler_options@@Base+0x434>  // b.any
   3c844:	mov	w8, #0x8                   	// #8
   3c848:	b	3c864 <print_aarch64_disassembler_options@@Base+0x240>
   3c84c:	mov	x0, x19
   3c850:	bl	3d080 <print_aarch64_disassembler_options@@Base+0xa5c>
   3c854:	b	3ca58 <print_aarch64_disassembler_options@@Base+0x434>
   3c858:	mov	w8, #0x6                   	// #6
   3c85c:	b	3c864 <print_aarch64_disassembler_options@@Base+0x240>
   3c860:	mov	w8, #0x7                   	// #7
   3c864:	mov	w9, #0x38                  	// #56
   3c868:	smaddl	x9, w20, w9, x19
   3c86c:	strb	w8, [x9, #28]
   3c870:	ldr	x0, [x19, #8]
   3c874:	ldrb	w8, [x0, #121]
   3c878:	tbz	w8, #0, 3c8f4 <print_aarch64_disassembler_options@@Base+0x2d0>
   3c87c:	bl	3d1c4 <print_aarch64_disassembler_options@@Base+0xba0>
   3c880:	ldr	x23, [x19, #8]
   3c884:	ldr	w1, [x19]
   3c888:	mov	w20, w0
   3c88c:	mov	w0, #0x8                   	// #8
   3c890:	ldr	w22, [x23, #12]
   3c894:	mov	w2, w22
   3c898:	bl	39690 <extract_fields@@Base+0x150>
   3c89c:	mov	w21, w0
   3c8a0:	mvn	w1, w22
   3c8a4:	mov	w0, #0x8                   	// #8
   3c8a8:	mov	w2, wzr
   3c8ac:	bl	39690 <extract_fields@@Base+0x150>
   3c8b0:	cmp	w0, #0x3
   3c8b4:	b.ne	3c8c4 <print_aarch64_disassembler_options@@Base+0x2a0>  // b.any
   3c8b8:	mov	w0, w21
   3c8bc:	bl	39b40 <aarch64_ext_reglane@@Base+0x36c>
   3c8c0:	b	3c8e8 <print_aarch64_disassembler_options@@Base+0x2c4>
   3c8c4:	mov	w22, w0
   3c8c8:	add	x1, x23, #0x38
   3c8cc:	add	x2, sp, #0x8
   3c8d0:	mov	w0, w20
   3c8d4:	bl	3d270 <print_aarch64_disassembler_options@@Base+0xc4c>
   3c8d8:	add	x1, sp, #0x8
   3c8dc:	mov	w0, w21
   3c8e0:	mov	w2, w22
   3c8e4:	bl	3d298 <print_aarch64_disassembler_options@@Base+0xc74>
   3c8e8:	mov	w8, #0x38                  	// #56
   3c8ec:	smaddl	x8, w20, w8, x19
   3c8f0:	strb	w0, [x8, #28]
   3c8f4:	ldr	x8, [x19, #8]
   3c8f8:	ldrb	w9, [x8, #121]
   3c8fc:	tbz	w9, #1, 3c984 <print_aarch64_disassembler_options@@Base+0x360>
   3c900:	ldr	w0, [x8, #32]
   3c904:	bl	35b40 <aarch64_get_operand_class@plt>
   3c908:	cmp	w0, #0x4
   3c90c:	b.ne	3ca70 <print_aarch64_disassembler_options@@Base+0x44c>  // b.any
   3c910:	ldr	w20, [x19]
   3c914:	mov	w0, #0x2b                  	// #43
   3c918:	mov	w2, wzr
   3c91c:	mov	w1, w20
   3c920:	bl	39690 <extract_fields@@Base+0x150>
   3c924:	mov	w21, wzr
   3c928:	tbnz	w0, #0, 3c948 <print_aarch64_disassembler_options@@Base+0x324>
   3c92c:	mov	w21, wzr
   3c930:	cmp	w21, #0x3
   3c934:	b.eq	3c958 <print_aarch64_disassembler_options@@Base+0x334>  // b.none
   3c938:	mov	w8, w0
   3c93c:	add	w21, w21, #0x1
   3c940:	lsr	w0, w0, #1
   3c944:	tbz	w8, #1, 3c930 <print_aarch64_disassembler_options@@Base+0x30c>
   3c948:	cmp	w21, #0x3
   3c94c:	b.le	3c964 <print_aarch64_disassembler_options@@Base+0x340>
   3c950:	mov	w0, wzr
   3c954:	b	3ca58 <print_aarch64_disassembler_options@@Base+0x434>
   3c958:	mov	w21, #0x4                   	// #4
   3c95c:	cmp	w21, #0x3
   3c960:	b.gt	3c950 <print_aarch64_disassembler_options@@Base+0x32c>
   3c964:	ldr	x8, [x19, #8]
   3c968:	mov	w0, #0xb                   	// #11
   3c96c:	mov	w1, w20
   3c970:	ldr	w2, [x8, #12]
   3c974:	bl	39690 <extract_fields@@Base+0x150>
   3c978:	orr	w0, w0, w21, lsl #1
   3c97c:	bl	3a0bc <aarch64_ext_advsimd_imm_shift@@Base+0x130>
   3c980:	strb	w0, [x19, #28]
   3c984:	ldr	x8, [x19, #8]
   3c988:	ldrb	w9, [x8, #121]
   3c98c:	tbz	w9, #2, 3c9e8 <print_aarch64_disassembler_options@@Base+0x3c4>
   3c990:	add	x0, x8, #0x20
   3c994:	mov	w1, #0x4                   	// #4
   3c998:	bl	35520 <aarch64_operand_index@plt>
   3c99c:	mov	w20, w0
   3c9a0:	cmn	w0, #0x1
   3c9a4:	b.ne	3c9c0 <print_aarch64_disassembler_options@@Base+0x39c>  // b.any
   3c9a8:	ldr	x8, [x19, #8]
   3c9ac:	ldr	w0, [x8, #32]
   3c9b0:	bl	35b40 <aarch64_get_operand_class@plt>
   3c9b4:	cmp	w0, #0x1
   3c9b8:	b.ne	3cad0 <print_aarch64_disassembler_options@@Base+0x4ac>  // b.any
   3c9bc:	mov	w20, wzr
   3c9c0:	cmp	w20, #0x2
   3c9c4:	b.cs	3ca90 <print_aarch64_disassembler_options@@Base+0x46c>  // b.hs, b.nlast
   3c9c8:	ldr	w1, [x19]
   3c9cc:	mov	w0, #0xb                   	// #11
   3c9d0:	mov	w2, wzr
   3c9d4:	bl	39690 <extract_fields@@Base+0x150>
   3c9d8:	bl	3d024 <print_aarch64_disassembler_options@@Base+0xa00>
   3c9dc:	mov	w8, #0x38                  	// #56
   3c9e0:	smaddl	x8, w20, w8, x19
   3c9e4:	strb	w0, [x8, #28]
   3c9e8:	ldr	x8, [x19, #8]
   3c9ec:	ldrb	w9, [x8, #121]
   3c9f0:	tbz	w9, #3, 3ca3c <print_aarch64_disassembler_options@@Base+0x418>
   3c9f4:	str	xzr, [sp, #8]
   3c9f8:	ldr	w0, [x8, #32]
   3c9fc:	bl	35b40 <aarch64_get_operand_class@plt>
   3ca00:	cmp	w0, #0x1
   3ca04:	b.ne	3cab0 <print_aarch64_disassembler_options@@Base+0x48c>  // b.any
   3ca08:	add	x3, sp, #0x8
   3ca0c:	mov	w0, #0x21                  	// #33
   3ca10:	mov	w2, #0x1                   	// #1
   3ca14:	mov	w1, wzr
   3ca18:	mov	w20, #0x1                   	// #1
   3ca1c:	bl	39f24 <aarch64_ext_ldst_elemlist@@Base+0x178>
   3ca20:	ldr	w1, [x19]
   3ca24:	add	x0, sp, #0x8
   3ca28:	mov	w2, wzr
   3ca2c:	bl	39f60 <aarch64_ext_ldst_elemlist@@Base+0x1b4>
   3ca30:	cmp	w0, #0x0
   3ca34:	cinc	w8, w20, eq  // eq = none
   3ca38:	strb	w8, [x19, #28]
   3ca3c:	ldr	x8, [x19, #8]
   3ca40:	ldrb	w8, [x8, #122]
   3ca44:	tbnz	w8, #6, 3ca50 <print_aarch64_disassembler_options@@Base+0x42c>
   3ca48:	mov	w0, #0x1                   	// #1
   3ca4c:	b	3ca58 <print_aarch64_disassembler_options@@Base+0x434>
   3ca50:	mov	x0, x19
   3ca54:	bl	3d32c <print_aarch64_disassembler_options@@Base+0xd08>
   3ca58:	ldp	x20, x19, [sp, #96]
   3ca5c:	ldp	x22, x21, [sp, #80]
   3ca60:	ldr	x23, [sp, #64]
   3ca64:	ldp	x29, x30, [sp, #48]
   3ca68:	add	sp, sp, #0x70
   3ca6c:	ret
   3ca70:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   3ca74:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3ca78:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3ca7c:	add	x0, x0, #0xf4c
   3ca80:	add	x1, x1, #0x2c0
   3ca84:	add	x3, x3, #0xfa1
   3ca88:	mov	w2, #0x885                 	// #2181
   3ca8c:	bl	35ef0 <__assert_fail@plt>
   3ca90:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   3ca94:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3ca98:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3ca9c:	add	x0, x0, #0xef8
   3caa0:	add	x1, x1, #0x2c0
   3caa4:	add	x3, x3, #0xfa1
   3caa8:	mov	w2, #0x8a7                 	// #2215
   3caac:	bl	35ef0 <__assert_fail@plt>
   3cab0:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   3cab4:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3cab8:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3cabc:	add	x0, x0, #0xf63
   3cac0:	add	x1, x1, #0x2c0
   3cac4:	add	x3, x3, #0xfa1
   3cac8:	mov	w2, #0x8b0                 	// #2224
   3cacc:	bl	35ef0 <__assert_fail@plt>
   3cad0:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   3cad4:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3cad8:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3cadc:	add	x0, x0, #0xf63
   3cae0:	add	x1, x1, #0x2c0
   3cae4:	add	x3, x3, #0xfa1
   3cae8:	mov	w2, #0x8a4                 	// #2212
   3caec:	bl	35ef0 <__assert_fail@plt>
   3caf0:	stp	x29, x30, [sp, #-32]!
   3caf4:	ldr	x8, [x0, #8]
   3caf8:	str	x19, [sp, #16]
   3cafc:	mov	x29, sp
   3cb00:	ldr	w8, [x8, #16]
   3cb04:	sub	w8, w8, #0x47
   3cb08:	cmp	w8, #0x12
   3cb0c:	b.hi	3ccb8 <print_aarch64_disassembler_options@@Base+0x694>  // b.pmore
   3cb10:	adrp	x9, 55000 <xexit@@Base+0x11bc>
   3cb14:	add	x9, x9, #0x1d2
   3cb18:	adr	x10, 3cb34 <print_aarch64_disassembler_options@@Base+0x510>
   3cb1c:	ldrb	w11, [x9, x8]
   3cb20:	add	x10, x10, x11, lsl #2
   3cb24:	mov	x19, x0
   3cb28:	mov	w0, wzr
   3cb2c:	mov	w4, #0x76                  	// #118
   3cb30:	br	x10
   3cb34:	ldr	w1, [x19]
   3cb38:	mov	w0, #0x70                  	// #112
   3cb3c:	b	3cc84 <print_aarch64_disassembler_options@@Base+0x660>
   3cb40:	ldr	w0, [x19]
   3cb44:	mov	w2, #0x2                   	// #2
   3cb48:	mov	w3, #0x8                   	// #8
   3cb4c:	mov	w4, #0x44                  	// #68
   3cb50:	b	3cbc8 <print_aarch64_disassembler_options@@Base+0x5a4>
   3cb54:	ldr	w0, [x19]
   3cb58:	mov	w2, #0x2                   	// #2
   3cb5c:	mov	w3, #0x74                  	// #116
   3cb60:	mov	w4, #0x2b                  	// #43
   3cb64:	mov	w1, wzr
   3cb68:	bl	357b0 <extract_fields@plt>
   3cb6c:	tst	w0, #0x1f
   3cb70:	b.eq	3cc74 <print_aarch64_disassembler_options@@Base+0x650>  // b.none
   3cb74:	mov	w8, w0
   3cb78:	tbnz	w0, #0, 3cbb0 <print_aarch64_disassembler_options@@Base+0x58c>
   3cb7c:	mov	w0, wzr
   3cb80:	mov	w9, w8
   3cb84:	asr	w8, w8, #1
   3cb88:	add	w0, w0, #0x1
   3cb8c:	tbz	w9, #1, 3cb80 <print_aarch64_disassembler_options@@Base+0x55c>
   3cb90:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cb94:	ldr	w8, [x19]
   3cb98:	mov	w9, #0x400                 	// #1024
   3cb9c:	movk	w9, #0x2, lsl #16
   3cba0:	orr	w10, w9, #0x200
   3cba4:	and	w10, w8, w10
   3cba8:	cmp	w10, #0x600
   3cbac:	b.ne	3cdb4 <print_aarch64_disassembler_options@@Base+0x790>  // b.any
   3cbb0:	mov	w0, wzr
   3cbb4:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cbb8:	ldr	w0, [x19]
   3cbbc:	mov	w2, #0x2                   	// #2
   3cbc0:	mov	w3, #0x8                   	// #8
   3cbc4:	mov	w4, #0x45                  	// #69
   3cbc8:	mov	w1, wzr
   3cbcc:	bl	357b0 <extract_fields@plt>
   3cbd0:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cbd4:	ldr	w1, [x19]
   3cbd8:	mov	w0, #0x43                  	// #67
   3cbdc:	b	3cc84 <print_aarch64_disassembler_options@@Base+0x660>
   3cbe0:	mov	w4, #0x75                  	// #117
   3cbe4:	ldr	w0, [x19]
   3cbe8:	mov	w2, #0x2                   	// #2
   3cbec:	mov	w3, #0x74                  	// #116
   3cbf0:	mov	w1, wzr
   3cbf4:	bl	357b0 <extract_fields@plt>
   3cbf8:	mov	w8, w0
   3cbfc:	cbz	w0, 3ccbc <print_aarch64_disassembler_options@@Base+0x698>
   3cc00:	cmp	w8, #0x1
   3cc04:	mov	w0, wzr
   3cc08:	b.eq	3cc8c <print_aarch64_disassembler_options@@Base+0x668>  // b.none
   3cc0c:	mov	w0, wzr
   3cc10:	asr	w8, w8, #1
   3cc14:	cmp	w8, #0x1
   3cc18:	add	w0, w0, #0x1
   3cc1c:	b.ne	3cc10 <print_aarch64_disassembler_options@@Base+0x5ec>  // b.any
   3cc20:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cc24:	ldr	w1, [x19]
   3cc28:	mov	w0, #0x8                   	// #8
   3cc2c:	mov	w2, wzr
   3cc30:	bl	39690 <extract_fields@@Base+0x150>
   3cc34:	cmp	w0, #0x2
   3cc38:	mov	w8, wzr
   3cc3c:	b.le	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cc40:	b	3ccbc <print_aarch64_disassembler_options@@Base+0x698>
   3cc44:	ldr	w1, [x19]
   3cc48:	mov	w0, #0x8                   	// #8
   3cc4c:	b	3cc84 <print_aarch64_disassembler_options@@Base+0x660>
   3cc50:	ldr	w1, [x19]
   3cc54:	mov	w0, #0x8                   	// #8
   3cc58:	b	3cc64 <print_aarch64_disassembler_options@@Base+0x640>
   3cc5c:	ldr	w1, [x19]
   3cc60:	mov	w0, #0x71                  	// #113
   3cc64:	mov	w2, wzr
   3cc68:	bl	39690 <extract_fields@@Base+0x150>
   3cc6c:	subs	w0, w0, #0x1
   3cc70:	b.ge	3cc8c <print_aarch64_disassembler_options@@Base+0x668>  // b.tcont
   3cc74:	mov	w8, wzr
   3cc78:	b	3ccbc <print_aarch64_disassembler_options@@Base+0x698>
   3cc7c:	ldr	w1, [x19]
   3cc80:	mov	w0, #0x72                  	// #114
   3cc84:	mov	w2, wzr
   3cc88:	bl	39690 <extract_fields@@Base+0x150>
   3cc8c:	ldr	x9, [x19, #8]
   3cc90:	mov	w10, #0x6                   	// #6
   3cc94:	mov	x8, xzr
   3cc98:	smaddl	x9, w0, w10, x9
   3cc9c:	add	x9, x9, #0x38
   3cca0:	add	x10, x19, #0x1c
   3cca4:	ldrb	w11, [x9, x8]
   3cca8:	add	x8, x8, #0x1
   3ccac:	cmp	x8, #0x6
   3ccb0:	strb	w11, [x10], #56
   3ccb4:	b.ne	3cca4 <print_aarch64_disassembler_options@@Base+0x680>  // b.any
   3ccb8:	mov	w8, #0x1                   	// #1
   3ccbc:	ldr	x19, [sp, #16]
   3ccc0:	mov	w0, w8
   3ccc4:	ldp	x29, x30, [sp], #32
   3ccc8:	ret
   3cccc:	ldr	w1, [x19]
   3ccd0:	mov	w0, #0x8                   	// #8
   3ccd4:	mov	w2, wzr
   3ccd8:	bl	39690 <extract_fields@@Base+0x150>
   3ccdc:	ubfx	w0, w0, #1, #1
   3cce0:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cce4:	ldr	w0, [x19]
   3cce8:	mov	w2, #0x2                   	// #2
   3ccec:	mov	w3, #0x70                  	// #112
   3ccf0:	mov	w4, #0x76                  	// #118
   3ccf4:	mov	w1, wzr
   3ccf8:	bl	357b0 <extract_fields@plt>
   3ccfc:	mov	w8, w0
   3cd00:	cbz	w0, 3ccbc <print_aarch64_disassembler_options@@Base+0x698>
   3cd04:	cmp	w8, #0x1
   3cd08:	mov	w0, wzr
   3cd0c:	b.eq	3cc8c <print_aarch64_disassembler_options@@Base+0x668>  // b.none
   3cd10:	mov	w0, wzr
   3cd14:	asr	w8, w8, #1
   3cd18:	cmp	w8, #0x1
   3cd1c:	add	w0, w0, #0x1
   3cd20:	b.ne	3cd14 <print_aarch64_disassembler_options@@Base+0x6f0>  // b.any
   3cd24:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cd28:	ldr	w0, [x19]
   3cd2c:	mov	w2, #0x2                   	// #2
   3cd30:	mov	w3, #0x74                  	// #116
   3cd34:	mov	w4, #0x76                  	// #118
   3cd38:	mov	w1, wzr
   3cd3c:	bl	357b0 <extract_fields@plt>
   3cd40:	mov	w8, w0
   3cd44:	cbz	w0, 3ccbc <print_aarch64_disassembler_options@@Base+0x698>
   3cd48:	cmp	w8, #0x1
   3cd4c:	mov	w0, wzr
   3cd50:	b.eq	3cc8c <print_aarch64_disassembler_options@@Base+0x668>  // b.none
   3cd54:	mov	w0, wzr
   3cd58:	asr	w8, w8, #1
   3cd5c:	cmp	w8, #0x1
   3cd60:	add	w0, w0, #0x1
   3cd64:	b.ne	3cd58 <print_aarch64_disassembler_options@@Base+0x734>  // b.any
   3cd68:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cd6c:	ldr	w0, [x19]
   3cd70:	mov	w2, #0x2                   	// #2
   3cd74:	mov	w3, #0x70                  	// #112
   3cd78:	mov	w4, #0x76                  	// #118
   3cd7c:	mov	w1, wzr
   3cd80:	bl	357b0 <extract_fields@plt>
   3cd84:	mov	w8, w0
   3cd88:	cbz	w0, 3ccbc <print_aarch64_disassembler_options@@Base+0x698>
   3cd8c:	cmp	w8, #0x1
   3cd90:	mov	w0, wzr
   3cd94:	b.eq	3cc8c <print_aarch64_disassembler_options@@Base+0x668>  // b.none
   3cd98:	mov	w0, wzr
   3cd9c:	tbnz	w8, #0, 3cc74 <print_aarch64_disassembler_options@@Base+0x650>
   3cda0:	asr	w8, w8, #1
   3cda4:	cmp	w8, #0x1
   3cda8:	add	w0, w0, #0x1
   3cdac:	b.ne	3cd9c <print_aarch64_disassembler_options@@Base+0x778>  // b.any
   3cdb0:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cdb4:	and	w9, w8, w9
   3cdb8:	cmp	w9, #0x400
   3cdbc:	b.ne	3cdc8 <print_aarch64_disassembler_options@@Base+0x7a4>  // b.any
   3cdc0:	mov	w0, #0x1                   	// #1
   3cdc4:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cdc8:	tst	w8, #0x20000
   3cdcc:	mov	w8, #0x2                   	// #2
   3cdd0:	cinc	w0, w8, ne  // ne = any
   3cdd4:	b	3cc8c <print_aarch64_disassembler_options@@Base+0x668>
   3cdd8:	ldr	w8, [x0, #16]
   3cddc:	ubfx	w0, w8, #1, #1
   3cde0:	ret
   3cde4:	sub	sp, sp, #0x1b0
   3cde8:	stp	x29, x30, [sp, #368]
   3cdec:	stp	x22, x21, [sp, #400]
   3cdf0:	stp	x20, x19, [sp, #416]
   3cdf4:	ldr	x20, [x0, #8]
   3cdf8:	mov	x19, x0
   3cdfc:	str	x28, [sp, #384]
   3ce00:	add	x29, sp, #0x170
   3ce04:	mov	x0, x20
   3ce08:	mov	x21, x1
   3ce0c:	bl	3d628 <print_aarch64_disassembler_options@@Base+0x1004>
   3ce10:	cbz	w0, 3cf48 <print_aarch64_disassembler_options@@Base+0x924>
   3ce14:	mov	x0, x20
   3ce18:	bl	35fd0 <aarch64_find_alias_opcode@plt>
   3ce1c:	cbz	x0, 3cf80 <print_aarch64_disassembler_options@@Base+0x95c>
   3ce20:	mov	x22, x0
   3ce24:	b	3ce8c <print_aarch64_disassembler_options@@Base+0x868>
   3ce28:	movi	v0.2d, #0x0
   3ce2c:	str	xzr, [sp, #352]
   3ce30:	stp	q0, q0, [sp, #320]
   3ce34:	stp	q0, q0, [sp, #288]
   3ce38:	stp	q0, q0, [sp, #256]
   3ce3c:	stp	q0, q0, [sp, #224]
   3ce40:	stp	q0, q0, [sp, #192]
   3ce44:	stp	q0, q0, [sp, #160]
   3ce48:	stp	q0, q0, [sp, #128]
   3ce4c:	stp	q0, q0, [sp, #96]
   3ce50:	stp	q0, q0, [sp, #64]
   3ce54:	stp	q0, q0, [sp, #32]
   3ce58:	stp	q0, q0, [sp]
   3ce5c:	ldr	w1, [x19]
   3ce60:	mov	x2, sp
   3ce64:	mov	w3, #0x1                   	// #1
   3ce68:	mov	x0, x22
   3ce6c:	mov	x4, x21
   3ce70:	bl	3be40 <aarch64_decode_insn@@Base+0x80>
   3ce74:	cmp	w0, #0x1
   3ce78:	b.eq	3cf28 <print_aarch64_disassembler_options@@Base+0x904>  // b.none
   3ce7c:	mov	x0, x22
   3ce80:	bl	35f10 <aarch64_find_next_alias_opcode@plt>
   3ce84:	mov	x22, x0
   3ce88:	cbz	x0, 3cf48 <print_aarch64_disassembler_options@@Base+0x924>
   3ce8c:	mov	x0, x22
   3ce90:	bl	3d634 <print_aarch64_disassembler_options@@Base+0x1010>
   3ce94:	cbnz	w0, 3cea4 <print_aarch64_disassembler_options@@Base+0x880>
   3ce98:	mov	x0, x20
   3ce9c:	bl	3d628 <print_aarch64_disassembler_options@@Base+0x1004>
   3cea0:	cbz	w0, 3cf60 <print_aarch64_disassembler_options@@Base+0x93c>
   3cea4:	mov	x0, x22
   3cea8:	bl	3d640 <print_aarch64_disassembler_options@@Base+0x101c>
   3ceac:	cbnz	w0, 3ce7c <print_aarch64_disassembler_options@@Base+0x858>
   3ceb0:	ldr	w8, [x19]
   3ceb4:	ldp	w10, w9, [x22, #8]
   3ceb8:	and	w8, w9, w8
   3cebc:	cmp	w8, w10
   3cec0:	b.ne	3ce7c <print_aarch64_disassembler_options@@Base+0x858>  // b.any
   3cec4:	mov	x0, x22
   3cec8:	bl	35590 <aarch64_num_of_operands@plt>
   3cecc:	cbnz	w0, 3cee0 <print_aarch64_disassembler_options@@Base+0x8bc>
   3ced0:	ldr	w8, [x22, #8]
   3ced4:	ldr	w9, [x19]
   3ced8:	cmp	w8, w9
   3cedc:	b.eq	3cf3c <print_aarch64_disassembler_options@@Base+0x918>  // b.none
   3cee0:	ldrb	w8, [x22, #122]
   3cee4:	tbz	w8, #4, 3ce28 <print_aarch64_disassembler_options@@Base+0x804>
   3cee8:	mov	x0, sp
   3ceec:	mov	w2, #0x168                 	// #360
   3cef0:	mov	x1, x19
   3cef4:	bl	35470 <memcpy@plt>
   3cef8:	mov	x0, sp
   3cefc:	mov	x1, x22
   3cf00:	bl	3d64c <print_aarch64_disassembler_options@@Base+0x1028>
   3cf04:	cmp	w0, #0x1
   3cf08:	b.ne	3ce7c <print_aarch64_disassembler_options@@Base+0x858>  // b.any
   3cf0c:	mov	x0, sp
   3cf10:	mov	x1, x22
   3cf14:	bl	35830 <aarch64_replace_opcode@plt>
   3cf18:	mov	x0, sp
   3cf1c:	mov	x1, xzr
   3cf20:	bl	35900 <aarch64_match_operands_constraint@plt>
   3cf24:	cbz	w0, 3cfa0 <print_aarch64_disassembler_options@@Base+0x97c>
   3cf28:	mov	x1, sp
   3cf2c:	mov	w2, #0x168                 	// #360
   3cf30:	mov	x0, x19
   3cf34:	bl	35470 <memcpy@plt>
   3cf38:	b	3cf48 <print_aarch64_disassembler_options@@Base+0x924>
   3cf3c:	mov	x0, x19
   3cf40:	mov	x1, x22
   3cf44:	bl	35830 <aarch64_replace_opcode@plt>
   3cf48:	ldp	x20, x19, [sp, #416]
   3cf4c:	ldp	x22, x21, [sp, #400]
   3cf50:	ldr	x28, [sp, #384]
   3cf54:	ldp	x29, x30, [sp, #368]
   3cf58:	add	sp, sp, #0x1b0
   3cf5c:	ret
   3cf60:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3cf64:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3cf68:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3cf6c:	add	x0, x0, #0xdf
   3cf70:	add	x1, x1, #0x2c0
   3cf74:	add	x3, x3, #0x87
   3cf78:	mov	w2, #0xa6b                 	// #2667
   3cf7c:	bl	35ef0 <__assert_fail@plt>
   3cf80:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3cf84:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3cf88:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3cf8c:	add	x0, x0, #0x81
   3cf90:	add	x1, x1, #0x2c0
   3cf94:	add	x3, x3, #0x87
   3cf98:	mov	w2, #0xa58                 	// #2648
   3cf9c:	bl	35ef0 <__assert_fail@plt>
   3cfa0:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3cfa4:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3cfa8:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3cfac:	add	x0, x0, #0x113
   3cfb0:	add	x1, x1, #0x2c0
   3cfb4:	add	x3, x3, #0x87
   3cfb8:	mov	w2, #0xa8c                 	// #2700
   3cfbc:	bl	35ef0 <__assert_fail@plt>
   3cfc0:	stp	x29, x30, [sp, #-32]!
   3cfc4:	str	x19, [sp, #16]
   3cfc8:	mov	x19, x0
   3cfcc:	ldr	w0, [x0, #32]
   3cfd0:	mov	x29, sp
   3cfd4:	bl	35b40 <aarch64_get_operand_class@plt>
   3cfd8:	cmp	w0, #0x1
   3cfdc:	b.ne	3cfe8 <print_aarch64_disassembler_options@@Base+0x9c4>  // b.any
   3cfe0:	mov	w0, wzr
   3cfe4:	b	3cff8 <print_aarch64_disassembler_options@@Base+0x9d4>
   3cfe8:	ldr	w0, [x19, #36]
   3cfec:	bl	35b40 <aarch64_get_operand_class@plt>
   3cff0:	cmp	w0, #0x1
   3cff4:	b.ne	3d004 <print_aarch64_disassembler_options@@Base+0x9e0>  // b.any
   3cff8:	ldr	x19, [sp, #16]
   3cffc:	ldp	x29, x30, [sp], #32
   3d000:	ret
   3d004:	adrp	x0, 58000 <fields@@Base+0x1650>
   3d008:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   3d00c:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   3d010:	add	x0, x0, #0xd9c
   3d014:	add	x1, x1, #0xc14
   3d018:	add	x3, x3, #0xfb7
   3d01c:	mov	w2, #0x1ab                 	// #427
   3d020:	bl	35ef0 <__assert_fail@plt>
   3d024:	stp	x29, x30, [sp, #-32]!
   3d028:	cmp	w0, #0x1
   3d02c:	stp	x20, x19, [sp, #16]
   3d030:	mov	x29, sp
   3d034:	b.hi	3d060 <print_aarch64_disassembler_options@@Base+0xa3c>  // b.pmore
   3d038:	add	w20, w0, #0x1
   3d03c:	mov	w19, w0
   3d040:	mov	w0, w20
   3d044:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   3d048:	cmp	w0, w19
   3d04c:	b.ne	3d060 <print_aarch64_disassembler_options@@Base+0xa3c>  // b.any
   3d050:	mov	w0, w20
   3d054:	ldp	x20, x19, [sp, #16]
   3d058:	ldp	x29, x30, [sp], #32
   3d05c:	ret
   3d060:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   3d064:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3d068:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3d06c:	add	x0, x0, #0xfc9
   3d070:	add	x1, x1, #0x2c0
   3d074:	add	x3, x3, #0x13
   3d078:	mov	w2, #0xc9                  	// #201
   3d07c:	bl	35ef0 <__assert_fail@plt>
   3d080:	sub	sp, sp, #0x60
   3d084:	stp	x29, x30, [sp, #48]
   3d088:	stp	x22, x21, [sp, #64]
   3d08c:	stp	x20, x19, [sp, #80]
   3d090:	ldr	x8, [x0, #8]
   3d094:	mov	x19, x0
   3d098:	ldr	w0, [x0]
   3d09c:	mov	w2, #0x2                   	// #2
   3d0a0:	ldp	w1, w9, [x8, #12]
   3d0a4:	mov	w4, #0xb                   	// #11
   3d0a8:	add	x29, sp, #0x30
   3d0ac:	sub	w8, w9, #0x12
   3d0b0:	cmp	w8, #0x4
   3d0b4:	mov	w8, #0x8                   	// #8
   3d0b8:	cinc	w21, w8, cc  // cc = lo, ul, last
   3d0bc:	mov	w3, w21
   3d0c0:	bl	357b0 <extract_fields@plt>
   3d0c4:	ldr	x8, [x19, #8]
   3d0c8:	mov	w20, w0
   3d0cc:	mov	w2, #0x2                   	// #2
   3d0d0:	mov	w4, #0xb                   	// #11
   3d0d4:	ldr	w8, [x8, #12]
   3d0d8:	mov	w1, wzr
   3d0dc:	mov	w3, w21
   3d0e0:	mvn	w0, w8
   3d0e4:	bl	357b0 <extract_fields@plt>
   3d0e8:	ldr	x8, [x19, #8]
   3d0ec:	mov	w22, w0
   3d0f0:	mov	x0, x8
   3d0f4:	bl	35be0 <aarch64_select_operand_for_sizeq_field_coding@plt>
   3d0f8:	cmp	w22, #0x7
   3d0fc:	mov	w21, w0
   3d100:	b.ne	3d110 <print_aarch64_disassembler_options@@Base+0xaec>  // b.any
   3d104:	mov	w0, w20
   3d108:	bl	3a0bc <aarch64_ext_advsimd_imm_shift@@Base+0x130>
   3d10c:	b	3d138 <print_aarch64_disassembler_options@@Base+0xb14>
   3d110:	ldr	x8, [x19, #8]
   3d114:	add	x2, sp, #0x8
   3d118:	mov	w0, w21
   3d11c:	add	x1, x8, #0x38
   3d120:	bl	3d270 <print_aarch64_disassembler_options@@Base+0xc4c>
   3d124:	add	x1, sp, #0x8
   3d128:	mov	w0, w20
   3d12c:	mov	w2, w22
   3d130:	bl	3d298 <print_aarch64_disassembler_options@@Base+0xc74>
   3d134:	cbz	w0, 3d148 <print_aarch64_disassembler_options@@Base+0xb24>
   3d138:	mov	w8, #0x38                  	// #56
   3d13c:	smaddl	x8, w21, w8, x19
   3d140:	strb	w0, [x8, #28]
   3d144:	mov	w0, #0x1                   	// #1
   3d148:	ldp	x20, x19, [sp, #80]
   3d14c:	ldp	x22, x21, [sp, #64]
   3d150:	ldp	x29, x30, [sp, #48]
   3d154:	add	sp, sp, #0x60
   3d158:	ret
   3d15c:	stp	x29, x30, [sp, #-32]!
   3d160:	str	x19, [sp, #16]
   3d164:	mov	x19, x0
   3d168:	ldr	w0, [x0, #36]
   3d16c:	mov	x29, sp
   3d170:	bl	35b40 <aarch64_get_operand_class@plt>
   3d174:	cmp	w0, #0x3
   3d178:	b.ne	3d184 <print_aarch64_disassembler_options@@Base+0xb60>  // b.any
   3d17c:	mov	w0, #0x1                   	// #1
   3d180:	b	3d198 <print_aarch64_disassembler_options@@Base+0xb74>
   3d184:	ldr	w0, [x19, #32]
   3d188:	bl	35b40 <aarch64_get_operand_class@plt>
   3d18c:	cmp	w0, #0x3
   3d190:	b.ne	3d1a4 <print_aarch64_disassembler_options@@Base+0xb80>  // b.any
   3d194:	mov	w0, wzr
   3d198:	ldr	x19, [sp, #16]
   3d19c:	ldp	x29, x30, [sp], #32
   3d1a0:	ret
   3d1a4:	adrp	x0, 58000 <fields@@Base+0x1650>
   3d1a8:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   3d1ac:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   3d1b0:	add	x0, x0, #0xd9c
   3d1b4:	add	x1, x1, #0xc14
   3d1b8:	add	x3, x3, #0xff6
   3d1bc:	mov	w2, #0x1c0                 	// #448
   3d1c0:	bl	35ef0 <__assert_fail@plt>
   3d1c4:	stp	x29, x30, [sp, #-32]!
   3d1c8:	stp	x20, x19, [sp, #16]
   3d1cc:	mov	x19, x0
   3d1d0:	ldr	w0, [x0, #32]
   3d1d4:	mov	x29, sp
   3d1d8:	bl	35b40 <aarch64_get_operand_class@plt>
   3d1dc:	cmp	w0, #0x6
   3d1e0:	b.ne	3d1f4 <print_aarch64_disassembler_options@@Base+0xbd0>  // b.any
   3d1e4:	ldrb	w0, [x19, #56]
   3d1e8:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3d1ec:	and	w20, w0, #0xff
   3d1f0:	b	3d1f8 <print_aarch64_disassembler_options@@Base+0xbd4>
   3d1f4:	mov	w20, wzr
   3d1f8:	ldr	w0, [x19, #36]
   3d1fc:	bl	35b40 <aarch64_get_operand_class@plt>
   3d200:	cmp	w0, #0x6
   3d204:	b.ne	3d220 <print_aarch64_disassembler_options@@Base+0xbfc>  // b.any
   3d208:	ldrb	w0, [x19, #57]
   3d20c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3d210:	and	w8, w0, #0xff
   3d214:	cmp	w8, w20
   3d218:	b.eq	3d22c <print_aarch64_disassembler_options@@Base+0xc08>  // b.none
   3d21c:	b	3d230 <print_aarch64_disassembler_options@@Base+0xc0c>
   3d220:	mov	w8, wzr
   3d224:	cmp	w8, w20
   3d228:	b.ne	3d230 <print_aarch64_disassembler_options@@Base+0xc0c>  // b.any
   3d22c:	cbz	w8, 3d250 <print_aarch64_disassembler_options@@Base+0xc2c>
   3d230:	cmp	w20, #0x0
   3d234:	cset	w9, eq  // eq = none
   3d238:	cmp	w20, w8, lsl #1
   3d23c:	ldp	x20, x19, [sp, #16]
   3d240:	cset	w8, eq  // eq = none
   3d244:	orr	w0, w9, w8
   3d248:	ldp	x29, x30, [sp], #32
   3d24c:	ret
   3d250:	adrp	x0, 58000 <fields@@Base+0x1650>
   3d254:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   3d258:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   3d25c:	add	x0, x0, #0xd9c
   3d260:	add	x1, x1, #0xc14
   3d264:	add	x3, x3, #0x39
   3d268:	mov	w2, #0x1d4                 	// #468
   3d26c:	bl	35ef0 <__assert_fail@plt>
   3d270:	mov	x8, xzr
   3d274:	add	x9, x1, w0, sxtw
   3d278:	ldrb	w10, [x9, x8]
   3d27c:	str	w10, [x2]
   3d280:	cbz	w10, 3d294 <print_aarch64_disassembler_options@@Base+0xc70>
   3d284:	add	x8, x8, #0x6
   3d288:	cmp	x8, #0x3c
   3d28c:	add	x2, x2, #0x4
   3d290:	b.ne	3d278 <print_aarch64_disassembler_options@@Base+0xc54>  // b.any
   3d294:	ret
   3d298:	stp	x29, x30, [sp, #-64]!
   3d29c:	str	x23, [sp, #16]
   3d2a0:	stp	x22, x21, [sp, #32]
   3d2a4:	stp	x20, x19, [sp, #48]
   3d2a8:	mov	w20, w2
   3d2ac:	mov	x21, x1
   3d2b0:	mov	w22, w0
   3d2b4:	mov	x23, xzr
   3d2b8:	mov	x29, sp
   3d2bc:	ldr	w0, [x21, x23]
   3d2c0:	cbz	w0, 3d2e0 <print_aarch64_disassembler_options@@Base+0xcbc>
   3d2c4:	bl	357f0 <aarch64_get_qualifier_standard_value@plt>
   3d2c8:	eor	w8, w0, w22
   3d2cc:	tst	w8, w20
   3d2d0:	b.eq	3d2ec <print_aarch64_disassembler_options@@Base+0xcc8>  // b.none
   3d2d4:	mov	w8, wzr
   3d2d8:	cbz	w8, 3d2f8 <print_aarch64_disassembler_options@@Base+0xcd4>
   3d2dc:	b	3d308 <print_aarch64_disassembler_options@@Base+0xce4>
   3d2e0:	mov	w8, #0x2                   	// #2
   3d2e4:	cbz	w8, 3d2f8 <print_aarch64_disassembler_options@@Base+0xcd4>
   3d2e8:	b	3d308 <print_aarch64_disassembler_options@@Base+0xce4>
   3d2ec:	ldr	w19, [x21, x23]
   3d2f0:	mov	w8, #0x1                   	// #1
   3d2f4:	cbnz	w8, 3d308 <print_aarch64_disassembler_options@@Base+0xce4>
   3d2f8:	add	x23, x23, #0x4
   3d2fc:	cmp	x23, #0x28
   3d300:	b.ne	3d2bc <print_aarch64_disassembler_options@@Base+0xc98>  // b.any
   3d304:	b	3d310 <print_aarch64_disassembler_options@@Base+0xcec>
   3d308:	cmp	w8, #0x2
   3d30c:	b.ne	3d314 <print_aarch64_disassembler_options@@Base+0xcf0>  // b.any
   3d310:	mov	w19, wzr
   3d314:	mov	w0, w19
   3d318:	ldp	x20, x19, [sp, #48]
   3d31c:	ldp	x22, x21, [sp, #32]
   3d320:	ldr	x23, [sp, #16]
   3d324:	ldp	x29, x30, [sp], #64
   3d328:	ret
   3d32c:	stp	x29, x30, [sp, #-32]!
   3d330:	stp	x20, x19, [sp, #16]
   3d334:	ldr	x9, [x0, #8]
   3d338:	mov	x8, x0
   3d33c:	mov	w0, wzr
   3d340:	mov	x29, sp
   3d344:	ldr	w9, [x9, #20]
   3d348:	sub	w9, w9, #0x3a
   3d34c:	cmp	w9, #0x15
   3d350:	b.hi	3d4bc <print_aarch64_disassembler_options@@Base+0xe98>  // b.pmore
   3d354:	adrp	x10, 55000 <xexit@@Base+0x11bc>
   3d358:	add	x10, x10, #0x1e5
   3d35c:	adr	x11, 3d36c <print_aarch64_disassembler_options@@Base+0xd48>
   3d360:	ldrb	w12, [x10, x9]
   3d364:	add	x11, x11, x12, lsl #2
   3d368:	br	x11
   3d36c:	mov	x0, x8
   3d370:	bl	3d534 <print_aarch64_disassembler_options@@Base+0xf10>
   3d374:	mov	w0, #0x1                   	// #1
   3d378:	b	3d4bc <print_aarch64_disassembler_options@@Base+0xe98>
   3d37c:	ldr	w19, [x8]
   3d380:	mov	w0, #0x4d                  	// #77
   3d384:	mov	w2, wzr
   3d388:	mov	w1, w19
   3d38c:	bl	39690 <extract_fields@@Base+0x150>
   3d390:	mov	w20, w0
   3d394:	mov	w0, #0x4c                  	// #76
   3d398:	mov	w1, w19
   3d39c:	mov	w2, wzr
   3d3a0:	bl	39690 <extract_fields@@Base+0x150>
   3d3a4:	cmp	w20, w0
   3d3a8:	mov	w0, wzr
   3d3ac:	b.eq	3d3d8 <print_aarch64_disassembler_options@@Base+0xdb4>  // b.none
   3d3b0:	b	3d4bc <print_aarch64_disassembler_options@@Base+0xe98>
   3d3b4:	ldr	w19, [x8]
   3d3b8:	mov	w0, #0x4d                  	// #77
   3d3bc:	b	3d494 <print_aarch64_disassembler_options@@Base+0xe70>
   3d3c0:	ldr	w19, [x8]
   3d3c4:	mov	w0, #0x4c                  	// #76
   3d3c8:	mov	w2, wzr
   3d3cc:	mov	w1, w19
   3d3d0:	bl	39690 <extract_fields@@Base+0x150>
   3d3d4:	mov	w20, w0
   3d3d8:	mov	w0, #0x4a                  	// #74
   3d3dc:	b	3d4a8 <print_aarch64_disassembler_options@@Base+0xe84>
   3d3e0:	mov	x0, x8
   3d3e4:	bl	3d4c8 <print_aarch64_disassembler_options@@Base+0xea4>
   3d3e8:	b	3d4bc <print_aarch64_disassembler_options@@Base+0xe98>
   3d3ec:	mov	x0, x8
   3d3f0:	bl	3d5d4 <print_aarch64_disassembler_options@@Base+0xfb0>
   3d3f4:	b	3d4bc <print_aarch64_disassembler_options@@Base+0xe98>
   3d3f8:	ldr	w19, [x8]
   3d3fc:	mov	w0, #0x56                  	// #86
   3d400:	b	3d440 <print_aarch64_disassembler_options@@Base+0xe1c>
   3d404:	ldr	w0, [x8]
   3d408:	mov	w2, #0x2                   	// #2
   3d40c:	mov	w3, #0x74                  	// #116
   3d410:	mov	w4, #0x2b                  	// #43
   3d414:	mov	w1, wzr
   3d418:	bl	357b0 <extract_fields@plt>
   3d41c:	sub	w8, w0, #0x1
   3d420:	cmp	w8, #0x10
   3d424:	cset	w9, cc  // cc = lo, ul, last
   3d428:	tst	w0, w8
   3d42c:	cset	w8, eq  // eq = none
   3d430:	and	w0, w9, w8
   3d434:	b	3d4bc <print_aarch64_disassembler_options@@Base+0xe98>
   3d438:	ldr	w19, [x8]
   3d43c:	mov	w0, #0x59                  	// #89
   3d440:	mov	w1, w19
   3d444:	mov	w2, wzr
   3d448:	bl	39690 <extract_fields@@Base+0x150>
   3d44c:	mov	w20, w0
   3d450:	mov	w0, #0x58                  	// #88
   3d454:	b	3d4a8 <print_aarch64_disassembler_options@@Base+0xe84>
   3d458:	ldr	w0, [x8]
   3d45c:	mov	w2, #0x2                   	// #2
   3d460:	mov	w3, #0x74                  	// #116
   3d464:	mov	w4, #0x2b                  	// #43
   3d468:	mov	w1, wzr
   3d46c:	bl	357b0 <extract_fields@plt>
   3d470:	cmp	w0, #0x0
   3d474:	sub	w8, w0, #0x1
   3d478:	cset	w9, ne  // ne = any
   3d47c:	tst	w0, w8
   3d480:	cset	w8, ne  // ne = any
   3d484:	and	w0, w9, w8
   3d488:	b	3d4bc <print_aarch64_disassembler_options@@Base+0xe98>
   3d48c:	ldr	w19, [x8]
   3d490:	mov	w0, #0x47                  	// #71
   3d494:	mov	w1, w19
   3d498:	mov	w2, wzr
   3d49c:	bl	39690 <extract_fields@@Base+0x150>
   3d4a0:	mov	w20, w0
   3d4a4:	mov	w0, #0x4c                  	// #76
   3d4a8:	mov	w1, w19
   3d4ac:	mov	w2, wzr
   3d4b0:	bl	39690 <extract_fields@@Base+0x150>
   3d4b4:	cmp	w20, w0
   3d4b8:	cset	w0, eq  // eq = none
   3d4bc:	ldp	x20, x19, [sp, #16]
   3d4c0:	ldp	x29, x30, [sp], #32
   3d4c4:	ret
   3d4c8:	stp	x29, x30, [sp, #-32]!
   3d4cc:	mov	x8, #0xf                   	// #15
   3d4d0:	mov	x29, sp
   3d4d4:	movk	x8, #0x2, lsl #32
   3d4d8:	str	x8, [x29, #24]
   3d4dc:	ldr	w1, [x0]
   3d4e0:	str	x19, [sp, #16]
   3d4e4:	mov	x19, x0
   3d4e8:	add	x0, x29, #0x18
   3d4ec:	mov	w2, wzr
   3d4f0:	bl	39f60 <aarch64_ext_ldst_elemlist@@Base+0x1b4>
   3d4f4:	cbz	w0, 3d514 <print_aarch64_disassembler_options@@Base+0xef0>
   3d4f8:	cmp	w0, #0x3
   3d4fc:	b.eq	3d51c <print_aarch64_disassembler_options@@Base+0xef8>  // b.none
   3d500:	cmp	w0, #0x1
   3d504:	mov	w0, wzr
   3d508:	b.ne	3d528 <print_aarch64_disassembler_options@@Base+0xf04>  // b.any
   3d50c:	mov	w8, #0x8                   	// #8
   3d510:	b	3d520 <print_aarch64_disassembler_options@@Base+0xefc>
   3d514:	mov	w8, #0x7                   	// #7
   3d518:	b	3d520 <print_aarch64_disassembler_options@@Base+0xefc>
   3d51c:	mov	w8, #0x6                   	// #6
   3d520:	mov	w0, #0x1                   	// #1
   3d524:	strb	w8, [x19, #28]
   3d528:	ldr	x19, [sp, #16]
   3d52c:	ldp	x29, x30, [sp], #32
   3d530:	ret
   3d534:	stp	x29, x30, [sp, #-32]!
   3d538:	mov	x29, sp
   3d53c:	str	x19, [sp, #16]
   3d540:	mov	x19, x0
   3d544:	add	x3, x29, #0x18
   3d548:	mov	w0, #0x8                   	// #8
   3d54c:	mov	w2, #0x1                   	// #1
   3d550:	mov	w1, wzr
   3d554:	str	xzr, [x29, #24]
   3d558:	bl	39f24 <aarch64_ext_ldst_elemlist@@Base+0x178>
   3d55c:	ldr	w1, [x19]
   3d560:	add	x0, x29, #0x18
   3d564:	mov	w2, wzr
   3d568:	bl	39f60 <aarch64_ext_ldst_elemlist@@Base+0x1b4>
   3d56c:	ldr	x8, [x19, #8]
   3d570:	cmp	w0, #0x0
   3d574:	mov	w10, #0x13                  	// #19
   3d578:	ldr	w9, [x8, #20]
   3d57c:	mov	w8, #0x15                  	// #21
   3d580:	csel	w8, w10, w8, eq  // eq = none
   3d584:	sub	w10, w9, #0x3d
   3d588:	cmp	w10, #0x2
   3d58c:	b.cc	3d5a4 <print_aarch64_disassembler_options@@Base+0xf80>  // b.lo, b.ul, b.last
   3d590:	sub	w9, w9, #0x3b
   3d594:	cmp	w9, #0x1
   3d598:	b.hi	3d5b4 <print_aarch64_disassembler_options@@Base+0xf90>  // b.pmore
   3d59c:	strb	w8, [x19, #84]
   3d5a0:	b	3d5a8 <print_aarch64_disassembler_options@@Base+0xf84>
   3d5a4:	strb	w8, [x19, #28]
   3d5a8:	ldr	x19, [sp, #16]
   3d5ac:	ldp	x29, x30, [sp], #32
   3d5b0:	ret
   3d5b4:	adrp	x0, 58000 <fields@@Base+0x1650>
   3d5b8:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3d5bc:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3d5c0:	add	x0, x0, #0xd9c
   3d5c4:	add	x1, x1, #0x2c0
   3d5c8:	add	x3, x3, #0x5b
   3d5cc:	mov	w2, #0x7cb                 	// #1995
   3d5d0:	bl	35ef0 <__assert_fail@plt>
   3d5d4:	stp	x29, x30, [sp, #-32]!
   3d5d8:	mov	x29, sp
   3d5dc:	str	x19, [sp, #16]
   3d5e0:	mov	x19, x0
   3d5e4:	add	x3, x29, #0x18
   3d5e8:	mov	w0, #0x8                   	// #8
   3d5ec:	mov	w2, #0x1                   	// #1
   3d5f0:	mov	w1, wzr
   3d5f4:	str	xzr, [x29, #24]
   3d5f8:	bl	39f24 <aarch64_ext_ldst_elemlist@@Base+0x178>
   3d5fc:	ldr	w1, [x19]
   3d600:	add	x0, x29, #0x18
   3d604:	mov	w2, wzr
   3d608:	bl	39f60 <aarch64_ext_ldst_elemlist@@Base+0x1b4>
   3d60c:	cbz	w0, 3d61c <print_aarch64_disassembler_options@@Base+0xff8>
   3d610:	mov	w8, #0x7                   	// #7
   3d614:	mov	w0, #0x1                   	// #1
   3d618:	strb	w8, [x19, #28]
   3d61c:	ldr	x19, [sp, #16]
   3d620:	ldp	x29, x30, [sp], #32
   3d624:	ret
   3d628:	ldr	w8, [x0, #120]
   3d62c:	ubfx	w0, w8, #1, #1
   3d630:	ret
   3d634:	ldr	w8, [x0, #120]
   3d638:	and	w0, w8, #0x1
   3d63c:	ret
   3d640:	ldr	w8, [x0, #120]
   3d644:	ubfx	w0, w8, #21, #1
   3d648:	ret
   3d64c:	stp	x29, x30, [sp, #-16]!
   3d650:	ldr	w9, [x1, #20]
   3d654:	mov	x8, x0
   3d658:	mov	w0, wzr
   3d65c:	mov	x29, sp
   3d660:	sub	w9, w9, #0x23
   3d664:	cmp	w9, #0x21
   3d668:	b.hi	3d68c <print_aarch64_disassembler_options@@Base+0x1068>  // b.pmore
   3d66c:	adrp	x10, 55000 <xexit@@Base+0x11bc>
   3d670:	add	x10, x10, #0x1fb
   3d674:	adr	x11, 3d684 <print_aarch64_disassembler_options@@Base+0x1060>
   3d678:	ldrb	w12, [x10, x9]
   3d67c:	add	x11, x11, x12, lsl #2
   3d680:	br	x11
   3d684:	mov	x0, x8
   3d688:	bl	3dc18 <print_aarch64_disassembler_options@@Base+0x15f4>
   3d68c:	ldp	x29, x30, [sp], #16
   3d690:	ret
   3d694:	mov	x0, x8
   3d698:	bl	3d8b8 <print_aarch64_disassembler_options@@Base+0x1294>
   3d69c:	ldp	x29, x30, [sp], #16
   3d6a0:	ret
   3d6a4:	mov	x0, x8
   3d6a8:	bl	3d90c <print_aarch64_disassembler_options@@Base+0x12e8>
   3d6ac:	ldp	x29, x30, [sp], #16
   3d6b0:	ret
   3d6b4:	mov	x0, x8
   3d6b8:	bl	3d7d0 <print_aarch64_disassembler_options@@Base+0x11ac>
   3d6bc:	ldp	x29, x30, [sp], #16
   3d6c0:	ret
   3d6c4:	mov	x0, x8
   3d6c8:	bl	3da94 <print_aarch64_disassembler_options@@Base+0x1470>
   3d6cc:	ldp	x29, x30, [sp], #16
   3d6d0:	ret
   3d6d4:	mov	x0, x8
   3d6d8:	bl	3d744 <print_aarch64_disassembler_options@@Base+0x1120>
   3d6dc:	ldp	x29, x30, [sp], #16
   3d6e0:	ret
   3d6e4:	mov	x0, x8
   3d6e8:	bl	3d83c <print_aarch64_disassembler_options@@Base+0x1218>
   3d6ec:	ldp	x29, x30, [sp], #16
   3d6f0:	ret
   3d6f4:	mov	x0, x8
   3d6f8:	bl	3db18 <print_aarch64_disassembler_options@@Base+0x14f4>
   3d6fc:	ldp	x29, x30, [sp], #16
   3d700:	ret
   3d704:	mov	x0, x8
   3d708:	bl	3da70 <print_aarch64_disassembler_options@@Base+0x144c>
   3d70c:	ldp	x29, x30, [sp], #16
   3d710:	ret
   3d714:	mov	x0, x8
   3d718:	bl	3d778 <print_aarch64_disassembler_options@@Base+0x1154>
   3d71c:	ldp	x29, x30, [sp], #16
   3d720:	ret
   3d724:	mov	x0, x8
   3d728:	bl	3d984 <print_aarch64_disassembler_options@@Base+0x1360>
   3d72c:	ldp	x29, x30, [sp], #16
   3d730:	ret
   3d734:	mov	x0, x8
   3d738:	bl	3dbd0 <print_aarch64_disassembler_options@@Base+0x15ac>
   3d73c:	ldp	x29, x30, [sp], #16
   3d740:	ret
   3d744:	ldrb	w8, [x0, #140]
   3d748:	ldr	x9, [x0, #208]
   3d74c:	mov	w10, #0x3f                  	// #63
   3d750:	cmp	w8, #0x1d
   3d754:	mov	w8, #0x1f                  	// #31
   3d758:	csel	x8, x8, x10, eq  // eq = none
   3d75c:	cmp	x9, x8
   3d760:	b.ne	3d770 <print_aarch64_disassembler_options@@Base+0x114c>  // b.any
   3d764:	str	wzr, [x0, #192]
   3d768:	mov	w0, #0x1                   	// #1
   3d76c:	ret
   3d770:	mov	w0, wzr
   3d774:	ret
   3d778:	ldrb	w8, [x0, #140]
   3d77c:	ldr	x11, [x0, #152]
   3d780:	ldr	x10, [x0, #208]
   3d784:	mov	w9, #0x3f                  	// #63
   3d788:	mov	w12, #0x1f                  	// #31
   3d78c:	cmp	w8, #0x1d
   3d790:	csel	x8, x12, x9, eq  // eq = none
   3d794:	cmp	x11, #0x0
   3d798:	add	x13, x10, #0x1
   3d79c:	cset	w9, eq  // eq = none
   3d7a0:	subs	x8, x8, x10
   3d7a4:	cset	w10, eq  // eq = none
   3d7a8:	cmp	x11, x13
   3d7ac:	b.eq	3d7c0 <print_aarch64_disassembler_options@@Base+0x119c>  // b.none
   3d7b0:	and	w9, w9, w10
   3d7b4:	cbnz	w9, 3d7c0 <print_aarch64_disassembler_options@@Base+0x119c>
   3d7b8:	mov	w0, wzr
   3d7bc:	ret
   3d7c0:	str	wzr, [x0, #192]
   3d7c4:	str	x8, [x0, #152]
   3d7c8:	mov	w0, #0x1                   	// #1
   3d7cc:	ret
   3d7d0:	stp	x29, x30, [sp, #-32]!
   3d7d4:	ldr	w8, [x0, #96]
   3d7d8:	ldr	w9, [x0, #152]
   3d7dc:	str	x19, [sp, #16]
   3d7e0:	mov	x29, sp
   3d7e4:	cmp	w8, w9
   3d7e8:	b.ne	3d804 <print_aarch64_disassembler_options@@Base+0x11e0>  // b.any
   3d7ec:	ldr	x8, [x0, #208]
   3d7f0:	mov	x19, x0
   3d7f4:	ldr	w8, [x8, #32]
   3d7f8:	mvn	w8, w8
   3d7fc:	tst	w8, #0xe
   3d800:	b.ne	3d80c <print_aarch64_disassembler_options@@Base+0x11e8>  // b.any
   3d804:	mov	w0, wzr
   3d808:	b	3d830 <print_aarch64_disassembler_options@@Base+0x120c>
   3d80c:	mov	w1, #0x2                   	// #2
   3d810:	mov	w2, #0x3                   	// #3
   3d814:	mov	x0, x19
   3d818:	bl	3dc34 <print_aarch64_disassembler_options@@Base+0x1610>
   3d81c:	ldr	x0, [x19, #208]
   3d820:	bl	35ca0 <get_inverted_cond@plt>
   3d824:	str	x0, [x19, #152]
   3d828:	mov	w0, #0x1                   	// #1
   3d82c:	str	wzr, [x19, #192]
   3d830:	ldr	x19, [sp, #16]
   3d834:	ldp	x29, x30, [sp], #32
   3d838:	ret
   3d83c:	stp	x29, x30, [sp, #-32]!
   3d840:	stp	x20, x19, [sp, #16]
   3d844:	ldr	w8, [x0, #96]
   3d848:	mov	x29, sp
   3d84c:	cmp	w8, #0x1f
   3d850:	b.ne	3d878 <print_aarch64_disassembler_options@@Base+0x1254>  // b.any
   3d854:	ldr	w8, [x0, #152]
   3d858:	mov	x19, x0
   3d85c:	cmp	w8, #0x1f
   3d860:	b.ne	3d878 <print_aarch64_disassembler_options@@Base+0x1254>  // b.any
   3d864:	ldr	x8, [x19, #208]
   3d868:	ldr	w8, [x8, #32]
   3d86c:	mvn	w8, w8
   3d870:	tst	w8, #0xe
   3d874:	b.ne	3d88c <print_aarch64_disassembler_options@@Base+0x1268>  // b.any
   3d878:	mov	w20, wzr
   3d87c:	mov	w0, w20
   3d880:	ldp	x20, x19, [sp, #16]
   3d884:	ldp	x29, x30, [sp], #32
   3d888:	ret
   3d88c:	mov	w1, #0x1                   	// #1
   3d890:	mov	w2, #0x3                   	// #3
   3d894:	mov	x0, x19
   3d898:	mov	w20, #0x1                   	// #1
   3d89c:	bl	3dc34 <print_aarch64_disassembler_options@@Base+0x1610>
   3d8a0:	ldr	x0, [x19, #208]
   3d8a4:	bl	35ca0 <get_inverted_cond@plt>
   3d8a8:	str	x0, [x19, #96]
   3d8ac:	str	wzr, [x19, #192]
   3d8b0:	str	wzr, [x19, #136]
   3d8b4:	b	3d87c <print_aarch64_disassembler_options@@Base+0x1258>
   3d8b8:	stp	x29, x30, [sp, #-32]!
   3d8bc:	ldr	x8, [x0, #152]
   3d8c0:	ldr	x9, [x0, #208]
   3d8c4:	str	x19, [sp, #16]
   3d8c8:	mov	x29, sp
   3d8cc:	subs	x8, x9, x8
   3d8d0:	b.ge	3d8dc <print_aarch64_disassembler_options@@Base+0x12b8>  // b.tcont
   3d8d4:	mov	w0, wzr
   3d8d8:	b	3d900 <print_aarch64_disassembler_options@@Base+0x12dc>
   3d8dc:	add	x8, x8, #0x1
   3d8e0:	mov	w1, #0x2                   	// #2
   3d8e4:	mov	x19, x0
   3d8e8:	str	x8, [x0, #208]
   3d8ec:	bl	3dc64 <print_aarch64_disassembler_options@@Base+0x1640>
   3d8f0:	mov	w1, #0x3                   	// #3
   3d8f4:	mov	x0, x19
   3d8f8:	bl	3dc64 <print_aarch64_disassembler_options@@Base+0x1640>
   3d8fc:	mov	w0, #0x1                   	// #1
   3d900:	ldr	x19, [sp, #16]
   3d904:	ldp	x29, x30, [sp], #32
   3d908:	ret
   3d90c:	stp	x29, x30, [sp, #-32]!
   3d910:	ldrb	w10, [x0, #140]
   3d914:	ldr	x9, [x0, #152]
   3d918:	ldr	x8, [x0, #208]
   3d91c:	mov	w11, #0x40                  	// #64
   3d920:	mov	w12, #0x20                  	// #32
   3d924:	cmp	w10, #0x1d
   3d928:	csel	x10, x12, x11, eq  // eq = none
   3d92c:	cmp	x8, x9
   3d930:	str	x19, [sp, #16]
   3d934:	mov	x29, sp
   3d938:	b.ge	3d974 <print_aarch64_disassembler_options@@Base+0x1350>  // b.tcont
   3d93c:	sub	x9, x10, x9
   3d940:	sub	x10, x10, #0x1
   3d944:	add	x8, x8, #0x1
   3d948:	and	x9, x9, x10
   3d94c:	mov	w1, #0x2                   	// #2
   3d950:	mov	x19, x0
   3d954:	str	x9, [x0, #152]
   3d958:	str	x8, [x0, #208]
   3d95c:	bl	3dc64 <print_aarch64_disassembler_options@@Base+0x1640>
   3d960:	mov	w1, #0x3                   	// #3
   3d964:	mov	x0, x19
   3d968:	bl	3dc64 <print_aarch64_disassembler_options@@Base+0x1640>
   3d96c:	mov	w0, #0x1                   	// #1
   3d970:	b	3d978 <print_aarch64_disassembler_options@@Base+0x1354>
   3d974:	mov	w0, wzr
   3d978:	ldr	x19, [sp, #16]
   3d97c:	ldp	x29, x30, [sp], #32
   3d980:	ret
   3d984:	stp	x29, x30, [sp, #-64]!
   3d988:	stp	x22, x21, [sp, #32]
   3d98c:	stp	x20, x19, [sp, #48]
   3d990:	ldr	w8, [x0, #96]
   3d994:	str	x23, [sp, #16]
   3d998:	mov	x29, sp
   3d99c:	cmp	w8, #0x1f
   3d9a0:	b.ne	3da50 <print_aarch64_disassembler_options@@Base+0x142c>  // b.any
   3d9a4:	ldrb	w8, [x0, #140]
   3d9a8:	ldr	x22, [x0, #152]
   3d9ac:	ldr	x21, [x0, #208]
   3d9b0:	mov	w9, #0x40                  	// #64
   3d9b4:	mov	w10, #0x20                  	// #32
   3d9b8:	cmp	w8, #0x1d
   3d9bc:	mov	x19, x0
   3d9c0:	csel	x23, x10, x9, eq  // eq = none
   3d9c4:	cmp	x21, x22
   3d9c8:	b.ge	3da34 <print_aarch64_disassembler_options@@Base+0x1410>  // b.tcont
   3d9cc:	mov	w1, #0x1                   	// #1
   3d9d0:	mov	w2, #0x2                   	// #2
   3d9d4:	mov	x0, x19
   3d9d8:	mov	w20, #0x1                   	// #1
   3d9dc:	bl	3dc34 <print_aarch64_disassembler_options@@Base+0x1610>
   3d9e0:	mov	w1, #0x2                   	// #2
   3d9e4:	mov	w2, #0x3                   	// #3
   3d9e8:	mov	x0, x19
   3d9ec:	bl	3dc34 <print_aarch64_disassembler_options@@Base+0x1610>
   3d9f0:	sub	x8, x23, x22
   3d9f4:	sub	x9, x23, #0x1
   3d9f8:	add	x10, x21, #0x1
   3d9fc:	and	x8, x8, x9
   3da00:	mov	w1, #0x1                   	// #1
   3da04:	mov	x0, x19
   3da08:	str	wzr, [x19, #192]
   3da0c:	str	x8, [x19, #96]
   3da10:	str	x10, [x19, #152]
   3da14:	bl	3dc64 <print_aarch64_disassembler_options@@Base+0x1640>
   3da18:	mov	w1, #0x2                   	// #2
   3da1c:	mov	x0, x19
   3da20:	bl	3dc64 <print_aarch64_disassembler_options@@Base+0x1640>
   3da24:	mov	w1, #0x3                   	// #3
   3da28:	mov	x0, x19
   3da2c:	bl	3dc64 <print_aarch64_disassembler_options@@Base+0x1640>
   3da30:	b	3da38 <print_aarch64_disassembler_options@@Base+0x1414>
   3da34:	mov	w20, wzr
   3da38:	mov	w0, w20
   3da3c:	ldp	x20, x19, [sp, #48]
   3da40:	ldp	x22, x21, [sp, #32]
   3da44:	ldr	x23, [sp, #16]
   3da48:	ldp	x29, x30, [sp], #64
   3da4c:	ret
   3da50:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3da54:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3da58:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3da5c:	add	x0, x0, #0x1ad
   3da60:	add	x1, x1, #0x2c0
   3da64:	add	x3, x3, #0x1d1
   3da68:	mov	w2, #0x941                 	// #2369
   3da6c:	bl	35ef0 <__assert_fail@plt>
   3da70:	ldr	w8, [x0, #96]
   3da74:	ldr	w9, [x0, #152]
   3da78:	cmp	w8, w9
   3da7c:	b.ne	3da8c <print_aarch64_disassembler_options@@Base+0x1468>  // b.any
   3da80:	str	wzr, [x0, #136]
   3da84:	mov	w0, #0x1                   	// #1
   3da88:	ret
   3da8c:	mov	w0, wzr
   3da90:	ret
   3da94:	stp	x29, x30, [sp, #-32]!
   3da98:	stp	x20, x19, [sp, #16]
   3da9c:	ldr	x8, [x0, #96]
   3daa0:	mov	x19, x0
   3daa4:	mov	x29, sp
   3daa8:	cbz	x8, 3db00 <print_aarch64_disassembler_options@@Base+0x14dc>
   3daac:	ldr	x9, [x19, #8]
   3dab0:	mov	w10, #0x48                  	// #72
   3dab4:	str	w10, [x19, #80]
   3dab8:	str	wzr, [x19, #112]
   3dabc:	ldr	w9, [x9, #20]
   3dac0:	ldr	x10, [x19, #120]
   3dac4:	cmp	w9, #0x20
   3dac8:	lsl	x20, x8, x10
   3dacc:	b.ne	3daf0 <print_aarch64_disassembler_options@@Base+0x14cc>  // b.any
   3dad0:	ldrb	w8, [x19, #28]
   3dad4:	mvn	x20, x20
   3dad8:	mov	x0, x20
   3dadc:	mov	x2, xzr
   3dae0:	cmp	w8, #0x1
   3dae4:	cset	w1, eq  // eq = none
   3dae8:	bl	35e70 <aarch64_wide_constant_p@plt>
   3daec:	cbnz	w0, 3db08 <print_aarch64_disassembler_options@@Base+0x14e4>
   3daf0:	mov	w0, #0x1                   	// #1
   3daf4:	str	x20, [x19, #96]
   3daf8:	str	xzr, [x19, #120]
   3dafc:	b	3db0c <print_aarch64_disassembler_options@@Base+0x14e8>
   3db00:	ldr	x9, [x19, #120]
   3db04:	cbz	x9, 3daac <print_aarch64_disassembler_options@@Base+0x1488>
   3db08:	mov	w0, wzr
   3db0c:	ldp	x20, x19, [sp, #16]
   3db10:	ldp	x29, x30, [sp], #32
   3db14:	ret
   3db18:	stp	x29, x30, [sp, #-48]!
   3db1c:	stp	x20, x19, [sp, #32]
   3db20:	ldr	w8, [x0, #96]
   3db24:	str	x21, [sp, #16]
   3db28:	mov	x29, sp
   3db2c:	cmp	w8, #0x1f
   3db30:	b.ne	3dbb0 <print_aarch64_disassembler_options@@Base+0x158c>  // b.any
   3db34:	mov	w1, #0x1                   	// #1
   3db38:	mov	w2, #0x2                   	// #2
   3db3c:	mov	x19, x0
   3db40:	bl	3dc34 <print_aarch64_disassembler_options@@Base+0x1610>
   3db44:	ldrb	w8, [x19, #28]
   3db48:	ldr	w9, [x19, #40]
   3db4c:	mov	w10, #0x48                  	// #72
   3db50:	str	w10, [x19, #80]
   3db54:	cmp	w8, #0x1
   3db58:	cset	w20, eq  // eq = none
   3db5c:	cmp	w9, #0x1f
   3db60:	b.ne	3db70 <print_aarch64_disassembler_options@@Base+0x154c>  // b.any
   3db64:	mov	w0, #0x1                   	// #1
   3db68:	str	wzr, [x19, #136]
   3db6c:	b	3dba0 <print_aarch64_disassembler_options@@Base+0x157c>
   3db70:	ldr	x21, [x19, #96]
   3db74:	mov	w1, w20
   3db78:	mov	x2, xzr
   3db7c:	mov	x0, x21
   3db80:	bl	35e70 <aarch64_wide_constant_p@plt>
   3db84:	cbnz	w0, 3db9c <print_aarch64_disassembler_options@@Base+0x1578>
   3db88:	mvn	x0, x21
   3db8c:	mov	w1, w20
   3db90:	mov	x2, xzr
   3db94:	bl	35e70 <aarch64_wide_constant_p@plt>
   3db98:	cbz	w0, 3db64 <print_aarch64_disassembler_options@@Base+0x1540>
   3db9c:	mov	w0, wzr
   3dba0:	ldp	x20, x19, [sp, #32]
   3dba4:	ldr	x21, [sp, #16]
   3dba8:	ldp	x29, x30, [sp], #48
   3dbac:	ret
   3dbb0:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3dbb4:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3dbb8:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3dbbc:	add	x0, x0, #0x1ad
   3dbc0:	add	x1, x1, #0x2c0
   3dbc4:	add	x3, x3, #0x1f8
   3dbc8:	mov	w2, #0x9d0                 	// #2512
   3dbcc:	bl	35ef0 <__assert_fail@plt>
   3dbd0:	stp	x29, x30, [sp, #-32]!
   3dbd4:	ldr	w8, [x0, #96]
   3dbd8:	ldr	w9, [x0, #152]
   3dbdc:	str	x19, [sp, #16]
   3dbe0:	mov	x29, sp
   3dbe4:	cmp	w8, w9
   3dbe8:	b.ne	3dc08 <print_aarch64_disassembler_options@@Base+0x15e4>  // b.any
   3dbec:	mov	w1, #0x2                   	// #2
   3dbf0:	mov	w2, #0x3                   	// #3
   3dbf4:	mov	x19, x0
   3dbf8:	bl	3dc34 <print_aarch64_disassembler_options@@Base+0x1610>
   3dbfc:	mov	w0, #0x1                   	// #1
   3dc00:	str	wzr, [x19, #192]
   3dc04:	b	3dc0c <print_aarch64_disassembler_options@@Base+0x15e8>
   3dc08:	mov	w0, wzr
   3dc0c:	ldr	x19, [sp, #16]
   3dc10:	ldp	x29, x30, [sp], #32
   3dc14:	ret
   3dc18:	ldr	x8, [x0, #152]
   3dc1c:	cbz	x8, 3dc28 <print_aarch64_disassembler_options@@Base+0x1604>
   3dc20:	mov	w0, wzr
   3dc24:	ret
   3dc28:	str	wzr, [x0, #136]
   3dc2c:	mov	w0, #0x1                   	// #1
   3dc30:	ret
   3dc34:	add	x8, x0, #0x18
   3dc38:	mov	w9, #0x38                  	// #56
   3dc3c:	smaddl	x10, w2, w9, x8
   3dc40:	ldp	q1, q0, [x10, #16]
   3dc44:	ldr	x11, [x10, #48]
   3dc48:	ldr	q2, [x10]
   3dc4c:	smaddl	x8, w1, w9, x8
   3dc50:	stp	q1, q0, [x8, #16]
   3dc54:	str	x11, [x8, #48]
   3dc58:	str	q2, [x8]
   3dc5c:	str	w1, [x8, #8]
   3dc60:	ret
   3dc64:	stp	x29, x30, [sp, #-32]!
   3dc68:	stp	x20, x19, [sp, #16]
   3dc6c:	mov	x19, x0
   3dc70:	ldr	x0, [x0, #8]
   3dc74:	mov	x29, sp
   3dc78:	mov	w20, w1
   3dc7c:	bl	35590 <aarch64_num_of_operands@plt>
   3dc80:	cmp	w0, w20
   3dc84:	b.le	3dca0 <print_aarch64_disassembler_options@@Base+0x167c>
   3dc88:	mov	w8, #0x38                  	// #56
   3dc8c:	smaddl	x8, w20, w8, x19
   3dc90:	strb	wzr, [x8, #28]
   3dc94:	ldp	x20, x19, [sp, #16]
   3dc98:	ldp	x29, x30, [sp], #32
   3dc9c:	ret
   3dca0:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3dca4:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   3dca8:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3dcac:	add	x0, x0, #0x143
   3dcb0:	add	x1, x1, #0xc14
   3dcb4:	add	x3, x3, #0x17b
   3dcb8:	mov	w2, #0x148                 	// #328
   3dcbc:	bl	35ef0 <__assert_fail@plt>
   3dcc0:	stp	x29, x30, [sp, #-32]!
   3dcc4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3dcc8:	add	x1, x1, #0x227
   3dccc:	mov	w2, #0xa                   	// #10
   3dcd0:	str	x19, [sp, #16]
   3dcd4:	mov	x29, sp
   3dcd8:	mov	x19, x0
   3dcdc:	bl	35860 <strncmp@plt>
   3dce0:	cbz	w0, 3dd50 <print_aarch64_disassembler_options@@Base+0x172c>
   3dce4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3dce8:	add	x1, x1, #0x22a
   3dcec:	mov	w2, #0x7                   	// #7
   3dcf0:	mov	x0, x19
   3dcf4:	bl	35860 <strncmp@plt>
   3dcf8:	cbz	w0, 3dd60 <print_aarch64_disassembler_options@@Base+0x173c>
   3dcfc:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3dd00:	add	x1, x1, #0x232
   3dd04:	mov	w2, #0x8                   	// #8
   3dd08:	mov	x0, x19
   3dd0c:	bl	35860 <strncmp@plt>
   3dd10:	cbz	w0, 3dd6c <print_aarch64_disassembler_options@@Base+0x1748>
   3dd14:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3dd18:	add	x1, x1, #0x235
   3dd1c:	mov	w2, #0x5                   	// #5
   3dd20:	mov	x0, x19
   3dd24:	bl	35860 <strncmp@plt>
   3dd28:	cbz	w0, 3dd78 <print_aarch64_disassembler_options@@Base+0x1754>
   3dd2c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3dd30:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3dd34:	add	x0, x0, #0xe80
   3dd38:	add	x1, x1, #0x23b
   3dd3c:	mov	w2, #0x5                   	// #5
   3dd40:	bl	35e10 <dcgettext@plt>
   3dd44:	mov	x1, x19
   3dd48:	bl	35e40 <_bfd_error_handler@plt>
   3dd4c:	b	3dd84 <print_aarch64_disassembler_options@@Base+0x1760>
   3dd50:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   3dd54:	mov	w9, #0x1                   	// #1
   3dd58:	strb	w9, [x8, #1660]
   3dd5c:	b	3dd84 <print_aarch64_disassembler_options@@Base+0x1760>
   3dd60:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   3dd64:	strb	wzr, [x8, #1660]
   3dd68:	b	3dd84 <print_aarch64_disassembler_options@@Base+0x1760>
   3dd6c:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   3dd70:	strb	wzr, [x8, #1664]
   3dd74:	b	3dd84 <print_aarch64_disassembler_options@@Base+0x1760>
   3dd78:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   3dd7c:	mov	w9, #0x1                   	// #1
   3dd80:	strb	w9, [x8, #1664]
   3dd84:	ldr	x19, [sp, #16]
   3dd88:	ldp	x29, x30, [sp], #32
   3dd8c:	ret
   3dd90:	ldr	x8, [x0, #8]
   3dd94:	ldr	w8, [x8, #16]
   3dd98:	cmp	w8, #0x5a
   3dd9c:	b.ne	3ddb4 <print_aarch64_disassembler_options@@Base+0x1790>  // b.any
   3dda0:	ldr	x8, [x0, #96]
   3dda4:	cmp	x8, #0x1f
   3dda8:	b.gt	3ddb4 <print_aarch64_disassembler_options@@Base+0x1790>
   3ddac:	mov	w8, #0x1                   	// #1
   3ddb0:	strb	w8, [x0, #28]
   3ddb4:	ret
   3ddb8:	stp	x29, x30, [sp, #-64]!
   3ddbc:	str	x23, [sp, #16]
   3ddc0:	stp	x22, x21, [sp, #32]
   3ddc4:	mov	x29, sp
   3ddc8:	mov	x23, x1
   3ddcc:	mov	x22, x0
   3ddd0:	mov	x0, x1
   3ddd4:	mov	x1, x3
   3ddd8:	stp	x20, x19, [sp, #48]
   3dddc:	mov	x20, x4
   3dde0:	mov	x19, x3
   3dde4:	mov	w21, w2
   3dde8:	str	wzr, [x29, #28]
   3ddec:	bl	3de90 <print_aarch64_disassembler_options@@Base+0x186c>
   3ddf0:	ldr	x1, [x23, #8]
   3ddf4:	add	x2, x23, #0x18
   3ddf8:	add	x4, x29, #0x1c
   3ddfc:	mov	x0, x22
   3de00:	mov	x3, x19
   3de04:	bl	3df04 <print_aarch64_disassembler_options@@Base+0x18e0>
   3de08:	mov	x0, x23
   3de0c:	mov	x1, x19
   3de10:	bl	3e05c <print_aarch64_disassembler_options@@Base+0x1a38>
   3de14:	ldr	w8, [x29, #28]
   3de18:	cbnz	w8, 3de7c <print_aarch64_disassembler_options@@Base+0x1858>
   3de1c:	adrp	x5, f0000 <aarch64_opcode_table@@Base+0x55598>
   3de20:	add	x5, x5, #0x688
   3de24:	mov	x0, x23
   3de28:	mov	w1, w21
   3de2c:	mov	x2, x22
   3de30:	mov	w3, wzr
   3de34:	mov	x4, x20
   3de38:	bl	35670 <verify_constraints@plt>
   3de3c:	cmp	w0, #0x4
   3de40:	b.eq	3de70 <print_aarch64_disassembler_options@@Base+0x184c>  // b.none
   3de44:	sub	w8, w0, #0x1
   3de48:	cmp	w8, #0x2
   3de4c:	b.hi	3de7c <print_aarch64_disassembler_options@@Base+0x1858>  // b.pmore
   3de50:	adrp	x0, 58000 <fields@@Base+0x1650>
   3de54:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3de58:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3de5c:	add	x0, x0, #0xd9c
   3de60:	add	x1, x1, #0x2c0
   3de64:	add	x3, x3, #0x328
   3de68:	mov	w2, #0xc79                 	// #3193
   3de6c:	bl	35ef0 <__assert_fail@plt>
   3de70:	mov	x0, x20
   3de74:	mov	x1, x19
   3de78:	bl	3e0f8 <print_aarch64_disassembler_options@@Base+0x1ad4>
   3de7c:	ldp	x20, x19, [sp, #48]
   3de80:	ldp	x22, x21, [sp, #32]
   3de84:	ldr	x23, [sp, #16]
   3de88:	ldp	x29, x30, [sp], #64
   3de8c:	ret
   3de90:	sub	sp, sp, #0x30
   3de94:	stp	x29, x30, [sp, #16]
   3de98:	stp	x20, x19, [sp, #32]
   3de9c:	ldr	x8, [x0, #8]
   3dea0:	mov	x19, x1
   3dea4:	add	x29, sp, #0x10
   3dea8:	ldrb	w9, [x8, #120]
   3deac:	tbnz	w9, #4, 3dec8 <print_aarch64_disassembler_options@@Base+0x18a4>
   3deb0:	ldp	x9, x0, [x19]
   3deb4:	ldr	x2, [x8]
   3deb8:	adrp	x1, 69000 <fields@@Base+0x12650>
   3debc:	add	x1, x1, #0x199
   3dec0:	blr	x9
   3dec4:	b	3def4 <print_aarch64_disassembler_options@@Base+0x18d0>
   3dec8:	mov	x20, x0
   3decc:	add	x0, sp, #0x8
   3ded0:	mov	x1, x20
   3ded4:	bl	3e1a4 <print_aarch64_disassembler_options@@Base+0x1b80>
   3ded8:	ldr	x8, [x20, #16]
   3dedc:	ldp	x9, x0, [x19]
   3dee0:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3dee4:	add	x1, x1, #0x409
   3dee8:	ldr	x3, [x8]
   3deec:	add	x2, sp, #0x8
   3def0:	blr	x9
   3def4:	ldp	x20, x19, [sp, #32]
   3def8:	ldp	x29, x30, [sp, #16]
   3defc:	add	sp, sp, #0x30
   3df00:	ret
   3df04:	sub	sp, sp, #0x100
   3df08:	stp	x29, x30, [sp, #160]
   3df0c:	add	x29, sp, #0xa0
   3df10:	stp	x28, x27, [sp, #176]
   3df14:	sub	x27, x29, #0x8
   3df18:	stp	x26, x25, [sp, #192]
   3df1c:	stp	x24, x23, [sp, #208]
   3df20:	stp	x22, x21, [sp, #224]
   3df24:	stp	x20, x19, [sp, #240]
   3df28:	str	x4, [sp, #8]
   3df2c:	mov	x19, x3
   3df30:	mov	x20, x2
   3df34:	mov	x22, x1
   3df38:	mov	x23, x0
   3df3c:	mov	x24, xzr
   3df40:	mov	w26, wzr
   3df44:	add	x25, x3, #0xd0
   3df48:	str	xzr, [x27]
   3df4c:	mov	x21, x2
   3df50:	add	x8, x22, x24, lsl #2
   3df54:	ldr	w8, [x8, #32]
   3df58:	cbz	w8, 3dff8 <print_aarch64_disassembler_options@@Base+0x19d4>
   3df5c:	ldr	w8, [x21]
   3df60:	cbz	w8, 3dff8 <print_aarch64_disassembler_options@@Base+0x19d4>
   3df64:	add	x0, sp, #0x14
   3df68:	sub	x6, x29, #0xc
   3df6c:	mov	w1, #0x80                  	// #128
   3df70:	mov	x2, x23
   3df74:	mov	x3, x22
   3df78:	mov	x4, x20
   3df7c:	mov	w5, w24
   3df80:	mov	x7, x25
   3df84:	str	x27, [sp]
   3df88:	bl	357d0 <aarch64_print_operand@plt>
   3df8c:	ldrb	w8, [sp, #20]
   3df90:	cbz	w8, 3dfc4 <print_aarch64_disassembler_options@@Base+0x19a0>
   3df94:	ldp	x8, x0, [x19]
   3df98:	adrp	x9, 69000 <fields@@Base+0x12650>
   3df9c:	adrp	x10, 56000 <xexit@@Base+0x21bc>
   3dfa0:	cmp	w26, #0x0
   3dfa4:	add	x9, x9, #0x8cb
   3dfa8:	add	x10, x10, #0x3f6
   3dfac:	adrp	x1, 69000 <fields@@Base+0x12650>
   3dfb0:	csel	x2, x10, x9, eq  // eq = none
   3dfb4:	add	x1, x1, #0x199
   3dfb8:	add	w28, w26, #0x1
   3dfbc:	blr	x8
   3dfc0:	mov	w26, w28
   3dfc4:	ldur	w8, [x29, #-12]
   3dfc8:	cbz	w8, 3dfe0 <print_aarch64_disassembler_options@@Base+0x19bc>
   3dfcc:	ldr	x8, [x19, #120]
   3dfd0:	ldr	x0, [x19, #208]
   3dfd4:	mov	x1, x19
   3dfd8:	blr	x8
   3dfdc:	b	3dff4 <print_aarch64_disassembler_options@@Base+0x19d0>
   3dfe0:	ldp	x8, x0, [x19]
   3dfe4:	adrp	x1, 69000 <fields@@Base+0x12650>
   3dfe8:	add	x2, sp, #0x14
   3dfec:	add	x1, x1, #0x199
   3dff0:	blr	x8
   3dff4:	mov	w8, #0x1                   	// #1
   3dff8:	tbz	w8, #0, 3e00c <print_aarch64_disassembler_options@@Base+0x19e8>
   3dffc:	add	x24, x24, #0x1
   3e000:	cmp	x24, #0x6
   3e004:	add	x21, x21, #0x38
   3e008:	b.ne	3df50 <print_aarch64_disassembler_options@@Base+0x192c>  // b.any
   3e00c:	ldr	x2, [x27]
   3e010:	cbz	x2, 3e03c <print_aarch64_disassembler_options@@Base+0x1a18>
   3e014:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   3e018:	ldrb	w8, [x8, #1664]
   3e01c:	cbz	w8, 3e03c <print_aarch64_disassembler_options@@Base+0x1a18>
   3e020:	ldr	x9, [sp, #8]
   3e024:	mov	w8, #0x1                   	// #1
   3e028:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e02c:	add	x1, x1, #0x3f8
   3e030:	str	w8, [x9]
   3e034:	ldp	x8, x0, [x19]
   3e038:	blr	x8
   3e03c:	ldp	x20, x19, [sp, #240]
   3e040:	ldp	x22, x21, [sp, #224]
   3e044:	ldp	x24, x23, [sp, #208]
   3e048:	ldp	x26, x25, [sp, #192]
   3e04c:	ldp	x28, x27, [sp, #176]
   3e050:	ldp	x29, x30, [sp, #160]
   3e054:	add	sp, sp, #0x100
   3e058:	ret
   3e05c:	sub	sp, sp, #0x50
   3e060:	stp	x29, x30, [sp, #16]
   3e064:	stp	x24, x23, [sp, #32]
   3e068:	stp	x22, x21, [sp, #48]
   3e06c:	stp	x20, x19, [sp, #64]
   3e070:	ldr	x8, [x0, #8]
   3e074:	add	x29, sp, #0x10
   3e078:	ldrb	w8, [x8, #120]
   3e07c:	tbz	w8, #4, 3e0e0 <print_aarch64_disassembler_options@@Base+0x1abc>
   3e080:	mov	x19, x0
   3e084:	mov	x20, x1
   3e088:	add	x0, sp, #0x8
   3e08c:	mov	x1, x19
   3e090:	bl	3e1a4 <print_aarch64_disassembler_options@@Base+0x1b80>
   3e094:	adrp	x23, 56000 <xexit@@Base+0x21bc>
   3e098:	adrp	x24, 56000 <xexit@@Base+0x21bc>
   3e09c:	adrp	x21, 56000 <xexit@@Base+0x21bc>
   3e0a0:	mov	w22, #0x8                   	// #8
   3e0a4:	add	x23, x23, #0x414
   3e0a8:	add	x24, x24, #0x40f
   3e0ac:	add	x21, x21, #0x406
   3e0b0:	ldr	x8, [x19, #16]
   3e0b4:	ldr	x4, [x8, x22]
   3e0b8:	cbz	x4, 3e0e0 <print_aarch64_disassembler_options@@Base+0x1abc>
   3e0bc:	ldp	x8, x0, [x20]
   3e0c0:	cmp	w22, #0x8
   3e0c4:	csel	x2, x24, x23, eq  // eq = none
   3e0c8:	add	x3, sp, #0x8
   3e0cc:	mov	x1, x21
   3e0d0:	blr	x8
   3e0d4:	add	x22, x22, #0x8
   3e0d8:	cmp	w22, #0x20
   3e0dc:	b.ne	3e0b0 <print_aarch64_disassembler_options@@Base+0x1a8c>  // b.any
   3e0e0:	ldp	x20, x19, [sp, #64]
   3e0e4:	ldp	x22, x21, [sp, #48]
   3e0e8:	ldp	x24, x23, [sp, #32]
   3e0ec:	ldp	x29, x30, [sp, #16]
   3e0f0:	add	sp, sp, #0x50
   3e0f4:	ret
   3e0f8:	stp	x29, x30, [sp, #-32]!
   3e0fc:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   3e100:	ldrb	w8, [x8, #1664]
   3e104:	stp	x20, x19, [sp, #16]
   3e108:	mov	x29, sp
   3e10c:	cmp	w8, #0x1
   3e110:	b.ne	3e158 <print_aarch64_disassembler_options@@Base+0x1b34>  // b.any
   3e114:	ldr	w8, [x0, #28]
   3e118:	mov	x20, x0
   3e11c:	cbz	w8, 3e164 <print_aarch64_disassembler_options@@Base+0x1b40>
   3e120:	ldr	x2, [x20, #8]
   3e124:	cbz	x2, 3e184 <print_aarch64_disassembler_options@@Base+0x1b60>
   3e128:	ldp	x8, x0, [x1]
   3e12c:	mov	x19, x1
   3e130:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e134:	add	x1, x1, #0x3f8
   3e138:	blr	x8
   3e13c:	ldr	w8, [x20, #4]
   3e140:	tbnz	w8, #31, 3e158 <print_aarch64_disassembler_options@@Base+0x1b34>
   3e144:	ldp	x9, x0, [x19]
   3e148:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e14c:	add	w2, w8, #0x1
   3e150:	add	x1, x1, #0x484
   3e154:	blr	x9
   3e158:	ldp	x20, x19, [sp, #16]
   3e15c:	ldp	x29, x30, [sp], #32
   3e160:	ret
   3e164:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3e168:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3e16c:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3e170:	add	x0, x0, #0x416
   3e174:	add	x1, x1, #0x2c0
   3e178:	add	x3, x3, #0x428
   3e17c:	mov	w2, #0xc52                 	// #3154
   3e180:	bl	35ef0 <__assert_fail@plt>
   3e184:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3e188:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3e18c:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3e190:	add	x0, x0, #0x476
   3e194:	add	x1, x1, #0x2c0
   3e198:	add	x3, x3, #0x428
   3e19c:	mov	w2, #0xc53                 	// #3155
   3e1a0:	bl	35ef0 <__assert_fail@plt>
   3e1a4:	stp	x29, x30, [sp, #-48]!
   3e1a8:	stp	x20, x19, [sp, #32]
   3e1ac:	ldr	x8, [x1, #8]
   3e1b0:	str	x21, [sp, #16]
   3e1b4:	mov	x21, x1
   3e1b8:	mov	x19, x0
   3e1bc:	ldr	x20, [x8]
   3e1c0:	mov	w1, #0x2e                  	// #46
   3e1c4:	mov	x29, sp
   3e1c8:	mov	x0, x20
   3e1cc:	bl	35c70 <strchr@plt>
   3e1d0:	cbz	x0, 3e20c <print_aarch64_disassembler_options@@Base+0x1be8>
   3e1d4:	ldr	x8, [x21, #16]
   3e1d8:	cbz	x8, 3e20c <print_aarch64_disassembler_options@@Base+0x1be8>
   3e1dc:	sub	x21, x0, x20
   3e1e0:	cmp	x21, #0x8
   3e1e4:	b.cs	3e22c <print_aarch64_disassembler_options@@Base+0x1c08>  // b.hs, b.nlast
   3e1e8:	mov	x0, x19
   3e1ec:	mov	x1, x20
   3e1f0:	mov	x2, x21
   3e1f4:	bl	35eb0 <strncpy@plt>
   3e1f8:	strb	wzr, [x19, x21]
   3e1fc:	ldp	x20, x19, [sp, #32]
   3e200:	ldr	x21, [sp, #16]
   3e204:	ldp	x29, x30, [sp], #48
   3e208:	ret
   3e20c:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3e210:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3e214:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3e218:	add	x0, x0, #0x3a7
   3e21c:	add	x1, x1, #0x2c0
   3e220:	add	x3, x3, #0x3b9
   3e224:	mov	w2, #0xc19                 	// #3097
   3e228:	bl	35ef0 <__assert_fail@plt>
   3e22c:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3e230:	adrp	x1, 55000 <xexit@@Base+0x11bc>
   3e234:	adrp	x3, 56000 <xexit@@Base+0x21bc>
   3e238:	add	x0, x0, #0x3ee
   3e23c:	add	x1, x1, #0x2c0
   3e240:	add	x3, x3, #0x3b9
   3e244:	mov	w2, #0xc1b                 	// #3099
   3e248:	bl	35ef0 <__assert_fail@plt>

000000000003e24c <aarch64_select_operand_for_sizeq_field_coding@@Base>:
   3e24c:	stp	x29, x30, [sp, #-16]!
   3e250:	add	x0, x0, #0x38
   3e254:	mov	x29, sp
   3e258:	bl	3e270 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x24>
   3e25c:	adrp	x8, 56000 <xexit@@Base+0x21bc>
   3e260:	add	x8, x8, #0x9aa
   3e264:	ldrb	w0, [x8, w0, uxtw]
   3e268:	ldp	x29, x30, [sp], #16
   3e26c:	ret
   3e270:	stp	x29, x30, [sp, #-32]!
   3e274:	stp	x20, x19, [sp, #16]
   3e278:	ldrb	w20, [x0]
   3e27c:	mov	x19, x0
   3e280:	mov	x29, sp
   3e284:	mov	w0, w20
   3e288:	bl	43164 <aarch64_sve_dupm_mov_immediate_p@@Base+0x194>
   3e28c:	cmp	w0, #0x1
   3e290:	b.ne	3e2f8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0xac>  // b.any
   3e294:	ldrb	w8, [x19, #1]
   3e298:	cmp	w20, w8
   3e29c:	b.ne	3e328 <aarch64_select_operand_for_sizeq_field_coding@@Base+0xdc>  // b.any
   3e2a0:	ldrb	w0, [x19, #2]
   3e2a4:	bl	43164 <aarch64_sve_dupm_mov_immediate_p@@Base+0x194>
   3e2a8:	cmp	w0, #0x1
   3e2ac:	b.ne	3e328 <aarch64_select_operand_for_sizeq_field_coding@@Base+0xdc>  // b.any
   3e2b0:	mov	w0, w20
   3e2b4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e2b8:	ldrb	w8, [x19, #1]
   3e2bc:	and	w20, w0, #0xff
   3e2c0:	mov	w0, w8
   3e2c4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e2c8:	cmp	w20, w0, uxtb
   3e2cc:	b.ne	3e328 <aarch64_select_operand_for_sizeq_field_coding@@Base+0xdc>  // b.any
   3e2d0:	ldrb	w0, [x19]
   3e2d4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e2d8:	ldrb	w8, [x19, #2]
   3e2dc:	and	w20, w0, #0xff
   3e2e0:	mov	w0, w8
   3e2e4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e2e8:	cmp	w20, w0, uxtb
   3e2ec:	b.ne	3e328 <aarch64_select_operand_for_sizeq_field_coding@@Base+0xdc>  // b.any
   3e2f0:	mov	w0, #0x1                   	// #1
   3e2f4:	b	3e3ec <aarch64_select_operand_for_sizeq_field_coding@@Base+0x1a0>
   3e2f8:	mov	w0, w20
   3e2fc:	bl	43174 <aarch64_sve_dupm_mov_immediate_p@@Base+0x1a4>
   3e300:	cmp	w0, #0x1
   3e304:	b.ne	3e3e8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x19c>  // b.any
   3e308:	ldrb	w0, [x19, #1]
   3e30c:	bl	43164 <aarch64_sve_dupm_mov_immediate_p@@Base+0x194>
   3e310:	cmp	w0, #0x1
   3e314:	b.ne	3e3e8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x19c>  // b.any
   3e318:	ldrb	w8, [x19, #2]
   3e31c:	cbnz	w8, 3e3e8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x19c>
   3e320:	mov	w0, #0x4                   	// #4
   3e324:	b	3e3ec <aarch64_select_operand_for_sizeq_field_coding@@Base+0x1a0>
   3e328:	ldrb	w0, [x19, #1]
   3e32c:	bl	43164 <aarch64_sve_dupm_mov_immediate_p@@Base+0x194>
   3e330:	cmp	w0, #0x1
   3e334:	b.ne	3e370 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x124>  // b.any
   3e338:	ldrb	w0, [x19]
   3e33c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e340:	tst	w0, #0xff
   3e344:	b.eq	3e370 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x124>  // b.none
   3e348:	ldrb	w0, [x19]
   3e34c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e350:	ldrb	w8, [x19, #1]
   3e354:	and	w20, w0, #0xff
   3e358:	mov	w0, w8
   3e35c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e360:	cmp	w20, w0, uxtb #1
   3e364:	b.ne	3e370 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x124>  // b.any
   3e368:	mov	w0, #0x2                   	// #2
   3e36c:	b	3e3ec <aarch64_select_operand_for_sizeq_field_coding@@Base+0x1a0>
   3e370:	ldrb	w20, [x19]
   3e374:	ldrb	w8, [x19, #1]
   3e378:	cmp	w20, w8
   3e37c:	b.ne	3e3e8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x19c>  // b.any
   3e380:	ldrb	w0, [x19, #2]
   3e384:	bl	43164 <aarch64_sve_dupm_mov_immediate_p@@Base+0x194>
   3e388:	cmp	w0, #0x1
   3e38c:	b.ne	3e3e8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x19c>  // b.any
   3e390:	mov	w0, w20
   3e394:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e398:	tst	w0, #0xff
   3e39c:	b.eq	3e3e8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x19c>  // b.none
   3e3a0:	ldrb	w0, [x19]
   3e3a4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e3a8:	ldrb	w8, [x19, #2]
   3e3ac:	and	w20, w0, #0xff
   3e3b0:	mov	w0, w8
   3e3b4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e3b8:	cmp	w20, w0, uxtb #1
   3e3bc:	b.ne	3e3e8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x19c>  // b.any
   3e3c0:	ldrb	w0, [x19]
   3e3c4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e3c8:	ldrb	w8, [x19, #1]
   3e3cc:	and	w19, w0, #0xff
   3e3d0:	mov	w0, w8
   3e3d4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3e3d8:	cmp	w19, w0, uxtb
   3e3dc:	b.ne	3e3e8 <aarch64_select_operand_for_sizeq_field_coding@@Base+0x19c>  // b.any
   3e3e0:	mov	w0, #0x3                   	// #3
   3e3e4:	b	3e3ec <aarch64_select_operand_for_sizeq_field_coding@@Base+0x1a0>
   3e3e8:	mov	w0, wzr
   3e3ec:	ldp	x20, x19, [sp, #16]
   3e3f0:	ldp	x29, x30, [sp], #32
   3e3f4:	ret

000000000003e3f8 <aarch64_get_operand_class@@Base>:
   3e3f8:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   3e3fc:	ldr	x9, [x9, #4032]
   3e400:	mov	w8, #0x30                  	// #48
   3e404:	umull	x8, w0, w8
   3e408:	ldr	w0, [x9, x8]
   3e40c:	ret

000000000003e410 <aarch64_get_operand_name@@Base>:
   3e410:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3e414:	ldr	x8, [x8, #4032]
   3e418:	mov	w9, #0x30                  	// #48
   3e41c:	umaddl	x8, w0, w9, x8
   3e420:	ldr	x0, [x8, #8]
   3e424:	ret

000000000003e428 <aarch64_get_operand_desc@@Base>:
   3e428:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3e42c:	ldr	x8, [x8, #4032]
   3e430:	mov	w9, #0x30                  	// #48
   3e434:	umaddl	x8, w0, w9, x8
   3e438:	ldr	x0, [x8, #40]
   3e43c:	ret

000000000003e440 <get_cond_from_value@@Base>:
   3e440:	cmp	w0, #0x10
   3e444:	b.cs	3e45c <get_cond_from_value@@Base+0x1c>  // b.hs, b.nlast
   3e448:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3e44c:	ldr	x8, [x8, #4000]
   3e450:	mov	w9, #0x28                  	// #40
   3e454:	umaddl	x0, w0, w9, x8
   3e458:	ret
   3e45c:	stp	x29, x30, [sp, #-16]!
   3e460:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   3e464:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e468:	adrp	x3, 57000 <fields@@Base+0x650>
   3e46c:	add	x0, x0, #0xfeb
   3e470:	add	x1, x1, #0xff6
   3e474:	add	x3, x3, #0x12
   3e478:	mov	w2, #0x178                 	// #376
   3e47c:	mov	x29, sp
   3e480:	bl	35ef0 <__assert_fail@plt>

000000000003e484 <get_inverted_cond@@Base>:
   3e484:	ldr	w8, [x0, #32]
   3e488:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   3e48c:	ldr	x10, [x10, #4000]
   3e490:	mov	w9, #0x28                  	// #40
   3e494:	eor	x8, x8, #0x1
   3e498:	madd	x0, x8, x9, x10
   3e49c:	ret

000000000003e4a0 <aarch64_get_operand_modifier@@Base>:
   3e4a0:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3e4a4:	ldr	x8, [x8, #3904]
   3e4a8:	sub	x8, x0, x8
   3e4ac:	lsr	x0, x8, #4
   3e4b0:	ret

000000000003e4b4 <aarch64_get_operand_modifier_value@@Base>:
   3e4b4:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3e4b8:	ldr	x8, [x8, #3904]
   3e4bc:	add	x8, x8, w0, uxtw #4
   3e4c0:	ldr	w0, [x8, #8]
   3e4c4:	ret

000000000003e4c8 <aarch64_get_operand_modifier_from_value@@Base>:
   3e4c8:	mov	w9, #0x5                   	// #5
   3e4cc:	add	w8, w0, #0x6
   3e4d0:	sub	w9, w9, w0
   3e4d4:	cmp	w1, #0x1
   3e4d8:	csel	w0, w8, w9, eq  // eq = none
   3e4dc:	ret

000000000003e4e0 <aarch64_extend_operator_p@@Base>:
   3e4e0:	sub	w8, w0, #0x6
   3e4e4:	cmp	w8, #0x8
   3e4e8:	cset	w0, cc  // cc = lo, ul, last
   3e4ec:	ret

000000000003e4f0 <aarch64_stack_pointer_p@@Base>:
   3e4f0:	stp	x29, x30, [sp, #-32]!
   3e4f4:	stp	x20, x19, [sp, #16]
   3e4f8:	ldr	w20, [x0]
   3e4fc:	mov	x19, x0
   3e500:	mov	x29, sp
   3e504:	mov	w0, w20
   3e508:	bl	35b40 <aarch64_get_operand_class@plt>
   3e50c:	cmp	w0, #0x1
   3e510:	b.ne	3e53c <aarch64_stack_pointer_p@@Base+0x4c>  // b.any
   3e514:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   3e518:	ldr	x9, [x9, #4032]
   3e51c:	mov	w8, #0x30                  	// #48
   3e520:	madd	x0, x20, x8, x9
   3e524:	bl	3e54c <aarch64_stack_pointer_p@@Base+0x5c>
   3e528:	cbz	w0, 3e540 <aarch64_stack_pointer_p@@Base+0x50>
   3e52c:	ldr	w8, [x19, #16]
   3e530:	cmp	w8, #0x1f
   3e534:	cset	w0, eq  // eq = none
   3e538:	b	3e540 <aarch64_stack_pointer_p@@Base+0x50>
   3e53c:	mov	w0, wzr
   3e540:	ldp	x20, x19, [sp, #16]
   3e544:	ldp	x29, x30, [sp], #32
   3e548:	ret
   3e54c:	ldr	w8, [x0, #16]
   3e550:	ubfx	w0, w8, #4, #1
   3e554:	ret

000000000003e558 <aarch64_zero_register_p@@Base>:
   3e558:	stp	x29, x30, [sp, #-32]!
   3e55c:	stp	x20, x19, [sp, #16]
   3e560:	ldr	w20, [x0]
   3e564:	mov	x19, x0
   3e568:	mov	x29, sp
   3e56c:	mov	w0, w20
   3e570:	bl	35b40 <aarch64_get_operand_class@plt>
   3e574:	cmp	w0, #0x1
   3e578:	b.ne	3e594 <aarch64_zero_register_p@@Base+0x3c>  // b.any
   3e57c:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   3e580:	ldr	x9, [x9, #4032]
   3e584:	mov	w8, #0x30                  	// #48
   3e588:	madd	x0, x20, x8, x9
   3e58c:	bl	3e54c <aarch64_stack_pointer_p@@Base+0x5c>
   3e590:	cbz	w0, 3e59c <aarch64_zero_register_p@@Base+0x44>
   3e594:	mov	w0, wzr
   3e598:	b	3e5a8 <aarch64_zero_register_p@@Base+0x50>
   3e59c:	ldr	w8, [x19, #16]
   3e5a0:	cmp	w8, #0x1f
   3e5a4:	cset	w0, eq  // eq = none
   3e5a8:	ldp	x20, x19, [sp, #16]
   3e5ac:	ldp	x29, x30, [sp], #32
   3e5b0:	ret

000000000003e5b4 <aarch64_get_expected_qualifier@@Base>:
   3e5b4:	stp	x29, x30, [sp, #-16]!
   3e5b8:	tst	w2, #0xff
   3e5bc:	sxtw	x9, w3
   3e5c0:	mov	x29, sp
   3e5c4:	b.eq	3e614 <aarch64_get_expected_qualifier@@Base+0x60>  // b.none
   3e5c8:	mov	x8, xzr
   3e5cc:	add	x9, x0, x9
   3e5d0:	mov	w10, #0xffffffff            	// #-1
   3e5d4:	b	3e5ec <aarch64_get_expected_qualifier@@Base+0x38>
   3e5d8:	mov	w10, w8
   3e5dc:	add	x8, x8, #0x1
   3e5e0:	cmp	x8, #0xa
   3e5e4:	add	x9, x9, #0x6
   3e5e8:	b.eq	3e60c <aarch64_get_expected_qualifier@@Base+0x58>  // b.none
   3e5ec:	ldrb	w11, [x9]
   3e5f0:	cmp	w11, w2, uxtb
   3e5f4:	b.ne	3e5dc <aarch64_get_expected_qualifier@@Base+0x28>  // b.any
   3e5f8:	cmn	w10, #0x1
   3e5fc:	b.eq	3e5d8 <aarch64_get_expected_qualifier@@Base+0x24>  // b.none
   3e600:	mov	w0, wzr
   3e604:	ldp	x29, x30, [sp], #16
   3e608:	ret
   3e60c:	sxtw	x8, w10
   3e610:	b	3e620 <aarch64_get_expected_qualifier@@Base+0x6c>
   3e614:	ldrb	w8, [x0, x9]
   3e618:	cbnz	w8, 3e634 <aarch64_get_expected_qualifier@@Base+0x80>
   3e61c:	mov	x8, xzr
   3e620:	mov	w9, #0x6                   	// #6
   3e624:	madd	x8, x8, x9, x0
   3e628:	ldrb	w0, [x8, w1, sxtw]
   3e62c:	ldp	x29, x30, [sp], #16
   3e630:	ret
   3e634:	adrp	x0, 57000 <fields@@Base+0x650>
   3e638:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e63c:	adrp	x3, 57000 <fields@@Base+0x650>
   3e640:	add	x0, x0, #0x110
   3e644:	add	x1, x1, #0xff6
   3e648:	add	x3, x3, #0x13c
   3e64c:	mov	w2, #0x28f                 	// #655
   3e650:	bl	35ef0 <__assert_fail@plt>

000000000003e654 <aarch64_get_qualifier_name@@Base>:
   3e654:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   3e658:	ldr	x9, [x9, #3776]
   3e65c:	and	x8, x0, #0xff
   3e660:	add	x8, x9, x8, lsl #5
   3e664:	ldr	x0, [x8, #16]
   3e668:	ret

000000000003e66c <aarch64_get_qualifier_esize@@Base>:
   3e66c:	stp	x29, x30, [sp, #-32]!
   3e670:	str	x19, [sp, #16]
   3e674:	mov	x29, sp
   3e678:	mov	w19, w0
   3e67c:	bl	3e6c8 <aarch64_get_qualifier_esize@@Base+0x5c>
   3e680:	cmp	w0, #0x1
   3e684:	b.ne	3e6a8 <aarch64_get_qualifier_esize@@Base+0x3c>  // b.any
   3e688:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   3e68c:	ldr	x9, [x9, #3776]
   3e690:	and	x8, x19, #0xff
   3e694:	lsl	x8, x8, #5
   3e698:	ldr	x19, [sp, #16]
   3e69c:	ldr	w0, [x9, x8]
   3e6a0:	ldp	x29, x30, [sp], #32
   3e6a4:	ret
   3e6a8:	adrp	x0, 57000 <fields@@Base+0x650>
   3e6ac:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e6b0:	adrp	x3, 57000 <fields@@Base+0x650>
   3e6b4:	add	x0, x0, #0x21f
   3e6b8:	add	x1, x1, #0xff6
   3e6bc:	add	x3, x3, #0x24f
   3e6c0:	mov	w2, #0x30e                 	// #782
   3e6c4:	bl	35ef0 <__assert_fail@plt>
   3e6c8:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   3e6cc:	ldr	x9, [x9, #3776]
   3e6d0:	and	x8, x0, #0xff
   3e6d4:	add	x8, x9, x8, lsl #5
   3e6d8:	ldr	w8, [x8, #24]
   3e6dc:	cmp	w8, #0x1
   3e6e0:	cset	w0, eq  // eq = none
   3e6e4:	ret

000000000003e6e8 <aarch64_get_qualifier_nelem@@Base>:
   3e6e8:	stp	x29, x30, [sp, #-32]!
   3e6ec:	str	x19, [sp, #16]
   3e6f0:	mov	x29, sp
   3e6f4:	mov	w19, w0
   3e6f8:	bl	3e6c8 <aarch64_get_qualifier_esize@@Base+0x5c>
   3e6fc:	cmp	w0, #0x1
   3e700:	b.ne	3e724 <aarch64_get_qualifier_nelem@@Base+0x3c>  // b.any
   3e704:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   3e708:	ldr	x9, [x9, #3776]
   3e70c:	and	x8, x19, #0xff
   3e710:	ldr	x19, [sp, #16]
   3e714:	add	x8, x9, x8, lsl #5
   3e718:	ldr	w0, [x8, #4]
   3e71c:	ldp	x29, x30, [sp], #32
   3e720:	ret
   3e724:	adrp	x0, 57000 <fields@@Base+0x650>
   3e728:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e72c:	adrp	x3, 57000 <fields@@Base+0x650>
   3e730:	add	x0, x0, #0x21f
   3e734:	add	x1, x1, #0xff6
   3e738:	add	x3, x3, #0x293
   3e73c:	mov	w2, #0x315                 	// #789
   3e740:	bl	35ef0 <__assert_fail@plt>

000000000003e744 <aarch64_get_qualifier_standard_value@@Base>:
   3e744:	stp	x29, x30, [sp, #-32]!
   3e748:	str	x19, [sp, #16]
   3e74c:	mov	x29, sp
   3e750:	mov	w19, w0
   3e754:	bl	3e6c8 <aarch64_get_qualifier_esize@@Base+0x5c>
   3e758:	cmp	w0, #0x1
   3e75c:	b.ne	3e780 <aarch64_get_qualifier_standard_value@@Base+0x3c>  // b.any
   3e760:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   3e764:	ldr	x9, [x9, #3776]
   3e768:	and	x8, x19, #0xff
   3e76c:	ldr	x19, [sp, #16]
   3e770:	add	x8, x9, x8, lsl #5
   3e774:	ldr	w0, [x8, #8]
   3e778:	ldp	x29, x30, [sp], #32
   3e77c:	ret
   3e780:	adrp	x0, 57000 <fields@@Base+0x650>
   3e784:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e788:	adrp	x3, 57000 <fields@@Base+0x650>
   3e78c:	add	x0, x0, #0x21f
   3e790:	add	x1, x1, #0xff6
   3e794:	add	x3, x3, #0x2d7
   3e798:	mov	w2, #0x31c                 	// #796
   3e79c:	bl	35ef0 <__assert_fail@plt>

000000000003e7a0 <aarch64_is_destructive_by_operands@@Base>:
   3e7a0:	ldr	w8, [x0, #32]
   3e7a4:	cbz	w8, 3e7c8 <aarch64_is_destructive_by_operands@@Base+0x28>
   3e7a8:	add	x9, x0, #0x24
   3e7ac:	ldr	w10, [x9]
   3e7b0:	cbz	w10, 3e7c8 <aarch64_is_destructive_by_operands@@Base+0x28>
   3e7b4:	cmp	w10, w8
   3e7b8:	add	x9, x9, #0x4
   3e7bc:	b.ne	3e7ac <aarch64_is_destructive_by_operands@@Base+0xc>  // b.any
   3e7c0:	mov	w0, #0x1                   	// #1
   3e7c4:	ret
   3e7c8:	mov	w0, wzr
   3e7cc:	ret

000000000003e7d0 <aarch64_num_of_operands@@Base>:
   3e7d0:	stp	x29, x30, [sp, #-16]!
   3e7d4:	add	x8, x0, #0x20
   3e7d8:	mov	w0, #0xffffffff            	// #-1
   3e7dc:	mov	x29, sp
   3e7e0:	ldr	w9, [x8], #4
   3e7e4:	add	w0, w0, #0x1
   3e7e8:	cbnz	w9, 3e7e0 <aarch64_num_of_operands@@Base+0x10>
   3e7ec:	cmp	w0, #0x7
   3e7f0:	b.cs	3e7fc <aarch64_num_of_operands@@Base+0x2c>  // b.hs, b.nlast
   3e7f4:	ldp	x29, x30, [sp], #16
   3e7f8:	ret
   3e7fc:	adrp	x0, 57000 <fields@@Base+0x650>
   3e800:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3e804:	adrp	x3, 57000 <fields@@Base+0x650>
   3e808:	add	x0, x0, #0x323
   3e80c:	add	x1, x1, #0xff6
   3e810:	add	x3, x3, #0x347
   3e814:	mov	w2, #0x372                 	// #882
   3e818:	bl	35ef0 <__assert_fail@plt>

000000000003e81c <aarch64_find_best_match@@Base>:
   3e81c:	stp	x29, x30, [sp, #-96]!
   3e820:	stp	x28, x27, [sp, #16]
   3e824:	stp	x26, x25, [sp, #32]
   3e828:	stp	x24, x23, [sp, #48]
   3e82c:	stp	x22, x21, [sp, #64]
   3e830:	stp	x20, x19, [sp, #80]
   3e834:	mov	x21, x0
   3e838:	ldr	x0, [x0, #8]
   3e83c:	mov	x29, sp
   3e840:	mov	x19, x3
   3e844:	mov	w22, w2
   3e848:	mov	x20, x1
   3e84c:	bl	35590 <aarch64_num_of_operands@plt>
   3e850:	cbz	w0, 3e978 <aarch64_find_best_match@@Base+0x15c>
   3e854:	cmp	w0, w22
   3e858:	mov	w9, #0xffffffff            	// #-1
   3e85c:	sub	w8, w0, #0x1
   3e860:	ccmp	w22, w9, #0x4, gt
   3e864:	csel	w8, w22, w8, gt
   3e868:	cmp	w0, #0x0
   3e86c:	cset	w9, gt
   3e870:	cmp	w8, #0x0
   3e874:	sxtw	x22, w8
   3e878:	cset	w8, ge  // ge = tcont
   3e87c:	mov	w23, wzr
   3e880:	sxtw	x24, w0
   3e884:	add	x25, x20, #0x3c
   3e888:	and	w26, w9, w8
   3e88c:	add	x27, x21, #0x18
   3e890:	mov	x0, x20
   3e894:	bl	3e9b0 <aarch64_find_best_match@@Base+0x194>
   3e898:	cmp	w0, #0x1
   3e89c:	b.ne	3e8b4 <aarch64_find_best_match@@Base+0x98>  // b.any
   3e8a0:	cmp	w23, #0x0
   3e8a4:	mov	w9, wzr
   3e8a8:	cset	w8, eq  // eq = none
   3e8ac:	cbnz	w9, 3e914 <aarch64_find_best_match@@Base+0xf8>
   3e8b0:	b	3e934 <aarch64_find_best_match@@Base+0x118>
   3e8b4:	cbz	w26, 3e904 <aarch64_find_best_match@@Base+0xe8>
   3e8b8:	mov	x28, xzr
   3e8bc:	mov	x21, x27
   3e8c0:	ldrb	w8, [x21, #4]
   3e8c4:	cbz	w8, 3e8e0 <aarch64_find_best_match@@Base+0xc4>
   3e8c8:	ldrb	w1, [x20, x28]
   3e8cc:	cmp	w1, w8
   3e8d0:	b.eq	3e8e0 <aarch64_find_best_match@@Base+0xc4>  // b.none
   3e8d4:	mov	x0, x21
   3e8d8:	bl	3e9d8 <aarch64_find_best_match@@Base+0x1bc>
   3e8dc:	cbz	w0, 3e928 <aarch64_find_best_match@@Base+0x10c>
   3e8e0:	add	x9, x28, #0x1
   3e8e4:	cmp	x9, x24
   3e8e8:	mov	w8, #0x1                   	// #1
   3e8ec:	b.ge	3e908 <aarch64_find_best_match@@Base+0xec>  // b.tcont
   3e8f0:	cmp	x28, x22
   3e8f4:	add	x21, x21, #0x38
   3e8f8:	mov	x28, x9
   3e8fc:	b.lt	3e8c0 <aarch64_find_best_match@@Base+0xa4>  // b.tstop
   3e900:	b	3e908 <aarch64_find_best_match@@Base+0xec>
   3e904:	mov	w8, #0x1                   	// #1
   3e908:	cmp	w8, #0x0
   3e90c:	cset	w9, eq  // eq = none
   3e910:	cbz	w9, 3e934 <aarch64_find_best_match@@Base+0x118>
   3e914:	add	w23, w23, #0x1
   3e918:	cmp	w23, #0xa
   3e91c:	add	x20, x20, #0x6
   3e920:	b.ne	3e890 <aarch64_find_best_match@@Base+0x74>  // b.any
   3e924:	b	3e930 <aarch64_find_best_match@@Base+0x114>
   3e928:	mov	w8, wzr
   3e92c:	b	3e908 <aarch64_find_best_match@@Base+0xec>
   3e930:	mov	x20, x25
   3e934:	cbz	w8, 3e980 <aarch64_find_best_match@@Base+0x164>
   3e938:	tbnz	w22, #31, 3e9a0 <aarch64_find_best_match@@Base+0x184>
   3e93c:	mov	x8, xzr
   3e940:	add	w9, w22, #0x1
   3e944:	ldrb	w10, [x20, x8]
   3e948:	strb	w10, [x19, x8]
   3e94c:	add	x8, x8, #0x1
   3e950:	cmp	x9, x8
   3e954:	b.ne	3e944 <aarch64_find_best_match@@Base+0x128>  // b.any
   3e958:	cmp	w8, #0x5
   3e95c:	b.hi	3e978 <aarch64_find_best_match@@Base+0x15c>  // b.pmore
   3e960:	mov	w9, #0x5                   	// #5
   3e964:	add	x0, x19, w8, uxtw
   3e968:	sub	w8, w9, w8
   3e96c:	add	x2, x8, #0x1
   3e970:	mov	w1, wzr
   3e974:	bl	35890 <memset@plt>
   3e978:	mov	w0, #0x1                   	// #1
   3e97c:	b	3e984 <aarch64_find_best_match@@Base+0x168>
   3e980:	mov	w0, wzr
   3e984:	ldp	x20, x19, [sp, #80]
   3e988:	ldp	x22, x21, [sp, #64]
   3e98c:	ldp	x24, x23, [sp, #48]
   3e990:	ldp	x26, x25, [sp, #32]
   3e994:	ldp	x28, x27, [sp, #16]
   3e998:	ldp	x29, x30, [sp], #96
   3e99c:	ret
   3e9a0:	mov	w8, wzr
   3e9a4:	cmp	w8, #0x5
   3e9a8:	b.ls	3e960 <aarch64_find_best_match@@Base+0x144>  // b.plast
   3e9ac:	b	3e978 <aarch64_find_best_match@@Base+0x15c>
   3e9b0:	mov	x8, xzr
   3e9b4:	ldrb	w9, [x0, x8]
   3e9b8:	cbnz	w9, 3e9d0 <aarch64_find_best_match@@Base+0x1b4>
   3e9bc:	add	x8, x8, #0x1
   3e9c0:	cmp	x8, #0x6
   3e9c4:	b.ne	3e9b4 <aarch64_find_best_match@@Base+0x198>  // b.any
   3e9c8:	mov	w0, #0x1                   	// #1
   3e9cc:	ret
   3e9d0:	mov	w0, wzr
   3e9d4:	ret
   3e9d8:	stp	x29, x30, [sp, #-16]!
   3e9dc:	ldrb	w8, [x0, #4]
   3e9e0:	mov	x29, sp
   3e9e4:	sub	w8, w8, #0x1
   3e9e8:	cmp	w8, #0x3
   3e9ec:	b.hi	3ea74 <aarch64_find_best_match@@Base+0x258>  // b.pmore
   3e9f0:	adrp	x9, 56000 <xexit@@Base+0x21bc>
   3e9f4:	add	x9, x9, #0x4a8
   3e9f8:	adr	x10, 3ea08 <aarch64_find_best_match@@Base+0x1ec>
   3e9fc:	ldrb	w11, [x9, x8]
   3ea00:	add	x10, x10, x11, lsl #2
   3ea04:	br	x10
   3ea08:	and	w8, w1, #0xff
   3ea0c:	cmp	w8, #0x3
   3ea10:	b.ne	3ea74 <aarch64_find_best_match@@Base+0x258>  // b.any
   3ea14:	b	3ea24 <aarch64_find_best_match@@Base+0x208>
   3ea18:	and	w8, w1, #0xff
   3ea1c:	cmp	w8, #0x4
   3ea20:	b.ne	3ea74 <aarch64_find_best_match@@Base+0x258>  // b.any
   3ea24:	bl	35b70 <aarch64_stack_pointer_p@plt>
   3ea28:	cbnz	w0, 3ea68 <aarch64_find_best_match@@Base+0x24c>
   3ea2c:	b	3ea74 <aarch64_find_best_match@@Base+0x258>
   3ea30:	and	w8, w1, #0xff
   3ea34:	cmp	w8, #0x1
   3ea38:	b.ne	3ea74 <aarch64_find_best_match@@Base+0x258>  // b.any
   3ea3c:	b	3ea4c <aarch64_find_best_match@@Base+0x230>
   3ea40:	and	w8, w1, #0xff
   3ea44:	cmp	w8, #0x2
   3ea48:	b.ne	3ea74 <aarch64_find_best_match@@Base+0x258>  // b.any
   3ea4c:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   3ea50:	ldr	w8, [x0]
   3ea54:	ldr	x10, [x10, #4032]
   3ea58:	mov	w9, #0x30                  	// #48
   3ea5c:	madd	x0, x8, x9, x10
   3ea60:	bl	3e54c <aarch64_stack_pointer_p@@Base+0x5c>
   3ea64:	cbz	w0, 3ea74 <aarch64_find_best_match@@Base+0x258>
   3ea68:	mov	w0, #0x1                   	// #1
   3ea6c:	ldp	x29, x30, [sp], #16
   3ea70:	ret
   3ea74:	mov	w0, wzr
   3ea78:	ldp	x29, x30, [sp], #16
   3ea7c:	ret

000000000003ea80 <aarch64_wide_constant_p@@Base>:
   3ea80:	cbz	w1, 3ea98 <aarch64_wide_constant_p@@Base+0x18>
   3ea84:	lsr	x8, x0, #32
   3ea88:	add	w8, w8, #0x1
   3ea8c:	cmp	w8, #0x1
   3ea90:	b.hi	3eafc <aarch64_wide_constant_p@@Base+0x7c>  // b.pmore
   3ea94:	and	x0, x0, #0xffffffff
   3ea98:	cmp	x0, #0x10, lsl #12
   3ea9c:	b.cs	3eaa8 <aarch64_wide_constant_p@@Base+0x28>  // b.hs, b.nlast
   3eaa0:	mov	w8, wzr
   3eaa4:	b	3eae4 <aarch64_wide_constant_p@@Base+0x64>
   3eaa8:	tst	x0, #0xffffffff0000ffff
   3eaac:	b.ne	3eab8 <aarch64_wide_constant_p@@Base+0x38>  // b.any
   3eab0:	mov	w8, #0x10                  	// #16
   3eab4:	b	3eae4 <aarch64_wide_constant_p@@Base+0x64>
   3eab8:	cmp	w1, #0x0
   3eabc:	and	x9, x0, #0xffff00000000
   3eac0:	ccmp	x9, x0, #0x0, eq  // eq = none
   3eac4:	mov	w8, #0x20                  	// #32
   3eac8:	csinv	w8, w8, wzr, eq  // eq = none
   3eacc:	cbnz	w1, 3eae4 <aarch64_wide_constant_p@@Base+0x64>
   3ead0:	cmp	x9, x0
   3ead4:	b.eq	3eae4 <aarch64_wide_constant_p@@Base+0x64>  // b.none
   3ead8:	tst	x0, #0xffffffffffff
   3eadc:	mov	w8, #0x30                  	// #48
   3eae0:	csinv	w8, w8, wzr, eq  // eq = none
   3eae4:	cmn	w8, #0x1
   3eae8:	b.eq	3eafc <aarch64_wide_constant_p@@Base+0x7c>  // b.none
   3eaec:	cbz	x2, 3eaf4 <aarch64_wide_constant_p@@Base+0x74>
   3eaf0:	str	w8, [x2]
   3eaf4:	mov	w0, #0x1                   	// #1
   3eaf8:	ret
   3eafc:	mov	w0, wzr
   3eb00:	ret

000000000003eb04 <aarch64_logical_immediate_p@@Base>:
   3eb04:	sub	sp, sp, #0x40
   3eb08:	stp	x22, x21, [sp, #32]
   3eb0c:	adrp	x22, f0000 <aarch64_opcode_table@@Base+0x55598>
   3eb10:	ldrb	w8, [x22, #1704]
   3eb14:	stp	x20, x19, [sp, #48]
   3eb18:	mov	x19, x2
   3eb1c:	mov	w20, w1
   3eb20:	mov	x21, x0
   3eb24:	stp	x29, x30, [sp, #16]
   3eb28:	add	x29, sp, #0x10
   3eb2c:	tbnz	w8, #0, 3eb3c <aarch64_logical_immediate_p@@Base+0x38>
   3eb30:	bl	3ebd8 <aarch64_logical_immediate_p@@Base+0xd4>
   3eb34:	mov	w8, #0x1                   	// #1
   3eb38:	strb	w8, [x22, #1704]
   3eb3c:	lsl	w8, w20, #2
   3eb40:	mov	x9, #0xffffffffffffffff    	// #-1
   3eb44:	lsl	x9, x9, x8
   3eb48:	lsl	x9, x9, x8
   3eb4c:	bic	x8, x21, x9
   3eb50:	cmp	x8, x21
   3eb54:	b.eq	3eb6c <aarch64_logical_immediate_p@@Base+0x68>  // b.none
   3eb58:	orr	x9, x9, x21
   3eb5c:	cmp	x9, x21
   3eb60:	b.eq	3eb6c <aarch64_logical_immediate_p@@Base+0x68>  // b.none
   3eb64:	mov	w0, wzr
   3eb68:	b	3ebc4 <aarch64_logical_immediate_p@@Base+0xc0>
   3eb6c:	cmp	w20, #0x7
   3eb70:	b.gt	3eb8c <aarch64_logical_immediate_p@@Base+0x88>
   3eb74:	lsl	w9, w20, #3
   3eb78:	lsl	x10, x8, x9
   3eb7c:	cmp	w9, #0x20
   3eb80:	lsl	w9, w9, #1
   3eb84:	orr	x8, x10, x8
   3eb88:	b.lt	3eb78 <aarch64_logical_immediate_p@@Base+0x74>  // b.tstop
   3eb8c:	adrp	x1, f0000 <aarch64_opcode_table@@Base+0x55598>
   3eb90:	adrp	x4, 3e000 <print_aarch64_disassembler_options@@Base+0x19dc>
   3eb94:	add	x1, x1, #0x6b0
   3eb98:	add	x4, x4, #0xdc8
   3eb9c:	mov	x0, sp
   3eba0:	mov	w2, #0x14d6                	// #5334
   3eba4:	mov	w3, #0x10                  	// #16
   3eba8:	str	x8, [sp]
   3ebac:	bl	359a0 <bsearch@plt>
   3ebb0:	cbz	x0, 3ebc4 <aarch64_logical_immediate_p@@Base+0xc0>
   3ebb4:	cbz	x19, 3ebc0 <aarch64_logical_immediate_p@@Base+0xbc>
   3ebb8:	ldr	w8, [x0, #8]
   3ebbc:	str	w8, [x19]
   3ebc0:	mov	w0, #0x1                   	// #1
   3ebc4:	ldp	x20, x19, [sp, #48]
   3ebc8:	ldp	x22, x21, [sp, #32]
   3ebcc:	ldp	x29, x30, [sp, #16]
   3ebd0:	add	sp, sp, #0x40
   3ebd4:	ret
   3ebd8:	sub	sp, sp, #0x80
   3ebdc:	stp	x26, x25, [sp, #64]
   3ebe0:	adrp	x25, 56000 <xexit@@Base+0x21bc>
   3ebe4:	mov	w8, wzr
   3ebe8:	add	x25, x25, #0x4ac
   3ebec:	mov	w26, #0x1                   	// #1
   3ebf0:	stp	x29, x30, [sp, #32]
   3ebf4:	stp	x28, x27, [sp, #48]
   3ebf8:	stp	x24, x23, [sp, #80]
   3ebfc:	stp	x22, x21, [sp, #96]
   3ec00:	stp	x20, x19, [sp, #112]
   3ec04:	add	x29, sp, #0x20
   3ec08:	b	3ec1c <aarch64_logical_immediate_p@@Base+0x118>
   3ec0c:	add	w8, w9, w20
   3ec10:	add	w26, w26, #0x1
   3ec14:	cmp	w26, #0x7
   3ec18:	b.eq	3ed5c <aarch64_logical_immediate_p@@Base+0x258>  // b.none
   3ec1c:	mov	w9, #0x1                   	// #1
   3ec20:	cmp	w26, #0x6
   3ec24:	lsl	w27, w9, w26
   3ec28:	b.ne	3ec44 <aarch64_logical_immediate_p@@Base+0x140>  // b.any
   3ec2c:	str	wzr, [sp, #16]
   3ec30:	mov	x28, #0xffffffffffffffff    	// #-1
   3ec34:	mov	w19, #0x1                   	// #1
   3ec38:	subs	w9, w27, #0x1
   3ec3c:	b.ne	3ec7c <aarch64_logical_immediate_p@@Base+0x178>  // b.any
   3ec40:	b	3ec10 <aarch64_logical_immediate_p@@Base+0x10c>
   3ec44:	mov	x9, #0xffffffffffffffff    	// #-1
   3ec48:	lsl	x9, x9, x27
   3ec4c:	mov	w10, #0x5                   	// #5
   3ec50:	sub	w10, w10, w26
   3ec54:	mvn	x28, x9
   3ec58:	mov	w9, #0xffffffff            	// #-1
   3ec5c:	lsl	w9, w9, w10
   3ec60:	mvn	w9, w9
   3ec64:	add	w10, w26, #0x1
   3ec68:	mov	w19, wzr
   3ec6c:	lsl	w9, w9, w10
   3ec70:	str	w9, [sp, #16]
   3ec74:	subs	w9, w27, #0x1
   3ec78:	b.eq	3ec10 <aarch64_logical_immediate_p@@Base+0x10c>  // b.none
   3ec7c:	mov	w9, w9
   3ec80:	mov	x10, xzr
   3ec84:	mov	w23, w27
   3ec88:	stp	x9, x27, [sp]
   3ec8c:	b	3eca8 <aarch64_logical_immediate_p@@Base+0x1a4>
   3ec90:	ldp	x8, x27, [sp]
   3ec94:	ldur	x10, [x29, #-8]
   3ec98:	ldur	w9, [x29, #-12]
   3ec9c:	cmp	x10, x8
   3eca0:	add	w8, w9, w20
   3eca4:	b.eq	3ec0c <aarch64_logical_immediate_p@@Base+0x108>  // b.none
   3eca8:	mov	x9, #0xfffffffffffffffe    	// #-2
   3ecac:	mov	w11, w8
   3ecb0:	mov	x8, x10
   3ecb4:	lsl	x9, x9, x10
   3ecb8:	ldr	w10, [sp, #16]
   3ecbc:	mov	x20, xzr
   3ecc0:	mvn	x24, x9
   3ecc4:	stur	w11, [x29, #-12]
   3ecc8:	orr	w21, w10, w8
   3eccc:	add	x8, x8, #0x1
   3ecd0:	stur	x8, [x29, #-8]
   3ecd4:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   3ecd8:	add	x8, x8, #0x6b0
   3ecdc:	add	x8, x8, w11, sxtw #4
   3ece0:	add	x22, x8, #0x8
   3ece4:	b	3ed20 <aarch64_logical_immediate_p@@Base+0x21c>
   3ece8:	orr	x8, x8, x8, lsl #4
   3ecec:	orr	x8, x8, x8, lsl #8
   3ecf0:	orr	x8, x8, x8, lsl #16
   3ecf4:	orr	x8, x8, x8, lsl #32
   3ecf8:	mov	w0, w19
   3ecfc:	mov	w1, w21
   3ed00:	mov	w2, w20
   3ed04:	stur	x8, [x22, #-8]
   3ed08:	bl	43184 <aarch64_sve_dupm_mov_immediate_p@@Base+0x1b4>
   3ed0c:	add	x20, x20, #0x1
   3ed10:	str	w0, [x22], #16
   3ed14:	sub	w27, w27, #0x1
   3ed18:	cmp	x20, x23
   3ed1c:	b.cs	3ec90 <aarch64_logical_immediate_p@@Base+0x18c>  // b.hs, b.nlast
   3ed20:	mov	x8, x24
   3ed24:	cbz	x20, 3ed38 <aarch64_logical_immediate_p@@Base+0x234>
   3ed28:	lsl	x9, x24, x27
   3ed2c:	lsr	x8, x24, x20
   3ed30:	and	x9, x9, x28
   3ed34:	orr	x8, x9, x8
   3ed38:	sub	w9, w26, #0x1
   3ed3c:	cmp	w9, #0x5
   3ed40:	b.hi	3eda4 <aarch64_logical_immediate_p@@Base+0x2a0>  // b.pmore
   3ed44:	adr	x10, 3ece8 <aarch64_logical_immediate_p@@Base+0x1e4>
   3ed48:	ldrb	w11, [x25, x9]
   3ed4c:	add	x10, x10, x11, lsl #2
   3ed50:	br	x10
   3ed54:	orr	x8, x8, x8, lsl #2
   3ed58:	b	3ece8 <aarch64_logical_immediate_p@@Base+0x1e4>
   3ed5c:	mov	w9, #0x14d6                	// #5334
   3ed60:	cmp	w8, w9
   3ed64:	b.ne	3eda8 <aarch64_logical_immediate_p@@Base+0x2a4>  // b.any
   3ed68:	adrp	x0, f0000 <aarch64_opcode_table@@Base+0x55598>
   3ed6c:	adrp	x3, 3e000 <print_aarch64_disassembler_options@@Base+0x19dc>
   3ed70:	add	x0, x0, #0x6b0
   3ed74:	add	x3, x3, #0xdc8
   3ed78:	mov	w1, #0x14d6                	// #5334
   3ed7c:	mov	w2, #0x10                  	// #16
   3ed80:	bl	35690 <qsort@plt>
   3ed84:	ldp	x20, x19, [sp, #112]
   3ed88:	ldp	x22, x21, [sp, #96]
   3ed8c:	ldp	x24, x23, [sp, #80]
   3ed90:	ldp	x26, x25, [sp, #64]
   3ed94:	ldp	x28, x27, [sp, #48]
   3ed98:	ldp	x29, x30, [sp, #32]
   3ed9c:	add	sp, sp, #0x80
   3eda0:	ret
   3eda4:	bl	35aa0 <abort@plt>
   3eda8:	adrp	x0, 5a000 <fields@@Base+0x3650>
   3edac:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   3edb0:	adrp	x3, 5a000 <fields@@Base+0x3650>
   3edb4:	add	x0, x0, #0x97b
   3edb8:	add	x1, x1, #0xff6
   3edbc:	add	x3, x3, #0x993
   3edc0:	mov	w2, #0x4c9                 	// #1225
   3edc4:	bl	35ef0 <__assert_fail@plt>
   3edc8:	ldr	x8, [x0]
   3edcc:	ldr	x9, [x1]
   3edd0:	cmp	x8, x9
   3edd4:	cset	w8, hi  // hi = pmore
   3edd8:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
   3eddc:	ret

000000000003ede0 <aarch64_shrink_expanded_imm8@@Base>:
   3ede0:	mov	x8, x0
   3ede4:	mov	x9, xzr
   3ede8:	mov	x10, xzr
   3edec:	mov	w0, wzr
   3edf0:	mov	w11, #0x1                   	// #1
   3edf4:	b	3ee10 <aarch64_shrink_expanded_imm8@@Base+0x30>
   3edf8:	lsl	w12, w11, w10
   3edfc:	orr	w0, w0, w12
   3ee00:	add	x10, x10, #0x1
   3ee04:	cmp	x10, #0x8
   3ee08:	add	x9, x9, #0x8
   3ee0c:	b.eq	3ee28 <aarch64_shrink_expanded_imm8@@Base+0x48>  // b.none
   3ee10:	lsr	x12, x8, x9
   3ee14:	ands	w12, w12, #0xff
   3ee18:	b.eq	3ee00 <aarch64_shrink_expanded_imm8@@Base+0x20>  // b.none
   3ee1c:	cmp	w12, #0xff
   3ee20:	b.eq	3edf8 <aarch64_shrink_expanded_imm8@@Base+0x18>  // b.none
   3ee24:	mov	w0, #0xffffffff            	// #-1
   3ee28:	ret

000000000003ee2c <aarch64_match_operands_constraint@@Base>:
   3ee2c:	stp	x29, x30, [sp, #-64]!
   3ee30:	stp	x22, x21, [sp, #32]
   3ee34:	stp	x20, x19, [sp, #48]
   3ee38:	ldr	x8, [x0, #8]
   3ee3c:	mov	x20, x0
   3ee40:	mov	x19, x1
   3ee44:	str	x23, [sp, #16]
   3ee48:	ldrb	w8, [x8, #132]
   3ee4c:	mov	x29, sp
   3ee50:	cbz	w8, 3ee6c <aarch64_match_operands_constraint@@Base+0x40>
   3ee54:	mov	w9, #0x38                  	// #56
   3ee58:	umaddl	x9, w8, w9, x20
   3ee5c:	ldr	w10, [x20, #40]
   3ee60:	ldr	w9, [x9, #40]
   3ee64:	cmp	w10, w9
   3ee68:	b.ne	3eeec <aarch64_match_operands_constraint@@Base+0xc0>  // b.any
   3ee6c:	mov	x0, x20
   3ee70:	bl	3ef44 <aarch64_match_operands_constraint@@Base+0x118>
   3ee74:	cbz	w0, 3ef04 <aarch64_match_operands_constraint@@Base+0xd8>
   3ee78:	mov	x21, xzr
   3ee7c:	add	x22, x20, #0x18
   3ee80:	add	x23, x20, #0x48
   3ee84:	b	3eea8 <aarch64_match_operands_constraint@@Base+0x7c>
   3ee88:	mov	w8, #0x2                   	// #2
   3ee8c:	cbz	w8, 3ee98 <aarch64_match_operands_constraint@@Base+0x6c>
   3ee90:	cmp	w8, #0x4
   3ee94:	b.ne	3ef1c <aarch64_match_operands_constraint@@Base+0xf0>  // b.any
   3ee98:	add	x21, x21, #0x1
   3ee9c:	cmp	x21, #0x6
   3eea0:	add	x23, x23, #0x38
   3eea4:	b.eq	3ef24 <aarch64_match_operands_constraint@@Base+0xf8>  // b.none
   3eea8:	ldr	x3, [x20, #8]
   3eeac:	add	x8, x3, x21, lsl #2
   3eeb0:	ldr	w2, [x8, #32]
   3eeb4:	cbz	w2, 3ee88 <aarch64_match_operands_constraint@@Base+0x5c>
   3eeb8:	ldrb	w8, [x23]
   3eebc:	tbnz	w8, #0, 3eee0 <aarch64_match_operands_constraint@@Base+0xb4>
   3eec0:	mov	x0, x22
   3eec4:	mov	w1, w21
   3eec8:	mov	x4, x19
   3eecc:	bl	3eff8 <aarch64_match_operands_constraint@@Base+0x1cc>
   3eed0:	cmp	w0, #0x0
   3eed4:	cset	w8, eq  // eq = none
   3eed8:	cbnz	w8, 3ee90 <aarch64_match_operands_constraint@@Base+0x64>
   3eedc:	b	3ee98 <aarch64_match_operands_constraint@@Base+0x6c>
   3eee0:	mov	w8, #0x4                   	// #4
   3eee4:	cbnz	w8, 3ee90 <aarch64_match_operands_constraint@@Base+0x64>
   3eee8:	b	3ee98 <aarch64_match_operands_constraint@@Base+0x6c>
   3eeec:	cbz	x19, 3ef2c <aarch64_match_operands_constraint@@Base+0x100>
   3eef0:	mov	w9, #0x5                   	// #5
   3eef4:	mov	w0, wzr
   3eef8:	stp	w9, w8, [x19]
   3eefc:	str	xzr, [x19, #8]
   3ef00:	b	3ef30 <aarch64_match_operands_constraint@@Base+0x104>
   3ef04:	cbz	x19, 3ef2c <aarch64_match_operands_constraint@@Base+0x100>
   3ef08:	mov	x8, #0xffffffffffff0004    	// #-65532
   3ef0c:	movk	x8, #0x0, lsl #16
   3ef10:	mov	w0, wzr
   3ef14:	stp	x8, xzr, [x19]
   3ef18:	b	3ef30 <aarch64_match_operands_constraint@@Base+0x104>
   3ef1c:	cmp	w8, #0x2
   3ef20:	b.ne	3ef2c <aarch64_match_operands_constraint@@Base+0x100>  // b.any
   3ef24:	mov	w0, #0x1                   	// #1
   3ef28:	b	3ef30 <aarch64_match_operands_constraint@@Base+0x104>
   3ef2c:	mov	w0, wzr
   3ef30:	ldp	x20, x19, [sp, #48]
   3ef34:	ldp	x22, x21, [sp, #32]
   3ef38:	ldr	x23, [sp, #16]
   3ef3c:	ldp	x29, x30, [sp], #64
   3ef40:	ret
   3ef44:	stp	x29, x30, [sp, #-32]!
   3ef48:	ldr	x8, [x0, #8]
   3ef4c:	mov	x29, sp
   3ef50:	add	x3, x29, #0x18
   3ef54:	mov	w2, #0xffffffff            	// #-1
   3ef58:	add	x1, x8, #0x38
   3ef5c:	str	x19, [sp, #16]
   3ef60:	mov	x19, x0
   3ef64:	bl	35780 <aarch64_find_best_match@plt>
   3ef68:	cbz	w0, 3efe4 <aarch64_match_operands_constraint@@Base+0x1b8>
   3ef6c:	ldr	x0, [x19, #8]
   3ef70:	ldrb	w8, [x0, #123]
   3ef74:	tbz	w8, #4, 3efb0 <aarch64_match_operands_constraint@@Base+0x184>
   3ef78:	bl	35590 <aarch64_num_of_operands@plt>
   3ef7c:	cmp	w0, #0x1
   3ef80:	b.lt	3efb0 <aarch64_match_operands_constraint@@Base+0x184>  // b.tstop
   3ef84:	mov	w8, w0
   3ef88:	add	x9, x19, #0x1c
   3ef8c:	add	x10, x29, #0x18
   3ef90:	ldrb	w11, [x9]
   3ef94:	ldrb	w12, [x10]
   3ef98:	cmp	w11, w12
   3ef9c:	b.ne	3eff0 <aarch64_match_operands_constraint@@Base+0x1c4>  // b.any
   3efa0:	add	x10, x10, #0x1
   3efa4:	subs	x8, x8, #0x1
   3efa8:	add	x9, x9, #0x38
   3efac:	b.ne	3ef90 <aarch64_match_operands_constraint@@Base+0x164>  // b.any
   3efb0:	ldr	x10, [x19, #8]
   3efb4:	mov	x8, xzr
   3efb8:	add	x9, x19, #0x1c
   3efbc:	add	x11, x29, #0x18
   3efc0:	add	x10, x10, #0x20
   3efc4:	ldr	w12, [x10, x8, lsl #2]
   3efc8:	cbz	w12, 3efe0 <aarch64_match_operands_constraint@@Base+0x1b4>
   3efcc:	ldrb	w12, [x11, x8]
   3efd0:	add	x8, x8, #0x1
   3efd4:	cmp	x8, #0x6
   3efd8:	strb	w12, [x9], #56
   3efdc:	b.ne	3efc4 <aarch64_match_operands_constraint@@Base+0x198>  // b.any
   3efe0:	mov	w0, #0x1                   	// #1
   3efe4:	ldr	x19, [sp, #16]
   3efe8:	ldp	x29, x30, [sp], #32
   3efec:	ret
   3eff0:	mov	w0, wzr
   3eff4:	b	3efe4 <aarch64_match_operands_constraint@@Base+0x1b8>
   3eff8:	sub	sp, sp, #0x70
   3effc:	mov	w8, #0x38                  	// #56
   3f000:	stp	x29, x30, [sp, #16]
   3f004:	stp	x28, x27, [sp, #32]
   3f008:	stp	x26, x25, [sp, #48]
   3f00c:	stp	x24, x23, [sp, #64]
   3f010:	stp	x22, x21, [sp, #80]
   3f014:	stp	x20, x19, [sp, #96]
   3f018:	add	x9, x3, w1, sxtw #2
   3f01c:	smaddl	x27, w1, w8, x0
   3f020:	ldr	w9, [x9, #32]
   3f024:	ldr	w8, [x27]
   3f028:	add	x29, sp, #0x10
   3f02c:	cmp	w9, w8
   3f030:	b.ne	408d4 <aarch64_match_operands_constraint@@Base+0x1aa8>  // b.any
   3f034:	mov	w24, w2
   3f038:	cmp	w8, w2
   3f03c:	b.ne	408d4 <aarch64_match_operands_constraint@@Base+0x1aa8>  // b.any
   3f040:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   3f044:	ldr	x8, [x8, #4032]
   3f048:	mov	w9, #0x30                  	// #48
   3f04c:	mov	w22, #0x1                   	// #1
   3f050:	umaddl	x26, w24, w9, x8
   3f054:	ldr	w9, [x26]
   3f058:	sub	w9, w9, #0x1
   3f05c:	cmp	w9, #0xc
   3f060:	b.hi	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.pmore
   3f064:	ldrb	w23, [x27, #4]
   3f068:	adrp	x10, 56000 <xexit@@Base+0x21bc>
   3f06c:	add	x10, x10, #0x4b2
   3f070:	mov	w20, w1
   3f074:	str	x4, [sp, #8]
   3f078:	adr	x11, 3f094 <aarch64_match_operands_constraint@@Base+0x268>
   3f07c:	ldrh	w12, [x10, x9, lsl #1]
   3f080:	add	x11, x11, x12, lsl #2
   3f084:	mov	x25, x3
   3f088:	mov	x21, x0
   3f08c:	sxtw	x28, w20
   3f090:	br	x11
   3f094:	cmp	w24, #0x9
   3f098:	b.eq	3f560 <aarch64_match_operands_constraint@@Base+0x734>  // b.none
   3f09c:	cmp	w24, #0xd
   3f0a0:	b.ne	3f5b0 <aarch64_match_operands_constraint@@Base+0x784>  // b.any
   3f0a4:	orr	w8, w20, #0x2
   3f0a8:	cmp	w8, #0x3
   3f0ac:	b.ne	40994 <aarch64_match_operands_constraint@@Base+0x1b68>  // b.any
   3f0b0:	sub	x22, x28, #0x1
   3f0b4:	mov	w8, #0x38                  	// #56
   3f0b8:	madd	x8, x22, x8, x21
   3f0bc:	ldr	w8, [x8, #16]
   3f0c0:	tbnz	w8, #0, 3f73c <aarch64_match_operands_constraint@@Base+0x910>
   3f0c4:	mov	w9, #0x38                  	// #56
   3f0c8:	madd	x9, x28, x9, x21
   3f0cc:	ldr	w9, [x9, #16]
   3f0d0:	add	w8, w8, #0x1
   3f0d4:	cmp	w9, w8
   3f0d8:	b.eq	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.none
   3f0dc:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f0e0:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f0e4:	add	x0, x0, #0xe80
   3f0e8:	add	x1, x1, #0xaae
   3f0ec:	b	3f528 <aarch64_match_operands_constraint@@Base+0x6fc>
   3f0f0:	ldr	w8, [x25, #20]
   3f0f4:	cmp	w8, #0x50
   3f0f8:	b.ne	3f46c <aarch64_match_operands_constraint@@Base+0x640>  // b.any
   3f0fc:	ldrb	w0, [x21, #4]
   3f100:	bl	35d20 <aarch64_get_qualifier_nelem@plt>
   3f104:	ldrb	w8, [x21, #4]
   3f108:	and	w19, w0, #0xff
   3f10c:	mov	w0, w8
   3f110:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3f114:	and	w8, w0, #0xff
   3f118:	mul	w8, w8, w19
   3f11c:	lsr	w19, w8, #1
   3f120:	b	3f470 <aarch64_match_operands_constraint@@Base+0x644>
   3f124:	mov	w8, #0x38                  	// #56
   3f128:	madd	x8, x28, x8, x21
   3f12c:	ldr	w8, [x8, #16]
   3f130:	cmp	w8, #0x8
   3f134:	b.cc	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.lo, b.ul, b.last
   3f138:	mov	w0, w24
   3f13c:	bl	4324c <aarch64_sve_dupm_mov_immediate_p@@Base+0x27c>
   3f140:	bl	431d8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x208>
   3f144:	cmp	w0, #0x3
   3f148:	b.ne	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.any
   3f14c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f150:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f154:	add	x0, x0, #0xe80
   3f158:	add	x1, x1, #0xbb1
   3f15c:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f160:	sub	w8, w20, #0x1
   3f164:	cmp	w8, #0x2
   3f168:	b.cs	408f4 <aarch64_match_operands_constraint@@Base+0x1ac8>  // b.hs, b.nlast
   3f16c:	cmp	w24, #0xf
   3f170:	b.eq	3f5dc <aarch64_match_operands_constraint@@Base+0x7b0>  // b.none
   3f174:	cmp	w24, #0xe
   3f178:	b.ne	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.any
   3f17c:	mov	w8, #0x38                  	// #56
   3f180:	madd	x8, x28, x8, x21
   3f184:	ldr	w24, [x8, #32]
   3f188:	mov	w0, w24
   3f18c:	bl	35fa0 <aarch64_extend_operator_p@plt>
   3f190:	cmp	w24, #0x5
   3f194:	b.eq	3f6c4 <aarch64_match_operands_constraint@@Base+0x898>  // b.none
   3f198:	cbnz	w0, 3f6c4 <aarch64_match_operands_constraint@@Base+0x898>
   3f19c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f1a0:	adrp	x1, 5b000 <fields@@Base+0x4650>
   3f1a4:	add	x0, x0, #0xe80
   3f1a8:	add	x1, x1, #0x11a
   3f1ac:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f1b0:	ldr	w9, [x25, #16]
   3f1b4:	cmp	w9, #0x3f
   3f1b8:	b.hi	3f81c <aarch64_match_operands_constraint@@Base+0x9f0>  // b.pmore
   3f1bc:	mov	w10, #0x1                   	// #1
   3f1c0:	lsl	x10, x10, x9
   3f1c4:	mov	x11, #0x6d00000000000000    	// #7854277750134145024
   3f1c8:	tst	x10, x11
   3f1cc:	b.ne	3f508 <aarch64_match_operands_constraint@@Base+0x6dc>  // b.any
   3f1d0:	mov	w10, #0x1                   	// #1
   3f1d4:	mov	x11, #0x280000              	// #2621440
   3f1d8:	lsl	x10, x10, x9
   3f1dc:	movk	x11, #0x8040, lsl #48
   3f1e0:	tst	x10, x11
   3f1e4:	b.eq	3f768 <aarch64_match_operands_constraint@@Base+0x93c>  // b.none
   3f1e8:	mov	w9, #0x38                  	// #56
   3f1ec:	madd	x9, x28, x9, x21
   3f1f0:	ldrb	w9, [x9, #28]
   3f1f4:	tbnz	w9, #1, 3f82c <aarch64_match_operands_constraint@@Base+0xa00>
   3f1f8:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f1fc:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f200:	add	x0, x0, #0xe80
   3f204:	add	x1, x1, #0xbdd
   3f208:	b	3f528 <aarch64_match_operands_constraint@@Base+0x6fc>
   3f20c:	mov	w8, #0x38                  	// #56
   3f210:	madd	x8, x28, x8, x21
   3f214:	mov	w0, w23
   3f218:	add	x27, x8, #0x10
   3f21c:	bl	434bc <aarch64_sve_dupm_mov_immediate_p@@Base+0x4ec>
   3f220:	cbz	w0, 3f250 <aarch64_match_operands_constraint@@Base+0x424>
   3f224:	ldr	x22, [x27]
   3f228:	mov	w0, w23
   3f22c:	bl	434dc <aarch64_sve_dupm_mov_immediate_p@@Base+0x50c>
   3f230:	mov	w26, w0
   3f234:	mov	w0, w23
   3f238:	bl	43538 <aarch64_sve_dupm_mov_immediate_p@@Base+0x568>
   3f23c:	mov	w2, w0
   3f240:	mov	x0, x22
   3f244:	mov	w1, w26
   3f248:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3f24c:	cbz	w0, 3f668 <aarch64_match_operands_constraint@@Base+0x83c>
   3f250:	sub	w8, w24, #0x2b
   3f254:	cmp	w8, #0xa3
   3f258:	mov	w22, #0x1                   	// #1
   3f25c:	b.hi	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.pmore
   3f260:	adrp	x9, 56000 <xexit@@Base+0x21bc>
   3f264:	add	x9, x9, #0x4cc
   3f268:	adr	x10, 3f27c <aarch64_match_operands_constraint@@Base+0x450>
   3f26c:	ldrh	w11, [x9, x8, lsl #1]
   3f270:	add	x10, x10, x11, lsl #2
   3f274:	mov	x26, xzr
   3f278:	br	x10
   3f27c:	mov	w0, w24
   3f280:	bl	4324c <aarch64_sve_dupm_mov_immediate_p@@Base+0x27c>
   3f284:	bl	431d8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x208>
   3f288:	and	w21, w0, #0xff
   3f28c:	cmp	w21, #0x20
   3f290:	b.cs	40a34 <aarch64_match_operands_constraint@@Base+0x1c08>  // b.hs, b.nlast
   3f294:	ldr	x0, [x27]
   3f298:	mov	w1, w21
   3f29c:	bl	435f8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x628>
   3f2a0:	ldr	x9, [sp, #8]
   3f2a4:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3f2a8:	mov	w8, #0xffffffff            	// #-1
   3f2ac:	lsl	w8, w8, w21
   3f2b0:	mvn	w3, w8
   3f2b4:	mov	x0, x9
   3f2b8:	mov	w1, w20
   3f2bc:	b	3f7c0 <aarch64_match_operands_constraint@@Base+0x994>
   3f2c0:	cmp	w24, #0x26
   3f2c4:	b.ne	3f2fc <aarch64_match_operands_constraint@@Base+0x4d0>  // b.any
   3f2c8:	mov	w0, w23
   3f2cc:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3f2d0:	mov	w9, #0x38                  	// #56
   3f2d4:	madd	x9, x28, x9, x21
   3f2d8:	and	w8, w0, #0xff
   3f2dc:	ldr	x0, [x9, #24]
   3f2e0:	mov	w9, #0x10                  	// #16
   3f2e4:	udiv	w8, w9, w8
   3f2e8:	sub	w22, w8, #0x1
   3f2ec:	mov	w1, wzr
   3f2f0:	mov	w2, w22
   3f2f4:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3f2f8:	cbz	w0, 3f4f8 <aarch64_match_operands_constraint@@Base+0x6cc>
   3f2fc:	mov	x0, x25
   3f300:	bl	432ec <aarch64_sve_dupm_mov_immediate_p@@Base+0x31c>
   3f304:	sub	w8, w24, #0x25
   3f308:	cmp	w8, #0x2
   3f30c:	mov	w2, w0
   3f310:	b.cs	3f540 <aarch64_match_operands_constraint@@Base+0x714>  // b.hs, b.nlast
   3f314:	sub	w8, w2, #0x1
   3f318:	cmp	w8, #0x4
   3f31c:	b.cs	40974 <aarch64_match_operands_constraint@@Base+0x1b48>  // b.hs, b.nlast
   3f320:	mov	w8, #0x38                  	// #56
   3f324:	madd	x8, x28, x8, x21
   3f328:	ldrh	w8, [x8, #16]
   3f32c:	ubfx	w8, w8, #5, #3
   3f330:	cmp	w2, w8
   3f334:	b.eq	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.none
   3f338:	ldr	x0, [sp, #8]
   3f33c:	mov	w1, w20
   3f340:	bl	43484 <aarch64_sve_dupm_mov_immediate_p@@Base+0x4b4>
   3f344:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   3f348:	sub	w8, w24, #0xc4
   3f34c:	cmp	w8, #0x9
   3f350:	mov	w22, #0x1                   	// #1
   3f354:	b.hi	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.pmore
   3f358:	adrp	x9, 56000 <xexit@@Base+0x21bc>
   3f35c:	add	x9, x9, #0x69e
   3f360:	adr	x10, 3f370 <aarch64_match_operands_constraint@@Base+0x544>
   3f364:	ldrh	w11, [x9, x8, lsl #1]
   3f368:	add	x10, x10, x11, lsl #2
   3f36c:	br	x10
   3f370:	mov	w0, w24
   3f374:	bl	4324c <aarch64_sve_dupm_mov_immediate_p@@Base+0x27c>
   3f378:	bl	431d8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x208>
   3f37c:	mov	w22, w0
   3f380:	mov	x0, x26
   3f384:	bl	43260 <aarch64_sve_dupm_mov_immediate_p@@Base+0x290>
   3f388:	mov	w8, #0x38                  	// #56
   3f38c:	madd	x8, x28, x8, x21
   3f390:	ldr	w8, [x8, #16]
   3f394:	mov	w9, #0xffffffff            	// #-1
   3f398:	lsl	w10, w9, w0
   3f39c:	mvn	w10, w10
   3f3a0:	cmp	x8, w10, sxtw
   3f3a4:	b.ls	3f644 <aarch64_match_operands_constraint@@Base+0x818>  // b.plast
   3f3a8:	sub	w8, w0, #0x3
   3f3ac:	cmp	w8, #0x2
   3f3b0:	b.cs	409b4 <aarch64_match_operands_constraint@@Base+0x1b88>  // b.hs, b.nlast
   3f3b4:	adrp	x8, 5a000 <fields@@Base+0x3650>
   3f3b8:	adrp	x9, 5a000 <fields@@Base+0x3650>
   3f3bc:	add	x8, x8, #0xb8c
   3f3c0:	add	x9, x9, #0xb7c
   3f3c4:	cmp	w0, #0x4
   3f3c8:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f3cc:	csel	x1, x9, x8, eq  // eq = none
   3f3d0:	add	x0, x0, #0xe80
   3f3d4:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f3d8:	cmp	w24, #0x4d
   3f3dc:	b.ne	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.any
   3f3e0:	mov	w8, #0x38                  	// #56
   3f3e4:	madd	x8, x28, x8, x21
   3f3e8:	ldr	x8, [x8, #16]
   3f3ec:	ldr	w8, [x8, #32]
   3f3f0:	mvn	w8, w8
   3f3f4:	tst	w8, #0xe
   3f3f8:	b.ne	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.any
   3f3fc:	ldr	x0, [sp, #8]
   3f400:	mov	w1, w20
   3f404:	mov	x2, xzr
   3f408:	bl	43190 <aarch64_sve_dupm_mov_immediate_p@@Base+0x1c0>
   3f40c:	b	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3f410:	cmp	w24, #0x60
   3f414:	b.ne	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.any
   3f418:	cbnz	w20, 40914 <aarch64_match_operands_constraint@@Base+0x1ae8>
   3f41c:	ldr	w8, [x21, #56]
   3f420:	cmp	w8, #0x3b
   3f424:	b.ne	40914 <aarch64_match_operands_constraint@@Base+0x1ae8>  // b.any
   3f428:	mov	w8, #0x38                  	// #56
   3f42c:	madd	x8, x28, x8, x21
   3f430:	ldr	w8, [x8, #16]
   3f434:	mov	w22, #0x1                   	// #1
   3f438:	cmp	w8, #0x1a
   3f43c:	b.hi	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.pmore
   3f440:	mov	w10, #0x18                  	// #24
   3f444:	lsl	w9, w22, w8
   3f448:	movk	w10, #0x600, lsl #16
   3f44c:	tst	w9, w10
   3f450:	b.eq	3f7a0 <aarch64_match_operands_constraint@@Base+0x974>  // b.none
   3f454:	ldr	x9, [x21, #72]
   3f458:	cmp	x9, #0x2
   3f45c:	b.ge	3f7b4 <aarch64_match_operands_constraint@@Base+0x988>  // b.tcont
   3f460:	cmp	w8, #0x5
   3f464:	b.eq	3f7a8 <aarch64_match_operands_constraint@@Base+0x97c>  // b.none
   3f468:	b	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3f46c:	mov	w19, #0x10                  	// #16
   3f470:	mov	w0, w23
   3f474:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3f478:	mov	w22, w0
   3f47c:	mov	w0, w23
   3f480:	bl	35d20 <aarch64_get_qualifier_nelem@plt>
   3f484:	and	w8, w0, #0xff
   3f488:	cmp	w8, #0x1
   3f48c:	b.ne	40934 <aarch64_match_operands_constraint@@Base+0x1b08>  // b.any
   3f490:	mov	w8, #0x38                  	// #56
   3f494:	madd	x8, x28, x8, x21
   3f498:	ldr	x0, [x8, #24]
   3f49c:	and	w8, w22, #0xff
   3f4a0:	udiv	w8, w19, w8
   3f4a4:	sub	w22, w8, #0x1
   3f4a8:	mov	w1, wzr
   3f4ac:	mov	w2, w22
   3f4b0:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3f4b4:	cbz	w0, 3f4f8 <aarch64_match_operands_constraint@@Base+0x6cc>
   3f4b8:	cmp	w24, #0x22
   3f4bc:	mov	w22, #0x1                   	// #1
   3f4c0:	b.ne	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.any
   3f4c4:	cmp	w23, #0x6
   3f4c8:	b.ne	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.any
   3f4cc:	mov	w8, #0x38                  	// #56
   3f4d0:	madd	x8, x28, x8, x21
   3f4d4:	ldr	w0, [x8, #16]
   3f4d8:	mov	w2, #0xf                   	// #15
   3f4dc:	mov	w1, wzr
   3f4e0:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3f4e4:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3f4e8:	ldr	x0, [sp, #8]
   3f4ec:	mov	w1, w20
   3f4f0:	bl	436fc <aarch64_sve_dupm_mov_immediate_p@@Base+0x72c>
   3f4f4:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   3f4f8:	ldr	x0, [sp, #8]
   3f4fc:	mov	w1, w20
   3f500:	mov	w2, w22
   3f504:	b	3f814 <aarch64_match_operands_constraint@@Base+0x9e8>
   3f508:	mov	w9, #0x38                  	// #56
   3f50c:	madd	x9, x28, x9, x21
   3f510:	ldrb	w9, [x9, #28]
   3f514:	tbz	w9, #1, 3f82c <aarch64_match_operands_constraint@@Base+0xa00>
   3f518:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f51c:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f520:	add	x0, x0, #0xe80
   3f524:	add	x1, x1, #0xbc0
   3f528:	mov	w2, #0x5                   	// #5
   3f52c:	bl	35e10 <dcgettext@plt>
   3f530:	mov	x2, x0
   3f534:	ldr	x0, [sp, #8]
   3f538:	mov	w1, w20
   3f53c:	b	3f760 <aarch64_match_operands_constraint@@Base+0x934>
   3f540:	cmp	w24, #0x24
   3f544:	b.ne	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.any
   3f548:	sub	w8, w2, #0x1
   3f54c:	cmp	w8, #0x4
   3f550:	b.cs	40a14 <aarch64_match_operands_constraint@@Base+0x1be8>  // b.hs, b.nlast
   3f554:	cmp	w2, #0x1
   3f558:	b.eq	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.none
   3f55c:	b	3f320 <aarch64_match_operands_constraint@@Base+0x4f4>
   3f560:	cmp	w20, #0x1
   3f564:	b.ne	40954 <aarch64_match_operands_constraint@@Base+0x1b28>  // b.any
   3f568:	ldr	w0, [x21]
   3f56c:	bl	35b40 <aarch64_get_operand_class@plt>
   3f570:	cmp	w0, #0xc
   3f574:	b.ne	40954 <aarch64_match_operands_constraint@@Base+0x1b28>  // b.any
   3f578:	ldrb	w19, [x21, #104]
   3f57c:	tbz	w19, #1, 3f590 <aarch64_match_operands_constraint@@Base+0x764>
   3f580:	ldr	x0, [x21, #16]
   3f584:	bl	35e30 <aarch64_sys_ins_reg_has_xt@plt>
   3f588:	cbz	w0, 3f970 <aarch64_match_operands_constraint@@Base+0xb44>
   3f58c:	tbnz	w19, #1, 3f5b0 <aarch64_match_operands_constraint@@Base+0x784>
   3f590:	ldr	x0, [x21, #16]
   3f594:	bl	35e30 <aarch64_sys_ins_reg_has_xt@plt>
   3f598:	cbz	w0, 3f5b0 <aarch64_match_operands_constraint@@Base+0x784>
   3f59c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f5a0:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f5a4:	add	x0, x0, #0xe80
   3f5a8:	add	x1, x1, #0xb33
   3f5ac:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f5b0:	sub	w8, w23, #0x3
   3f5b4:	cmp	w8, #0x1
   3f5b8:	b.hi	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.pmore
   3f5bc:	mov	x0, x27
   3f5c0:	bl	35b70 <aarch64_stack_pointer_p@plt>
   3f5c4:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3f5c8:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f5cc:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f5d0:	add	x0, x0, #0xe80
   3f5d4:	add	x1, x1, #0xb44
   3f5d8:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f5dc:	mov	w8, #0x38                  	// #56
   3f5e0:	madd	x8, x28, x8, x21
   3f5e4:	ldr	w22, [x8, #32]
   3f5e8:	mov	w0, w22
   3f5ec:	bl	43750 <aarch64_sve_dupm_mov_immediate_p@@Base+0x780>
   3f5f0:	cbz	w0, 3f78c <aarch64_match_operands_constraint@@Base+0x960>
   3f5f4:	cmp	w22, #0x2
   3f5f8:	b.ne	3f608 <aarch64_match_operands_constraint@@Base+0x7dc>  // b.any
   3f5fc:	ldr	w8, [x25, #16]
   3f600:	cmp	w8, #0x42
   3f604:	b.ne	3f984 <aarch64_match_operands_constraint@@Base+0xb58>  // b.any
   3f608:	mov	w8, #0x38                  	// #56
   3f60c:	madd	x8, x28, x8, x21
   3f610:	ldr	x0, [x8, #40]
   3f614:	cmp	w23, #0x1
   3f618:	mov	w8, #0x3f                  	// #63
   3f61c:	mov	w9, #0x1f                  	// #31
   3f620:	csel	w21, w9, w8, eq  // eq = none
   3f624:	mov	w1, wzr
   3f628:	mov	w2, w21
   3f62c:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3f630:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3f634:	ldr	x0, [sp, #8]
   3f638:	mov	w1, w20
   3f63c:	mov	w2, w21
   3f640:	b	3f9a4 <aarch64_match_operands_constraint@@Base+0xb78>
   3f644:	mov	w8, #0x38                  	// #56
   3f648:	madd	x8, x28, x8, x21
   3f64c:	and	w10, w22, #0xff
   3f650:	ldr	x8, [x8, #24]
   3f654:	sub	w10, w10, w0
   3f658:	lsl	w9, w9, w10
   3f65c:	mvn	w21, w9
   3f660:	mov	x0, x8
   3f664:	b	3f7f0 <aarch64_match_operands_constraint@@Base+0x9c4>
   3f668:	mov	w0, w23
   3f66c:	bl	434dc <aarch64_sve_dupm_mov_immediate_p@@Base+0x50c>
   3f670:	mov	w21, w0
   3f674:	mov	w0, w23
   3f678:	bl	43538 <aarch64_sve_dupm_mov_immediate_p@@Base+0x568>
   3f67c:	mov	w3, w0
   3f680:	ldr	x0, [sp, #8]
   3f684:	mov	w1, w20
   3f688:	mov	w2, w21
   3f68c:	b	3f7c4 <aarch64_match_operands_constraint@@Base+0x998>
   3f690:	mov	w8, #0x38                  	// #56
   3f694:	madd	x8, x28, x8, x21
   3f698:	ldrh	w8, [x8, #16]
   3f69c:	mov	x0, x25
   3f6a0:	ubfx	w19, w8, #5, #3
   3f6a4:	bl	432ec <aarch64_sve_dupm_mov_immediate_p@@Base+0x31c>
   3f6a8:	cmp	w0, w19
   3f6ac:	b.eq	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.none
   3f6b0:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f6b4:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f6b8:	add	x0, x0, #0xe80
   3f6bc:	add	x1, x1, #0xb9b
   3f6c0:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f6c4:	mov	x0, x21
   3f6c8:	bl	35b70 <aarch64_stack_pointer_p@plt>
   3f6cc:	cbz	w0, 3f938 <aarch64_match_operands_constraint@@Base+0xb0c>
   3f6d0:	cmp	w24, #0x5
   3f6d4:	b.eq	3f6e8 <aarch64_match_operands_constraint@@Base+0x8bc>  // b.none
   3f6d8:	mov	w8, #0x38                  	// #56
   3f6dc:	madd	x8, x28, x8, x21
   3f6e0:	ldrb	w8, [x8, #36]
   3f6e4:	tbz	w8, #0, 40a54 <aarch64_match_operands_constraint@@Base+0x1c28>
   3f6e8:	mov	w8, #0x38                  	// #56
   3f6ec:	madd	x8, x28, x8, x21
   3f6f0:	ldr	x0, [x8, #40]
   3f6f4:	mov	w2, #0x4                   	// #4
   3f6f8:	mov	w1, wzr
   3f6fc:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3f700:	cbz	w0, 3f998 <aarch64_match_operands_constraint@@Base+0xb6c>
   3f704:	cmp	w23, #0x2
   3f708:	b.ne	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.any
   3f70c:	cmp	w24, #0xd
   3f710:	b.hi	3f728 <aarch64_match_operands_constraint@@Base+0x8fc>  // b.pmore
   3f714:	mov	w22, #0x1                   	// #1
   3f718:	lsl	w8, w22, w24
   3f71c:	mov	w9, #0x2220                	// #8736
   3f720:	tst	w8, w9
   3f724:	b.ne	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.any
   3f728:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f72c:	adrp	x1, 5b000 <fields@@Base+0x4650>
   3f730:	add	x0, x0, #0xe80
   3f734:	add	x1, x1, #0x1ae
   3f738:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f73c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f740:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f744:	add	x0, x0, #0xe80
   3f748:	add	x1, x1, #0xa8c
   3f74c:	mov	w2, #0x5                   	// #5
   3f750:	bl	35e10 <dcgettext@plt>
   3f754:	mov	x2, x0
   3f758:	ldr	x0, [sp, #8]
   3f75c:	mov	w1, w22
   3f760:	bl	43190 <aarch64_sve_dupm_mov_immediate_p@@Base+0x1c0>
   3f764:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   3f768:	cmp	x9, #0x37
   3f76c:	b.ne	3f81c <aarch64_match_operands_constraint@@Base+0x9f0>  // b.any
   3f770:	mov	w9, #0x38                  	// #56
   3f774:	madd	x9, x28, x9, x21
   3f778:	ldrb	w9, [x9, #28]
   3f77c:	and	w9, w9, #0x6
   3f780:	cmp	w9, #0x2
   3f784:	b.eq	3f518 <aarch64_match_operands_constraint@@Base+0x6ec>  // b.none
   3f788:	b	3f82c <aarch64_match_operands_constraint@@Base+0xa00>
   3f78c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f790:	adrp	x1, 5b000 <fields@@Base+0x4650>
   3f794:	add	x0, x0, #0xe80
   3f798:	add	x1, x1, #0x1c2
   3f79c:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f7a0:	cmp	w8, #0x5
   3f7a4:	b.ne	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.any
   3f7a8:	ldr	x8, [x21, #72]
   3f7ac:	cmp	x8, #0x2
   3f7b0:	b.lt	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.tstop
   3f7b4:	ldr	x0, [sp, #8]
   3f7b8:	mov	w3, #0x1                   	// #1
   3f7bc:	mov	w1, wzr
   3f7c0:	mov	w2, wzr
   3f7c4:	bl	43594 <aarch64_sve_dupm_mov_immediate_p@@Base+0x5c4>
   3f7c8:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   3f7cc:	mov	w0, w23
   3f7d0:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3f7d4:	mov	w9, #0x38                  	// #56
   3f7d8:	madd	x9, x28, x9, x21
   3f7dc:	and	w8, w0, #0xff
   3f7e0:	ldr	x0, [x9, #24]
   3f7e4:	mov	w9, #0x40                  	// #64
   3f7e8:	udiv	w8, w9, w8
   3f7ec:	sub	w21, w8, #0x1
   3f7f0:	mov	w1, wzr
   3f7f4:	mov	w2, w21
   3f7f8:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3f7fc:	cbz	w0, 3f808 <aarch64_match_operands_constraint@@Base+0x9dc>
   3f800:	mov	w22, #0x1                   	// #1
   3f804:	b	4031c <aarch64_match_operands_constraint@@Base+0x14f0>
   3f808:	ldr	x0, [sp, #8]
   3f80c:	mov	w1, w20
   3f810:	mov	w2, w21
   3f814:	bl	4328c <aarch64_sve_dupm_mov_immediate_p@@Base+0x2bc>
   3f818:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   3f81c:	mov	w9, #0x38                  	// #56
   3f820:	madd	x9, x28, x9, x21
   3f824:	ldrb	w9, [x9, #28]
   3f828:	tbnz	w9, #1, 40ab4 <aarch64_match_operands_constraint@@Base+0x1c88>
   3f82c:	sub	w11, w24, #0x4f
   3f830:	cmp	w11, #0x44
   3f834:	mov	w22, #0x1                   	// #1
   3f838:	b.hi	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.pmore
   3f83c:	mov	w12, #0xfffffff8            	// #-8
   3f840:	str	w12, [sp, #4]
   3f844:	adrp	x12, 56000 <xexit@@Base+0x21bc>
   3f848:	add	x12, x12, #0x614
   3f84c:	adr	x13, 3f874 <aarch64_match_operands_constraint@@Base+0xa48>
   3f850:	ldrh	w14, [x12, x11, lsl #1]
   3f854:	add	x13, x13, x14, lsl #2
   3f858:	mov	w11, #0x7                   	// #7
   3f85c:	mov	w19, wzr
   3f860:	mov	w10, w24
   3f864:	mov	w9, #0x20                  	// #32
   3f868:	mov	w27, #0x3f                  	// #63
   3f86c:	str	w11, [sp]
   3f870:	br	x13
   3f874:	mov	w9, #0x1100                	// #4352
   3f878:	mov	w11, #0x38                  	// #56
   3f87c:	madd	x11, x28, x11, x21
   3f880:	ldr	w12, [x11, #24]
   3f884:	cbz	w12, 409d4 <aarch64_match_operands_constraint@@Base+0x1ba8>
   3f888:	add	x11, x11, #0x10
   3f88c:	ldrb	w12, [x11, #12]
   3f890:	tbz	w12, #2, 409f4 <aarch64_match_operands_constraint@@Base+0x1bc8>
   3f894:	mov	w12, #0x30                  	// #48
   3f898:	madd	x8, x10, x12, x8
   3f89c:	ldrb	w8, [x8, #17]
   3f8a0:	tbz	w8, #0, 3f8c4 <aarch64_match_operands_constraint@@Base+0xa98>
   3f8a4:	ldr	w8, [x11, #4]
   3f8a8:	cmp	w8, #0x1f
   3f8ac:	b.ne	3f8c4 <aarch64_match_operands_constraint@@Base+0xa98>  // b.any
   3f8b0:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f8b4:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f8b8:	add	x0, x0, #0xe80
   3f8bc:	add	x1, x1, #0xd52
   3f8c0:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f8c4:	mov	w8, #0x38                  	// #56
   3f8c8:	madd	x8, x28, x8, x21
   3f8cc:	ldr	w8, [x8, #32]
   3f8d0:	lsr	w8, w9, w8
   3f8d4:	tbz	w8, #0, 402f0 <aarch64_match_operands_constraint@@Base+0x14c4>
   3f8d8:	mov	w8, #0x38                  	// #56
   3f8dc:	madd	x8, x28, x8, x21
   3f8e0:	ldr	x19, [x8, #40]
   3f8e4:	mov	x0, x26
   3f8e8:	bl	43260 <aarch64_sve_dupm_mov_immediate_p@@Base+0x290>
   3f8ec:	cmp	x19, w0, uxtw
   3f8f0:	b.eq	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.none
   3f8f4:	b	402f0 <aarch64_match_operands_constraint@@Base+0x14c4>
   3f8f8:	mov	w0, w24
   3f8fc:	bl	4324c <aarch64_sve_dupm_mov_immediate_p@@Base+0x27c>
   3f900:	bl	431d8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x208>
   3f904:	and	w21, w0, #0xff
   3f908:	cmp	w21, #0x20
   3f90c:	b.cs	40ad4 <aarch64_match_operands_constraint@@Base+0x1ca8>  // b.hs, b.nlast
   3f910:	ldr	x0, [x27]
   3f914:	mov	w1, w21
   3f918:	bl	4342c <aarch64_sve_dupm_mov_immediate_p@@Base+0x45c>
   3f91c:	mov	w22, #0x1                   	// #1
   3f920:	cbnz	w0, 4031c <aarch64_match_operands_constraint@@Base+0x14f0>
   3f924:	sub	w8, w21, #0x1
   3f928:	lsl	w8, w22, w8
   3f92c:	neg	w2, w8
   3f930:	sub	w3, w8, #0x1
   3f934:	b	3ff14 <aarch64_match_operands_constraint@@Base+0x10e8>
   3f938:	cmp	w20, #0x2
   3f93c:	b.ne	3f94c <aarch64_match_operands_constraint@@Base+0xb20>  // b.any
   3f940:	add	x0, x21, #0x38
   3f944:	bl	35b70 <aarch64_stack_pointer_p@plt>
   3f948:	cbnz	w0, 3f6d0 <aarch64_match_operands_constraint@@Base+0x8a4>
   3f94c:	mov	w8, #0x38                  	// #56
   3f950:	madd	x8, x28, x8, x21
   3f954:	ldrb	w8, [x8, #36]
   3f958:	tbnz	w8, #0, 3fb1c <aarch64_match_operands_constraint@@Base+0xcf0>
   3f95c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f960:	adrp	x1, 5b000 <fields@@Base+0x4650>
   3f964:	add	x0, x0, #0xe80
   3f968:	add	x1, x1, #0x133
   3f96c:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f970:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f974:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3f978:	add	x0, x0, #0xe80
   3f97c:	add	x1, x1, #0xb1f
   3f980:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f984:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3f988:	adrp	x1, 5b000 <fields@@Base+0x4650>
   3f98c:	add	x0, x0, #0xe80
   3f990:	add	x1, x1, #0x1da
   3f994:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3f998:	ldr	x0, [sp, #8]
   3f99c:	mov	w2, #0x4                   	// #4
   3f9a0:	mov	w1, w20
   3f9a4:	bl	43648 <aarch64_sve_dupm_mov_immediate_p@@Base+0x678>
   3f9a8:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   3f9ac:	ldr	x8, [x27]
   3f9b0:	mov	w22, #0x1                   	// #1
   3f9b4:	cmp	x8, #0xb3
   3f9b8:	b.gt	3fb38 <aarch64_match_operands_constraint@@Base+0xd0c>
   3f9bc:	cbz	x8, 4031c <aarch64_match_operands_constraint@@Base+0x14f0>
   3f9c0:	cmp	x8, #0x5a
   3f9c4:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   3f9c8:	b	3fb48 <aarch64_match_operands_constraint@@Base+0xd1c>
   3f9cc:	cmp	w24, #0xb2
   3f9d0:	mov	w22, #0x1                   	// #1
   3f9d4:	cinc	w8, w22, eq  // eq = none
   3f9d8:	sub	w8, w20, w8
   3f9dc:	mov	w9, #0x38                  	// #56
   3f9e0:	umaddl	x8, w8, w9, x21
   3f9e4:	ldrb	w0, [x8, #4]
   3f9e8:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3f9ec:	ldr	x8, [x27]
   3f9f0:	ubfiz	w21, w0, #3, #8
   3f9f4:	mov	w1, #0x1                   	// #1
   3f9f8:	mov	w2, w21
   3f9fc:	mov	x0, x8
   3fa00:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3fa04:	cbnz	w0, 4031c <aarch64_match_operands_constraint@@Base+0x14f0>
   3fa08:	b	3ff48 <aarch64_match_operands_constraint@@Base+0x111c>
   3fa0c:	mov	w8, #0x38                  	// #56
   3fa10:	madd	x8, x28, x8, x21
   3fa14:	ldurb	w0, [x8, #-52]
   3fa18:	b	3ff60 <aarch64_match_operands_constraint@@Base+0x1134>
   3fa1c:	mov	w8, #0x38                  	// #56
   3fa20:	madd	x8, x28, x8, x21
   3fa24:	ldrb	w8, [x8, #24]
   3fa28:	tbnz	w8, #0, 3fb5c <aarch64_match_operands_constraint@@Base+0xd30>
   3fa2c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fa30:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3fa34:	add	x0, x0, #0xe80
   3fa38:	add	x1, x1, #0xf44
   3fa3c:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3fa40:	ldr	x8, [x27]
   3fa44:	mov	w22, #0x1                   	// #1
   3fa48:	cmp	x8, #0x5a
   3fa4c:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   3fa50:	cmp	x8, #0x10e
   3fa54:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   3fa58:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fa5c:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3fa60:	add	x0, x0, #0xe80
   3fa64:	add	x1, x1, #0xed4
   3fa68:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3fa6c:	mov	w8, #0x38                  	// #56
   3fa70:	madd	x8, x28, x8, x21
   3fa74:	ldr	x21, [x8, #16]
   3fa78:	mov	w0, w24
   3fa7c:	bl	4324c <aarch64_sve_dupm_mov_immediate_p@@Base+0x27c>
   3fa80:	mov	x22, x0
   3fa84:	bl	43420 <aarch64_sve_dupm_mov_immediate_p@@Base+0x450>
   3fa88:	cbz	w0, 3fc34 <aarch64_match_operands_constraint@@Base+0xe08>
   3fa8c:	mov	w1, #0x4                   	// #4
   3fa90:	mov	x0, x21
   3fa94:	bl	4335c <aarch64_sve_dupm_mov_immediate_p@@Base+0x38c>
   3fa98:	ldr	x19, [sp, #8]
   3fa9c:	cbz	w0, 40508 <aarch64_match_operands_constraint@@Base+0x16dc>
   3faa0:	asr	x21, x21, #2
   3faa4:	b	3fc38 <aarch64_match_operands_constraint@@Base+0xe0c>
   3faa8:	mov	w19, wzr
   3faac:	mov	w27, #0x1f                  	// #31
   3fab0:	b	3fbb4 <aarch64_match_operands_constraint@@Base+0xd88>
   3fab4:	ldrb	w0, [x21, #4]
   3fab8:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3fabc:	ldr	w8, [x25, #20]
   3fac0:	ldr	x9, [x27]
   3fac4:	and	w1, w0, #0xff
   3fac8:	cmp	w8, #0x2a
   3facc:	cinv	x0, x9, eq  // eq = none
   3fad0:	b	3fe58 <aarch64_match_operands_constraint@@Base+0x102c>
   3fad4:	ldr	x8, [x27]
   3fad8:	cbz	x8, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3fadc:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fae0:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3fae4:	add	x0, x0, #0xe80
   3fae8:	add	x1, x1, #0xe94
   3faec:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3faf0:	cbz	w23, 40544 <aarch64_match_operands_constraint@@Base+0x1718>
   3faf4:	cmp	w23, #0x22
   3faf8:	b.eq	4051c <aarch64_match_operands_constraint@@Base+0x16f0>  // b.none
   3fafc:	cmp	w23, #0x21
   3fb00:	b.ne	40b94 <aarch64_match_operands_constraint@@Base+0x1d68>  // b.any
   3fb04:	mov	w8, #0x38                  	// #56
   3fb08:	madd	x8, x28, x8, x21
   3fb0c:	ldr	w8, [x8, #32]
   3fb10:	cmp	w8, #0x5
   3fb14:	b.ne	40530 <aarch64_match_operands_constraint@@Base+0x1704>  // b.any
   3fb18:	b	40568 <aarch64_match_operands_constraint@@Base+0x173c>
   3fb1c:	cmp	w24, #0x5
   3fb20:	b.ne	3f6d0 <aarch64_match_operands_constraint@@Base+0x8a4>  // b.any
   3fb24:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fb28:	adrp	x1, 5b000 <fields@@Base+0x4650>
   3fb2c:	add	x0, x0, #0xe80
   3fb30:	add	x1, x1, #0x14b
   3fb34:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3fb38:	cmp	x8, #0xb4
   3fb3c:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   3fb40:	cmp	x8, #0x10e
   3fb44:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   3fb48:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fb4c:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3fb50:	add	x0, x0, #0xe80
   3fb54:	add	x1, x1, #0xeac
   3fb58:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3fb5c:	ldr	x0, [x27]
   3fb60:	mov	w2, #0xff                  	// #255
   3fb64:	mov	w1, wzr
   3fb68:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3fb6c:	cbz	w0, 400a4 <aarch64_match_operands_constraint@@Base+0x1278>
   3fb70:	mov	w8, #0x38                  	// #56
   3fb74:	madd	x8, x28, x8, x21
   3fb78:	ldr	w8, [x8, #32]
   3fb7c:	cbnz	w8, 40530 <aarch64_match_operands_constraint@@Base+0x1704>
   3fb80:	b	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3fb84:	mov	w8, #0x38                  	// #56
   3fb88:	madd	x8, x28, x8, x21
   3fb8c:	ldrsw	x0, [x8, #20]
   3fb90:	mov	w1, #0xffffff00            	// #-256
   3fb94:	mov	w2, #0xff                  	// #255
   3fb98:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3fb9c:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3fba0:	mov	w2, #0xffffff00            	// #-256
   3fba4:	mov	w3, #0xff                  	// #255
   3fba8:	b	406a8 <aarch64_match_operands_constraint@@Base+0x187c>
   3fbac:	mov	w19, #0xfffffff8            	// #-8
   3fbb0:	mov	w27, #0x7                   	// #7
   3fbb4:	mov	w8, #0x38                  	// #56
   3fbb8:	madd	x8, x28, x8, x21
   3fbbc:	ldr	w9, [x8, #24]
   3fbc0:	cbnz	w9, 40a74 <aarch64_match_operands_constraint@@Base+0x1c48>
   3fbc4:	add	x22, x8, #0x10
   3fbc8:	ldrb	w8, [x22, #12]
   3fbcc:	tbz	w8, #2, 40a94 <aarch64_match_operands_constraint@@Base+0x1c68>
   3fbd0:	mov	x0, x26
   3fbd4:	bl	43260 <aarch64_sve_dupm_mov_immediate_p@@Base+0x290>
   3fbd8:	mov	w8, #0x38                  	// #56
   3fbdc:	madd	x8, x28, x8, x21
   3fbe0:	ldrb	w8, [x8, #36]
   3fbe4:	tst	w8, #0x3
   3fbe8:	b.ne	402f0 <aarch64_match_operands_constraint@@Base+0x14c4>  // b.any
   3fbec:	ldrsw	x22, [x22, #4]
   3fbf0:	lsl	w24, w19, w0
   3fbf4:	lsl	w23, w27, w0
   3fbf8:	mov	w21, w0
   3fbfc:	mov	x0, x22
   3fc00:	mov	w1, w24
   3fc04:	mov	w2, w23
   3fc08:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3fc0c:	ldr	x19, [sp, #8]
   3fc10:	cbz	w0, 3fc64 <aarch64_match_operands_constraint@@Base+0xe38>
   3fc14:	mov	w8, #0x1                   	// #1
   3fc18:	lsl	w21, w8, w21
   3fc1c:	mov	x0, x22
   3fc20:	mov	w1, w21
   3fc24:	bl	4335c <aarch64_sve_dupm_mov_immediate_p@@Base+0x38c>
   3fc28:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3fc2c:	mov	x0, x19
   3fc30:	b	403f0 <aarch64_match_operands_constraint@@Base+0x15c4>
   3fc34:	ldr	x19, [sp, #8]
   3fc38:	mov	x0, x22
   3fc3c:	bl	431d8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x208>
   3fc40:	and	w1, w0, #0xff
   3fc44:	mov	x0, x21
   3fc48:	bl	4342c <aarch64_sve_dupm_mov_immediate_p@@Base+0x45c>
   3fc4c:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3fc50:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fc54:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3fc58:	add	x0, x0, #0xe80
   3fc5c:	add	x1, x1, #0xca1
   3fc60:	b	407e8 <aarch64_match_operands_constraint@@Base+0x19bc>
   3fc64:	mov	x0, x19
   3fc68:	mov	w1, w20
   3fc6c:	mov	w2, w24
   3fc70:	mov	w3, w23
   3fc74:	b	406b0 <aarch64_match_operands_constraint@@Base+0x1884>
   3fc78:	mov	w8, #0x38                  	// #56
   3fc7c:	madd	x8, x28, x8, x21
   3fc80:	ldrb	w8, [x8, #24]
   3fc84:	tbz	w8, #0, 40bf4 <aarch64_match_operands_constraint@@Base+0x1dc8>
   3fc88:	ldr	x8, [x27]
   3fc8c:	mov	w9, #0x3f000000            	// #1056964608
   3fc90:	mov	w22, #0x1                   	// #1
   3fc94:	cmp	x8, x9
   3fc98:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   3fc9c:	mov	w9, #0x40000000            	// #1073741824
   3fca0:	cmp	x8, x9
   3fca4:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   3fca8:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fcac:	adrp	x1, 5b000 <fields@@Base+0x4650>
   3fcb0:	add	x0, x0, #0xe80
   3fcb4:	add	x1, x1, #0x26
   3fcb8:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3fcbc:	cmp	w20, #0x1
   3fcc0:	b.ne	40bb4 <aarch64_match_operands_constraint@@Base+0x1d88>  // b.any
   3fcc4:	ldr	w8, [x21]
   3fcc8:	cmp	w8, #0x1
   3fccc:	b.ne	40bb4 <aarch64_match_operands_constraint@@Base+0x1d88>  // b.any
   3fcd0:	mov	w8, #0x38                  	// #56
   3fcd4:	madd	x8, x28, x8, x21
   3fcd8:	ldr	w8, [x8, #32]
   3fcdc:	cmp	w8, #0x5
   3fce0:	b.ne	4062c <aarch64_match_operands_constraint@@Base+0x1800>  // b.any
   3fce4:	ldrb	w0, [x21, #4]
   3fce8:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3fcec:	mov	w8, #0x38                  	// #56
   3fcf0:	madd	x8, x28, x8, x21
   3fcf4:	ldr	x21, [x8, #40]
   3fcf8:	mov	w20, w0
   3fcfc:	mov	w1, #0x10                  	// #16
   3fd00:	mov	x0, x21
   3fd04:	bl	4335c <aarch64_sve_dupm_mov_immediate_p@@Base+0x38c>
   3fd08:	cbz	w0, 406f4 <aarch64_match_operands_constraint@@Base+0x18c8>
   3fd0c:	and	w8, w20, #0xff
   3fd10:	lsl	w8, w8, #3
   3fd14:	sub	w20, w8, #0x10
   3fd18:	mov	x0, x21
   3fd1c:	mov	w1, wzr
   3fd20:	mov	w2, w20
   3fd24:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3fd28:	ldr	x19, [sp, #8]
   3fd2c:	cbz	w0, 40830 <aarch64_match_operands_constraint@@Base+0x1a04>
   3fd30:	ldr	x0, [x27]
   3fd34:	tbnz	x0, #63, 40840 <aarch64_match_operands_constraint@@Base+0x1a14>
   3fd38:	mov	w1, #0x10                  	// #16
   3fd3c:	bl	435f8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x628>
   3fd40:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3fd44:	b	40658 <aarch64_match_operands_constraint@@Base+0x182c>
   3fd48:	ldr	x21, [x27]
   3fd4c:	mov	w2, #0x3f0                 	// #1008
   3fd50:	mov	w1, wzr
   3fd54:	mov	x0, x21
   3fd58:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3fd5c:	cbnz	w0, 40430 <aarch64_match_operands_constraint@@Base+0x1604>
   3fd60:	ldr	x0, [sp, #8]
   3fd64:	mov	w3, #0x3f0                 	// #1008
   3fd68:	b	3f2b8 <aarch64_match_operands_constraint@@Base+0x48c>
   3fd6c:	mov	w8, #0x38                  	// #56
   3fd70:	madd	x8, x28, x8, x21
   3fd74:	ldrb	w8, [x8, #24]
   3fd78:	tbz	w8, #0, 40c14 <aarch64_match_operands_constraint@@Base+0x1de8>
   3fd7c:	ldr	x8, [x27]
   3fd80:	mov	w22, #0x1                   	// #1
   3fd84:	cbz	x8, 4031c <aarch64_match_operands_constraint@@Base+0x14f0>
   3fd88:	mov	w9, #0x3f800000            	// #1065353216
   3fd8c:	cmp	x8, x9
   3fd90:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   3fd94:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fd98:	adrp	x1, 5b000 <fields@@Base+0x4650>
   3fd9c:	add	x0, x0, #0xe80
   3fda0:	add	x1, x1, #0x4e
   3fda4:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   3fda8:	mov	w8, #0x38                  	// #56
   3fdac:	madd	x8, x28, x8, x21
   3fdb0:	ldr	w8, [x8, #32]
   3fdb4:	cmp	w8, #0xe
   3fdb8:	b.ne	40c34 <aarch64_match_operands_constraint@@Base+0x1e08>  // b.any
   3fdbc:	mov	w8, #0x38                  	// #56
   3fdc0:	madd	x8, x28, x8, x21
   3fdc4:	ldr	x0, [x8, #40]
   3fdc8:	mov	w1, #0x1                   	// #1
   3fdcc:	mov	w2, #0x10                  	// #16
   3fdd0:	mov	w22, #0x1                   	// #1
   3fdd4:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3fdd8:	cbnz	w0, 4031c <aarch64_match_operands_constraint@@Base+0x14f0>
   3fddc:	ldr	x0, [sp, #8]
   3fde0:	mov	w1, w20
   3fde4:	bl	436a8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x6d8>
   3fde8:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   3fdec:	ldrb	w0, [x21, #4]
   3fdf0:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3fdf4:	cmp	w20, #0x1
   3fdf8:	b.ne	40c54 <aarch64_match_operands_constraint@@Base+0x1e28>  // b.any
   3fdfc:	ldr	w9, [x25, #20]
   3fe00:	mov	w8, w0
   3fe04:	ldr	x0, [x27]
   3fe08:	ldr	x19, [sp, #8]
   3fe0c:	cmp	w9, #0x23
   3fe10:	and	w1, w8, #0xff
   3fe14:	b.eq	4064c <aarch64_match_operands_constraint@@Base+0x1820>  // b.none
   3fe18:	cmp	w9, #0x24
   3fe1c:	b.eq	3fe2c <aarch64_match_operands_constraint@@Base+0x1000>  // b.none
   3fe20:	cmp	w9, #0x25
   3fe24:	b.ne	40c74 <aarch64_match_operands_constraint@@Base+0x1e48>  // b.any
   3fe28:	mvn	x0, x0
   3fe2c:	cmp	w1, #0x4
   3fe30:	cset	w1, eq  // eq = none
   3fe34:	mov	x2, xzr
   3fe38:	bl	35e70 <aarch64_wide_constant_p@plt>
   3fe3c:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3fe40:	b	40658 <aarch64_match_operands_constraint@@Base+0x182c>
   3fe44:	ldrb	w0, [x21, #4]
   3fe48:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3fe4c:	ldr	x8, [x27]
   3fe50:	and	w1, w0, #0xff
   3fe54:	mvn	x0, x8
   3fe58:	mov	x2, xzr
   3fe5c:	bl	35820 <aarch64_logical_immediate_p@plt>
   3fe60:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3fe64:	b	400a4 <aarch64_match_operands_constraint@@Base+0x1278>
   3fe68:	cmp	w20, #0x2
   3fe6c:	b.ne	40c94 <aarch64_match_operands_constraint@@Base+0x1e68>  // b.any
   3fe70:	ldrb	w0, [x21, #60]
   3fe74:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3fe78:	ldr	x8, [x27]
   3fe7c:	ldr	x19, [sp, #8]
   3fe80:	lsl	w9, w0, #3
   3fe84:	and	x9, x9, #0xf8
   3fe88:	cmp	x8, x9
   3fe8c:	b.eq	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.none
   3fe90:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3fe94:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3fe98:	add	x0, x0, #0xe80
   3fe9c:	add	x1, x1, #0xc6e
   3fea0:	mov	w2, #0x5                   	// #5
   3fea4:	bl	35e10 <dcgettext@plt>
   3fea8:	mov	x2, x0
   3feac:	mov	w1, #0x2                   	// #2
   3feb0:	mov	x0, x19
   3feb4:	b	40314 <aarch64_match_operands_constraint@@Base+0x14e8>
   3feb8:	cmp	w20, #0x2
   3febc:	b.lt	40b34 <aarch64_match_operands_constraint@@Base+0x1d08>  // b.tstop
   3fec0:	sub	x19, x28, #0x1
   3fec4:	mov	w8, #0x38                  	// #56
   3fec8:	mul	x8, x19, x8
   3fecc:	ldr	w8, [x21, x8]
   3fed0:	cmp	w8, #0x37
   3fed4:	b.ne	40b34 <aarch64_match_operands_constraint@@Base+0x1d08>  // b.any
   3fed8:	ldr	w8, [x21]
   3fedc:	cmp	w8, #0x1
   3fee0:	b.ne	40b34 <aarch64_match_operands_constraint@@Base+0x1d08>  // b.any
   3fee4:	mov	w0, w23
   3fee8:	bl	43538 <aarch64_sve_dupm_mov_immediate_p@@Base+0x568>
   3feec:	mov	w8, #0x38                  	// #56
   3fef0:	madd	x8, x19, x8, x21
   3fef4:	ldr	x9, [x27]
   3fef8:	ldr	x8, [x8, #16]
   3fefc:	add	x10, x8, x9
   3ff00:	and	w9, w0, #0xff
   3ff04:	cmp	x10, x9
   3ff08:	b.le	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3ff0c:	sub	w3, w9, w8
   3ff10:	mov	w2, #0x1                   	// #1
   3ff14:	ldr	x0, [sp, #8]
   3ff18:	mov	w1, w20
   3ff1c:	b	3f7c4 <aarch64_match_operands_constraint@@Base+0x998>
   3ff20:	mov	w0, w23
   3ff24:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3ff28:	ldr	x8, [x27]
   3ff2c:	ubfiz	w21, w0, #3, #8
   3ff30:	mov	w1, #0x1                   	// #1
   3ff34:	mov	w2, w21
   3ff38:	mov	x0, x8
   3ff3c:	mov	w22, #0x1                   	// #1
   3ff40:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3ff44:	cbnz	w0, 4031c <aarch64_match_operands_constraint@@Base+0x14f0>
   3ff48:	ldr	x0, [sp, #8]
   3ff4c:	mov	w2, #0x1                   	// #1
   3ff50:	mov	w1, w20
   3ff54:	mov	w3, w21
   3ff58:	b	3f7c4 <aarch64_match_operands_constraint@@Base+0x998>
   3ff5c:	mov	w0, w23
   3ff60:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3ff64:	ldr	x8, [x27]
   3ff68:	and	w9, w0, #0xff
   3ff6c:	lsl	w9, w9, #3
   3ff70:	sub	w21, w9, #0x1
   3ff74:	mov	x0, x8
   3ff78:	mov	w1, wzr
   3ff7c:	mov	w2, w21
   3ff80:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   3ff84:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   3ff88:	ldr	x0, [sp, #8]
   3ff8c:	mov	w1, w20
   3ff90:	mov	w2, wzr
   3ff94:	mov	w3, w21
   3ff98:	b	3f7c4 <aarch64_match_operands_constraint@@Base+0x998>
   3ff9c:	mov	x26, #0xffffffffffffff80    	// #-128
   3ffa0:	mov	w8, #0x38                  	// #56
   3ffa4:	madd	x8, x28, x8, x21
   3ffa8:	ldr	w8, [x8, #32]
   3ffac:	cmp	w8, #0x5
   3ffb0:	b.ne	40bd4 <aarch64_match_operands_constraint@@Base+0x1da8>  // b.any
   3ffb4:	ldrb	w0, [x21, #4]
   3ffb8:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   3ffbc:	mov	w9, #0x38                  	// #56
   3ffc0:	madd	x9, x28, x9, x21
   3ffc4:	ldr	x8, [x27]
   3ffc8:	ldr	x9, [x9, #40]
   3ffcc:	and	w10, w0, #0xff
   3ffd0:	cmp	w10, #0x1
   3ffd4:	b.ne	3fff4 <aarch64_match_operands_constraint@@Base+0x11c8>  // b.any
   3ffd8:	ldr	x19, [sp, #8]
   3ffdc:	cbz	w9, 40780 <aarch64_match_operands_constraint@@Base+0x1954>
   3ffe0:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   3ffe4:	adrp	x1, 5a000 <fields@@Base+0x3650>
   3ffe8:	add	x0, x0, #0xe80
   3ffec:	add	x1, x1, #0xf66
   3fff0:	b	407e8 <aarch64_match_operands_constraint@@Base+0x19bc>
   3fff4:	ldr	x19, [sp, #8]
   3fff8:	tst	w9, #0xfffffff7
   3fffc:	b.eq	40640 <aarch64_match_operands_constraint@@Base+0x1814>  // b.none
   40000:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40004:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40008:	add	x0, x0, #0xe80
   4000c:	add	x1, x1, #0xf92
   40010:	b	407e8 <aarch64_match_operands_constraint@@Base+0x19bc>
   40014:	mov	w8, #0x38                  	// #56
   40018:	madd	x8, x28, x8, x21
   4001c:	ldr	w8, [x8, #32]
   40020:	cmp	w8, #0x5
   40024:	b.ne	40530 <aarch64_match_operands_constraint@@Base+0x1704>  // b.any
   40028:	mov	w8, #0x38                  	// #56
   4002c:	madd	x8, x28, x8, x21
   40030:	ldr	x8, [x8, #40]
   40034:	cbz	x8, 40040 <aarch64_match_operands_constraint@@Base+0x1214>
   40038:	cmp	x8, #0xc
   4003c:	b.ne	4071c <aarch64_match_operands_constraint@@Base+0x18f0>  // b.any
   40040:	ldr	x0, [x27]
   40044:	mov	w1, #0xc                   	// #12
   40048:	bl	435f8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x628>
   4004c:	ldr	x19, [sp, #8]
   40050:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   40054:	b	3fc50 <aarch64_match_operands_constraint@@Base+0xe24>
   40058:	ldrb	w0, [x21, #4]
   4005c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   40060:	ldr	x22, [x27]
   40064:	and	w21, w0, #0xff
   40068:	mov	w1, w21
   4006c:	mov	x2, xzr
   40070:	mov	x0, x22
   40074:	bl	35820 <aarch64_logical_immediate_p@plt>
   40078:	cbz	w0, 400a4 <aarch64_match_operands_constraint@@Base+0x1278>
   4007c:	mov	x0, x22
   40080:	mov	w1, w21
   40084:	bl	35960 <aarch64_sve_dupm_mov_immediate_p@plt>
   40088:	ldr	x19, [sp, #8]
   4008c:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   40090:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40094:	adrp	x1, 5b000 <fields@@Base+0x4650>
   40098:	add	x0, x0, #0xe80
   4009c:	add	x1, x1, #0x76
   400a0:	b	407e8 <aarch64_match_operands_constraint@@Base+0x19bc>
   400a4:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   400a8:	adrp	x1, 5a000 <fields@@Base+0x3650>
   400ac:	add	x0, x0, #0xe80
   400b0:	add	x1, x1, #0xca1
   400b4:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   400b8:	mov	w8, #0x38                  	// #56
   400bc:	madd	x8, x28, x8, x21
   400c0:	ldrb	w8, [x8, #24]
   400c4:	tbz	w8, #0, 40cb4 <aarch64_match_operands_constraint@@Base+0x1e88>
   400c8:	ldr	x8, [x27]
   400cc:	ldr	x19, [sp, #8]
   400d0:	mov	w9, #0x3f800000            	// #1065353216
   400d4:	orr	x8, x8, #0x800000
   400d8:	cmp	x8, x9
   400dc:	b.eq	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.none
   400e0:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   400e4:	adrp	x1, 5a000 <fields@@Base+0x3650>
   400e8:	add	x0, x0, #0xe80
   400ec:	add	x1, x1, #0xffe
   400f0:	b	407e8 <aarch64_match_operands_constraint@@Base+0x19bc>
   400f4:	mov	w9, #0x1000                	// #4096
   400f8:	b	402a8 <aarch64_match_operands_constraint@@Base+0x147c>
   400fc:	mov	w8, #0xffffff00            	// #-256
   40100:	str	w8, [sp, #4]
   40104:	mov	w8, #0xff                  	// #255
   40108:	b	40180 <aarch64_match_operands_constraint@@Base+0x1354>
   4010c:	mov	w8, #0x38                  	// #56
   40110:	madd	x8, x28, x8, x21
   40114:	ldrsw	x21, [x8, #20]
   40118:	mov	w1, #0xfffff000            	// #-4096
   4011c:	mov	w2, #0xff0                 	// #4080
   40120:	mov	x0, x21
   40124:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   40128:	cbnz	w0, 40430 <aarch64_match_operands_constraint@@Base+0x1604>
   4012c:	mov	w2, #0xfffff000            	// #-4096
   40130:	mov	w3, #0xff0                 	// #4080
   40134:	b	406a8 <aarch64_match_operands_constraint@@Base+0x187c>
   40138:	mov	w8, #0x38                  	// #56
   4013c:	mov	w0, w23
   40140:	madd	x19, x28, x8, x21
   40144:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   40148:	ldrsw	x23, [x19, #20]
   4014c:	and	w21, w0, #0xff
   40150:	lsl	w8, w21, #12
   40154:	sub	w22, w8, w21
   40158:	mov	x0, x23
   4015c:	mov	w1, wzr
   40160:	mov	w2, w22
   40164:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   40168:	cbz	w0, 40680 <aarch64_match_operands_constraint@@Base+0x1854>
   4016c:	mov	x0, x23
   40170:	b	403dc <aarch64_match_operands_constraint@@Base+0x15b0>
   40174:	mov	w8, #0xffffffe0            	// #-32
   40178:	str	w8, [sp, #4]
   4017c:	mov	w8, #0x1f                  	// #31
   40180:	str	w8, [sp]
   40184:	mov	w8, #0x38                  	// #56
   40188:	madd	x8, x28, x8, x21
   4018c:	ldr	w9, [x8, #24]
   40190:	cbnz	w9, 40af4 <aarch64_match_operands_constraint@@Base+0x1cc8>
   40194:	add	x19, x8, #0x10
   40198:	ldrb	w8, [x19, #12]
   4019c:	tbz	w8, #2, 40b14 <aarch64_match_operands_constraint@@Base+0x1ce8>
   401a0:	mov	x0, x26
   401a4:	bl	43260 <aarch64_sve_dupm_mov_immediate_p@@Base+0x290>
   401a8:	ldrsw	x22, [x19, #4]
   401ac:	cbz	w22, 401c0 <aarch64_match_operands_constraint@@Base+0x1394>
   401b0:	mov	w8, #0x38                  	// #56
   401b4:	madd	x8, x28, x8, x21
   401b8:	ldrb	w8, [x8, #36]
   401bc:	tbz	w8, #0, 402f0 <aarch64_match_operands_constraint@@Base+0x14c4>
   401c0:	mov	w8, #0x38                  	// #56
   401c4:	madd	x8, x28, x8, x21
   401c8:	ldrb	w8, [x8, #36]
   401cc:	tbz	w8, #0, 401e4 <aarch64_match_operands_constraint@@Base+0x13b8>
   401d0:	mov	w8, #0x38                  	// #56
   401d4:	madd	x8, x28, x8, x21
   401d8:	ldr	w8, [x8, #32]
   401dc:	cmp	w8, #0xf
   401e0:	b.ne	402f0 <aarch64_match_operands_constraint@@Base+0x14c4>  // b.any
   401e4:	ldr	w8, [sp, #4]
   401e8:	add	w21, w0, #0x1
   401ec:	mov	x0, x22
   401f0:	mul	w23, w21, w8
   401f4:	ldr	w8, [sp]
   401f8:	mov	w1, w23
   401fc:	mul	w24, w21, w8
   40200:	b	403cc <aarch64_match_operands_constraint@@Base+0x15a0>
   40204:	mov	w8, #0x38                  	// #56
   40208:	madd	x8, x28, x8, x21
   4020c:	ldrsw	x21, [x8, #20]
   40210:	mov	w1, #0xfffff000            	// #-4096
   40214:	mov	w2, #0xff8                 	// #4088
   40218:	mov	x0, x21
   4021c:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   40220:	cbz	w0, 40694 <aarch64_match_operands_constraint@@Base+0x1868>
   40224:	mov	w1, #0x8                   	// #8
   40228:	mov	x0, x21
   4022c:	bl	4335c <aarch64_sve_dupm_mov_immediate_p@@Base+0x38c>
   40230:	ldr	x8, [sp, #8]
   40234:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   40238:	mov	w2, #0x8                   	// #8
   4023c:	b	40448 <aarch64_match_operands_constraint@@Base+0x161c>
   40240:	mov	w0, w23
   40244:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   40248:	mov	w8, #0x38                  	// #56
   4024c:	madd	x8, x28, x8, x21
   40250:	ldrsw	x21, [x8, #20]
   40254:	mov	w22, w0
   40258:	mov	w2, #0xff                  	// #255
   4025c:	mov	w1, wzr
   40260:	mov	x0, x21
   40264:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   40268:	cbz	w0, 4027c <aarch64_match_operands_constraint@@Base+0x1450>
   4026c:	and	w1, w22, #0xff
   40270:	mov	x0, x21
   40274:	bl	4335c <aarch64_sve_dupm_mov_immediate_p@@Base+0x38c>
   40278:	cbz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   4027c:	mov	w1, #0xffffff00            	// #-256
   40280:	mov	w2, #0xffffffff            	// #-1
   40284:	mov	x0, x21
   40288:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   4028c:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   40290:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40294:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40298:	add	x0, x0, #0xe80
   4029c:	add	x1, x1, #0xc12
   402a0:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   402a4:	mov	w9, #0x100                 	// #256
   402a8:	mov	w8, #0x38                  	// #56
   402ac:	madd	x8, x28, x8, x21
   402b0:	ldr	w8, [x8, #24]
   402b4:	cbz	w8, 40b54 <aarch64_match_operands_constraint@@Base+0x1d28>
   402b8:	mov	w8, #0x38                  	// #56
   402bc:	madd	x8, x28, x8, x21
   402c0:	ldrb	w8, [x8, #28]
   402c4:	tbz	w8, #2, 40b74 <aarch64_match_operands_constraint@@Base+0x1d48>
   402c8:	mov	w8, #0x38                  	// #56
   402cc:	madd	x8, x28, x8, x21
   402d0:	ldr	w8, [x8, #32]
   402d4:	lsr	w8, w9, w8
   402d8:	tbz	w8, #0, 402f0 <aarch64_match_operands_constraint@@Base+0x14c4>
   402dc:	mov	w8, #0x38                  	// #56
   402e0:	madd	x8, x28, x8, x21
   402e4:	ldr	x8, [x8, #40]
   402e8:	cmp	x8, #0x4
   402ec:	b.cc	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.lo, b.ul, b.last
   402f0:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   402f4:	adrp	x1, 5a000 <fields@@Base+0x3650>
   402f8:	add	x0, x0, #0xe80
   402fc:	add	x1, x1, #0xce4
   40300:	mov	w2, #0x5                   	// #5
   40304:	bl	35e10 <dcgettext@plt>
   40308:	mov	x2, x0
   4030c:	ldr	x0, [sp, #8]
   40310:	mov	w1, w20
   40314:	bl	431b4 <aarch64_sve_dupm_mov_immediate_p@@Base+0x1e4>
   40318:	mov	w22, wzr
   4031c:	mov	w0, w22
   40320:	ldp	x20, x19, [sp, #96]
   40324:	ldp	x22, x21, [sp, #80]
   40328:	ldp	x24, x23, [sp, #64]
   4032c:	ldp	x26, x25, [sp, #48]
   40330:	ldp	x28, x27, [sp, #32]
   40334:	ldp	x29, x30, [sp, #16]
   40338:	add	sp, sp, #0x70
   4033c:	ret
   40340:	mov	w0, w23
   40344:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   40348:	mov	w8, #0x38                  	// #56
   4034c:	madd	x8, x28, x8, x21
   40350:	ldr	x19, [x8, #40]
   40354:	cbz	x19, 40368 <aarch64_match_operands_constraint@@Base+0x153c>
   40358:	and	w0, w0, #0xff
   4035c:	bl	433ac <aarch64_sve_dupm_mov_immediate_p@@Base+0x3dc>
   40360:	cmp	x19, w0, sxtw
   40364:	b.ne	406e0 <aarch64_match_operands_constraint@@Base+0x18b4>  // b.any
   40368:	mov	w8, #0x38                  	// #56
   4036c:	madd	x8, x28, x8, x21
   40370:	ldr	w8, [x8, #32]
   40374:	sub	w8, w8, #0x5
   40378:	cmp	w8, #0x9
   4037c:	b.cs	4038c <aarch64_match_operands_constraint@@Base+0x1560>  // b.hs, b.nlast
   40380:	mov	w9, #0x189                 	// #393
   40384:	lsr	w8, w9, w8
   40388:	tbnz	w8, #0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   4038c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40390:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40394:	add	x0, x0, #0xe80
   40398:	add	x1, x1, #0xc83
   4039c:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   403a0:	mov	w0, w23
   403a4:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   403a8:	mov	w8, #0x38                  	// #56
   403ac:	madd	x8, x28, x8, x21
   403b0:	ldrsw	x22, [x8, #20]
   403b4:	and	w21, w0, #0xff
   403b8:	lsl	w8, w21, #6
   403bc:	neg	w23, w8
   403c0:	sub	w24, w8, w21
   403c4:	mov	x0, x22
   403c8:	mov	w1, w23
   403cc:	mov	w2, w24
   403d0:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   403d4:	cbz	w0, 403fc <aarch64_match_operands_constraint@@Base+0x15d0>
   403d8:	mov	x0, x22
   403dc:	mov	w1, w21
   403e0:	bl	4335c <aarch64_sve_dupm_mov_immediate_p@@Base+0x38c>
   403e4:	ldr	x8, [sp, #8]
   403e8:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   403ec:	mov	x0, x8
   403f0:	mov	w1, w20
   403f4:	mov	w2, w21
   403f8:	b	40514 <aarch64_match_operands_constraint@@Base+0x16e8>
   403fc:	ldr	x0, [sp, #8]
   40400:	mov	w1, w20
   40404:	mov	w2, w23
   40408:	mov	w3, w24
   4040c:	b	406b0 <aarch64_match_operands_constraint@@Base+0x1884>
   40410:	mov	w8, #0x38                  	// #56
   40414:	madd	x8, x28, x8, x21
   40418:	ldrsw	x21, [x8, #20]
   4041c:	mov	w1, #0xfffffc00            	// #-1024
   40420:	mov	w2, #0x3f0                 	// #1008
   40424:	mov	x0, x21
   40428:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   4042c:	cbz	w0, 406a0 <aarch64_match_operands_constraint@@Base+0x1874>
   40430:	mov	w1, #0x10                  	// #16
   40434:	mov	x0, x21
   40438:	bl	4335c <aarch64_sve_dupm_mov_immediate_p@@Base+0x38c>
   4043c:	ldr	x8, [sp, #8]
   40440:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   40444:	mov	w2, #0x10                  	// #16
   40448:	mov	x0, x8
   4044c:	b	40510 <aarch64_match_operands_constraint@@Base+0x16e4>
   40450:	cmp	w20, #0x1
   40454:	b.ne	40cf4 <aarch64_match_operands_constraint@@Base+0x1ec8>  // b.any
   40458:	mov	w8, #0x38                  	// #56
   4045c:	madd	x8, x28, x8, x21
   40460:	ldr	w9, [x8, #24]
   40464:	add	x22, x8, #0x10
   40468:	cbz	w9, 406b8 <aarch64_match_operands_constraint@@Base+0x188c>
   4046c:	ldr	w0, [x22, #4]
   40470:	mov	w2, #0x1e                  	// #30
   40474:	mov	w1, wzr
   40478:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   4047c:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   40480:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40484:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40488:	add	x0, x0, #0xe80
   4048c:	add	x1, x1, #0xc38
   40490:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   40494:	mov	w9, #0x38                  	// #56
   40498:	madd	x9, x28, x9, x21
   4049c:	ldr	w9, [x9, #24]
   404a0:	cbz	w9, 40d14 <aarch64_match_operands_constraint@@Base+0x1ee8>
   404a4:	mov	w9, #0x38                  	// #56
   404a8:	madd	x9, x28, x9, x21
   404ac:	ldrb	w9, [x9, #28]
   404b0:	tbz	w9, #2, 40d34 <aarch64_match_operands_constraint@@Base+0x1f08>
   404b4:	mov	w9, #0x30                  	// #48
   404b8:	madd	x8, x10, x9, x8
   404bc:	ldrb	w8, [x8, #17]
   404c0:	tbnz	w8, #0, 40d54 <aarch64_match_operands_constraint@@Base+0x1f28>
   404c4:	mov	w8, #0x38                  	// #56
   404c8:	madd	x8, x28, x8, x21
   404cc:	ldr	w8, [x8, #32]
   404d0:	cmp	w8, #0x5
   404d4:	b.ne	40d74 <aarch64_match_operands_constraint@@Base+0x1f48>  // b.any
   404d8:	mov	w8, #0x38                  	// #56
   404dc:	madd	x8, x28, x8, x21
   404e0:	ldrb	w8, [x8, #36]
   404e4:	tbz	w8, #0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   404e8:	adrp	x0, 5a000 <fields@@Base+0x3650>
   404ec:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   404f0:	adrp	x3, 5a000 <fields@@Base+0x3650>
   404f4:	add	x0, x0, #0xd2e
   404f8:	add	x1, x1, #0xff6
   404fc:	add	x3, x3, #0x9ee
   40500:	mov	w2, #0x77a                 	// #1914
   40504:	bl	35ef0 <__assert_fail@plt>
   40508:	mov	w2, #0x4                   	// #4
   4050c:	mov	x0, x19
   40510:	mov	w1, w20
   40514:	bl	43374 <aarch64_sve_dupm_mov_immediate_p@@Base+0x3a4>
   40518:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   4051c:	mov	w8, #0x38                  	// #56
   40520:	madd	x8, x28, x8, x21
   40524:	ldr	w8, [x8, #32]
   40528:	cmp	w8, #0x1
   4052c:	b.eq	40568 <aarch64_match_operands_constraint@@Base+0x173c>  // b.none
   40530:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40534:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40538:	add	x0, x0, #0xe80
   4053c:	add	x1, x1, #0xd89
   40540:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   40544:	mov	w8, #0x38                  	// #56
   40548:	madd	x8, x28, x8, x21
   4054c:	ldr	w8, [x8, #32]
   40550:	cbz	w8, 40568 <aarch64_match_operands_constraint@@Base+0x173c>
   40554:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40558:	adrp	x1, 5a000 <fields@@Base+0x3650>
   4055c:	add	x0, x0, #0xe80
   40560:	add	x1, x1, #0xef4
   40564:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   40568:	cmp	w20, #0x1
   4056c:	b.ne	40cd4 <aarch64_match_operands_constraint@@Base+0x1ea8>  // b.any
   40570:	ldrb	w0, [x21, #4]
   40574:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   40578:	mov	w8, w0
   4057c:	ldr	x0, [x27]
   40580:	and	w8, w8, #0xff
   40584:	cmp	w8, #0x8
   40588:	b.ne	405a8 <aarch64_match_operands_constraint@@Base+0x177c>  // b.any
   4058c:	bl	35b90 <aarch64_shrink_expanded_imm8@plt>
   40590:	tbz	w0, #31, 405b8 <aarch64_match_operands_constraint@@Base+0x178c>
   40594:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40598:	adrp	x1, 5a000 <fields@@Base+0x3650>
   4059c:	add	x0, x0, #0xe80
   405a0:	add	x1, x1, #0xf0b
   405a4:	b	40760 <aarch64_match_operands_constraint@@Base+0x1934>
   405a8:	mov	w1, #0xffffff80            	// #-128
   405ac:	mov	w2, #0xff                  	// #255
   405b0:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   405b4:	cbz	w0, 40708 <aarch64_match_operands_constraint@@Base+0x18dc>
   405b8:	mov	w8, #0x38                  	// #56
   405bc:	madd	x8, x28, x8, x21
   405c0:	ldr	w8, [x8, #32]
   405c4:	cbz	w8, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   405c8:	cmp	w8, #0x1
   405cc:	b.eq	40730 <aarch64_match_operands_constraint@@Base+0x1904>  // b.none
   405d0:	cmp	w8, #0x5
   405d4:	b.ne	4062c <aarch64_match_operands_constraint@@Base+0x1800>  // b.any
   405d8:	ldrb	w0, [x21, #4]
   405dc:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   405e0:	mov	w8, #0x38                  	// #56
   405e4:	madd	x8, x28, x8, x21
   405e8:	ldr	x20, [x8, #40]
   405ec:	and	w8, w0, #0xff
   405f0:	lsl	w8, w8, #3
   405f4:	sub	w21, w8, #0x8
   405f8:	mov	x0, x20
   405fc:	mov	w1, wzr
   40600:	mov	w2, w21
   40604:	bl	4326c <aarch64_sve_dupm_mov_immediate_p@@Base+0x29c>
   40608:	cbz	w0, 408b0 <aarch64_match_operands_constraint@@Base+0x1a84>
   4060c:	mov	w1, #0x8                   	// #8
   40610:	mov	x0, x20
   40614:	bl	4335c <aarch64_sve_dupm_mov_immediate_p@@Base+0x38c>
   40618:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   4061c:	ldr	x0, [sp, #8]
   40620:	mov	w1, #0x1                   	// #1
   40624:	mov	w2, #0x8                   	// #8
   40628:	b	40514 <aarch64_match_operands_constraint@@Base+0x16e8>
   4062c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40630:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40634:	add	x0, x0, #0xe80
   40638:	add	x1, x1, #0xd89
   4063c:	b	40760 <aarch64_match_operands_constraint@@Base+0x1934>
   40640:	cbz	w9, 40778 <aarch64_match_operands_constraint@@Base+0x194c>
   40644:	and	x9, x9, #0xffffffff
   40648:	b	40784 <aarch64_match_operands_constraint@@Base+0x1958>
   4064c:	mov	x2, xzr
   40650:	bl	35820 <aarch64_logical_immediate_p@plt>
   40654:	cbnz	w0, 3f800 <aarch64_match_operands_constraint@@Base+0x9d4>
   40658:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   4065c:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40660:	add	x0, x0, #0xe80
   40664:	add	x1, x1, #0xca1
   40668:	mov	w2, #0x5                   	// #5
   4066c:	bl	35e10 <dcgettext@plt>
   40670:	mov	x2, x0
   40674:	mov	w1, #0x1                   	// #1
   40678:	mov	x0, x19
   4067c:	b	40314 <aarch64_match_operands_constraint@@Base+0x14e8>
   40680:	ldr	x0, [sp, #8]
   40684:	mov	w1, w20
   40688:	mov	w2, wzr
   4068c:	mov	w3, w22
   40690:	b	406b0 <aarch64_match_operands_constraint@@Base+0x1884>
   40694:	mov	w2, #0xfffff000            	// #-4096
   40698:	mov	w3, #0xff8                 	// #4088
   4069c:	b	406a8 <aarch64_match_operands_constraint@@Base+0x187c>
   406a0:	mov	w2, #0xfffffc00            	// #-1024
   406a4:	mov	w3, #0x3f0                 	// #1008
   406a8:	ldr	x0, [sp, #8]
   406ac:	mov	w1, w20
   406b0:	bl	432f8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x328>
   406b4:	b	40318 <aarch64_match_operands_constraint@@Base+0x14ec>
   406b8:	ldr	w8, [x25, #32]
   406bc:	sub	x23, x28, #0x1
   406c0:	cmp	w8, #0x25
   406c4:	b.ne	407fc <aarch64_match_operands_constraint@@Base+0x19d0>  // b.any
   406c8:	mov	x0, x25
   406cc:	bl	432ec <aarch64_sve_dupm_mov_immediate_p@@Base+0x31c>
   406d0:	cmp	w0, #0x1
   406d4:	b.ne	40854 <aarch64_match_operands_constraint@@Base+0x1a28>  // b.any
   406d8:	mov	w19, #0x1                   	// #1
   406dc:	b	40864 <aarch64_match_operands_constraint@@Base+0x1a38>
   406e0:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   406e4:	adrp	x1, 5a000 <fields@@Base+0x3650>
   406e8:	add	x0, x0, #0xe80
   406ec:	add	x1, x1, #0xc6e
   406f0:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   406f4:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   406f8:	adrp	x1, 5a000 <fields@@Base+0x3650>
   406fc:	add	x0, x0, #0xe80
   40700:	add	x1, x1, #0xdea
   40704:	b	40760 <aarch64_match_operands_constraint@@Base+0x1934>
   40708:	ldr	x0, [sp, #8]
   4070c:	mov	w1, #0x1                   	// #1
   40710:	mov	w2, #0xffffff80            	// #-128
   40714:	mov	w3, #0xff                  	// #255
   40718:	b	3f7c4 <aarch64_match_operands_constraint@@Base+0x998>
   4071c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40720:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40724:	add	x0, x0, #0xe80
   40728:	add	x1, x1, #0xda0
   4072c:	b	40300 <aarch64_match_operands_constraint@@Base+0x14d4>
   40730:	mov	w8, #0x38                  	// #56
   40734:	madd	x8, x28, x8, x21
   40738:	ldr	x8, [x8, #40]
   4073c:	mov	w22, #0x1                   	// #1
   40740:	cmp	x8, #0x8
   40744:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   40748:	cmp	x8, #0x10
   4074c:	b.eq	4031c <aarch64_match_operands_constraint@@Base+0x14f0>  // b.none
   40750:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40754:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40758:	add	x0, x0, #0xe80
   4075c:	add	x1, x1, #0xf27
   40760:	mov	w2, #0x5                   	// #5
   40764:	bl	35e10 <dcgettext@plt>
   40768:	mov	x2, x0
   4076c:	ldr	x0, [sp, #8]
   40770:	mov	w1, #0x1                   	// #1
   40774:	b	40314 <aarch64_match_operands_constraint@@Base+0x14e8>
   40778:	tst	x8, #0xff
   4077c:	b.eq	408bc <aarch64_match_operands_constraint@@Base+0x1a90>  // b.none
   40780:	mov	x9, xzr
   40784:	and	x10, x0, #0xff
   40788:	lsl	x10, x10, #2
   4078c:	mov	x11, #0xffffffffffffffff    	// #-1
   40790:	lsl	x11, x11, x10
   40794:	lsl	x10, x11, x10
   40798:	mvn	x10, x10
   4079c:	lsr	x9, x10, x9
   407a0:	bics	xzr, x8, x9
   407a4:	b.eq	407b4 <aarch64_match_operands_constraint@@Base+0x1988>  // b.none
   407a8:	orn	x10, x8, x9
   407ac:	cmp	x10, x8
   407b0:	b.ne	407d8 <aarch64_match_operands_constraint@@Base+0x19ac>  // b.any
   407b4:	sub	x8, x8, x26
   407b8:	and	x8, x9, x8
   407bc:	cmp	x8, #0x100
   407c0:	b.cc	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.lo, b.ul, b.last
   407c4:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   407c8:	adrp	x1, 5a000 <fields@@Base+0x3650>
   407cc:	add	x0, x0, #0xe80
   407d0:	add	x1, x1, #0xfd1
   407d4:	b	407e8 <aarch64_match_operands_constraint@@Base+0x19bc>
   407d8:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   407dc:	adrp	x1, 5a000 <fields@@Base+0x3650>
   407e0:	add	x0, x0, #0xe80
   407e4:	add	x1, x1, #0xfae
   407e8:	mov	w2, #0x5                   	// #5
   407ec:	bl	35e10 <dcgettext@plt>
   407f0:	mov	x2, x0
   407f4:	mov	x0, x19
   407f8:	b	40310 <aarch64_match_operands_constraint@@Base+0x14e4>
   407fc:	mov	w8, #0x38                  	// #56
   40800:	madd	x19, x23, x8, x21
   40804:	ldrh	w8, [x19, #16]
   40808:	ldrb	w0, [x19, #4]
   4080c:	ubfx	w21, w8, #5, #3
   40810:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   40814:	ldrb	w8, [x19, #4]
   40818:	and	w9, w0, #0xff
   4081c:	mul	w19, w21, w9
   40820:	mov	w0, w8
   40824:	bl	35d20 <aarch64_get_qualifier_nelem@plt>
   40828:	ldr	x24, [sp, #8]
   4082c:	b	40878 <aarch64_match_operands_constraint@@Base+0x1a4c>
   40830:	mov	w1, #0x1                   	// #1
   40834:	mov	x0, x19
   40838:	mov	w2, w20
   4083c:	b	3f9a4 <aarch64_match_operands_constraint@@Base+0xb78>
   40840:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40844:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40848:	add	x0, x0, #0xe80
   4084c:	add	x1, x1, #0xe10
   40850:	b	40668 <aarch64_match_operands_constraint@@Base+0x183c>
   40854:	mov	w8, #0x38                  	// #56
   40858:	madd	x8, x23, x8, x21
   4085c:	ldrh	w8, [x8, #16]
   40860:	ubfx	w19, w8, #5, #3
   40864:	mov	w8, #0x38                  	// #56
   40868:	madd	x8, x23, x8, x21
   4086c:	ldrb	w0, [x8, #4]
   40870:	ldr	x24, [sp, #8]
   40874:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   40878:	ldr	w8, [x22, #4]
   4087c:	and	w9, w0, #0xff
   40880:	mul	w9, w19, w9
   40884:	cmp	w9, w8
   40888:	b.eq	3f800 <aarch64_match_operands_constraint@@Base+0x9d4>  // b.none
   4088c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   40890:	adrp	x1, 5a000 <fields@@Base+0x3650>
   40894:	add	x0, x0, #0xe80
   40898:	add	x1, x1, #0xc50
   4089c:	mov	w2, #0x5                   	// #5
   408a0:	bl	35e10 <dcgettext@plt>
   408a4:	mov	x2, x0
   408a8:	mov	x0, x24
   408ac:	b	40310 <aarch64_match_operands_constraint@@Base+0x14e4>
   408b0:	ldr	x0, [sp, #8]
   408b4:	mov	w1, #0x1                   	// #1
   408b8:	b	3f63c <aarch64_match_operands_constraint@@Base+0x810>
   408bc:	add	x9, x8, #0xff
   408c0:	cmp	x8, #0x0
   408c4:	csel	x8, x9, x8, lt  // lt = tstop
   408c8:	asr	x8, x8, #8
   408cc:	mov	w9, #0x8                   	// #8
   408d0:	b	40784 <aarch64_match_operands_constraint@@Base+0x1958>
   408d4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   408d8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   408dc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   408e0:	add	x0, x0, #0x9b4
   408e4:	add	x1, x1, #0xff6
   408e8:	add	x3, x3, #0x9ee
   408ec:	mov	w2, #0x5b3                 	// #1459
   408f0:	bl	35ef0 <__assert_fail@plt>
   408f4:	adrp	x0, 57000 <fields@@Base+0x650>
   408f8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   408fc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40900:	add	x0, x0, #0x4f5
   40904:	add	x1, x1, #0xff6
   40908:	add	x3, x3, #0x9ee
   4090c:	mov	w2, #0xa47                 	// #2631
   40910:	bl	35ef0 <__assert_fail@plt>
   40914:	adrp	x0, 5b000 <fields@@Base+0x4650>
   40918:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   4091c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40920:	add	x0, x0, #0xbd
   40924:	add	x1, x1, #0xff6
   40928:	add	x3, x3, #0x9ee
   4092c:	mov	w2, #0xa06                 	// #2566
   40930:	bl	35ef0 <__assert_fail@plt>
   40934:	adrp	x0, 5b000 <fields@@Base+0x4650>
   40938:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   4093c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40940:	add	x0, x0, #0xed
   40944:	add	x1, x1, #0xff6
   40948:	add	x3, x3, #0x9ee
   4094c:	mov	w2, #0xa2e                 	// #2606
   40950:	bl	35ef0 <__assert_fail@plt>
   40954:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40958:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   4095c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40960:	add	x0, x0, #0xaca
   40964:	add	x1, x1, #0xff6
   40968:	add	x3, x3, #0x9ee
   4096c:	mov	w2, #0x5cf                 	// #1487
   40970:	bl	35ef0 <__assert_fail@plt>
   40974:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40978:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   4097c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40980:	add	x0, x0, #0xd74
   40984:	add	x1, x1, #0xff6
   40988:	add	x3, x3, #0x9ee
   4098c:	mov	w2, #0x7ea                 	// #2026
   40990:	bl	35ef0 <__assert_fail@plt>
   40994:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40998:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   4099c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   409a0:	add	x0, x0, #0xa77
   409a4:	add	x1, x1, #0xff6
   409a8:	add	x3, x3, #0x9ee
   409ac:	mov	w2, #0x5bb                 	// #1467
   409b0:	bl	35ef0 <__assert_fail@plt>
   409b4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   409b8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   409bc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   409c0:	add	x0, x0, #0xb64
   409c4:	add	x1, x1, #0xff6
   409c8:	add	x3, x3, #0x9ee
   409cc:	mov	w2, #0x5fa                 	// #1530
   409d0:	bl	35ef0 <__assert_fail@plt>
   409d4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   409d8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   409dc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   409e0:	add	x0, x0, #0xcb9
   409e4:	add	x1, x1, #0xff6
   409e8:	add	x3, x3, #0x9ee
   409ec:	mov	w2, #0x78c                 	// #1932
   409f0:	bl	35ef0 <__assert_fail@plt>
   409f4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   409f8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   409fc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40a00:	add	x0, x0, #0xcd2
   40a04:	add	x1, x1, #0xff6
   40a08:	add	x3, x3, #0x9ee
   40a0c:	mov	w2, #0x78d                 	// #1933
   40a10:	bl	35ef0 <__assert_fail@plt>
   40a14:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40a18:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40a1c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40a20:	add	x0, x0, #0xd74
   40a24:	add	x1, x1, #0xff6
   40a28:	add	x3, x3, #0x9ee
   40a2c:	mov	w2, #0x7df                 	// #2015
   40a30:	bl	35ef0 <__assert_fail@plt>
   40a34:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40a38:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40a3c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40a40:	add	x0, x0, #0xe35
   40a44:	add	x1, x1, #0xff6
   40a48:	add	x3, x3, #0x9ee
   40a4c:	mov	w2, #0x86f                 	// #2159
   40a50:	bl	35ef0 <__assert_fail@plt>
   40a54:	adrp	x0, 5b000 <fields@@Base+0x4650>
   40a58:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40a5c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40a60:	add	x0, x0, #0x166
   40a64:	add	x1, x1, #0xff6
   40a68:	add	x3, x3, #0x9ee
   40a6c:	mov	w2, #0xa67                 	// #2663
   40a70:	bl	35ef0 <__assert_fail@plt>
   40a74:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40a78:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40a7c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40a80:	add	x0, x0, #0xcb8
   40a84:	add	x1, x1, #0xff6
   40a88:	add	x3, x3, #0x9ee
   40a8c:	mov	w2, #0x753                 	// #1875
   40a90:	bl	35ef0 <__assert_fail@plt>
   40a94:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40a98:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40a9c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40aa0:	add	x0, x0, #0xcd2
   40aa4:	add	x1, x1, #0xff6
   40aa8:	add	x3, x3, #0x9ee
   40aac:	mov	w2, #0x754                 	// #1876
   40ab0:	bl	35ef0 <__assert_fail@plt>
   40ab4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40ab8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40abc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40ac0:	add	x0, x0, #0xbf8
   40ac4:	add	x1, x1, #0xff6
   40ac8:	add	x3, x3, #0x9ee
   40acc:	mov	w2, #0x658                 	// #1624
   40ad0:	bl	35ef0 <__assert_fail@plt>
   40ad4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40ad8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40adc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40ae0:	add	x0, x0, #0xe35
   40ae4:	add	x1, x1, #0xff6
   40ae8:	add	x3, x3, #0x9ee
   40aec:	mov	w2, #0x88d                 	// #2189
   40af0:	bl	35ef0 <__assert_fail@plt>
   40af4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40af8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40afc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40b00:	add	x0, x0, #0xcb8
   40b04:	add	x1, x1, #0xff6
   40b08:	add	x3, x3, #0x9ee
   40b0c:	mov	w2, #0x728                 	// #1832
   40b10:	bl	35ef0 <__assert_fail@plt>
   40b14:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40b18:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40b1c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40b20:	add	x0, x0, #0xcd2
   40b24:	add	x1, x1, #0xff6
   40b28:	add	x3, x3, #0x9ee
   40b2c:	mov	w2, #0x729                 	// #1833
   40b30:	bl	35ef0 <__assert_fail@plt>
   40b34:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40b38:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40b3c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40b40:	add	x0, x0, #0xe3f
   40b44:	add	x1, x1, #0xff6
   40b48:	add	x3, x3, #0x9ee
   40b4c:	mov	w2, #0x899                 	// #2201
   40b50:	bl	35ef0 <__assert_fail@plt>
   40b54:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40b58:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40b5c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40b60:	add	x0, x0, #0xcb9
   40b64:	add	x1, x1, #0xff6
   40b68:	add	x3, x3, #0x9ee
   40b6c:	mov	w2, #0x7b5                 	// #1973
   40b70:	bl	35ef0 <__assert_fail@plt>
   40b74:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40b78:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40b7c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40b80:	add	x0, x0, #0xcd2
   40b84:	add	x1, x1, #0xff6
   40b88:	add	x3, x3, #0x9ee
   40b8c:	mov	w2, #0x7b6                 	// #1974
   40b90:	bl	35ef0 <__assert_fail@plt>
   40b94:	adrp	x0, 58000 <fields@@Base+0x1650>
   40b98:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40b9c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40ba0:	add	x0, x0, #0xd9c
   40ba4:	add	x1, x1, #0xff6
   40ba8:	add	x3, x3, #0x9ee
   40bac:	mov	w2, #0x913                 	// #2323
   40bb0:	bl	35ef0 <__assert_fail@plt>
   40bb4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40bb8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40bbc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40bc0:	add	x0, x0, #0xdbd
   40bc4:	add	x1, x1, #0xff6
   40bc8:	add	x3, x3, #0x9ee
   40bcc:	mov	w2, #0x81e                 	// #2078
   40bd0:	bl	35ef0 <__assert_fail@plt>
   40bd4:	adrp	x0, 5b000 <fields@@Base+0x4650>
   40bd8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40bdc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40be0:	add	x0, x0, #0x188
   40be4:	add	x1, x1, #0xff6
   40be8:	add	x3, x3, #0x9ee
   40bec:	mov	w2, #0x96d                 	// #2413
   40bf0:	bl	35ef0 <__assert_fail@plt>
   40bf4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40bf8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40bfc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40c00:	add	x0, x0, #0xfee
   40c04:	add	x1, x1, #0xff6
   40c08:	add	x3, x3, #0x9ee
   40c0c:	mov	w2, #0x9a9                 	// #2473
   40c10:	bl	35ef0 <__assert_fail@plt>
   40c14:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40c18:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40c1c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40c20:	add	x0, x0, #0xfee
   40c24:	add	x1, x1, #0xff6
   40c28:	add	x3, x3, #0x9ee
   40c2c:	mov	w2, #0x9b3                 	// #2483
   40c30:	bl	35ef0 <__assert_fail@plt>
   40c34:	adrp	x0, 5b000 <fields@@Base+0x4650>
   40c38:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40c3c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40c40:	add	x0, x0, #0x97
   40c44:	add	x1, x1, #0xff6
   40c48:	add	x3, x3, #0x9ee
   40c4c:	mov	w2, #0x9dd                 	// #2525
   40c50:	bl	35ef0 <__assert_fail@plt>
   40c54:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   40c58:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40c5c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40c60:	add	x0, x0, #0xf04
   40c64:	add	x1, x1, #0xff6
   40c68:	add	x3, x3, #0x9ee
   40c6c:	mov	w2, #0x844                 	// #2116
   40c70:	bl	35ef0 <__assert_fail@plt>
   40c74:	adrp	x0, 58000 <fields@@Base+0x1650>
   40c78:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40c7c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40c80:	add	x0, x0, #0xd9c
   40c84:	add	x1, x1, #0xff6
   40c88:	add	x3, x3, #0x9ee
   40c8c:	mov	w2, #0x85b                 	// #2139
   40c90:	bl	35ef0 <__assert_fail@plt>
   40c94:	adrp	x0, 57000 <fields@@Base+0x650>
   40c98:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40c9c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40ca0:	add	x0, x0, #0x501
   40ca4:	add	x1, x1, #0xff6
   40ca8:	add	x3, x3, #0x9ee
   40cac:	mov	w2, #0x8d8                 	// #2264
   40cb0:	bl	35ef0 <__assert_fail@plt>
   40cb4:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40cb8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40cbc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40cc0:	add	x0, x0, #0xfee
   40cc4:	add	x1, x1, #0xff6
   40cc8:	add	x3, x3, #0x9ee
   40ccc:	mov	w2, #0x99f                 	// #2463
   40cd0:	bl	35ef0 <__assert_fail@plt>
   40cd4:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   40cd8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40cdc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40ce0:	add	x0, x0, #0xf04
   40ce4:	add	x1, x1, #0xff6
   40ce8:	add	x3, x3, #0x9ee
   40cec:	mov	w2, #0x917                 	// #2327
   40cf0:	bl	35ef0 <__assert_fail@plt>
   40cf4:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   40cf8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40cfc:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40d00:	add	x0, x0, #0xf04
   40d04:	add	x1, x1, #0xff6
   40d08:	add	x3, x3, #0x9ee
   40d0c:	mov	w2, #0x6b3                 	// #1715
   40d10:	bl	35ef0 <__assert_fail@plt>
   40d14:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40d18:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40d1c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40d20:	add	x0, x0, #0xcb9
   40d24:	add	x1, x1, #0xff6
   40d28:	add	x3, x3, #0x9ee
   40d2c:	mov	w2, #0x776                 	// #1910
   40d30:	bl	35ef0 <__assert_fail@plt>
   40d34:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40d38:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40d3c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40d40:	add	x0, x0, #0xcd2
   40d44:	add	x1, x1, #0xff6
   40d48:	add	x3, x3, #0x9ee
   40d4c:	mov	w2, #0x777                 	// #1911
   40d50:	bl	35ef0 <__assert_fail@plt>
   40d54:	adrp	x0, 5a000 <fields@@Base+0x3650>
   40d58:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40d5c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40d60:	add	x0, x0, #0xcfc
   40d64:	add	x1, x1, #0xff6
   40d68:	add	x3, x3, #0x9ee
   40d6c:	mov	w2, #0x778                 	// #1912
   40d70:	bl	35ef0 <__assert_fail@plt>
   40d74:	adrp	x0, 5b000 <fields@@Base+0x4650>
   40d78:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   40d7c:	adrp	x3, 5a000 <fields@@Base+0x3650>
   40d80:	add	x0, x0, #0x188
   40d84:	add	x1, x1, #0xff6
   40d88:	add	x3, x3, #0x9ee
   40d8c:	mov	w2, #0x779                 	// #1913
   40d90:	bl	35ef0 <__assert_fail@plt>

0000000000040d94 <aarch64_replace_opcode@@Base>:
   40d94:	mov	x8, x0
   40d98:	ldr	x0, [x0, #8]
   40d9c:	mov	x9, xzr
   40da0:	str	x1, [x8, #8]
   40da4:	add	x10, x1, #0x20
   40da8:	add	x8, x8, #0x18
   40dac:	ldr	w11, [x10, x9]
   40db0:	str	w11, [x8]
   40db4:	ldr	w11, [x10, x9]
   40db8:	cbz	w11, 40dcc <aarch64_replace_opcode@@Base+0x38>
   40dbc:	add	x9, x9, #0x4
   40dc0:	cmp	x9, #0x18
   40dc4:	add	x8, x8, #0x38
   40dc8:	b.ne	40dac <aarch64_replace_opcode@@Base+0x18>  // b.any
   40dcc:	ret

0000000000040dd0 <aarch64_operand_index@@Base>:
   40dd0:	mov	x8, x0
   40dd4:	mov	x0, xzr
   40dd8:	ldr	w9, [x8, x0, lsl #2]
   40ddc:	cmp	w9, w1
   40de0:	b.eq	40df8 <aarch64_operand_index@@Base+0x28>  // b.none
   40de4:	cbz	w9, 40df4 <aarch64_operand_index@@Base+0x24>
   40de8:	add	x0, x0, #0x1
   40dec:	cmp	x0, #0x6
   40df0:	b.ne	40dd8 <aarch64_operand_index@@Base+0x8>  // b.any
   40df4:	mov	w0, #0xffffffff            	// #-1
   40df8:	ret

0000000000040dfc <aarch64_print_operand@@Base>:
   40dfc:	sub	sp, sp, #0x80
   40e00:	mov	w8, #0x38                  	// #56
   40e04:	stp	x24, x23, [sp, #80]
   40e08:	stp	x22, x21, [sp, #96]
   40e0c:	stp	x20, x19, [sp, #112]
   40e10:	mov	w24, w5
   40e14:	mov	x21, x4
   40e18:	mov	x23, x3
   40e1c:	mov	x19, x1
   40e20:	mov	x20, x0
   40e24:	smaddl	x22, w5, w8, x4
   40e28:	stp	x29, x30, [sp, #32]
   40e2c:	stp	x28, x27, [sp, #48]
   40e30:	stp	x26, x25, [sp, #64]
   40e34:	add	x29, sp, #0x20
   40e38:	strb	wzr, [x0]
   40e3c:	cbz	x6, 40e44 <aarch64_print_operand@@Base+0x48>
   40e40:	str	wzr, [x6]
   40e44:	ldr	w25, [x22]
   40e48:	sub	w8, w25, #0x1
   40e4c:	cmp	w8, #0xce
   40e50:	b.hi	41ad0 <aarch64_print_operand@@Base+0xcd4>  // b.pmore
   40e54:	adrp	x9, 56000 <xexit@@Base+0x21bc>
   40e58:	add	x9, x9, #0x6b2
   40e5c:	adr	x10, 40e70 <aarch64_print_operand@@Base+0x74>
   40e60:	ldrh	w11, [x9, x8, lsl #1]
   40e64:	add	x10, x10, x11, lsl #2
   40e68:	sxtw	x26, w24
   40e6c:	br	x10
   40e70:	mov	w8, #0x38                  	// #56
   40e74:	madd	x8, x26, x8, x21
   40e78:	ldr	x3, [x8, #16]
   40e7c:	adrp	x2, 57000 <fields@@Base+0x650>
   40e80:	add	x2, x2, #0x5f0
   40e84:	b	41964 <aarch64_print_operand@@Base+0xb68>
   40e88:	mov	w8, #0x38                  	// #56
   40e8c:	madd	x8, x26, x8, x21
   40e90:	ldr	w0, [x8, #16]
   40e94:	mov	w1, #0x1                   	// #1
   40e98:	bl	41f58 <aarch64_print_operand@@Base+0x115c>
   40e9c:	mov	x3, x0
   40ea0:	mov	x0, x20
   40ea4:	mov	x1, x19
   40ea8:	mov	x2, x22
   40eac:	bl	42128 <aarch64_print_operand@@Base+0x132c>
   40eb0:	b	41970 <aarch64_print_operand@@Base+0xb74>
   40eb4:	mov	w8, #0x38                  	// #56
   40eb8:	madd	x21, x26, x8, x21
   40ebc:	ldrb	w0, [x21, #4]
   40ec0:	bl	35810 <aarch64_get_qualifier_name@plt>
   40ec4:	ldr	w4, [x21, #16]
   40ec8:	adrp	x2, 60000 <fields@@Base+0x9650>
   40ecc:	mov	x3, x0
   40ed0:	add	x2, x2, #0x9cc
   40ed4:	mov	x0, x20
   40ed8:	mov	x1, x19
   40edc:	bl	357a0 <snprintf@plt>
   40ee0:	b	41970 <aarch64_print_operand@@Base+0xb74>
   40ee4:	mov	w8, #0x38                  	// #56
   40ee8:	madd	x21, x26, x8, x21
   40eec:	ldr	w0, [x21, #16]
   40ef0:	mov	w1, #0x1                   	// #1
   40ef4:	bl	41f58 <aarch64_print_operand@@Base+0x115c>
   40ef8:	ldr	w8, [x21, #20]
   40efc:	ldrb	w1, [x21, #4]
   40f00:	mov	x21, x0
   40f04:	mov	w0, w8
   40f08:	bl	420cc <aarch64_print_operand@@Base+0x12d0>
   40f0c:	b	40f30 <aarch64_print_operand@@Base+0x134>
   40f10:	mov	w8, #0x38                  	// #56
   40f14:	madd	x8, x26, x8, x21
   40f18:	ldr	w0, [x8, #16]
   40f1c:	mov	w1, #0x1                   	// #1
   40f20:	bl	41f58 <aarch64_print_operand@@Base+0x115c>
   40f24:	mov	x21, x0
   40f28:	mov	x0, x22
   40f2c:	bl	4207c <aarch64_print_operand@@Base+0x1280>
   40f30:	mov	x4, x0
   40f34:	mov	x0, x20
   40f38:	mov	x1, x19
   40f3c:	mov	x2, x22
   40f40:	mov	x3, x21
   40f44:	bl	41f78 <aarch64_print_operand@@Base+0x117c>
   40f48:	b	41970 <aarch64_print_operand@@Base+0xb74>
   40f4c:	cmp	w25, #0x9
   40f50:	b.ne	410d8 <aarch64_print_operand@@Base+0x2dc>  // b.any
   40f54:	mov	w8, #0x38                  	// #56
   40f58:	madd	x8, x26, x8, x21
   40f5c:	ldrb	w8, [x8, #48]
   40f60:	tbnz	w8, #1, 41104 <aarch64_print_operand@@Base+0x308>
   40f64:	b	41970 <aarch64_print_operand@@Base+0xb74>
   40f68:	mov	w8, #0x38                  	// #56
   40f6c:	madd	x8, x26, x8, x21
   40f70:	ldrb	w0, [x8, #4]
   40f74:	sub	w8, w0, #0x17
   40f78:	cmp	w8, #0x2
   40f7c:	b.cs	411b0 <aarch64_print_operand@@Base+0x3b4>  // b.hs, b.nlast
   40f80:	mov	w8, #0x38                  	// #56
   40f84:	madd	x8, x26, x8, x21
   40f88:	ldr	w21, [x8, #16]
   40f8c:	bl	35810 <aarch64_get_qualifier_name@plt>
   40f90:	adrp	x2, 57000 <fields@@Base+0x650>
   40f94:	mov	x4, x0
   40f98:	add	x2, x2, #0x53d
   40f9c:	b	412f8 <aarch64_print_operand@@Base+0x4fc>
   40fa0:	mov	w8, #0x38                  	// #56
   40fa4:	madd	x8, x26, x8, x21
   40fa8:	ldrb	w0, [x8, #4]
   40fac:	ldr	w21, [x8, #16]
   40fb0:	cbz	w0, 41278 <aarch64_print_operand@@Base+0x47c>
   40fb4:	bl	35810 <aarch64_get_qualifier_name@plt>
   40fb8:	adrp	x2, 57000 <fields@@Base+0x650>
   40fbc:	mov	x4, x0
   40fc0:	add	x2, x2, #0x54f
   40fc4:	b	412f8 <aarch64_print_operand@@Base+0x4fc>
   40fc8:	mov	x0, x23
   40fcc:	mov	w1, w24
   40fd0:	bl	41c30 <aarch64_print_operand@@Base+0xe34>
   40fd4:	cmp	w0, #0x1
   40fd8:	b.ne	40ff8 <aarch64_print_operand@@Base+0x1fc>  // b.any
   40fdc:	mov	w8, #0x38                  	// #56
   40fe0:	madd	x8, x26, x8, x21
   40fe4:	ldr	x22, [x8, #16]
   40fe8:	mov	x0, x23
   40fec:	bl	41c48 <aarch64_print_operand@@Base+0xe4c>
   40ff0:	cmp	x22, w0, uxtw
   40ff4:	b.eq	41970 <aarch64_print_operand@@Base+0xb74>  // b.none
   40ff8:	mov	w8, #0x38                  	// #56
   40ffc:	madd	x8, x26, x8, x21
   41000:	ldr	w3, [x8, #16]
   41004:	adrp	x2, 57000 <fields@@Base+0x650>
   41008:	add	x2, x2, #0x633
   4100c:	b	41338 <aarch64_print_operand@@Base+0x53c>
   41010:	mov	w8, #0x38                  	// #56
   41014:	madd	x8, x26, x8, x21
   41018:	ldr	x8, [x8, #16]
   4101c:	adrp	x2, 69000 <fields@@Base+0x12650>
   41020:	add	x2, x2, #0x199
   41024:	ldr	x3, [x8]
   41028:	b	41964 <aarch64_print_operand@@Base+0xb68>
   4102c:	mov	w8, #0x38                  	// #56
   41030:	madd	x8, x26, x8, x21
   41034:	ldr	x4, [x8, #40]
   41038:	ldr	x3, [x8, #16]
   4103c:	cbz	x4, 4195c <aarch64_print_operand@@Base+0xb60>
   41040:	adrp	x2, 57000 <fields@@Base+0x650>
   41044:	add	x2, x2, #0x5f5
   41048:	b	41428 <aarch64_print_operand@@Base+0x62c>
   4104c:	mov	w8, #0x38                  	// #56
   41050:	madd	x22, x26, x8, x21
   41054:	ldrb	w0, [x22, #4]
   41058:	ldr	w21, [x22, #16]
   4105c:	bl	35810 <aarch64_get_qualifier_name@plt>
   41060:	ldr	x5, [x22, #24]
   41064:	adrp	x2, 57000 <fields@@Base+0x650>
   41068:	mov	x4, x0
   4106c:	add	x2, x2, #0x556
   41070:	b	410c4 <aarch64_print_operand@@Base+0x2c8>
   41074:	mov	w8, #0x38                  	// #56
   41078:	madd	x8, x26, x8, x21
   4107c:	ldrb	w1, [x8, #4]
   41080:	sub	w8, w1, #0x1
   41084:	cmp	w8, #0x4
   41088:	b.cs	41b30 <aarch64_print_operand@@Base+0xd34>  // b.hs, b.nlast
   4108c:	mov	w8, #0x38                  	// #56
   41090:	madd	x8, x26, x8, x21
   41094:	ldr	w0, [x8, #16]
   41098:	mov	w2, #0x1                   	// #1
   4109c:	b	4112c <aarch64_print_operand@@Base+0x330>
   410a0:	mov	w8, #0x38                  	// #56
   410a4:	madd	x22, x26, x8, x21
   410a8:	ldrb	w0, [x22, #4]
   410ac:	ldr	w21, [x22, #16]
   410b0:	bl	35810 <aarch64_get_qualifier_name@plt>
   410b4:	ldr	x5, [x22, #24]
   410b8:	adrp	x2, 57000 <fields@@Base+0x650>
   410bc:	mov	x4, x0
   410c0:	add	x2, x2, #0x524
   410c4:	mov	x0, x20
   410c8:	mov	x1, x19
   410cc:	mov	w3, w21
   410d0:	bl	357a0 <snprintf@plt>
   410d4:	b	41970 <aarch64_print_operand@@Base+0xb74>
   410d8:	mov	x0, x23
   410dc:	mov	w1, w24
   410e0:	bl	41c30 <aarch64_print_operand@@Base+0xe34>
   410e4:	cbz	w0, 41104 <aarch64_print_operand@@Base+0x308>
   410e8:	mov	w8, #0x38                  	// #56
   410ec:	madd	x8, x26, x8, x21
   410f0:	ldr	w22, [x8, #16]
   410f4:	mov	x0, x23
   410f8:	bl	41c48 <aarch64_print_operand@@Base+0xe4c>
   410fc:	cmp	w22, w0
   41100:	b.eq	41970 <aarch64_print_operand@@Base+0xb74>  // b.none
   41104:	mov	w8, #0x38                  	// #56
   41108:	madd	x8, x26, x8, x21
   4110c:	ldrb	w1, [x8, #4]
   41110:	sub	w8, w1, #0x1
   41114:	cmp	w8, #0x2
   41118:	b.cs	41b10 <aarch64_print_operand@@Base+0xd14>  // b.hs, b.nlast
   4111c:	mov	w8, #0x38                  	// #56
   41120:	madd	x8, x26, x8, x21
   41124:	ldr	w0, [x8, #16]
   41128:	mov	w2, wzr
   4112c:	bl	41c54 <aarch64_print_operand@@Base+0xe58>
   41130:	adrp	x2, 69000 <fields@@Base+0x12650>
   41134:	mov	x3, x0
   41138:	add	x2, x2, #0x199
   4113c:	b	41964 <aarch64_print_operand@@Base+0xb68>
   41140:	mov	w8, #0x38                  	// #56
   41144:	madd	x8, x26, x8, x21
   41148:	ldr	w0, [x8, #16]
   4114c:	ldrb	w1, [x8, #4]
   41150:	bl	420cc <aarch64_print_operand@@Base+0x12d0>
   41154:	b	40e9c <aarch64_print_operand@@Base+0xa0>
   41158:	mov	w8, #0x38                  	// #56
   4115c:	madd	x8, x26, x8, x21
   41160:	ldrb	w0, [x8, #4]
   41164:	ldr	w21, [x8, #16]
   41168:	bl	35810 <aarch64_get_qualifier_name@plt>
   4116c:	adrp	x2, 57000 <fields@@Base+0x650>
   41170:	mov	x4, x0
   41174:	add	x2, x2, #0x51d
   41178:	b	412f8 <aarch64_print_operand@@Base+0x4fc>
   4117c:	mov	w8, #0x38                  	// #56
   41180:	madd	x8, x26, x8, x21
   41184:	ldr	x8, [x8, #16]
   41188:	cbz	x6, 41194 <aarch64_print_operand@@Base+0x398>
   4118c:	mov	w9, #0x1                   	// #1
   41190:	str	w9, [x6]
   41194:	add	x3, x8, x2
   41198:	cbz	x7, 4195c <aarch64_print_operand@@Base+0xb60>
   4119c:	str	x3, [x7]
   411a0:	b	4195c <aarch64_print_operand@@Base+0xb60>
   411a4:	adrp	x3, 6a000 <fields@@Base+0x13650>
   411a8:	add	x3, x3, #0xf50
   411ac:	b	413e0 <aarch64_print_operand@@Base+0x5e4>
   411b0:	mov	w8, #0x38                  	// #56
   411b4:	madd	x8, x26, x8, x21
   411b8:	cbnz	w0, 412e4 <aarch64_print_operand@@Base+0x4e8>
   411bc:	ldr	w3, [x8, #16]
   411c0:	adrp	x2, 57000 <fields@@Base+0x650>
   411c4:	add	x2, x2, #0x539
   411c8:	b	41338 <aarch64_print_operand@@Base+0x53c>
   411cc:	mov	w8, #0x38                  	// #56
   411d0:	madd	x22, x26, x8, x21
   411d4:	ldr	w0, [x22, #16]!
   411d8:	mov	w1, #0x1                   	// #1
   411dc:	bl	41f58 <aarch64_print_operand@@Base+0x115c>
   411e0:	cmp	w25, #0x5e
   411e4:	mov	x3, x0
   411e8:	b.ne	41564 <aarch64_print_operand@@Base+0x768>  // b.any
   411ec:	mov	w8, #0x38                  	// #56
   411f0:	madd	x8, x26, x8, x21
   411f4:	ldr	w8, [x8, #24]
   411f8:	ldr	w4, [x22, #4]
   411fc:	cbz	w8, 41990 <aarch64_print_operand@@Base+0xb94>
   41200:	adrp	x2, 57000 <fields@@Base+0x650>
   41204:	add	x2, x2, #0x646
   41208:	b	40ed4 <aarch64_print_operand@@Base+0xd8>
   4120c:	ldrb	w0, [x21, #4]
   41210:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   41214:	and	w8, w0, #0xff
   41218:	cmp	w8, #0x8
   4121c:	b.eq	41884 <aarch64_print_operand@@Base+0xa88>  // b.none
   41220:	cmp	w8, #0x4
   41224:	b.eq	4184c <aarch64_print_operand@@Base+0xa50>  // b.none
   41228:	cmp	w8, #0x2
   4122c:	b.ne	41b50 <aarch64_print_operand@@Base+0xd54>  // b.any
   41230:	mov	w8, #0x38                  	// #56
   41234:	madd	x8, x26, x8, x21
   41238:	ldr	w1, [x8, #16]
   4123c:	mov	w0, #0x2                   	// #2
   41240:	b	4185c <aarch64_print_operand@@Base+0xa60>
   41244:	mov	w8, #0x38                  	// #56
   41248:	madd	x8, x26, x8, x21
   4124c:	ldr	s0, [x8, #16]
   41250:	adrp	x2, 57000 <fields@@Base+0x650>
   41254:	add	x2, x2, #0x567
   41258:	fcvt	d0, s0
   4125c:	b	418a4 <aarch64_print_operand@@Base+0xaa8>
   41260:	mov	w8, #0x38                  	// #56
   41264:	madd	x21, x26, x8, x21
   41268:	ldr	w0, [x21, #16]
   4126c:	ldrb	w1, [x21, #4]
   41270:	bl	420cc <aarch64_print_operand@@Base+0x12d0>
   41274:	b	40ef8 <aarch64_print_operand@@Base+0xfc>
   41278:	adrp	x2, 57000 <fields@@Base+0x650>
   4127c:	add	x2, x2, #0x54b
   41280:	mov	x0, x20
   41284:	mov	x1, x19
   41288:	mov	w3, w21
   4128c:	bl	357a0 <snprintf@plt>
   41290:	b	41970 <aarch64_print_operand@@Base+0xb74>
   41294:	mov	w8, #0x38                  	// #56
   41298:	madd	x8, x26, x8, x21
   4129c:	ldr	x5, [x8, #40]
   412a0:	add	x8, x8, #0x20
   412a4:	cbnz	x5, 412b4 <aarch64_print_operand@@Base+0x4b8>
   412a8:	ldr	w9, [x8]
   412ac:	cmp	w9, #0x5
   412b0:	b.eq	41950 <aarch64_print_operand@@Base+0xb54>  // b.none
   412b4:	ldr	w8, [x8]
   412b8:	cbz	w8, 41950 <aarch64_print_operand@@Base+0xb54>
   412bc:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   412c0:	ldr	x10, [x10, #3904]
   412c4:	mov	w9, #0x38                  	// #56
   412c8:	lsl	x8, x8, #4
   412cc:	madd	x9, x26, x9, x21
   412d0:	ldr	x3, [x9, #16]
   412d4:	ldr	x4, [x10, x8]
   412d8:	adrp	x2, 57000 <fields@@Base+0x650>
   412dc:	add	x2, x2, #0x60d
   412e0:	b	41ab4 <aarch64_print_operand@@Base+0xcb8>
   412e4:	ldr	w21, [x8, #16]
   412e8:	bl	35810 <aarch64_get_qualifier_name@plt>
   412ec:	adrp	x2, 57000 <fields@@Base+0x650>
   412f0:	mov	x4, x0
   412f4:	add	x2, x2, #0x544
   412f8:	mov	x0, x20
   412fc:	mov	x1, x19
   41300:	mov	w3, w21
   41304:	bl	357a0 <snprintf@plt>
   41308:	b	41970 <aarch64_print_operand@@Base+0xb74>
   4130c:	mov	w8, #0x38                  	// #56
   41310:	madd	x8, x26, x8, x21
   41314:	ldr	x3, [x8, #16]
   41318:	adrp	x2, 57000 <fields@@Base+0x650>
   4131c:	add	x2, x2, #0x562
   41320:	b	41964 <aarch64_print_operand@@Base+0xb68>
   41324:	mov	w8, #0x38                  	// #56
   41328:	madd	x8, x26, x8, x21
   4132c:	ldr	w3, [x8, #16]
   41330:	adrp	x2, 57000 <fields@@Base+0x650>
   41334:	add	x2, x2, #0x530
   41338:	mov	x0, x20
   4133c:	mov	x1, x19
   41340:	bl	357a0 <snprintf@plt>
   41344:	b	41970 <aarch64_print_operand@@Base+0xb74>
   41348:	mov	w8, #0x38                  	// #56
   4134c:	madd	x24, x26, x8, x21
   41350:	ldr	x8, [x24, #16]!
   41354:	adrp	x2, 69000 <fields@@Base+0x12650>
   41358:	add	x2, x2, #0x199
   4135c:	mov	x0, x20
   41360:	ldr	x3, [x8]
   41364:	mov	x1, x19
   41368:	bl	357a0 <snprintf@plt>
   4136c:	adrp	x21, 57000 <fields@@Base+0x650>
   41370:	adrp	x22, 68000 <fields@@Base+0x11650>
   41374:	mov	w25, #0x8                   	// #8
   41378:	add	x21, x21, #0x639
   4137c:	add	x22, x22, #0xac1
   41380:	b	4139c <aarch64_print_operand@@Base+0x5a0>
   41384:	mov	x2, x22
   41388:	mov	x3, x23
   4138c:	bl	357a0 <snprintf@plt>
   41390:	add	x25, x25, #0x8
   41394:	cmp	w25, #0x20
   41398:	b.eq	41970 <aarch64_print_operand@@Base+0xb74>  // b.none
   4139c:	ldr	x26, [x24]
   413a0:	ldr	x23, [x26, x25]
   413a4:	cbz	x23, 41970 <aarch64_print_operand@@Base+0xb74>
   413a8:	mov	x0, x20
   413ac:	bl	354c0 <strlen@plt>
   413b0:	mov	x8, x0
   413b4:	add	x0, x20, x0
   413b8:	cmp	w25, #0x8
   413bc:	sub	x1, x19, x8
   413c0:	b.ne	41384 <aarch64_print_operand@@Base+0x588>  // b.any
   413c4:	ldr	x3, [x26]
   413c8:	mov	x2, x21
   413cc:	mov	x4, x23
   413d0:	bl	357a0 <snprintf@plt>
   413d4:	b	41390 <aarch64_print_operand@@Base+0x594>
   413d8:	adrp	x3, 59000 <fields@@Base+0x2650>
   413dc:	add	x3, x3, #0x153
   413e0:	mov	x0, x20
   413e4:	mov	x1, x19
   413e8:	mov	x2, x22
   413ec:	bl	41ca0 <aarch64_print_operand@@Base+0xea4>
   413f0:	b	41970 <aarch64_print_operand@@Base+0xb74>
   413f4:	mov	w8, #0x38                  	// #56
   413f8:	madd	x8, x26, x8, x21
   413fc:	ldr	x8, [x8, #16]
   41400:	ldrb	w9, [x8, #9]
   41404:	tbz	w9, #0, 41718 <aarch64_print_operand@@Base+0x91c>
   41408:	b	41970 <aarch64_print_operand@@Base+0xb74>
   4140c:	mov	w8, #0x38                  	// #56
   41410:	madd	x8, x26, x8, x21
   41414:	ldr	x4, [x8, #40]
   41418:	ldr	x3, [x8, #16]
   4141c:	cbz	x4, 40e7c <aarch64_print_operand@@Base+0x80>
   41420:	adrp	x2, 57000 <fields@@Base+0x650>
   41424:	add	x2, x2, #0x61d
   41428:	mov	x0, x20
   4142c:	mov	x1, x19
   41430:	bl	357a0 <snprintf@plt>
   41434:	b	41970 <aarch64_print_operand@@Base+0xb74>
   41438:	mov	x0, x23
   4143c:	mov	w1, w24
   41440:	bl	41c30 <aarch64_print_operand@@Base+0xe34>
   41444:	cbz	w0, 41464 <aarch64_print_operand@@Base+0x668>
   41448:	mov	w8, #0x38                  	// #56
   4144c:	madd	x8, x26, x8, x21
   41450:	ldr	x22, [x8, #16]
   41454:	mov	x0, x23
   41458:	bl	41c48 <aarch64_print_operand@@Base+0xe4c>
   4145c:	cmp	x22, w0, uxtw
   41460:	b.eq	41970 <aarch64_print_operand@@Base+0xb74>  // b.none
   41464:	mov	w8, #0x38                  	// #56
   41468:	madd	x8, x26, x8, x21
   4146c:	ldr	x3, [x8, #16]
   41470:	cmp	x3, #0x20
   41474:	b.cs	41c10 <aarch64_print_operand@@Base+0xe14>  // b.hs, b.nlast
   41478:	sub	x8, x3, #0xe
   4147c:	cmp	x8, #0xf
   41480:	b.cc	40e7c <aarch64_print_operand@@Base+0x80>  // b.lo, b.ul, b.last
   41484:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   41488:	ldr	x8, [x8, #3792]
   4148c:	b	414b8 <aarch64_print_operand@@Base+0x6bc>
   41490:	mov	w8, #0x38                  	// #56
   41494:	madd	x8, x26, x8, x21
   41498:	ldr	x3, [x8, #16]
   4149c:	cmp	x3, #0x10
   414a0:	b.cs	41b70 <aarch64_print_operand@@Base+0xd74>  // b.hs, b.nlast
   414a4:	mov	w8, #0x3f3f                	// #16191
   414a8:	lsr	x8, x8, x3
   414ac:	tbz	w8, #0, 40e7c <aarch64_print_operand@@Base+0x80>
   414b0:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   414b4:	ldr	x8, [x8, #4056]
   414b8:	adrp	x2, 69000 <fields@@Base+0x12650>
   414bc:	add	x2, x2, #0x199
   414c0:	ldr	x3, [x8, x3, lsl #3]
   414c4:	b	41964 <aarch64_print_operand@@Base+0xb68>
   414c8:	mov	w8, #0x38                  	// #56
   414cc:	madd	x21, x26, x8, x21
   414d0:	ldr	w0, [x21, #16]
   414d4:	ldrb	w1, [x21, #4]
   414d8:	bl	420cc <aarch64_print_operand@@Base+0x12d0>
   414dc:	ldr	w8, [x21, #20]
   414e0:	mov	x21, x0
   414e4:	mov	w1, wzr
   414e8:	mov	w0, w8
   414ec:	bl	41f58 <aarch64_print_operand@@Base+0x115c>
   414f0:	b	40f30 <aarch64_print_operand@@Base+0x134>
   414f4:	mov	x0, x23
   414f8:	mov	w1, w24
   414fc:	bl	41c30 <aarch64_print_operand@@Base+0xe34>
   41500:	cbz	w0, 41524 <aarch64_print_operand@@Base+0x728>
   41504:	mov	w8, #0x38                  	// #56
   41508:	madd	x8, x26, x8, x21
   4150c:	ldr	x8, [x8, #16]
   41510:	mov	x0, x23
   41514:	ldr	w22, [x8, #8]
   41518:	bl	41c48 <aarch64_print_operand@@Base+0xe4c>
   4151c:	cmp	w22, w0
   41520:	b.eq	41970 <aarch64_print_operand@@Base+0xb74>  // b.none
   41524:	mov	w8, #0x38                  	// #56
   41528:	madd	x8, x26, x8, x21
   4152c:	ldr	x8, [x8, #16]
   41530:	ldr	w3, [x8, #8]
   41534:	b	41004 <aarch64_print_operand@@Base+0x208>
   41538:	mov	w8, #0x38                  	// #56
   4153c:	madd	x21, x26, x8, x21
   41540:	ldr	w0, [x21, #16]
   41544:	mov	w1, #0x1                   	// #1
   41548:	bl	41f58 <aarch64_print_operand@@Base+0x115c>
   4154c:	ldr	w4, [x21, #20]
   41550:	mov	x3, x0
   41554:	cbz	w4, 41564 <aarch64_print_operand@@Base+0x768>
   41558:	adrp	x2, 57000 <fields@@Base+0x650>
   4155c:	add	x2, x2, #0x65f
   41560:	b	40ed4 <aarch64_print_operand@@Base+0xd8>
   41564:	adrp	x2, 57000 <fields@@Base+0x650>
   41568:	add	x2, x2, #0x65a
   4156c:	b	41964 <aarch64_print_operand@@Base+0xb68>
   41570:	mov	w8, #0x38                  	// #56
   41574:	madd	x8, x26, x8, x21
   41578:	ldr	x8, [x8, #16]
   4157c:	ldr	x3, [x8]
   41580:	cbnz	x3, 4171c <aarch64_print_operand@@Base+0x920>
   41584:	ldr	w3, [x8, #8]
   41588:	adrp	x2, 57000 <fields@@Base+0x650>
   4158c:	add	x2, x2, #0x6db
   41590:	b	41338 <aarch64_print_operand@@Base+0x53c>
   41594:	ldr	x9, [x29, #96]
   41598:	str	x19, [sp]
   4159c:	adrp	x19, 99000 <aarch64_operands@@Base+0x16d20>
   415a0:	adrp	x25, 57000 <fields@@Base+0x650>
   415a4:	str	x9, [sp, #8]
   415a8:	ldr	x19, [x19, #3968]
   415ac:	mov	w9, #0x38                  	// #56
   415b0:	madd	x9, x26, x9, x21
   415b4:	add	x11, x9, #0x10
   415b8:	mov	x8, xzr
   415bc:	mov	x27, xzr
   415c0:	add	x25, x25, #0x6e3
   415c4:	mov	w23, #0x1                   	// #1
   415c8:	mov	x0, x19
   415cc:	stur	x11, [x29, #-8]
   415d0:	add	x8, x19, x8, lsl #4
   415d4:	ldr	w9, [x8, #8]
   415d8:	ldr	w10, [x11]
   415dc:	cmp	w9, w10
   415e0:	b.ne	41638 <aarch64_print_operand@@Base+0x83c>  // b.any
   415e4:	ldr	w8, [x8, #12]
   415e8:	ldr	w28, [x11, #4]
   415ec:	stur	w8, [x29, #-12]
   415f0:	and	w22, w28, w8
   415f4:	cmp	w22, w28
   415f8:	cset	w24, ne  // ne = any
   415fc:	bl	35f30 <aarch64_sys_reg_deprecated_p@plt>
   41600:	cmp	x27, #0x0
   41604:	cset	w8, ne  // ne = any
   41608:	and	w9, w8, w24
   4160c:	mov	w8, #0x1                   	// #1
   41610:	tbnz	w9, #0, 41640 <aarch64_print_operand@@Base+0x844>
   41614:	ldur	x11, [x29, #-8]
   41618:	cbnz	w0, 416a0 <aarch64_print_operand@@Base+0x8a4>
   4161c:	cmp	w22, w28
   41620:	b.ne	41648 <aarch64_print_operand@@Base+0x84c>  // b.any
   41624:	ldr	x9, [sp, #8]
   41628:	cbz	x9, 41698 <aarch64_print_operand@@Base+0x89c>
   4162c:	mov	w8, wzr
   41630:	str	xzr, [x9]
   41634:	b	4169c <aarch64_print_operand@@Base+0x8a0>
   41638:	mov	w8, #0x1                   	// #1
   4163c:	b	416a0 <aarch64_print_operand@@Base+0x8a4>
   41640:	ldur	x11, [x29, #-8]
   41644:	b	416a0 <aarch64_print_operand@@Base+0x8a4>
   41648:	ldur	w8, [x29, #-12]
   4164c:	tbnz	w8, #4, 4166c <aarch64_print_operand@@Base+0x870>
   41650:	tbz	w8, #3, 41690 <aarch64_print_operand@@Base+0x894>
   41654:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   41658:	adrp	x1, 57000 <fields@@Base+0x650>
   4165c:	mov	w2, #0x5                   	// #5
   41660:	add	x0, x0, #0xe80
   41664:	add	x1, x1, #0x68c
   41668:	b	41680 <aarch64_print_operand@@Base+0x884>
   4166c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   41670:	adrp	x1, 57000 <fields@@Base+0x650>
   41674:	mov	w2, #0x5                   	// #5
   41678:	add	x0, x0, #0xe80
   4167c:	add	x1, x1, #0x669
   41680:	bl	35e10 <dcgettext@plt>
   41684:	ldur	x11, [x29, #-8]
   41688:	ldr	x8, [sp, #8]
   4168c:	str	x0, [x8]
   41690:	mov	w8, #0x1                   	// #1
   41694:	b	4169c <aarch64_print_operand@@Base+0x8a0>
   41698:	mov	w8, wzr
   4169c:	mov	x27, x25
   416a0:	tbz	w8, #0, 416b8 <aarch64_print_operand@@Base+0x8bc>
   416a4:	add	x0, x19, w23, uxtw #4
   416a8:	ldr	x25, [x0]
   416ac:	mov	w8, w23
   416b0:	add	w23, w23, #0x1
   416b4:	cbnz	x25, 415d0 <aarch64_print_operand@@Base+0x7d4>
   416b8:	cbz	x27, 41a24 <aarch64_print_operand@@Base+0xc28>
   416bc:	ldr	x1, [sp]
   416c0:	adrp	x2, 69000 <fields@@Base+0x12650>
   416c4:	add	x2, x2, #0x199
   416c8:	mov	x0, x20
   416cc:	mov	x3, x27
   416d0:	b	4196c <aarch64_print_operand@@Base+0xb70>
   416d4:	mov	w8, #0x38                  	// #56
   416d8:	madd	x8, x26, x8, x21
   416dc:	ldr	w9, [x8, #16]
   416e0:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   416e4:	ldr	x8, [x8, #3832]
   416e8:	cmp	w9, #0x5
   416ec:	b.eq	41718 <aarch64_print_operand@@Base+0x91c>  // b.none
   416f0:	mov	x11, xzr
   416f4:	add	x10, x11, #0x10
   416f8:	cmp	w10, #0x80
   416fc:	b.eq	41af0 <aarch64_print_operand@@Base+0xcf4>  // b.none
   41700:	add	x11, x8, x11
   41704:	ldr	w11, [x11, #24]
   41708:	cmp	w11, w9
   4170c:	mov	x11, x10
   41710:	b.ne	416f4 <aarch64_print_operand@@Base+0x8f8>  // b.any
   41714:	add	x8, x8, x10
   41718:	ldr	x3, [x8]
   4171c:	adrp	x2, 69000 <fields@@Base+0x12650>
   41720:	add	x2, x2, #0x199
   41724:	b	41964 <aarch64_print_operand@@Base+0xb68>
   41728:	ldrb	w0, [x21, #4]
   4172c:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   41730:	and	w8, w0, #0xff
   41734:	cmp	w8, #0x8
   41738:	b.eq	4199c <aarch64_print_operand@@Base+0xba0>  // b.none
   4173c:	cmp	w8, #0x4
   41740:	b.ne	41b90 <aarch64_print_operand@@Base+0xd94>  // b.any
   41744:	mov	w8, #0x38                  	// #56
   41748:	madd	x8, x26, x8, x21
   4174c:	ldr	w3, [x8, #16]
   41750:	adrp	x2, 57000 <fields@@Base+0x650>
   41754:	add	x2, x2, #0x5d3
   41758:	mov	x0, x20
   4175c:	mov	x1, x19
   41760:	mov	w4, w3
   41764:	bl	357a0 <snprintf@plt>
   41768:	b	41970 <aarch64_print_operand@@Base+0xb74>
   4176c:	mov	w8, #0x38                  	// #56
   41770:	madd	x8, x26, x8, x21
   41774:	ldrb	w1, [x8, #4]
   41778:	sub	w8, w1, #0x1
   4177c:	cmp	w8, #0x2
   41780:	b.cs	41bb0 <aarch64_print_operand@@Base+0xdb4>  // b.hs, b.nlast
   41784:	mov	w8, #0x38                  	// #56
   41788:	madd	x22, x26, x8, x21
   4178c:	ldr	x8, [x22, #40]!
   41790:	sub	x23, x22, #0x8
   41794:	cbnz	x8, 417a4 <aarch64_print_operand@@Base+0x9a8>
   41798:	ldr	w8, [x23]
   4179c:	cmp	w8, #0x5
   417a0:	b.eq	4111c <aarch64_print_operand@@Base+0x320>  // b.none
   417a4:	mov	w8, #0x38                  	// #56
   417a8:	madd	x8, x26, x8, x21
   417ac:	ldr	w0, [x8, #16]
   417b0:	mov	w2, wzr
   417b4:	bl	41c54 <aarch64_print_operand@@Base+0xe58>
   417b8:	ldr	w8, [x23]
   417bc:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   417c0:	ldr	x9, [x9, #3904]
   417c4:	ldr	x5, [x22]
   417c8:	lsl	x8, x8, #4
   417cc:	mov	x3, x0
   417d0:	ldr	x4, [x9, x8]
   417d4:	b	41aac <aarch64_print_operand@@Base+0xcb0>
   417d8:	sub	w8, w24, #0x1
   417dc:	cmp	w8, #0x2
   417e0:	b.cs	41bd0 <aarch64_print_operand@@Base+0xdd4>  // b.hs, b.nlast
   417e4:	mov	w8, #0x38                  	// #56
   417e8:	madd	x8, x26, x8, x21
   417ec:	ldr	w22, [x8, #32]
   417f0:	mov	x0, x21
   417f4:	bl	35b70 <aarch64_stack_pointer_p@plt>
   417f8:	cbz	w0, 41a5c <aarch64_print_operand@@Base+0xc60>
   417fc:	mov	w8, #0x38                  	// #56
   41800:	madd	x8, x26, x8, x21
   41804:	ldrb	w1, [x8, #4]
   41808:	cmp	w1, #0x1
   4180c:	b.ne	41824 <aarch64_print_operand@@Base+0xa28>  // b.any
   41810:	cmp	w22, #0x8
   41814:	b.ne	41824 <aarch64_print_operand@@Base+0xa28>  // b.any
   41818:	ldrb	w8, [x21, #4]
   4181c:	cmp	w8, #0x1
   41820:	b.eq	41834 <aarch64_print_operand@@Base+0xa38>  // b.none
   41824:	cmp	w22, #0x9
   41828:	b.ne	41a70 <aarch64_print_operand@@Base+0xc74>  // b.any
   4182c:	cmp	w1, #0x2
   41830:	b.ne	41a70 <aarch64_print_operand@@Base+0xc74>  // b.any
   41834:	mov	w8, #0x38                  	// #56
   41838:	madd	x8, x26, x8, x21
   4183c:	ldr	x8, [x8, #40]
   41840:	cbz	x8, 4111c <aarch64_print_operand@@Base+0x320>
   41844:	mov	w22, #0x5                   	// #5
   41848:	b	41a70 <aarch64_print_operand@@Base+0xc74>
   4184c:	mov	w8, #0x38                  	// #56
   41850:	madd	x8, x26, x8, x21
   41854:	ldr	w1, [x8, #16]
   41858:	mov	w0, #0x4                   	// #4
   4185c:	bl	41eb8 <aarch64_print_operand@@Base+0x10bc>
   41860:	fmov	s0, w0
   41864:	fcvt	d0, s0
   41868:	b	4189c <aarch64_print_operand@@Base+0xaa0>
   4186c:	adrp	x2, 62000 <fields@@Base+0xb650>
   41870:	add	x2, x2, #0x337
   41874:	mov	x0, x20
   41878:	mov	x1, x19
   4187c:	bl	357a0 <snprintf@plt>
   41880:	b	41970 <aarch64_print_operand@@Base+0xb74>
   41884:	mov	w8, #0x38                  	// #56
   41888:	madd	x8, x26, x8, x21
   4188c:	ldr	w1, [x8, #16]
   41890:	mov	w0, #0x8                   	// #8
   41894:	bl	41eb8 <aarch64_print_operand@@Base+0x10bc>
   41898:	fmov	d0, x0
   4189c:	adrp	x2, 57000 <fields@@Base+0x650>
   418a0:	add	x2, x2, #0x62c
   418a4:	mov	x0, x20
   418a8:	mov	x1, x19
   418ac:	bl	357a0 <snprintf@plt>
   418b0:	b	41970 <aarch64_print_operand@@Base+0xb74>
   418b4:	mov	x0, x23
   418b8:	mov	w1, w24
   418bc:	bl	41c30 <aarch64_print_operand@@Base+0xe34>
   418c0:	cbz	w0, 418f0 <aarch64_print_operand@@Base+0xaf4>
   418c4:	mov	w8, #0x38                  	// #56
   418c8:	madd	x8, x26, x8, x21
   418cc:	ldrb	w8, [x8, #36]
   418d0:	tbnz	w8, #0, 418f0 <aarch64_print_operand@@Base+0xaf4>
   418d4:	mov	w8, #0x38                  	// #56
   418d8:	madd	x8, x26, x8, x21
   418dc:	ldr	x22, [x8, #16]
   418e0:	mov	x0, x23
   418e4:	bl	41c48 <aarch64_print_operand@@Base+0xe4c>
   418e8:	cmp	x22, w0, uxtw
   418ec:	b.eq	41970 <aarch64_print_operand@@Base+0xb74>  // b.none
   418f0:	mov	w8, #0x38                  	// #56
   418f4:	madd	x8, x26, x8, x21
   418f8:	ldr	x3, [x8, #16]
   418fc:	cmp	x3, #0x20
   41900:	b.cs	41bf0 <aarch64_print_operand@@Base+0xdf4>  // b.hs, b.nlast
   41904:	sub	x8, x3, #0xe
   41908:	cmp	x8, #0xf
   4190c:	b.cc	419c0 <aarch64_print_operand@@Base+0xbc4>  // b.lo, b.ul, b.last
   41910:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   41914:	ldr	x8, [x8, #3792]
   41918:	adrp	x2, 69000 <fields@@Base+0x12650>
   4191c:	add	x2, x2, #0x199
   41920:	ldr	x3, [x8, x3, lsl #3]
   41924:	b	419c8 <aarch64_print_operand@@Base+0xbcc>
   41928:	mov	w8, #0x38                  	// #56
   4192c:	madd	x8, x26, x8, x21
   41930:	ldr	x8, [x8, #16]
   41934:	and	x9, x2, #0xfffffffffffff000
   41938:	cbz	x6, 41944 <aarch64_print_operand@@Base+0xb48>
   4193c:	mov	w10, #0x1                   	// #1
   41940:	str	w10, [x6]
   41944:	add	x3, x8, x9
   41948:	cbnz	x7, 4119c <aarch64_print_operand@@Base+0x3a0>
   4194c:	b	4195c <aarch64_print_operand@@Base+0xb60>
   41950:	mov	w8, #0x38                  	// #56
   41954:	madd	x8, x26, x8, x21
   41958:	ldr	x3, [x8, #16]
   4195c:	adrp	x2, 57000 <fields@@Base+0x650>
   41960:	add	x2, x2, #0x606
   41964:	mov	x0, x20
   41968:	mov	x1, x19
   4196c:	bl	357a0 <snprintf@plt>
   41970:	ldp	x20, x19, [sp, #112]
   41974:	ldp	x22, x21, [sp, #96]
   41978:	ldp	x24, x23, [sp, #80]
   4197c:	ldp	x26, x25, [sp, #64]
   41980:	ldp	x28, x27, [sp, #48]
   41984:	ldp	x29, x30, [sp, #32]
   41988:	add	sp, sp, #0x80
   4198c:	ret
   41990:	adrp	x2, 57000 <fields@@Base+0x650>
   41994:	add	x2, x2, #0x650
   41998:	b	40ed4 <aarch64_print_operand@@Base+0xd8>
   4199c:	mov	w8, #0x38                  	// #56
   419a0:	madd	x8, x26, x8, x21
   419a4:	ldr	x3, [x8, #16]
   419a8:	adrp	x2, 57000 <fields@@Base+0x650>
   419ac:	add	x2, x2, #0x5e3
   419b0:	mov	x0, x20
   419b4:	mov	x1, x19
   419b8:	mov	x4, x3
   419bc:	b	41430 <aarch64_print_operand@@Base+0x634>
   419c0:	adrp	x2, 57000 <fields@@Base+0x650>
   419c4:	add	x2, x2, #0x5f0
   419c8:	mov	x0, x20
   419cc:	mov	x1, x19
   419d0:	bl	357a0 <snprintf@plt>
   419d4:	mov	w8, #0x38                  	// #56
   419d8:	madd	x8, x26, x8, x21
   419dc:	ldrb	w8, [x8, #36]
   419e0:	tbz	w8, #0, 41970 <aarch64_print_operand@@Base+0xb74>
   419e4:	mov	x0, x20
   419e8:	bl	354c0 <strlen@plt>
   419ec:	mov	w8, #0x38                  	// #56
   419f0:	madd	x8, x26, x8, x21
   419f4:	ldr	w9, [x8, #32]
   419f8:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   419fc:	ldr	x10, [x10, #3904]
   41a00:	ldr	x4, [x8, #40]
   41a04:	lsl	x9, x9, #4
   41a08:	add	x8, x20, x0
   41a0c:	ldr	x3, [x10, x9]
   41a10:	adrp	x2, 57000 <fields@@Base+0x650>
   41a14:	sub	x1, x19, x0
   41a18:	add	x2, x2, #0x50c
   41a1c:	mov	x0, x8
   41a20:	b	41430 <aarch64_print_operand@@Base+0x634>
   41a24:	mov	w8, #0x38                  	// #56
   41a28:	madd	x8, x26, x8, x21
   41a2c:	ldr	w8, [x8, #16]
   41a30:	ldr	x1, [sp]
   41a34:	adrp	x2, 57000 <fields@@Base+0x650>
   41a38:	add	x2, x2, #0x6ac
   41a3c:	ubfx	w3, w8, #14, #2
   41a40:	ubfx	w4, w8, #11, #3
   41a44:	ubfx	w5, w8, #7, #4
   41a48:	ubfx	w6, w8, #3, #4
   41a4c:	and	w7, w8, #0x7
   41a50:	mov	x0, x20
   41a54:	bl	357a0 <snprintf@plt>
   41a58:	b	41970 <aarch64_print_operand@@Base+0xb74>
   41a5c:	cmp	w24, #0x2
   41a60:	b.ne	41a70 <aarch64_print_operand@@Base+0xc74>  // b.any
   41a64:	add	x0, x21, #0x38
   41a68:	bl	35b70 <aarch64_stack_pointer_p@plt>
   41a6c:	cbnz	w0, 417fc <aarch64_print_operand@@Base+0xa00>
   41a70:	mov	w8, #0x38                  	// #56
   41a74:	madd	x21, x26, x8, x21
   41a78:	ldr	x23, [x21, #40]!
   41a7c:	mov	w2, wzr
   41a80:	ldur	w0, [x21, #-24]
   41a84:	ldurb	w1, [x21, #-36]
   41a88:	bl	41c54 <aarch64_print_operand@@Base+0xe58>
   41a8c:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   41a90:	ldr	x9, [x9, #3904]
   41a94:	mov	w8, w22
   41a98:	lsl	x8, x8, #4
   41a9c:	mov	x3, x0
   41aa0:	ldr	x4, [x9, x8]
   41aa4:	cbz	x23, 41ac4 <aarch64_print_operand@@Base+0xcc8>
   41aa8:	ldr	x5, [x21]
   41aac:	adrp	x2, 57000 <fields@@Base+0x650>
   41ab0:	add	x2, x2, #0x50a
   41ab4:	mov	x0, x20
   41ab8:	mov	x1, x19
   41abc:	bl	357a0 <snprintf@plt>
   41ac0:	b	41970 <aarch64_print_operand@@Base+0xb74>
   41ac4:	adrp	x2, 57000 <fields@@Base+0x650>
   41ac8:	add	x2, x2, #0x516
   41acc:	b	41428 <aarch64_print_operand@@Base+0x62c>
   41ad0:	adrp	x0, 58000 <fields@@Base+0x1650>
   41ad4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41ad8:	adrp	x3, 57000 <fields@@Base+0x650>
   41adc:	add	x0, x0, #0xd9c
   41ae0:	add	x1, x1, #0xff6
   41ae4:	add	x3, x3, #0x3ca
   41ae8:	mov	w2, #0xebb                 	// #3771
   41aec:	bl	35ef0 <__assert_fail@plt>
   41af0:	adrp	x0, 57000 <fields@@Base+0x650>
   41af4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41af8:	adrp	x3, 57000 <fields@@Base+0x650>
   41afc:	add	x0, x0, #0x6be
   41b00:	add	x1, x1, #0xff6
   41b04:	add	x3, x3, #0x3ca
   41b08:	mov	w2, #0xe95                 	// #3733
   41b0c:	bl	35ef0 <__assert_fail@plt>
   41b10:	adrp	x0, 57000 <fields@@Base+0x650>
   41b14:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41b18:	adrp	x3, 57000 <fields@@Base+0x650>
   41b1c:	add	x0, x0, #0x37b
   41b20:	add	x1, x1, #0xff6
   41b24:	add	x3, x3, #0x3ca
   41b28:	mov	w2, #0xc6e                 	// #3182
   41b2c:	bl	35ef0 <__assert_fail@plt>
   41b30:	adrp	x0, 57000 <fields@@Base+0x650>
   41b34:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41b38:	adrp	x3, 57000 <fields@@Base+0x650>
   41b3c:	add	x0, x0, #0x451
   41b40:	add	x1, x1, #0xff6
   41b44:	add	x3, x3, #0x3ca
   41b48:	mov	w2, #0xc7b                 	// #3195
   41b4c:	bl	35ef0 <__assert_fail@plt>
   41b50:	adrp	x0, 58000 <fields@@Base+0x1650>
   41b54:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41b58:	adrp	x3, 57000 <fields@@Base+0x650>
   41b5c:	add	x0, x0, #0xd9c
   41b60:	add	x1, x1, #0xff6
   41b64:	add	x3, x3, #0x3ca
   41b68:	mov	w2, #0xdbd                 	// #3517
   41b6c:	bl	35ef0 <__assert_fail@plt>
   41b70:	adrp	x0, 57000 <fields@@Base+0x650>
   41b74:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41b78:	adrp	x3, 57000 <fields@@Base+0x650>
   41b7c:	add	x0, x0, #0x5a1
   41b80:	add	x1, x1, #0xff6
   41b84:	add	x3, x3, #0x3ca
   41b88:	mov	w2, #0xd66                 	// #3430
   41b8c:	bl	35ef0 <__assert_fail@plt>
   41b90:	adrp	x0, 58000 <fields@@Base+0x1650>
   41b94:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41b98:	adrp	x3, 57000 <fields@@Base+0x650>
   41b9c:	add	x0, x0, #0xd9c
   41ba0:	add	x1, x1, #0xff6
   41ba4:	add	x3, x3, #0x3ca
   41ba8:	mov	w2, #0xd7a                 	// #3450
   41bac:	bl	35ef0 <__assert_fail@plt>
   41bb0:	adrp	x0, 57000 <fields@@Base+0x650>
   41bb4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41bb8:	adrp	x3, 57000 <fields@@Base+0x650>
   41bbc:	add	x0, x0, #0x37b
   41bc0:	add	x1, x1, #0xff6
   41bc4:	add	x3, x3, #0x3ca
   41bc8:	mov	w2, #0xca2                 	// #3234
   41bcc:	bl	35ef0 <__assert_fail@plt>
   41bd0:	adrp	x0, 57000 <fields@@Base+0x650>
   41bd4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41bd8:	adrp	x3, 57000 <fields@@Base+0x650>
   41bdc:	add	x0, x0, #0x4f5
   41be0:	add	x1, x1, #0xff6
   41be4:	add	x3, x3, #0x3ca
   41be8:	mov	w2, #0xc82                 	// #3202
   41bec:	bl	35ef0 <__assert_fail@plt>
   41bf0:	adrp	x0, 57000 <fields@@Base+0x650>
   41bf4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41bf8:	adrp	x3, 57000 <fields@@Base+0x650>
   41bfc:	add	x0, x0, #0x56d
   41c00:	add	x1, x1, #0xff6
   41c04:	add	x3, x3, #0x3ca
   41c08:	mov	w2, #0xd56                 	// #3414
   41c0c:	bl	35ef0 <__assert_fail@plt>
   41c10:	adrp	x0, 57000 <fields@@Base+0x650>
   41c14:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41c18:	adrp	x3, 57000 <fields@@Base+0x650>
   41c1c:	add	x0, x0, #0x56d
   41c20:	add	x1, x1, #0xff6
   41c24:	add	x3, x3, #0x3ca
   41c28:	mov	w2, #0xd49                 	// #3401
   41c2c:	bl	35ef0 <__assert_fail@plt>
   41c30:	ldr	x8, [x0, #120]
   41c34:	add	w9, w1, #0x1
   41c38:	ubfx	x8, x8, #12, #3
   41c3c:	cmp	x8, x9
   41c40:	cset	w0, eq  // eq = none
   41c44:	ret
   41c48:	ldr	w8, [x0, #120]
   41c4c:	ubfx	w0, w8, #15, #5
   41c50:	ret
   41c54:	stp	x29, x30, [sp, #-32]!
   41c58:	stp	x20, x19, [sp, #16]
   41c5c:	mov	w19, w0
   41c60:	cmp	w2, #0x0
   41c64:	mov	w0, w1
   41c68:	mov	x29, sp
   41c6c:	cset	w20, eq  // eq = none
   41c70:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   41c74:	and	w8, w0, #0xff
   41c78:	adrp	x9, 81000 <aarch64_sys_regs@@Base+0x1520>
   41c7c:	add	x9, x9, #0xce0
   41c80:	cmp	w8, #0x4
   41c84:	cset	w8, ne  // ne = any
   41c88:	add	x9, x9, x20, lsl #9
   41c8c:	add	x8, x9, x8, lsl #8
   41c90:	ldr	x0, [x8, w19, sxtw #3]
   41c94:	ldp	x20, x19, [sp, #16]
   41c98:	ldp	x29, x30, [sp], #32
   41c9c:	ret
   41ca0:	sub	sp, sp, #0xa0
   41ca4:	stp	x29, x30, [sp, #64]
   41ca8:	stp	x26, x25, [sp, #96]
   41cac:	stp	x24, x23, [sp, #112]
   41cb0:	stp	x22, x21, [sp, #128]
   41cb4:	stp	x20, x19, [sp, #144]
   41cb8:	ldrb	w8, [x2, #4]
   41cbc:	ldrh	w26, [x2, #16]
   41cc0:	mov	x22, x0
   41cc4:	str	x27, [sp, #80]
   41cc8:	mov	w0, w8
   41ccc:	add	x29, sp, #0x40
   41cd0:	mov	x19, x3
   41cd4:	mov	x24, x2
   41cd8:	mov	x21, x1
   41cdc:	bl	35810 <aarch64_get_qualifier_name@plt>
   41ce0:	mov	x20, x0
   41ce4:	tbnz	w26, #8, 41cf4 <aarch64_print_operand@@Base+0xef8>
   41ce8:	ldr	w8, [x24]
   41cec:	cmp	w8, #0x26
   41cf0:	b.eq	41e78 <aarch64_print_operand@@Base+0x107c>  // b.none
   41cf4:	ubfx	w27, w26, #5, #3
   41cf8:	sub	w25, w27, #0x1
   41cfc:	and	w8, w25, #0xffff
   41d00:	cmp	w8, #0x4
   41d04:	b.cs	41e98 <aarch64_print_operand@@Base+0x109c>  // b.hs, b.nlast
   41d08:	and	w23, w26, #0x1f
   41d0c:	tbnz	w26, #8, 41d20 <aarch64_print_operand@@Base+0xf24>
   41d10:	strb	wzr, [x29, #24]
   41d14:	cmp	w27, #0x3
   41d18:	b.cs	41d68 <aarch64_print_operand@@Base+0xf6c>  // b.hs, b.nlast
   41d1c:	b	41dc8 <aarch64_print_operand@@Base+0xfcc>
   41d20:	ldr	x8, [x24, #24]
   41d24:	mov	x9, #0xd70b                	// #55051
   41d28:	movk	x9, #0x70a3, lsl #16
   41d2c:	movk	x9, #0xa3d, lsl #32
   41d30:	movk	x9, #0xa3d7, lsl #48
   41d34:	smulh	x9, x8, x9
   41d38:	add	x9, x9, x8
   41d3c:	asr	x10, x9, #6
   41d40:	add	x9, x10, x9, lsr #63
   41d44:	mov	w10, #0x64                  	// #100
   41d48:	adrp	x2, 57000 <fields@@Base+0x650>
   41d4c:	msub	x3, x9, x10, x8
   41d50:	add	x2, x2, #0x52a
   41d54:	add	x0, x29, #0x18
   41d58:	mov	w1, #0x8                   	// #8
   41d5c:	bl	357a0 <snprintf@plt>
   41d60:	cmp	w27, #0x3
   41d64:	b.cc	41dc8 <aarch64_print_operand@@Base+0xfcc>  // b.lo, b.ul, b.last
   41d68:	add	w8, w26, w27
   41d6c:	sub	w8, w8, #0x1
   41d70:	and	w7, w8, #0x1f
   41d74:	cmp	w7, w23
   41d78:	b.ls	41dc8 <aarch64_print_operand@@Base+0xfcc>  // b.plast
   41d7c:	adrp	x2, 5b000 <fields@@Base+0x4650>
   41d80:	add	x8, x29, #0x18
   41d84:	add	x2, x2, #0x4b8
   41d88:	stp	x20, x8, [sp]
   41d8c:	mov	x0, x22
   41d90:	mov	x1, x21
   41d94:	mov	x3, x19
   41d98:	mov	w4, w23
   41d9c:	mov	x5, x20
   41da0:	mov	x6, x19
   41da4:	bl	357a0 <snprintf@plt>
   41da8:	ldp	x20, x19, [sp, #144]
   41dac:	ldp	x22, x21, [sp, #128]
   41db0:	ldp	x24, x23, [sp, #112]
   41db4:	ldp	x26, x25, [sp, #96]
   41db8:	ldr	x27, [sp, #80]
   41dbc:	ldp	x29, x30, [sp, #64]
   41dc0:	add	sp, sp, #0xa0
   41dc4:	ret
   41dc8:	cmp	w25, #0x3
   41dcc:	b.hi	41da8 <aarch64_print_operand@@Base+0xfac>  // b.pmore
   41dd0:	adrp	x10, 56000 <xexit@@Base+0x21bc>
   41dd4:	add	w8, w23, #0x1
   41dd8:	add	x10, x10, #0x850
   41ddc:	add	w9, w23, #0x2
   41de0:	and	w7, w8, #0x1f
   41de4:	adr	x11, 41df8 <aarch64_print_operand@@Base+0xffc>
   41de8:	ldrb	w8, [x10, x25]
   41dec:	add	x11, x11, x8, lsl #2
   41df0:	and	w8, w9, #0x1f
   41df4:	br	x11
   41df8:	adrp	x2, 5b000 <fields@@Base+0x4650>
   41dfc:	add	x2, x2, #0x4cc
   41e00:	add	x6, x29, #0x18
   41e04:	mov	x0, x22
   41e08:	mov	x1, x21
   41e0c:	mov	x3, x19
   41e10:	mov	w4, w23
   41e14:	mov	x5, x20
   41e18:	bl	357a0 <snprintf@plt>
   41e1c:	b	41da8 <aarch64_print_operand@@Base+0xfac>
   41e20:	add	x9, x29, #0x18
   41e24:	adrp	x2, 5b000 <fields@@Base+0x4650>
   41e28:	str	w8, [sp, #16]
   41e2c:	add	x2, x2, #0x4ed
   41e30:	stp	x20, x9, [sp, #24]
   41e34:	stp	x20, x19, [sp]
   41e38:	b	41d8c <aarch64_print_operand@@Base+0xf90>
   41e3c:	adrp	x2, 5b000 <fields@@Base+0x4650>
   41e40:	add	x8, x29, #0x18
   41e44:	add	x2, x2, #0x4d8
   41e48:	b	41d88 <aarch64_print_operand@@Base+0xf8c>
   41e4c:	add	w9, w23, #0x3
   41e50:	adrp	x2, 5b000 <fields@@Base+0x4650>
   41e54:	and	w9, w9, #0x1f
   41e58:	add	x10, x29, #0x18
   41e5c:	add	x2, x2, #0x50b
   41e60:	stp	x20, x19, [sp, #24]
   41e64:	str	w8, [sp, #16]
   41e68:	stp	x20, x19, [sp]
   41e6c:	stp	x20, x10, [sp, #48]
   41e70:	str	w9, [sp, #40]
   41e74:	b	41d8c <aarch64_print_operand@@Base+0xf90>
   41e78:	adrp	x0, 5b000 <fields@@Base+0x4650>
   41e7c:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41e80:	adrp	x3, 5b000 <fields@@Base+0x4650>
   41e84:	add	x0, x0, #0x40d
   41e88:	add	x1, x1, #0xff6
   41e8c:	add	x3, x3, #0x447
   41e90:	mov	w2, #0xbbf                 	// #3007
   41e94:	bl	35ef0 <__assert_fail@plt>
   41e98:	adrp	x0, 5b000 <fields@@Base+0x4650>
   41e9c:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41ea0:	adrp	x3, 5b000 <fields@@Base+0x4650>
   41ea4:	add	x0, x0, #0x499
   41ea8:	add	x1, x1, #0xff6
   41eac:	add	x3, x3, #0x447
   41eb0:	mov	w2, #0xbc0                 	// #3008
   41eb4:	bl	35ef0 <__assert_fail@plt>
   41eb8:	ubfx	w9, w1, #6, #1
   41ebc:	mov	w8, w9
   41ec0:	bfi	w8, w9, #2, #1
   41ec4:	bfi	w8, w9, #3, #1
   41ec8:	lsr	w11, w1, #7
   41ecc:	and	w10, w1, #0x7f
   41ed0:	cmp	w0, #0x2
   41ed4:	bfi	w8, w9, #1, #1
   41ed8:	b.eq	41f18 <aarch64_print_operand@@Base+0x111c>  // b.none
   41edc:	cmp	w0, #0x4
   41ee0:	b.eq	41f18 <aarch64_print_operand@@Base+0x111c>  // b.none
   41ee4:	cmp	w0, #0x8
   41ee8:	b.ne	41f30 <aarch64_print_operand@@Base+0x1134>  // b.any
   41eec:	lsl	w10, w10, #16
   41ef0:	bfi	w10, w9, #25, #1
   41ef4:	lsl	w11, w11, #31
   41ef8:	bfi	w10, w9, #24, #1
   41efc:	bfi	w11, w9, #30, #1
   41f00:	bfi	w10, w9, #23, #1
   41f04:	orr	w9, w11, w10
   41f08:	eor	w9, w9, #0x40000000
   41f0c:	orr	w8, w9, w8, lsl #26
   41f10:	lsl	x0, x8, #32
   41f14:	ret
   41f18:	lsl	w11, w11, #31
   41f1c:	bfi	w11, w9, #30, #1
   41f20:	bfi	w11, w10, #19, #7
   41f24:	eor	w0, w11, #0x40000000
   41f28:	bfi	w0, w8, #26, #4
   41f2c:	ret
   41f30:	stp	x29, x30, [sp, #-16]!
   41f34:	adrp	x0, 58000 <fields@@Base+0x1650>
   41f38:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   41f3c:	adrp	x3, 5b000 <fields@@Base+0x4650>
   41f40:	add	x0, x0, #0xd9c
   41f44:	add	x1, x1, #0xff6
   41f48:	add	x3, x3, #0x532
   41f4c:	mov	w2, #0xbac                 	// #2988
   41f50:	mov	x29, sp
   41f54:	bl	35ef0 <__assert_fail@plt>
   41f58:	cmp	w1, #0x0
   41f5c:	adrp	x9, 81000 <aarch64_sys_regs@@Base+0x1520>
   41f60:	cset	w8, eq  // eq = none
   41f64:	add	x9, x9, #0xce0
   41f68:	add	x8, x9, x8, lsl #9
   41f6c:	add	x8, x8, w0, sxtw #3
   41f70:	ldr	x0, [x8, #256]
   41f74:	ret
   41f78:	sub	sp, sp, #0x40
   41f7c:	stp	x29, x30, [sp, #16]
   41f80:	stp	x22, x21, [sp, #32]
   41f84:	stp	x20, x19, [sp, #48]
   41f88:	ldr	x8, [x2, #40]
   41f8c:	ldr	w9, [x2, #32]
   41f90:	mov	x19, x4
   41f94:	mov	x20, x3
   41f98:	mov	x21, x1
   41f9c:	mov	x22, x0
   41fa0:	add	x29, sp, #0x10
   41fa4:	cbz	x8, 42008 <aarch64_print_operand@@Base+0x120c>
   41fa8:	mov	w10, #0x1                   	// #1
   41fac:	mov	w11, #0x1                   	// #1
   41fb0:	cbz	w11, 4202c <aarch64_print_operand@@Base+0x1230>
   41fb4:	adrp	x11, 99000 <aarch64_operands@@Base+0x16d20>
   41fb8:	ldr	x11, [x11, #3904]
   41fbc:	lsl	x9, x9, #4
   41fc0:	ldr	x3, [x11, x9]
   41fc4:	cbz	w10, 42034 <aarch64_print_operand@@Base+0x1238>
   41fc8:	mov	x9, #0xd70b                	// #55051
   41fcc:	movk	x9, #0x70a3, lsl #16
   41fd0:	movk	x9, #0xa3d, lsl #32
   41fd4:	movk	x9, #0xa3d7, lsl #48
   41fd8:	smulh	x9, x8, x9
   41fdc:	add	x9, x9, x8
   41fe0:	asr	x10, x9, #6
   41fe4:	add	x9, x10, x9, lsr #63
   41fe8:	mov	w10, #0x64                  	// #100
   41fec:	adrp	x2, 57000 <fields@@Base+0x650>
   41ff0:	msub	x4, x9, x10, x8
   41ff4:	add	x2, x2, #0x50c
   41ff8:	mov	x0, sp
   41ffc:	mov	w1, #0x10                  	// #16
   42000:	bl	357a0 <snprintf@plt>
   42004:	b	42048 <aarch64_print_operand@@Base+0x124c>
   42008:	ldrb	w10, [x2, #4]
   4200c:	cmp	w10, #0x5
   42010:	b.ne	4201c <aarch64_print_operand@@Base+0x1220>  // b.any
   42014:	ldrb	w10, [x2, #36]
   42018:	tbnz	w10, #1, 41fa8 <aarch64_print_operand@@Base+0x11ac>
   4201c:	cmp	w9, #0x5
   42020:	mov	w10, wzr
   42024:	cset	w11, ne  // ne = any
   42028:	cbnz	w11, 41fb4 <aarch64_print_operand@@Base+0x11b8>
   4202c:	strb	wzr, [sp]
   42030:	b	42048 <aarch64_print_operand@@Base+0x124c>
   42034:	adrp	x2, 68000 <fields@@Base+0x11650>
   42038:	add	x2, x2, #0xac1
   4203c:	mov	x0, sp
   42040:	mov	w1, #0x10                  	// #16
   42044:	bl	357a0 <snprintf@plt>
   42048:	adrp	x2, 5b000 <fields@@Base+0x4650>
   4204c:	add	x2, x2, #0x558
   42050:	mov	x5, sp
   42054:	mov	x0, x22
   42058:	mov	x1, x21
   4205c:	mov	x3, x20
   42060:	mov	x4, x19
   42064:	bl	357a0 <snprintf@plt>
   42068:	ldp	x20, x19, [sp, #48]
   4206c:	ldp	x22, x21, [sp, #32]
   42070:	ldp	x29, x30, [sp, #16]
   42074:	add	sp, sp, #0x40
   42078:	ret
   4207c:	stp	x29, x30, [sp, #-16]!
   42080:	ldr	w8, [x0, #32]
   42084:	mov	x29, sp
   42088:	sub	w8, w8, #0x5
   4208c:	cmp	w8, #0x8
   42090:	b.hi	420c8 <aarch64_print_operand@@Base+0x12cc>  // b.pmore
   42094:	adrp	x9, 56000 <xexit@@Base+0x21bc>
   42098:	add	x9, x9, #0x854
   4209c:	adr	x10, 420b0 <aarch64_print_operand@@Base+0x12b4>
   420a0:	ldrb	w11, [x9, x8]
   420a4:	add	x10, x10, x11, lsl #2
   420a8:	mov	w1, #0x1                   	// #1
   420ac:	br	x10
   420b0:	mov	w1, #0x2                   	// #2
   420b4:	ldr	w0, [x0, #20]
   420b8:	mov	w2, wzr
   420bc:	bl	41c54 <aarch64_print_operand@@Base+0xe58>
   420c0:	ldp	x29, x30, [sp], #16
   420c4:	ret
   420c8:	bl	35aa0 <abort@plt>
   420cc:	stp	x29, x30, [sp, #-16]!
   420d0:	sub	w8, w1, #0x7
   420d4:	and	w8, w8, #0xff
   420d8:	cmp	w8, #0x2
   420dc:	mov	x29, sp
   420e0:	b.cs	42108 <aarch64_print_operand@@Base+0x130c>  // b.hs, b.nlast
   420e4:	and	w8, w1, #0xff
   420e8:	cmp	w8, #0x8
   420ec:	adrp	x9, 82000 <aarch64_sys_regs_sr@@Base+0x340>
   420f0:	cset	w8, eq  // eq = none
   420f4:	add	x9, x9, #0xe0
   420f8:	add	x8, x9, x8, lsl #8
   420fc:	ldr	x0, [x8, w0, sxtw #3]
   42100:	ldp	x29, x30, [sp], #16
   42104:	ret
   42108:	adrp	x0, 5b000 <fields@@Base+0x4650>
   4210c:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   42110:	adrp	x3, 5b000 <fields@@Base+0x4650>
   42114:	add	x0, x0, #0x563
   42118:	add	x1, x1, #0xff6
   4211c:	add	x3, x3, #0x5aa
   42120:	mov	w2, #0xb6e                 	// #2926
   42124:	bl	35ef0 <__assert_fail@plt>
   42128:	stp	x29, x30, [sp, #-16]!
   4212c:	ldrb	w8, [x2, #28]
   42130:	mov	x29, sp
   42134:	tbnz	w8, #1, 42154 <aarch64_print_operand@@Base+0x1358>
   42138:	ldrb	w8, [x2, #36]
   4213c:	tbnz	w8, #0, 42168 <aarch64_print_operand@@Base+0x136c>
   42140:	ldr	w4, [x2, #20]
   42144:	cbz	w4, 421b0 <aarch64_print_operand@@Base+0x13b4>
   42148:	adrp	x2, 57000 <fields@@Base+0x650>
   4214c:	add	x2, x2, #0x65f
   42150:	b	421a4 <aarch64_print_operand@@Base+0x13a8>
   42154:	tbnz	w8, #2, 42184 <aarch64_print_operand@@Base+0x1388>
   42158:	ldr	w4, [x2, #20]
   4215c:	adrp	x2, 57000 <fields@@Base+0x650>
   42160:	add	x2, x2, #0x650
   42164:	b	421a4 <aarch64_print_operand@@Base+0x13a8>
   42168:	ldr	w8, [x2, #32]
   4216c:	cmp	w8, #0xf
   42170:	b.ne	421d0 <aarch64_print_operand@@Base+0x13d4>  // b.any
   42174:	ldr	w4, [x2, #20]
   42178:	adrp	x2, 5b000 <fields@@Base+0x4650>
   4217c:	add	x2, x2, #0x7ee
   42180:	b	421a4 <aarch64_print_operand@@Base+0x13a8>
   42184:	ldr	w8, [x2]
   42188:	cmp	w8, #0x58
   4218c:	b.ne	42198 <aarch64_print_operand@@Base+0x139c>  // b.any
   42190:	ldr	w8, [x2, #20]
   42194:	cbz	w8, 421bc <aarch64_print_operand@@Base+0x13c0>
   42198:	ldr	w4, [x2, #20]
   4219c:	adrp	x2, 5b000 <fields@@Base+0x4650>
   421a0:	add	x2, x2, #0x75d
   421a4:	bl	357a0 <snprintf@plt>
   421a8:	ldp	x29, x30, [sp], #16
   421ac:	ret
   421b0:	adrp	x2, 57000 <fields@@Base+0x650>
   421b4:	add	x2, x2, #0x65a
   421b8:	b	421c4 <aarch64_print_operand@@Base+0x13c8>
   421bc:	adrp	x2, 5b000 <fields@@Base+0x4650>
   421c0:	add	x2, x2, #0x757
   421c4:	bl	357a0 <snprintf@plt>
   421c8:	ldp	x29, x30, [sp], #16
   421cc:	ret
   421d0:	adrp	x0, 5b000 <fields@@Base+0x4650>
   421d4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   421d8:	adrp	x3, 5b000 <fields@@Base+0x4650>
   421dc:	add	x0, x0, #0x768
   421e0:	add	x1, x1, #0xff6
   421e4:	add	x3, x3, #0x791
   421e8:	mov	w2, #0xc05                 	// #3077
   421ec:	bl	35ef0 <__assert_fail@plt>

00000000000421f0 <aarch64_sys_reg_deprecated_p@@Base>:
   421f0:	ldr	w8, [x0, #12]
   421f4:	and	w0, w8, #0x1
   421f8:	ret

00000000000421fc <aarch64_sys_reg_supported_p@@Base>:
   421fc:	ldrb	w8, [x1, #12]
   42200:	tbnz	w8, #1, 4220c <aarch64_sys_reg_supported_p@@Base+0x10>
   42204:	mov	w0, #0x1                   	// #1
   42208:	ret
   4220c:	ldr	w8, [x1, #8]
   42210:	tbnz	w0, #21, 42220 <aarch64_sys_reg_supported_p@@Base+0x24>
   42214:	mov	w9, #0xc213                	// #49683
   42218:	cmp	w8, w9
   4221c:	b.eq	4287c <aarch64_sys_reg_supported_p@@Base+0x680>  // b.none
   42220:	mov	w9, #0xffff3979            	// #-50823
   42224:	add	w9, w8, w9
   42228:	ror	w9, w9, #11
   4222c:	sub	w10, w9, #0x3
   42230:	cmp	w10, #0x4
   42234:	b.cc	4223c <aarch64_sys_reg_supported_p@@Base+0x40>  // b.lo, b.ul, b.last
   42238:	cbnz	w9, 42240 <aarch64_sys_reg_supported_p@@Base+0x44>
   4223c:	tbz	x0, #45, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   42240:	tbnz	x0, #46, 42250 <aarch64_sys_reg_supported_p@@Base+0x54>
   42244:	mov	w9, #0xc01c                	// #49180
   42248:	cmp	w8, w9
   4224c:	b.eq	4287c <aarch64_sys_reg_supported_p@@Base+0x680>  // b.none
   42250:	tbnz	x0, #47, 42260 <aarch64_sys_reg_supported_p@@Base+0x64>
   42254:	mov	w9, #0xda16                	// #55830
   42258:	cmp	w8, w9
   4225c:	b.eq	4287c <aarch64_sys_reg_supported_p@@Base+0x680>  // b.none
   42260:	mov	w9, #0xeaff                	// #60159
   42264:	cmp	w8, w9
   42268:	b.gt	422c0 <aarch64_sys_reg_supported_p@@Base+0xc4>
   4226c:	mov	w9, #0xe8ff                	// #59647
   42270:	cmp	w8, w9
   42274:	b.le	4230c <aarch64_sys_reg_supported_p@@Base+0x110>
   42278:	mov	w9, #0xffff1700            	// #-59648
   4227c:	add	w9, w8, w9
   42280:	cmp	w9, #0x3
   42284:	b.cc	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.lo, b.ul, b.last
   42288:	mov	w9, #0xffff1578            	// #-60040
   4228c:	add	w9, w8, w9
   42290:	cmp	w9, #0x8
   42294:	b.hi	422ac <aarch64_sys_reg_supported_p@@Base+0xb0>  // b.pmore
   42298:	mov	w10, #0x1                   	// #1
   4229c:	lsl	w9, w10, w9
   422a0:	mov	w10, #0x103                 	// #259
   422a4:	tst	w9, w10
   422a8:	b.ne	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.any
   422ac:	mov	w9, #0xffff1600            	// #-59904
   422b0:	add	w9, w8, w9
   422b4:	cmp	w9, #0x2
   422b8:	b.cc	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.lo, b.ul, b.last
   422bc:	b	4238c <aarch64_sys_reg_supported_p@@Base+0x190>
   422c0:	mov	w9, #0xedff                	// #60927
   422c4:	cmp	w8, w9
   422c8:	b.le	4233c <aarch64_sys_reg_supported_p@@Base+0x140>
   422cc:	mov	w9, #0xffff10f8            	// #-61192
   422d0:	add	w9, w8, w9
   422d4:	cmp	w9, #0x12
   422d8:	b.hi	422f8 <aarch64_sys_reg_supported_p@@Base+0xfc>  // b.pmore
   422dc:	mov	w10, #0x1                   	// #1
   422e0:	mov	w11, #0x700                 	// #1792
   422e4:	lsl	w10, w10, w9
   422e8:	movk	w11, #0x7, lsl #16
   422ec:	tst	w10, w11
   422f0:	b.ne	42388 <aarch64_sys_reg_supported_p@@Base+0x18c>  // b.any
   422f4:	cbz	w9, 42360 <aarch64_sys_reg_supported_p@@Base+0x164>
   422f8:	mov	w9, #0xee00                	// #60928
   422fc:	cmp	w8, w9
   42300:	b.eq	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.none
   42304:	mov	w9, #0xee81                	// #61057
   42308:	b	42358 <aarch64_sys_reg_supported_p@@Base+0x15c>
   4230c:	mov	w9, #0xe717                	// #59159
   42310:	cmp	w8, w9
   42314:	b.le	423e8 <aarch64_sys_reg_supported_p@@Base+0x1ec>
   42318:	mov	w9, #0xffff18e8            	// #-59160
   4231c:	add	w9, w8, w9
   42320:	cmp	w9, #0x3
   42324:	b.cc	42400 <aarch64_sys_reg_supported_p@@Base+0x204>  // b.lo, b.ul, b.last
   42328:	mov	w9, #0xe880                	// #59520
   4232c:	cmp	w8, w9
   42330:	b.eq	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.none
   42334:	mov	w9, #0xe882                	// #59522
   42338:	b	42358 <aarch64_sys_reg_supported_p@@Base+0x15c>
   4233c:	mov	w9, #0xeb00                	// #60160
   42340:	cmp	w8, w9
   42344:	b.eq	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.none
   42348:	mov	w9, #0xed10                	// #60688
   4234c:	cmp	w8, w9
   42350:	b.eq	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.none
   42354:	mov	w9, #0xed18                	// #60696
   42358:	cmp	w8, w9
   4235c:	b.ne	4238c <aarch64_sys_reg_supported_p@@Base+0x190>  // b.any
   42360:	tbz	w0, #24, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   42364:	mov	w9, #0xffff10f0            	// #-61200
   42368:	add	w9, w8, w9
   4236c:	cmp	w9, #0xa
   42370:	b.hi	4238c <aarch64_sys_reg_supported_p@@Base+0x190>  // b.pmore
   42374:	mov	w10, #0x1                   	// #1
   42378:	lsl	w9, w10, w9
   4237c:	mov	w10, #0x707                 	// #1799
   42380:	tst	w9, w10
   42384:	b.eq	4238c <aarch64_sys_reg_supported_p@@Base+0x190>  // b.none
   42388:	tbz	w0, #24, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   4238c:	mov	w9, #0xc03a                	// #49210
   42390:	mov	w10, #0xc214                	// #49684
   42394:	cmp	w8, w9
   42398:	cset	w9, eq  // eq = none
   4239c:	cmp	w8, w10
   423a0:	cset	w10, eq  // eq = none
   423a4:	tbnz	w0, #5, 423b0 <aarch64_sys_reg_supported_p@@Base+0x1b4>
   423a8:	orr	w9, w9, w10
   423ac:	tbnz	w9, #0, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   423b0:	mov	w9, #0xc4c7                	// #50375
   423b4:	cmp	w8, w9
   423b8:	b.gt	424c8 <aarch64_sys_reg_supported_p@@Base+0x2cc>
   423bc:	mov	w9, #0xc107                	// #49415
   423c0:	cmp	w8, w9
   423c4:	b.gt	42480 <aarch64_sys_reg_supported_p@@Base+0x284>
   423c8:	mov	w9, #0xc007                	// #49159
   423cc:	cmp	w8, w9
   423d0:	b.eq	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>  // b.none
   423d4:	mov	w9, #0xc024                	// #49188
   423d8:	cmp	w8, w9
   423dc:	b.eq	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>  // b.none
   423e0:	mov	w9, #0xc090                	// #49296
   423e4:	b	426c0 <aarch64_sys_reg_supported_p@@Base+0x4c4>
   423e8:	mov	w9, #0xe101                	// #57601
   423ec:	cmp	w8, w9
   423f0:	b.eq	42400 <aarch64_sys_reg_supported_p@@Base+0x204>  // b.none
   423f4:	mov	w9, #0xe681                	// #59009
   423f8:	cmp	w8, w9
   423fc:	b.ne	4238c <aarch64_sys_reg_supported_p@@Base+0x190>  // b.any
   42400:	tbz	w0, #24, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   42404:	mov	w9, #0xed0f                	// #60687
   42408:	cmp	w8, w9
   4240c:	b.gt	42444 <aarch64_sys_reg_supported_p@@Base+0x248>
   42410:	mov	w9, #0xe9ff                	// #59903
   42414:	cmp	w8, w9
   42418:	b.le	4255c <aarch64_sys_reg_supported_p@@Base+0x360>
   4241c:	mov	w9, #0xffff1578            	// #-60040
   42420:	add	w9, w8, w9
   42424:	cmp	w9, #0x8
   42428:	b.ls	425c8 <aarch64_sys_reg_supported_p@@Base+0x3cc>  // b.plast
   4242c:	mov	w9, #0xffff1600            	// #-59904
   42430:	add	w9, w8, w9
   42434:	cmp	w9, #0x2
   42438:	b.cc	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.lo, b.ul, b.last
   4243c:	mov	w9, #0xeb00                	// #60160
   42440:	b	42358 <aarch64_sys_reg_supported_p@@Base+0x15c>
   42444:	mov	w9, #0xee80                	// #61056
   42448:	cmp	w8, w9
   4244c:	b.le	425a8 <aarch64_sys_reg_supported_p@@Base+0x3ac>
   42450:	mov	w9, #0xffff10f8            	// #-61192
   42454:	add	w9, w8, w9
   42458:	cmp	w9, #0x12
   4245c:	b.hi	42304 <aarch64_sys_reg_supported_p@@Base+0x108>  // b.pmore
   42460:	mov	w10, #0x1                   	// #1
   42464:	mov	w11, #0x700                 	// #1792
   42468:	lsl	w10, w10, w9
   4246c:	movk	w11, #0x7, lsl #16
   42470:	tst	w10, w11
   42474:	b.ne	42388 <aarch64_sys_reg_supported_p@@Base+0x18c>  // b.any
   42478:	cbz	w9, 42360 <aarch64_sys_reg_supported_p@@Base+0x164>
   4247c:	b	42304 <aarch64_sys_reg_supported_p@@Base+0x108>
   42480:	mov	w9, #0xffff3ef8            	// #-49416
   42484:	add	w9, w8, w9
   42488:	cmp	w9, #0x11
   4248c:	b.ls	42570 <aarch64_sys_reg_supported_p@@Base+0x374>  // b.plast
   42490:	mov	w9, #0xffff3d68            	// #-49816
   42494:	add	w9, w8, w9
   42498:	cmp	w9, #0x11
   4249c:	b.hi	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>  // b.pmore
   424a0:	mov	w10, #0x1                   	// #1
   424a4:	lsl	w9, w10, w9
   424a8:	mov	w10, #0xf0f                 	// #3855
   424ac:	movk	w10, #0x3, lsl #16
   424b0:	tst	w9, w10
   424b4:	b.eq	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>  // b.none
   424b8:	tbz	w0, #26, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   424bc:	mov	w9, #0xc4c7                	// #50375
   424c0:	cmp	w8, w9
   424c4:	b.le	42660 <aarch64_sys_reg_supported_p@@Base+0x464>
   424c8:	mov	w9, #0xc608                	// #50696
   424cc:	cmp	w8, w9
   424d0:	b.gt	42530 <aarch64_sys_reg_supported_p@@Base+0x334>
   424d4:	mov	w9, #0xffff3b38            	// #-50376
   424d8:	add	w9, w8, w9
   424dc:	cmp	w9, #0xf
   424e0:	b.hi	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>  // b.pmore
   424e4:	mov	w10, #0x1                   	// #1
   424e8:	lsl	w9, w10, w9
   424ec:	mov	w10, #0x8bfd                	// #35837
   424f0:	tst	w9, w10
   424f4:	b.eq	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>  // b.none
   424f8:	tbz	w0, #27, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   424fc:	mov	w9, #0xc107                	// #49415
   42500:	cmp	w8, w9
   42504:	b.le	423c8 <aarch64_sys_reg_supported_p@@Base+0x1cc>
   42508:	mov	w9, #0xe08f                	// #57487
   4250c:	cmp	w8, w9
   42510:	b.le	4266c <aarch64_sys_reg_supported_p@@Base+0x470>
   42514:	mov	w9, #0xe090                	// #57488
   42518:	cmp	w8, w9
   4251c:	b.eq	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>  // b.none
   42520:	mov	w9, #0xe890                	// #59536
   42524:	cmp	w8, w9
   42528:	b.ne	42658 <aarch64_sys_reg_supported_p@@Base+0x45c>  // b.any
   4252c:	b	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>
   42530:	mov	w9, #0xe608                	// #58888
   42534:	cmp	w8, w9
   42538:	b.gt	4258c <aarch64_sys_reg_supported_p@@Base+0x390>
   4253c:	mov	w9, #0xe292                	// #58002
   42540:	cmp	w8, w9
   42544:	b.gt	425e0 <aarch64_sys_reg_supported_p@@Base+0x3e4>
   42548:	mov	w9, #0xc609                	// #50697
   4254c:	cmp	w8, w9
   42550:	b.eq	425fc <aarch64_sys_reg_supported_p@@Base+0x400>  // b.none
   42554:	mov	w9, #0xe090                	// #57488
   42558:	b	426c0 <aarch64_sys_reg_supported_p@@Base+0x4c4>
   4255c:	mov	w9, #0xffff1700            	// #-59648
   42560:	add	w9, w8, w9
   42564:	cmp	w9, #0x3
   42568:	b.cc	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.lo, b.ul, b.last
   4256c:	b	42328 <aarch64_sys_reg_supported_p@@Base+0x12c>
   42570:	mov	w10, #0x1                   	// #1
   42574:	lsl	w9, w10, w9
   42578:	mov	w10, #0xf0f                 	// #3855
   4257c:	movk	w10, #0x3, lsl #16
   42580:	tst	w9, w10
   42584:	b.ne	42694 <aarch64_sys_reg_supported_p@@Base+0x498>  // b.any
   42588:	b	42490 <aarch64_sys_reg_supported_p@@Base+0x294>
   4258c:	mov	w9, #0xecc7                	// #60615
   42590:	cmp	w8, w9
   42594:	b.gt	4264c <aarch64_sys_reg_supported_p@@Base+0x450>
   42598:	mov	w9, #0xe609                	// #58889
   4259c:	cmp	w8, w9
   425a0:	b.ne	426bc <aarch64_sys_reg_supported_p@@Base+0x4c0>  // b.any
   425a4:	b	425fc <aarch64_sys_reg_supported_p@@Base+0x400>
   425a8:	mov	w9, #0xed10                	// #60688
   425ac:	cmp	w8, w9
   425b0:	b.eq	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.none
   425b4:	mov	w9, #0xed18                	// #60696
   425b8:	cmp	w8, w9
   425bc:	b.eq	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.none
   425c0:	mov	w9, #0xee00                	// #60928
   425c4:	b	42358 <aarch64_sys_reg_supported_p@@Base+0x15c>
   425c8:	mov	w10, #0x1                   	// #1
   425cc:	lsl	w9, w10, w9
   425d0:	mov	w10, #0x103                 	// #259
   425d4:	tst	w9, w10
   425d8:	b.ne	42360 <aarch64_sys_reg_supported_p@@Base+0x164>  // b.any
   425dc:	b	4242c <aarch64_sys_reg_supported_p@@Base+0x230>
   425e0:	mov	w9, #0xe293                	// #58003
   425e4:	cmp	w8, w9
   425e8:	b.eq	425fc <aarch64_sys_reg_supported_p@@Base+0x400>  // b.none
   425ec:	mov	w9, #0xe4c8                	// #58568
   425f0:	cmp	w8, w9
   425f4:	b.eq	424f8 <aarch64_sys_reg_supported_p@@Base+0x2fc>  // b.none
   425f8:	b	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>
   425fc:	tbz	w0, #26, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   42600:	mov	w9, #0xc4c7                	// #50375
   42604:	cmp	w8, w9
   42608:	b.le	42660 <aarch64_sys_reg_supported_p@@Base+0x464>
   4260c:	mov	w9, #0xe08f                	// #57487
   42610:	cmp	w8, w9
   42614:	b.le	424d4 <aarch64_sys_reg_supported_p@@Base+0x2d8>
   42618:	mov	w9, #0xe88f                	// #59535
   4261c:	cmp	w8, w9
   42620:	b.le	42884 <aarch64_sys_reg_supported_p@@Base+0x688>
   42624:	mov	w9, #0xe890                	// #59536
   42628:	cmp	w8, w9
   4262c:	b.eq	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>  // b.none
   42630:	mov	w9, #0xf090                	// #61584
   42634:	cmp	w8, w9
   42638:	b.eq	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>  // b.none
   4263c:	mov	w9, #0xecc8                	// #60616
   42640:	cmp	w8, w9
   42644:	b.eq	424f8 <aarch64_sys_reg_supported_p@@Base+0x2fc>  // b.none
   42648:	b	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>
   4264c:	mov	w9, #0xecc8                	// #60616
   42650:	cmp	w8, w9
   42654:	b.eq	424f8 <aarch64_sys_reg_supported_p@@Base+0x2fc>  // b.none
   42658:	mov	w9, #0xf090                	// #61584
   4265c:	b	426c0 <aarch64_sys_reg_supported_p@@Base+0x4c4>
   42660:	mov	w9, #0xc107                	// #49415
   42664:	cmp	w8, w9
   42668:	b.le	423c8 <aarch64_sys_reg_supported_p@@Base+0x1cc>
   4266c:	mov	w9, #0xffff3ef8            	// #-49416
   42670:	add	w9, w8, w9
   42674:	cmp	w9, #0x11
   42678:	b.hi	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>  // b.pmore
   4267c:	mov	w10, #0x1                   	// #1
   42680:	lsl	w9, w10, w9
   42684:	mov	w10, #0xf0f                 	// #3855
   42688:	movk	w10, #0x3, lsl #16
   4268c:	tst	w9, w10
   42690:	b.eq	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>  // b.none
   42694:	tbz	w0, #6, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   42698:	mov	w9, #0xe08f                	// #57487
   4269c:	cmp	w8, w9
   426a0:	b.le	423c8 <aarch64_sys_reg_supported_p@@Base+0x1cc>
   426a4:	mov	w9, #0xe090                	// #57488
   426a8:	cmp	w8, w9
   426ac:	b.eq	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>  // b.none
   426b0:	mov	w9, #0xf090                	// #61584
   426b4:	cmp	w8, w9
   426b8:	b.eq	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>  // b.none
   426bc:	mov	w9, #0xe890                	// #59536
   426c0:	cmp	w8, w9
   426c4:	b.ne	426cc <aarch64_sys_reg_supported_p@@Base+0x4d0>  // b.any
   426c8:	tbz	w0, #28, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   426cc:	tbnz	w0, #11, 426dc <aarch64_sys_reg_supported_p@@Base+0x4e0>
   426d0:	mov	w9, #0xda15                	// #55829
   426d4:	cmp	w8, w9
   426d8:	b.eq	4287c <aarch64_sys_reg_supported_p@@Base+0x680>  // b.none
   426dc:	mov	w9, #0xffff18e0            	// #-59168
   426e0:	add	w9, w8, w9
   426e4:	cmp	w9, #0xa
   426e8:	b.hi	42700 <aarch64_sys_reg_supported_p@@Base+0x504>  // b.pmore
   426ec:	mov	w10, #0x1                   	// #1
   426f0:	lsl	w9, w10, w9
   426f4:	mov	w10, #0x707                 	// #1799
   426f8:	tst	w9, w10
   426fc:	b.ne	42734 <aarch64_sys_reg_supported_p@@Base+0x538>  // b.any
   42700:	mov	w9, #0xffff1ef0            	// #-57616
   42704:	add	w9, w8, w9
   42708:	cmp	w9, #0x22
   4270c:	b.hi	42728 <aarch64_sys_reg_supported_p@@Base+0x52c>  // b.pmore
   42710:	mov	w10, #0x1                   	// #1
   42714:	lsl	x9, x10, x9
   42718:	mov	x10, #0x1                   	// #1
   4271c:	movk	x10, #0x5, lsl #32
   42720:	tst	x9, x10
   42724:	b.ne	42734 <aarch64_sys_reg_supported_p@@Base+0x538>  // b.any
   42728:	mov	w9, #0xe099                	// #57497
   4272c:	cmp	w8, w9
   42730:	b.ne	42738 <aarch64_sys_reg_supported_p@@Base+0x53c>  // b.any
   42734:	tbz	w0, #11, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   42738:	mov	w9, #0xffff9bfe            	// #-25602
   4273c:	add	w9, w8, w9
   42740:	cmp	w9, #0x33
   42744:	b.ls	427c4 <aarch64_sys_reg_supported_p@@Base+0x5c8>  // b.plast
   42748:	mov	w9, #0xffffbbf8            	// #-17416
   4274c:	add	w9, w8, w9
   42750:	cmp	w9, #0x2f
   42754:	b.hi	42770 <aarch64_sys_reg_supported_p@@Base+0x574>  // b.pmore
   42758:	mov	w10, #0x1                   	// #1
   4275c:	lsl	x9, x10, x9
   42760:	mov	x10, #0xaaaf                	// #43695
   42764:	movk	x10, #0xaaaa, lsl #32
   42768:	tst	x9, x10
   4276c:	b.ne	427e4 <aarch64_sys_reg_supported_p@@Base+0x5e8>  // b.any
   42770:	mov	w9, #0xffff8bf8            	// #-29704
   42774:	add	w9, w8, w9
   42778:	cmp	w9, #0x2d
   4277c:	b.hi	42798 <aarch64_sys_reg_supported_p@@Base+0x59c>  // b.pmore
   42780:	mov	w10, #0x1                   	// #1
   42784:	lsl	x9, x10, x9
   42788:	mov	x10, #0x23                  	// #35
   4278c:	movk	x10, #0x2200, lsl #32
   42790:	tst	x9, x10
   42794:	b.ne	427e4 <aarch64_sys_reg_supported_p@@Base+0x5e8>  // b.any
   42798:	mov	w9, #0xffff8bef            	// #-29713
   4279c:	add	w9, w8, w9
   427a0:	ror	w9, w9, #2
   427a4:	cmp	w9, #0x7
   427a8:	b.hi	427e8 <aarch64_sys_reg_supported_p@@Base+0x5ec>  // b.pmore
   427ac:	mov	w10, #0x1                   	// #1
   427b0:	lsl	w9, w10, w9
   427b4:	mov	w10, #0xc3                  	// #195
   427b8:	tst	w9, w10
   427bc:	b.ne	427e4 <aarch64_sys_reg_supported_p@@Base+0x5e8>  // b.any
   427c0:	b	427e8 <aarch64_sys_reg_supported_p@@Base+0x5ec>
   427c4:	mov	w10, #0x1                   	// #1
   427c8:	lsl	x9, x10, x9
   427cc:	mov	x10, #0x9cd1                	// #40145
   427d0:	movk	x10, #0x4008, lsl #16
   427d4:	movk	x10, #0x88b7, lsl #32
   427d8:	movk	x10, #0x8, lsl #48
   427dc:	tst	x9, x10
   427e0:	b.eq	42748 <aarch64_sys_reg_supported_p@@Base+0x54c>  // b.none
   427e4:	tbz	w0, #11, 4287c <aarch64_sys_reg_supported_p@@Base+0x680>
   427e8:	mov	x9, #0x82000000000         	// #8933531975680
   427ec:	bics	xzr, x9, x0
   427f0:	b.eq	42804 <aarch64_sys_reg_supported_p@@Base+0x608>  // b.none
   427f4:	and	w9, w8, #0xfffffffe
   427f8:	mov	w10, #0xd920                	// #55584
   427fc:	cmp	w9, w10
   42800:	b.eq	4287c <aarch64_sys_reg_supported_p@@Base+0x680>  // b.none
   42804:	mov	w9, #0xc803                	// #51203
   42808:	cmp	w8, w9
   4280c:	b.le	4283c <aarch64_sys_reg_supported_p@@Base+0x640>
   42810:	mov	w9, #0xe2af                	// #58031
   42814:	cmp	w8, w9
   42818:	b.le	42860 <aarch64_sys_reg_supported_p@@Base+0x664>
   4281c:	mov	w9, #0xe2b0                	// #58032
   42820:	cmp	w8, w9
   42824:	b.eq	42878 <aarch64_sys_reg_supported_p@@Base+0x67c>  // b.none
   42828:	mov	w9, #0xf2b0                	// #62128
   4282c:	cmp	w8, w9
   42830:	b.eq	42878 <aarch64_sys_reg_supported_p@@Base+0x67c>  // b.none
   42834:	mov	w9, #0xeab0                	// #60080
   42838:	b	42870 <aarch64_sys_reg_supported_p@@Base+0x674>
   4283c:	mov	w9, #0xffff3f7b            	// #-49285
   42840:	add	w9, w8, w9
   42844:	cmp	w9, #0x2
   42848:	b.cc	42878 <aarch64_sys_reg_supported_p@@Base+0x67c>  // b.lo, b.ul, b.last
   4284c:	mov	w9, #0xffff3d50            	// #-49840
   42850:	add	w8, w8, w9
   42854:	cmp	w8, #0x2
   42858:	b.cc	42878 <aarch64_sys_reg_supported_p@@Base+0x67c>  // b.lo, b.ul, b.last
   4285c:	b	42204 <aarch64_sys_reg_supported_p@@Base+0x8>
   42860:	mov	w9, #0xc804                	// #51204
   42864:	cmp	w8, w9
   42868:	b.eq	42878 <aarch64_sys_reg_supported_p@@Base+0x67c>  // b.none
   4286c:	mov	w9, #0xda17                	// #55831
   42870:	cmp	w8, w9
   42874:	b.ne	42204 <aarch64_sys_reg_supported_p@@Base+0x8>  // b.any
   42878:	tbnz	x0, #48, 42204 <aarch64_sys_reg_supported_p@@Base+0x8>
   4287c:	mov	w0, wzr
   42880:	ret
   42884:	mov	w9, #0xe090                	// #57488
   42888:	cmp	w8, w9
   4288c:	b.ne	425ec <aarch64_sys_reg_supported_p@@Base+0x3f0>  // b.any
   42890:	b	426c8 <aarch64_sys_reg_supported_p@@Base+0x4cc>

0000000000042894 <aarch64_pstatefield_supported_p@@Base>:
   42894:	ldrb	w8, [x1, #12]
   42898:	tbnz	w8, #1, 428a4 <aarch64_pstatefield_supported_p@@Base+0x10>
   4289c:	mov	w0, #0x1                   	// #1
   428a0:	ret
   428a4:	ldr	w8, [x1, #8]
   428a8:	tbnz	w0, #21, 428bc <aarch64_pstatefield_supported_p@@Base+0x28>
   428ac:	cmp	w8, #0x4
   428b0:	b.ne	428bc <aarch64_pstatefield_supported_p@@Base+0x28>  // b.any
   428b4:	mov	w0, wzr
   428b8:	ret
   428bc:	tbnz	w0, #5, 428d0 <aarch64_pstatefield_supported_p@@Base+0x3c>
   428c0:	cmp	w8, #0x3
   428c4:	b.ne	428d0 <aarch64_pstatefield_supported_p@@Base+0x3c>  // b.any
   428c8:	mov	w0, wzr
   428cc:	ret
   428d0:	tbnz	x0, #47, 428e4 <aarch64_pstatefield_supported_p@@Base+0x50>
   428d4:	cmp	w8, #0x19
   428d8:	b.ne	428e4 <aarch64_pstatefield_supported_p@@Base+0x50>  // b.any
   428dc:	mov	w0, wzr
   428e0:	ret
   428e4:	tbnz	w0, #11, 428f8 <aarch64_pstatefield_supported_p@@Base+0x64>
   428e8:	cmp	w8, #0x1a
   428ec:	b.ne	428f8 <aarch64_pstatefield_supported_p@@Base+0x64>  // b.any
   428f0:	mov	w0, wzr
   428f4:	ret
   428f8:	cmp	w8, #0x1c
   428fc:	cset	w8, ne  // ne = any
   42900:	ubfx	x9, x0, #48, #1
   42904:	orr	w0, w9, w8
   42908:	ret

000000000004290c <aarch64_sys_ins_reg_has_xt@@Base>:
   4290c:	ldr	w8, [x0, #12]
   42910:	ubfx	w0, w8, #2, #1
   42914:	ret

0000000000042918 <aarch64_sys_ins_reg_supported_p@@Base>:
   42918:	ldrb	w8, [x1, #12]
   4291c:	tbnz	w8, #1, 42928 <aarch64_sys_ins_reg_supported_p@@Base+0x10>
   42920:	mov	w0, #0x1                   	// #1
   42924:	ret
   42928:	ldr	w8, [x1, #8]
   4292c:	tbnz	w0, #5, 42944 <aarch64_sys_ins_reg_supported_p@@Base+0x2c>
   42930:	mov	w9, #0x5be1                	// #23521
   42934:	cmp	w8, w9
   42938:	b.ne	42944 <aarch64_sys_ins_reg_supported_p@@Base+0x2c>  // b.any
   4293c:	mov	w0, wzr
   42940:	ret
   42944:	tbnz	x0, #42, 4295c <aarch64_sys_ins_reg_supported_p@@Base+0x44>
   42948:	mov	w9, #0x5be9                	// #23529
   4294c:	cmp	w8, w9
   42950:	b.ne	4295c <aarch64_sys_ins_reg_supported_p@@Base+0x44>  // b.any
   42954:	mov	w0, wzr
   42958:	ret
   4295c:	mov	w9, #0xffffa45d            	// #-23459
   42960:	add	w9, w8, w9
   42964:	cmp	w9, #0x52
   42968:	b.hi	42984 <aarch64_sys_ins_reg_supported_p@@Base+0x6c>  // b.pmore
   4296c:	adrp	x10, 56000 <xexit@@Base+0x21bc>
   42970:	add	x10, x10, #0x8a1
   42974:	adr	x11, 429ac <aarch64_sys_ins_reg_supported_p@@Base+0x94>
   42978:	ldrb	w12, [x10, x9]
   4297c:	add	x11, x11, x12, lsl #2
   42980:	br	x11
   42984:	mov	w9, #0xffffbc4d            	// #-17331
   42988:	add	w9, w8, w9
   4298c:	cmp	w9, #0x43
   42990:	b.hi	429b8 <aarch64_sys_ins_reg_supported_p@@Base+0xa0>  // b.pmore
   42994:	adrp	x10, 56000 <xexit@@Base+0x21bc>
   42998:	add	x10, x10, #0x85d
   4299c:	adr	x11, 429ac <aarch64_sys_ins_reg_supported_p@@Base+0x94>
   429a0:	ldrb	w12, [x10, x9]
   429a4:	add	x11, x11, x12, lsl #2
   429a8:	br	x11
   429ac:	tbnz	x0, #48, 429b8 <aarch64_sys_ins_reg_supported_p@@Base+0xa0>
   429b0:	mov	w0, wzr
   429b4:	ret
   429b8:	tbnz	w0, #5, 429d4 <aarch64_sys_ins_reg_supported_p@@Base+0xbc>
   429bc:	and	w9, w8, #0xfffffffe
   429c0:	mov	w10, #0x43c8                	// #17352
   429c4:	cmp	w9, w10
   429c8:	b.ne	429d4 <aarch64_sys_ins_reg_supported_p@@Base+0xbc>  // b.any
   429cc:	mov	w0, wzr
   429d0:	ret
   429d4:	mov	w9, #0x5b98                	// #23448
   429d8:	cmp	w8, w9
   429dc:	cset	w8, ne  // ne = any
   429e0:	ubfx	x9, x0, #41, #1
   429e4:	orr	w0, w9, w8
   429e8:	ret

00000000000429ec <init_insn_sequence@@Base>:
   429ec:	stp	x29, x30, [sp, #-32]!
   429f0:	stp	x20, x19, [sp, #16]
   429f4:	mov	x20, x0
   429f8:	ldr	x0, [x1]
   429fc:	mov	x19, x1
   42a00:	mov	x29, sp
   42a04:	str	wzr, [x1, #24]
   42a08:	str	wzr, [x1, #8]
   42a0c:	cbz	x0, 42a14 <init_insn_sequence@@Base+0x28>
   42a10:	bl	35bc0 <free@plt>
   42a14:	str	xzr, [x19]
   42a18:	cbz	x20, 42a40 <init_insn_sequence@@Base+0x54>
   42a1c:	mov	w0, #0x168                 	// #360
   42a20:	bl	358a0 <xmalloc@plt>
   42a24:	mov	w2, #0x168                 	// #360
   42a28:	mov	x1, x20
   42a2c:	str	x0, [x19]
   42a30:	bl	35470 <memcpy@plt>
   42a34:	ldr	x8, [x20, #8]
   42a38:	ldr	w8, [x8, #128]
   42a3c:	and	w20, w8, #0x1
   42a40:	ldr	x0, [x19, #16]
   42a44:	cbz	x0, 42a4c <init_insn_sequence@@Base+0x60>
   42a48:	bl	35bc0 <free@plt>
   42a4c:	str	xzr, [x19, #16]
   42a50:	cbz	w20, 42a74 <init_insn_sequence@@Base+0x88>
   42a54:	mov	w8, #0x168                 	// #360
   42a58:	mul	w20, w20, w8
   42a5c:	mov	x0, x20
   42a60:	bl	358a0 <xmalloc@plt>
   42a64:	mov	w1, wzr
   42a68:	mov	x2, x20
   42a6c:	str	x0, [x19, #16]
   42a70:	bl	35890 <memset@plt>
   42a74:	ldp	x20, x19, [sp, #16]
   42a78:	ldp	x29, x30, [sp], #32
   42a7c:	ret

0000000000042a80 <verify_constraints@@Base>:
   42a80:	sub	sp, sp, #0x80
   42a84:	stp	x29, x30, [sp, #32]
   42a88:	stp	x28, x27, [sp, #48]
   42a8c:	stp	x26, x25, [sp, #64]
   42a90:	stp	x24, x23, [sp, #80]
   42a94:	stp	x22, x21, [sp, #96]
   42a98:	stp	x20, x19, [sp, #112]
   42a9c:	add	x29, sp, #0x20
   42aa0:	cbz	x0, 42f30 <verify_constraints@@Base+0x4b0>
   42aa4:	ldr	x22, [x0, #8]
   42aa8:	mov	x20, x0
   42aac:	cbz	x22, 42f50 <verify_constraints@@Base+0x4d0>
   42ab0:	ldr	w9, [x22, #128]
   42ab4:	mov	x19, x5
   42ab8:	mov	x21, x4
   42abc:	cbnz	w9, 42ac8 <verify_constraints@@Base+0x48>
   42ac0:	ldr	x8, [x19]
   42ac4:	cbz	x8, 42b24 <verify_constraints@@Base+0xa4>
   42ac8:	cbz	x19, 42f70 <verify_constraints@@Base+0x4f0>
   42acc:	ldr	w10, [x22, #120]
   42ad0:	ldr	x8, [x19]
   42ad4:	tbnz	w10, #31, 42b2c <verify_constraints@@Base+0xac>
   42ad8:	cbz	x8, 42b24 <verify_constraints@@Base+0xa4>
   42adc:	cbnz	x2, 42b6c <verify_constraints@@Base+0xec>
   42ae0:	cbnz	w3, 42b6c <verify_constraints@@Base+0xec>
   42ae4:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42ae8:	adrp	x1, 58000 <fields@@Base+0x1650>
   42aec:	mov	w8, #0x2                   	// #2
   42af0:	add	x0, x0, #0xe80
   42af4:	add	x1, x1, #0xce8
   42af8:	mov	w2, #0x5                   	// #5
   42afc:	str	w8, [x21]
   42b00:	bl	35e10 <dcgettext@plt>
   42b04:	mov	w8, #0xffffffff            	// #-1
   42b08:	mov	w9, #0x1                   	// #1
   42b0c:	mov	w20, wzr
   42b10:	str	x0, [x21, #8]
   42b14:	str	w8, [x21, #4]
   42b18:	str	w9, [x21, #28]
   42b1c:	mov	w22, #0x4                   	// #4
   42b20:	b	42c3c <verify_constraints@@Base+0x1bc>
   42b24:	mov	w22, wzr
   42b28:	b	42c50 <verify_constraints@@Base+0x1d0>
   42b2c:	cbz	x8, 42b80 <verify_constraints@@Base+0x100>
   42b30:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42b34:	adrp	x1, 58000 <fields@@Base+0x1650>
   42b38:	mov	w8, #0x2                   	// #2
   42b3c:	add	x0, x0, #0xe80
   42b40:	add	x1, x1, #0xca2
   42b44:	mov	w2, #0x5                   	// #5
   42b48:	str	w8, [x21]
   42b4c:	bl	35e10 <dcgettext@plt>
   42b50:	mov	w8, #0xffffffff            	// #-1
   42b54:	mov	w9, #0x1                   	// #1
   42b58:	mov	w22, #0x4                   	// #4
   42b5c:	str	x0, [x21, #8]
   42b60:	str	w8, [x21, #4]
   42b64:	str	w9, [x21, #28]
   42b68:	b	42b84 <verify_constraints@@Base+0x104>
   42b6c:	ldr	x10, [x8, #8]
   42b70:	ldrb	w10, [x10, #128]
   42b74:	tbnz	w10, #0, 42b94 <verify_constraints@@Base+0x114>
   42b78:	mov	w22, wzr
   42b7c:	b	42c08 <verify_constraints@@Base+0x188>
   42b80:	mov	w22, wzr
   42b84:	mov	x0, x20
   42b88:	mov	x1, x19
   42b8c:	bl	35c60 <init_insn_sequence@plt>
   42b90:	b	42c50 <verify_constraints@@Base+0x1d0>
   42b94:	ldr	x10, [x22, #24]
   42b98:	cbz	x10, 42bd0 <verify_constraints@@Base+0x150>
   42b9c:	ldr	w10, [x10]
   42ba0:	mov	w11, #0x10                  	// #16
   42ba4:	movk	w11, #0x1000, lsl #16
   42ba8:	tst	w10, w11
   42bac:	b.eq	42bd0 <verify_constraints@@Base+0x150>  // b.none
   42bb0:	tbnz	w9, #0, 42c74 <verify_constraints@@Base+0x1f4>
   42bb4:	mov	w8, #0x2                   	// #2
   42bb8:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42bbc:	adrp	x1, 58000 <fields@@Base+0x1650>
   42bc0:	str	w8, [x21]
   42bc4:	add	x0, x0, #0xe80
   42bc8:	add	x1, x1, #0xd38
   42bcc:	b	42be8 <verify_constraints@@Base+0x168>
   42bd0:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42bd4:	adrp	x1, 58000 <fields@@Base+0x1650>
   42bd8:	mov	w8, #0x2                   	// #2
   42bdc:	add	x0, x0, #0xe80
   42be0:	add	x1, x1, #0xd0f
   42be4:	str	w8, [x21]
   42be8:	mov	w2, #0x5                   	// #5
   42bec:	bl	35e10 <dcgettext@plt>
   42bf0:	mov	w8, #0xffffffff            	// #-1
   42bf4:	mov	w9, #0x1                   	// #1
   42bf8:	str	x0, [x21, #8]
   42bfc:	str	w8, [x21, #4]
   42c00:	str	w9, [x21, #28]
   42c04:	mov	w22, #0x4                   	// #4
   42c08:	ldrsw	x8, [x19, #24]
   42c0c:	ldr	x9, [x19, #16]
   42c10:	mov	w2, #0x168                 	// #360
   42c14:	mov	x1, x20
   42c18:	add	w10, w8, #0x1
   42c1c:	add	x0, x9, x8, lsl #3
   42c20:	str	w10, [x19, #24]
   42c24:	bl	35470 <memcpy@plt>
   42c28:	ldr	w8, [x19, #24]
   42c2c:	ldr	w9, [x19, #8]
   42c30:	mov	w20, #0x1                   	// #1
   42c34:	cmp	w8, w9
   42c38:	b.lt	42c48 <verify_constraints@@Base+0x1c8>  // b.tstop
   42c3c:	mov	x0, xzr
   42c40:	mov	x1, x19
   42c44:	bl	35c60 <init_insn_sequence@plt>
   42c48:	cbnz	w20, 42c50 <verify_constraints@@Base+0x1d0>
   42c4c:	mov	w22, #0x4                   	// #4
   42c50:	mov	w0, w22
   42c54:	ldp	x20, x19, [sp, #112]
   42c58:	ldp	x22, x21, [sp, #96]
   42c5c:	ldp	x24, x23, [sp, #80]
   42c60:	ldp	x26, x25, [sp, #64]
   42c64:	ldp	x28, x27, [sp, #48]
   42c68:	ldp	x29, x30, [sp, #32]
   42c6c:	add	sp, sp, #0x80
   42c70:	ret
   42c74:	ldr	w9, [x8, #24]
   42c78:	cmp	w9, #0xc1
   42c7c:	b.ne	42f90 <verify_constraints@@Base+0x510>  // b.any
   42c80:	ldr	w9, [x8, #80]
   42c84:	ldrb	w10, [x8, #28]
   42c88:	ldr	w11, [x8, #40]
   42c8c:	cmp	w9, #0xa4
   42c90:	str	w10, [sp, #4]
   42c94:	stur	w11, [x29, #-4]
   42c98:	b.ne	42cb0 <verify_constraints@@Base+0x230>  // b.any
   42c9c:	ldr	w8, [x8, #96]
   42ca0:	str	w8, [sp, #8]
   42ca4:	mov	w8, #0x1                   	// #1
   42ca8:	str	w8, [sp, #12]
   42cac:	b	42cb4 <verify_constraints@@Base+0x234>
   42cb0:	str	xzr, [sp, #8]
   42cb4:	mov	x0, x22
   42cb8:	bl	35590 <aarch64_num_of_operands@plt>
   42cbc:	cmp	w0, #0x1
   42cc0:	b.lt	42d64 <verify_constraints@@Base+0x2e4>  // b.tstop
   42cc4:	mov	x25, xzr
   42cc8:	mov	w27, wzr
   42ccc:	mov	w23, wzr
   42cd0:	mov	w24, wzr
   42cd4:	mov	w28, w0
   42cd8:	add	x26, x20, #0x28
   42cdc:	mov	w8, #0xffffffff            	// #-1
   42ce0:	stur	wzr, [x29, #-12]
   42ce4:	str	wzr, [sp, #16]
   42ce8:	stur	w8, [x29, #-8]
   42cec:	b	42d10 <verify_constraints@@Base+0x290>
   42cf0:	mov	w9, w25
   42cf4:	stur	w25, [x29, #-8]
   42cf8:	str	w8, [sp, #16]
   42cfc:	stur	w0, [x29, #-12]
   42d00:	add	x25, x25, #0x1
   42d04:	cmp	x28, x25
   42d08:	add	x26, x26, #0x38
   42d0c:	b.eq	42d7c <verify_constraints@@Base+0x2fc>  // b.none
   42d10:	ldur	w8, [x26, #-16]
   42d14:	sub	w9, w8, #0x17
   42d18:	cmp	w9, #0xb5
   42d1c:	b.hi	42d00 <verify_constraints@@Base+0x280>  // b.pmore
   42d20:	ldurb	w0, [x26, #-12]
   42d24:	ldr	w8, [x26]
   42d28:	adrp	x12, 56000 <xexit@@Base+0x21bc>
   42d2c:	add	x12, x12, #0x8f4
   42d30:	adr	x10, 42cf0 <verify_constraints@@Base+0x270>
   42d34:	ldrb	w11, [x12, x9]
   42d38:	add	x10, x10, x11, lsl #2
   42d3c:	br	x10
   42d40:	ldur	w9, [x29, #-4]
   42d44:	cmp	w8, w9
   42d48:	cinc	w23, w23, eq  // eq = none
   42d4c:	csel	w27, w25, w27, eq  // eq = none
   42d50:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   42d54:	and	w8, w0, #0xff
   42d58:	cmp	w8, w24, uxtb
   42d5c:	csel	w24, w0, w24, hi  // hi = pmore
   42d60:	b	42d00 <verify_constraints@@Base+0x280>
   42d64:	mov	w8, #0xffffffff            	// #-1
   42d68:	mov	w24, wzr
   42d6c:	mov	w23, wzr
   42d70:	mov	w27, wzr
   42d74:	str	wzr, [sp, #16]
   42d78:	stp	wzr, w8, [x29, #-12]
   42d7c:	tst	w24, #0xff
   42d80:	b.eq	42fb0 <verify_constraints@@Base+0x530>  // b.none
   42d84:	ldrb	w26, [x20, #28]
   42d88:	ldrb	w8, [x22, #128]
   42d8c:	ldr	w25, [x20, #40]
   42d90:	tbnz	w8, #1, 42da0 <verify_constraints@@Base+0x320>
   42d94:	mov	w0, w26
   42d98:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   42d9c:	mov	w24, w0
   42da0:	ldr	w8, [sp, #12]
   42da4:	cbz	w8, 42dd0 <verify_constraints@@Base+0x350>
   42da8:	ldur	w8, [x29, #-8]
   42dac:	tbnz	w8, #31, 42e28 <verify_constraints@@Base+0x3a8>
   42db0:	ldur	w8, [x29, #-12]
   42db4:	and	w8, w8, #0xff
   42db8:	cmp	w8, #0x18
   42dbc:	b.ne	42e44 <verify_constraints@@Base+0x3c4>  // b.any
   42dc0:	ldr	w8, [sp, #8]
   42dc4:	ldr	w9, [sp, #16]
   42dc8:	cmp	w8, w9
   42dcc:	b.ne	42ebc <verify_constraints@@Base+0x43c>  // b.any
   42dd0:	mov	x0, x22
   42dd4:	bl	35a40 <aarch64_is_destructive_by_operands@plt>
   42dd8:	cmp	w0, #0x0
   42ddc:	mov	w22, #0x1                   	// #1
   42de0:	cinc	w8, w22, ne  // ne = any
   42de4:	cbz	w23, 42e60 <verify_constraints@@Base+0x3e0>
   42de8:	ldur	w9, [x29, #-4]
   42dec:	cmp	w9, w25
   42df0:	b.ne	42e90 <verify_constraints@@Base+0x410>  // b.any
   42df4:	cmp	w23, w8
   42df8:	b.le	42ef4 <verify_constraints@@Base+0x474>
   42dfc:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42e00:	adrp	x1, 58000 <fields@@Base+0x1650>
   42e04:	mov	w8, #0x2                   	// #2
   42e08:	add	x0, x0, #0xe80
   42e0c:	add	x1, x1, #0xec1
   42e10:	mov	w2, #0x5                   	// #5
   42e14:	str	w8, [x21]
   42e18:	bl	35e10 <dcgettext@plt>
   42e1c:	str	x0, [x21, #8]
   42e20:	str	w27, [x21, #4]
   42e24:	b	42ee8 <verify_constraints@@Base+0x468>
   42e28:	mov	w8, #0x2                   	// #2
   42e2c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42e30:	adrp	x1, 58000 <fields@@Base+0x1650>
   42e34:	str	w8, [x21]
   42e38:	add	x0, x0, #0xe80
   42e3c:	add	x1, x1, #0xd9e
   42e40:	b	42be8 <verify_constraints@@Base+0x168>
   42e44:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42e48:	adrp	x1, 58000 <fields@@Base+0x1650>
   42e4c:	mov	w8, #0x2                   	// #2
   42e50:	add	x0, x0, #0xe80
   42e54:	add	x1, x1, #0xdce
   42e58:	str	w8, [x21]
   42e5c:	b	42ed4 <verify_constraints@@Base+0x454>
   42e60:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42e64:	adrp	x1, 58000 <fields@@Base+0x1650>
   42e68:	mov	w8, #0x2                   	// #2
   42e6c:	add	x0, x0, #0xe80
   42e70:	add	x1, x1, #0xe40
   42e74:	mov	w2, #0x5                   	// #5
   42e78:	str	w8, [x21]
   42e7c:	bl	35e10 <dcgettext@plt>
   42e80:	str	x0, [x21, #8]
   42e84:	str	wzr, [x21, #4]
   42e88:	str	w22, [x21, #28]
   42e8c:	b	42c04 <verify_constraints@@Base+0x184>
   42e90:	mov	w8, #0x2                   	// #2
   42e94:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42e98:	adrp	x1, 58000 <fields@@Base+0x1650>
   42e9c:	str	w8, [x21]
   42ea0:	add	x0, x0, #0xe80
   42ea4:	add	x1, x1, #0xe87
   42ea8:	mov	w2, #0x5                   	// #5
   42eac:	bl	35e10 <dcgettext@plt>
   42eb0:	str	x0, [x21, #8]
   42eb4:	str	wzr, [x21, #4]
   42eb8:	b	42ee8 <verify_constraints@@Base+0x468>
   42ebc:	mov	w8, #0x2                   	// #2
   42ec0:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42ec4:	adrp	x1, 58000 <fields@@Base+0x1650>
   42ec8:	str	w8, [x21]
   42ecc:	add	x0, x0, #0xe80
   42ed0:	add	x1, x1, #0xe04
   42ed4:	mov	w2, #0x5                   	// #5
   42ed8:	bl	35e10 <dcgettext@plt>
   42edc:	str	x0, [x21, #8]
   42ee0:	ldur	w8, [x29, #-8]
   42ee4:	str	w8, [x21, #4]
   42ee8:	mov	w8, #0x1                   	// #1
   42eec:	str	w8, [x21, #28]
   42ef0:	b	42c04 <verify_constraints@@Base+0x184>
   42ef4:	ldr	w0, [sp, #4]
   42ef8:	mov	w22, wzr
   42efc:	cbz	w0, 42c08 <verify_constraints@@Base+0x188>
   42f00:	cbz	w26, 42c08 <verify_constraints@@Base+0x188>
   42f04:	bl	35ab0 <aarch64_get_qualifier_esize@plt>
   42f08:	and	w8, w24, #0xff
   42f0c:	cmp	w8, w0, uxtb
   42f10:	b.eq	42b78 <verify_constraints@@Base+0xf8>  // b.none
   42f14:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   42f18:	adrp	x1, 58000 <fields@@Base+0x1650>
   42f1c:	mov	w8, #0x2                   	// #2
   42f20:	add	x0, x0, #0xe80
   42f24:	add	x1, x1, #0xef6
   42f28:	str	w8, [x21]
   42f2c:	b	42ea8 <verify_constraints@@Base+0x428>
   42f30:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   42f34:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   42f38:	adrp	x3, 58000 <fields@@Base+0x1650>
   42f3c:	add	x0, x0, #0xecb
   42f40:	add	x1, x1, #0xff6
   42f44:	add	x3, x3, #0xbec
   42f48:	mov	w2, #0x12ff                	// #4863
   42f4c:	bl	35ef0 <__assert_fail@plt>
   42f50:	adrp	x0, 58000 <fields@@Base+0x1650>
   42f54:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   42f58:	adrp	x3, 58000 <fields@@Base+0x1650>
   42f5c:	add	x0, x0, #0xc87
   42f60:	add	x1, x1, #0xff6
   42f64:	add	x3, x3, #0xbec
   42f68:	mov	w2, #0x1300                	// #4864
   42f6c:	bl	35ef0 <__assert_fail@plt>
   42f70:	adrp	x0, 58000 <fields@@Base+0x1650>
   42f74:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   42f78:	adrp	x3, 58000 <fields@@Base+0x1650>
   42f7c:	add	x0, x0, #0xc94
   42f80:	add	x1, x1, #0xff6
   42f84:	add	x3, x3, #0xbec
   42f88:	mov	w2, #0x1306                	// #4870
   42f8c:	bl	35ef0 <__assert_fail@plt>
   42f90:	adrp	x0, 58000 <fields@@Base+0x1650>
   42f94:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   42f98:	adrp	x3, 58000 <fields@@Base+0x1650>
   42f9c:	add	x0, x0, #0xd66
   42fa0:	add	x1, x1, #0xff6
   42fa4:	add	x3, x3, #0xbec
   42fa8:	mov	w2, #0x1352                	// #4946
   42fac:	bl	35ef0 <__assert_fail@plt>
   42fb0:	adrp	x0, 58000 <fields@@Base+0x1650>
   42fb4:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   42fb8:	adrp	x3, 58000 <fields@@Base+0x1650>
   42fbc:	add	x0, x0, #0xd8b
   42fc0:	add	x1, x1, #0xff6
   42fc4:	add	x3, x3, #0xbec
   42fc8:	mov	w2, #0x138b                	// #5003
   42fcc:	bl	35ef0 <__assert_fail@plt>

0000000000042fd0 <aarch64_sve_dupm_mov_immediate_p@@Base>:
   42fd0:	lsl	w8, w1, #2
   42fd4:	mov	x9, #0xffffffffffffffff    	// #-1
   42fd8:	lsl	x9, x9, x8
   42fdc:	lsl	x8, x9, x8
   42fe0:	tst	x8, x0
   42fe4:	b.eq	42ff4 <aarch64_sve_dupm_mov_immediate_p@@Base+0x24>  // b.none
   42fe8:	orr	x8, x8, x0
   42fec:	cmp	x8, x0
   42ff0:	b.ne	43060 <aarch64_sve_dupm_mov_immediate_p@@Base+0x90>  // b.any
   42ff4:	cmp	w1, #0x5
   42ff8:	b.lt	43008 <aarch64_sve_dupm_mov_immediate_p@@Base+0x38>  // b.tstop
   42ffc:	lsr	x8, x0, #32
   43000:	cmp	w0, w8
   43004:	b.ne	4303c <aarch64_sve_dupm_mov_immediate_p@@Base+0x6c>  // b.any
   43008:	cmp	w1, #0x3
   4300c:	b.lt	43024 <aarch64_sve_dupm_mov_immediate_p@@Base+0x54>  // b.tstop
   43010:	eor	w8, w0, w0, lsr #16
   43014:	tst	x8, #0xffff
   43018:	b.eq	43024 <aarch64_sve_dupm_mov_immediate_p@@Base+0x54>  // b.none
   4301c:	sxtw	x0, w0
   43020:	b	4303c <aarch64_sve_dupm_mov_immediate_p@@Base+0x6c>
   43024:	cmp	w1, #0x1
   43028:	b.eq	43060 <aarch64_sve_dupm_mov_immediate_p@@Base+0x90>  // b.none
   4302c:	eor	w8, w0, w0, lsr #8
   43030:	tst	x8, #0xff
   43034:	b.eq	43060 <aarch64_sve_dupm_mov_immediate_p@@Base+0x90>  // b.none
   43038:	sxth	x0, w0
   4303c:	add	x8, x0, #0xff
   43040:	cmp	x0, #0x0
   43044:	csel	x8, x8, x0, lt  // lt = tstop
   43048:	asr	x8, x8, #8
   4304c:	tst	x0, #0xff
   43050:	csel	x8, x8, x0, eq  // eq = none
   43054:	cmp	x8, w8, sxtb
   43058:	cset	w0, ne  // ne = any
   4305c:	ret
   43060:	mov	w0, wzr
   43064:	ret
   43068:	stp	x29, x30, [sp, #-16]!
   4306c:	ldr	x9, [x0, #8]
   43070:	mov	x29, sp
   43074:	cbz	x9, 430bc <aarch64_sve_dupm_mov_immediate_p@@Base+0xec>
   43078:	ldr	w9, [x9, #40]
   4307c:	cmp	w9, #0x21
   43080:	b.ne	430dc <aarch64_sve_dupm_mov_immediate_p@@Base+0x10c>  // b.any
   43084:	mov	x8, x0
   43088:	mov	w0, w1
   4308c:	cbz	w3, 43094 <aarch64_sve_dupm_mov_immediate_p@@Base+0xc4>
   43090:	ldr	w0, [x8]
   43094:	cbz	w0, 430fc <aarch64_sve_dupm_mov_immediate_p@@Base+0x12c>
   43098:	mov	w2, #0x2                   	// #2
   4309c:	mov	w3, #0x7d                  	// #125
   430a0:	mov	w4, #0x3e                  	// #62
   430a4:	mov	w1, wzr
   430a8:	bl	357b0 <extract_fields@plt>
   430ac:	cmp	w0, #0x3
   430b0:	cset	w0, eq  // eq = none
   430b4:	ldp	x29, x30, [sp], #16
   430b8:	ret
   430bc:	adrp	x0, 58000 <fields@@Base+0x1650>
   430c0:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   430c4:	adrp	x3, 5b000 <fields@@Base+0x4650>
   430c8:	add	x0, x0, #0xc87
   430cc:	add	x1, x1, #0xff6
   430d0:	add	x3, x3, #0x800
   430d4:	mov	w2, #0x12b7                	// #4791
   430d8:	bl	35ef0 <__assert_fail@plt>
   430dc:	adrp	x0, 5b000 <fields@@Base+0x4650>
   430e0:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   430e4:	adrp	x3, 5b000 <fields@@Base+0x4650>
   430e8:	add	x0, x0, #0x897
   430ec:	add	x1, x1, #0xff6
   430f0:	add	x3, x3, #0x800
   430f4:	mov	w2, #0x12b8                	// #4792
   430f8:	bl	35ef0 <__assert_fail@plt>
   430fc:	adrp	x0, 56000 <xexit@@Base+0x21bc>
   43100:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   43104:	adrp	x3, 5b000 <fields@@Base+0x4650>
   43108:	add	x0, x0, #0xd
   4310c:	add	x1, x1, #0xff6
   43110:	add	x3, x3, #0x800
   43114:	mov	w2, #0x12ba                	// #4794
   43118:	bl	35ef0 <__assert_fail@plt>
   4311c:	and	w8, w1, #0x1f
   43120:	ubfx	w9, w1, #10, #5
   43124:	tbz	w1, #23, 43154 <aarch64_sve_dupm_mov_immediate_p@@Base+0x184>
   43128:	ubfx	w12, w1, #5, #5
   4312c:	cmp	w8, w12
   43130:	cset	w10, ne  // ne = any
   43134:	cmp	w9, w12
   43138:	cset	w11, ne  // ne = any
   4313c:	cmp	w12, #0x1f
   43140:	b.eq	43154 <aarch64_sve_dupm_mov_immediate_p@@Base+0x184>  // b.none
   43144:	and	w10, w11, w10
   43148:	cbnz	w10, 43154 <aarch64_sve_dupm_mov_immediate_p@@Base+0x184>
   4314c:	mov	w0, #0x1                   	// #1
   43150:	ret
   43154:	cmp	w8, w9
   43158:	cset	w8, eq  // eq = none
   4315c:	and	w0, w8, w1, lsr #22
   43160:	ret
   43164:	sub	w8, w0, #0xd
   43168:	cmp	w8, #0xa
   4316c:	cset	w0, cc  // cc = lo, ul, last
   43170:	ret
   43174:	sub	w8, w0, #0x5
   43178:	cmp	w8, #0x5
   4317c:	cset	w0, cc  // cc = lo, ul, last
   43180:	ret
   43184:	orr	w8, w1, w0, lsl #12
   43188:	orr	w0, w8, w2, lsl #6
   4318c:	ret
   43190:	cbz	x0, 431b0 <aarch64_sve_dupm_mov_immediate_p@@Base+0x1e0>
   43194:	stp	x29, x30, [sp, #-16]!
   43198:	mov	x3, x2
   4319c:	mov	w2, w1
   431a0:	mov	w1, #0x2                   	// #2
   431a4:	mov	x29, sp
   431a8:	bl	43760 <aarch64_sve_dupm_mov_immediate_p@@Base+0x790>
   431ac:	ldp	x29, x30, [sp], #16
   431b0:	ret
   431b4:	cbz	x0, 431d4 <aarch64_sve_dupm_mov_immediate_p@@Base+0x204>
   431b8:	stp	x29, x30, [sp, #-16]!
   431bc:	mov	x3, x2
   431c0:	mov	w2, w1
   431c4:	mov	w1, #0x9                   	// #9
   431c8:	mov	x29, sp
   431cc:	bl	43760 <aarch64_sve_dupm_mov_immediate_p@@Base+0x790>
   431d0:	ldp	x29, x30, [sp], #16
   431d4:	ret
   431d8:	stp	x29, x30, [sp, #-16]!
   431dc:	ldr	w9, [x0, #20]
   431e0:	mov	x29, sp
   431e4:	cbz	w9, 43214 <aarch64_sve_dupm_mov_immediate_p@@Base+0x244>
   431e8:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   431ec:	ldr	x10, [x10, #3944]
   431f0:	mov	x8, x0
   431f4:	mov	w0, wzr
   431f8:	add	x8, x8, #0x18
   431fc:	add	x9, x10, w9, uxtw #3
   43200:	ldr	w11, [x9, #4]
   43204:	ldr	w9, [x8], #4
   43208:	add	w0, w11, w0
   4320c:	cbnz	w9, 431fc <aarch64_sve_dupm_mov_immediate_p@@Base+0x22c>
   43210:	b	43218 <aarch64_sve_dupm_mov_immediate_p@@Base+0x248>
   43214:	mov	w0, wzr
   43218:	sub	w8, w0, #0x1
   4321c:	cmp	w8, #0x1f
   43220:	b.cs	4322c <aarch64_sve_dupm_mov_immediate_p@@Base+0x25c>  // b.hs, b.nlast
   43224:	ldp	x29, x30, [sp], #16
   43228:	ret
   4322c:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   43230:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   43234:	adrp	x3, 55000 <xexit@@Base+0x11bc>
   43238:	add	x0, x0, #0xe2f
   4323c:	add	x1, x1, #0xc14
   43240:	add	x3, x3, #0xe47
   43244:	mov	w2, #0x12e                 	// #302
   43248:	bl	35ef0 <__assert_fail@plt>
   4324c:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   43250:	ldr	x8, [x8, #4032]
   43254:	mov	w9, #0x30                  	// #48
   43258:	umaddl	x0, w0, w9, x8
   4325c:	ret
   43260:	ldr	w8, [x0, #16]
   43264:	ubfx	w0, w8, #5, #3
   43268:	ret
   4326c:	sxtw	x8, w1
   43270:	sxtw	x9, w2
   43274:	cmp	x8, x0
   43278:	cset	w8, le
   4327c:	cmp	x9, x0
   43280:	cset	w9, ge  // ge = tcont
   43284:	and	w0, w8, w9
   43288:	ret
   4328c:	cbz	x0, 432e8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x318>
   43290:	stp	x29, x30, [sp, #-48]!
   43294:	str	x21, [sp, #16]
   43298:	stp	x20, x19, [sp, #32]
   4329c:	mov	w20, w1
   432a0:	mov	x21, x0
   432a4:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   432a8:	adrp	x1, 5b000 <fields@@Base+0x4650>
   432ac:	mov	w19, w2
   432b0:	add	x0, x0, #0xe80
   432b4:	add	x1, x1, #0x1f5
   432b8:	mov	w2, #0x5                   	// #5
   432bc:	mov	x29, sp
   432c0:	bl	35e10 <dcgettext@plt>
   432c4:	mov	x4, x0
   432c8:	mov	x0, x21
   432cc:	mov	w1, w20
   432d0:	mov	w2, wzr
   432d4:	mov	w3, w19
   432d8:	bl	43770 <aarch64_sve_dupm_mov_immediate_p@@Base+0x7a0>
   432dc:	ldp	x20, x19, [sp, #32]
   432e0:	ldr	x21, [sp, #16]
   432e4:	ldp	x29, x30, [sp], #48
   432e8:	ret
   432ec:	ldrb	w8, [x0, #123]
   432f0:	and	w0, w8, #0x7
   432f4:	ret
   432f8:	cbz	x0, 43358 <aarch64_sve_dupm_mov_immediate_p@@Base+0x388>
   432fc:	stp	x29, x30, [sp, #-48]!
   43300:	stp	x22, x21, [sp, #16]
   43304:	mov	w21, w1
   43308:	mov	x22, x0
   4330c:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   43310:	adrp	x1, 5e000 <fields@@Base+0x7650>
   43314:	stp	x20, x19, [sp, #32]
   43318:	mov	w20, w2
   4331c:	add	x0, x0, #0xe80
   43320:	add	x1, x1, #0x945
   43324:	mov	w2, #0x5                   	// #5
   43328:	mov	x29, sp
   4332c:	mov	w19, w3
   43330:	bl	35e10 <dcgettext@plt>
   43334:	mov	x4, x0
   43338:	mov	x0, x22
   4333c:	mov	w1, w21
   43340:	mov	w2, w20
   43344:	mov	w3, w19
   43348:	bl	43770 <aarch64_sve_dupm_mov_immediate_p@@Base+0x7a0>
   4334c:	ldp	x20, x19, [sp, #32]
   43350:	ldp	x22, x21, [sp, #16]
   43354:	ldp	x29, x30, [sp], #48
   43358:	ret
   4335c:	sxtw	x8, w1
   43360:	sdiv	x9, x0, x8
   43364:	msub	x8, x9, x8, x0
   43368:	cmp	x8, #0x0
   4336c:	cset	w0, eq  // eq = none
   43370:	ret
   43374:	cbz	x0, 433a8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x3d8>
   43378:	stp	x29, x30, [sp, #-32]!
   4337c:	stp	x20, x19, [sp, #16]
   43380:	mov	w19, w2
   43384:	mov	w2, w1
   43388:	mov	w1, #0x7                   	// #7
   4338c:	mov	x3, xzr
   43390:	mov	x29, sp
   43394:	mov	x20, x0
   43398:	bl	43760 <aarch64_sve_dupm_mov_immediate_p@@Base+0x790>
   4339c:	str	w19, [x20, #16]
   433a0:	ldp	x20, x19, [sp, #16]
   433a4:	ldp	x29, x30, [sp], #32
   433a8:	ret
   433ac:	stp	x29, x30, [sp, #-16]!
   433b0:	cmp	w0, #0x11
   433b4:	mov	x29, sp
   433b8:	b.cs	433e0 <aarch64_sve_dupm_mov_immediate_p@@Base+0x410>  // b.hs, b.nlast
   433bc:	sub	w8, w0, #0x1
   433c0:	mov	w9, #0x808b                	// #32907
   433c4:	lsr	x9, x9, x8
   433c8:	tbz	w9, #0, 43400 <aarch64_sve_dupm_mov_immediate_p@@Base+0x430>
   433cc:	adrp	x9, 56000 <xexit@@Base+0x21bc>
   433d0:	add	x9, x9, #0x493
   433d4:	ldrb	w0, [x9, x8]
   433d8:	ldp	x29, x30, [sp], #16
   433dc:	ret
   433e0:	adrp	x0, 58000 <fields@@Base+0x1650>
   433e4:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   433e8:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   433ec:	add	x0, x0, #0xd9c
   433f0:	add	x1, x1, #0xc14
   433f4:	add	x3, x3, #0xd57
   433f8:	mov	w2, #0x200                 	// #512
   433fc:	bl	35ef0 <__assert_fail@plt>
   43400:	adrp	x0, 54000 <xexit@@Base+0x1bc>
   43404:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   43408:	adrp	x3, 54000 <xexit@@Base+0x1bc>
   4340c:	add	x0, x0, #0xd7c
   43410:	add	x1, x1, #0xc14
   43414:	add	x3, x3, #0xd57
   43418:	mov	w2, #0x203                 	// #515
   4341c:	bl	35ef0 <__assert_fail@plt>
   43420:	ldr	w8, [x0, #16]
   43424:	ubfx	w0, w8, #3, #1
   43428:	ret
   4342c:	cmp	w1, #0x20
   43430:	b.cs	4345c <aarch64_sve_dupm_mov_immediate_p@@Base+0x48c>  // b.hs, b.nlast
   43434:	sub	w8, w1, #0x1
   43438:	mov	w9, #0x1                   	// #1
   4343c:	lsl	x8, x9, x8
   43440:	neg	x9, x8
   43444:	cmp	x9, x0
   43448:	cset	w9, le
   4344c:	cmp	x8, x0
   43450:	cset	w8, gt
   43454:	and	w0, w9, w8
   43458:	ret
   4345c:	stp	x29, x30, [sp, #-16]!
   43460:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   43464:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   43468:	adrp	x3, 5b000 <fields@@Base+0x4650>
   4346c:	add	x0, x0, #0xe3c
   43470:	add	x1, x1, #0xff6
   43474:	add	x3, x3, #0x20c
   43478:	mov	w2, #0x222                 	// #546
   4347c:	mov	x29, sp
   43480:	bl	35ef0 <__assert_fail@plt>
   43484:	cbz	x0, 434b8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x4e8>
   43488:	stp	x29, x30, [sp, #-32]!
   4348c:	stp	x20, x19, [sp, #16]
   43490:	mov	w19, w2
   43494:	mov	w2, w1
   43498:	mov	w1, #0x8                   	// #8
   4349c:	mov	x3, xzr
   434a0:	mov	x29, sp
   434a4:	mov	x20, x0
   434a8:	bl	43760 <aarch64_sve_dupm_mov_immediate_p@@Base+0x790>
   434ac:	str	w19, [x20, #16]
   434b0:	ldp	x20, x19, [sp, #16]
   434b4:	ldp	x29, x30, [sp], #32
   434b8:	ret
   434bc:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   434c0:	ldr	x9, [x9, #3776]
   434c4:	and	x8, x0, #0xff
   434c8:	add	x8, x9, x8, lsl #5
   434cc:	ldr	w8, [x8, #24]
   434d0:	cmp	w8, #0x2
   434d4:	cset	w0, eq  // eq = none
   434d8:	ret
   434dc:	stp	x29, x30, [sp, #-32]!
   434e0:	str	x19, [sp, #16]
   434e4:	mov	x29, sp
   434e8:	mov	w19, w0
   434ec:	bl	434bc <aarch64_sve_dupm_mov_immediate_p@@Base+0x4ec>
   434f0:	cmp	w0, #0x1
   434f4:	b.ne	43518 <aarch64_sve_dupm_mov_immediate_p@@Base+0x548>  // b.any
   434f8:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   434fc:	ldr	x9, [x9, #3776]
   43500:	and	x8, x19, #0xff
   43504:	lsl	x8, x8, #5
   43508:	ldr	x19, [sp, #16]
   4350c:	ldr	w0, [x9, x8]
   43510:	ldp	x29, x30, [sp], #32
   43514:	ret
   43518:	adrp	x0, 5b000 <fields@@Base+0x4650>
   4351c:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   43520:	adrp	x3, 5b000 <fields@@Base+0x4650>
   43524:	add	x0, x0, #0x240
   43528:	add	x1, x1, #0xff6
   4352c:	add	x3, x3, #0x27a
   43530:	mov	w2, #0x323                 	// #803
   43534:	bl	35ef0 <__assert_fail@plt>
   43538:	stp	x29, x30, [sp, #-32]!
   4353c:	str	x19, [sp, #16]
   43540:	mov	x29, sp
   43544:	mov	w19, w0
   43548:	bl	434bc <aarch64_sve_dupm_mov_immediate_p@@Base+0x4ec>
   4354c:	cmp	w0, #0x1
   43550:	b.ne	43574 <aarch64_sve_dupm_mov_immediate_p@@Base+0x5a4>  // b.any
   43554:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   43558:	ldr	x9, [x9, #3776]
   4355c:	and	x8, x19, #0xff
   43560:	ldr	x19, [sp, #16]
   43564:	add	x8, x9, x8, lsl #5
   43568:	ldr	w0, [x8, #4]
   4356c:	ldp	x29, x30, [sp], #32
   43570:	ret
   43574:	adrp	x0, 5b000 <fields@@Base+0x4650>
   43578:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   4357c:	adrp	x3, 5b000 <fields@@Base+0x4650>
   43580:	add	x0, x0, #0x240
   43584:	add	x1, x1, #0xff6
   43588:	add	x3, x3, #0x2a8
   4358c:	mov	w2, #0x32a                 	// #810
   43590:	bl	35ef0 <__assert_fail@plt>
   43594:	cbz	x0, 435f4 <aarch64_sve_dupm_mov_immediate_p@@Base+0x624>
   43598:	stp	x29, x30, [sp, #-48]!
   4359c:	stp	x22, x21, [sp, #16]
   435a0:	mov	w21, w1
   435a4:	mov	x22, x0
   435a8:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   435ac:	adrp	x1, 5b000 <fields@@Base+0x4650>
   435b0:	stp	x20, x19, [sp, #32]
   435b4:	mov	w20, w2
   435b8:	add	x0, x0, #0xe80
   435bc:	add	x1, x1, #0x2d6
   435c0:	mov	w2, #0x5                   	// #5
   435c4:	mov	x29, sp
   435c8:	mov	w19, w3
   435cc:	bl	35e10 <dcgettext@plt>
   435d0:	mov	x4, x0
   435d4:	mov	x0, x22
   435d8:	mov	w1, w21
   435dc:	mov	w2, w20
   435e0:	mov	w3, w19
   435e4:	bl	43770 <aarch64_sve_dupm_mov_immediate_p@@Base+0x7a0>
   435e8:	ldp	x20, x19, [sp, #32]
   435ec:	ldp	x22, x21, [sp, #16]
   435f0:	ldp	x29, x30, [sp], #48
   435f4:	ret
   435f8:	cmp	w1, #0x20
   435fc:	b.cs	43620 <aarch64_sve_dupm_mov_immediate_p@@Base+0x650>  // b.hs, b.nlast
   43600:	tbnz	x0, #63, 43614 <aarch64_sve_dupm_mov_immediate_p@@Base+0x644>
   43604:	mov	w8, #0x1                   	// #1
   43608:	lsl	x9, x8, x1
   4360c:	cmp	x9, x0
   43610:	b.gt	43618 <aarch64_sve_dupm_mov_immediate_p@@Base+0x648>
   43614:	mov	w8, wzr
   43618:	mov	w0, w8
   4361c:	ret
   43620:	stp	x29, x30, [sp, #-16]!
   43624:	adrp	x0, 55000 <xexit@@Base+0x11bc>
   43628:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   4362c:	adrp	x3, 5b000 <fields@@Base+0x4650>
   43630:	add	x0, x0, #0xe3c
   43634:	add	x1, x1, #0xff6
   43638:	add	x3, x3, #0x2e6
   4363c:	mov	w2, #0x230                 	// #560
   43640:	mov	x29, sp
   43644:	bl	35ef0 <__assert_fail@plt>
   43648:	cbz	x0, 436a4 <aarch64_sve_dupm_mov_immediate_p@@Base+0x6d4>
   4364c:	stp	x29, x30, [sp, #-48]!
   43650:	str	x21, [sp, #16]
   43654:	stp	x20, x19, [sp, #32]
   43658:	mov	w20, w1
   4365c:	mov	x21, x0
   43660:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   43664:	adrp	x1, 5a000 <fields@@Base+0x3650>
   43668:	mov	w19, w2
   4366c:	add	x0, x0, #0xe80
   43670:	add	x1, x1, #0xc76
   43674:	mov	w2, #0x5                   	// #5
   43678:	mov	x29, sp
   4367c:	bl	35e10 <dcgettext@plt>
   43680:	mov	x4, x0
   43684:	mov	x0, x21
   43688:	mov	w1, w20
   4368c:	mov	w2, wzr
   43690:	mov	w3, w19
   43694:	bl	43770 <aarch64_sve_dupm_mov_immediate_p@@Base+0x7a0>
   43698:	ldp	x20, x19, [sp, #32]
   4369c:	ldr	x21, [sp, #16]
   436a0:	ldp	x29, x30, [sp], #48
   436a4:	ret
   436a8:	cbz	x0, 436f8 <aarch64_sve_dupm_mov_immediate_p@@Base+0x728>
   436ac:	stp	x29, x30, [sp, #-32]!
   436b0:	stp	x20, x19, [sp, #16]
   436b4:	mov	w19, w1
   436b8:	mov	x20, x0
   436bc:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   436c0:	adrp	x1, 5b000 <fields@@Base+0x4650>
   436c4:	add	x0, x0, #0xe80
   436c8:	add	x1, x1, #0x31c
   436cc:	mov	w2, #0x5                   	// #5
   436d0:	mov	x29, sp
   436d4:	bl	35e10 <dcgettext@plt>
   436d8:	mov	x4, x0
   436dc:	mov	w2, #0x1                   	// #1
   436e0:	mov	w3, #0x10                  	// #16
   436e4:	mov	x0, x20
   436e8:	mov	w1, w19
   436ec:	bl	43770 <aarch64_sve_dupm_mov_immediate_p@@Base+0x7a0>
   436f0:	ldp	x20, x19, [sp, #16]
   436f4:	ldp	x29, x30, [sp], #32
   436f8:	ret
   436fc:	cbz	x0, 4374c <aarch64_sve_dupm_mov_immediate_p@@Base+0x77c>
   43700:	stp	x29, x30, [sp, #-32]!
   43704:	stp	x20, x19, [sp, #16]
   43708:	mov	w19, w1
   4370c:	mov	x20, x0
   43710:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   43714:	adrp	x1, 5b000 <fields@@Base+0x4650>
   43718:	add	x0, x0, #0xe80
   4371c:	add	x1, x1, #0x327
   43720:	mov	w2, #0x5                   	// #5
   43724:	mov	x29, sp
   43728:	bl	35e10 <dcgettext@plt>
   4372c:	mov	x4, x0
   43730:	mov	w3, #0xf                   	// #15
   43734:	mov	x0, x20
   43738:	mov	w1, w19
   4373c:	mov	w2, wzr
   43740:	bl	43770 <aarch64_sve_dupm_mov_immediate_p@@Base+0x7a0>
   43744:	ldp	x20, x19, [sp, #16]
   43748:	ldp	x29, x30, [sp], #32
   4374c:	ret
   43750:	sub	w8, w0, #0x2
   43754:	cmp	w8, #0x4
   43758:	cset	w0, cc  // cc = lo, ul, last
   4375c:	ret
   43760:	cbz	x0, 4376c <aarch64_sve_dupm_mov_immediate_p@@Base+0x79c>
   43764:	stp	w1, w2, [x0]
   43768:	str	x3, [x0, #8]
   4376c:	ret
   43770:	cbz	x0, 437b0 <aarch64_sve_dupm_mov_immediate_p@@Base+0x7e0>
   43774:	stp	x29, x30, [sp, #-48]!
   43778:	stp	x20, x19, [sp, #32]
   4377c:	mov	w19, w3
   43780:	mov	w20, w2
   43784:	mov	w2, w1
   43788:	mov	w1, #0x6                   	// #6
   4378c:	mov	x3, x4
   43790:	str	x21, [sp, #16]
   43794:	mov	x29, sp
   43798:	mov	x21, x0
   4379c:	bl	43760 <aarch64_sve_dupm_mov_immediate_p@@Base+0x790>
   437a0:	stp	w20, w19, [x21, #16]
   437a4:	ldp	x20, x19, [sp, #32]
   437a8:	ldr	x21, [sp, #16]
   437ac:	ldp	x29, x30, [sp], #48
   437b0:	ret

00000000000437b4 <aarch64_find_real_opcode@@Base>:
   437b4:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   437b8:	ldr	x8, [x8, #3848]
   437bc:	mov	w10, #0x8e39                	// #36409
   437c0:	movk	w10, #0x38e3, lsl #16
   437c4:	sub	x9, x0, x8
   437c8:	lsr	x9, x9, #4
   437cc:	mul	w9, w9, w10
   437d0:	sub	w9, w9, #0x2
   437d4:	cmp	w9, #0x7fb
   437d8:	mov	x0, xzr
   437dc:	b.hi	43bf0 <aarch64_find_real_opcode@@Base+0x43c>  // b.pmore
   437e0:	adrp	x10, 5b000 <fields@@Base+0x4650>
   437e4:	add	x10, x10, #0x8c4
   437e8:	adr	x11, 437fc <aarch64_find_real_opcode@@Base+0x48>
   437ec:	ldrb	w12, [x10, x9]
   437f0:	add	x11, x11, x12, lsl #2
   437f4:	mov	w9, #0x2                   	// #2
   437f8:	br	x11
   437fc:	mov	w9, #0x4a9                 	// #1193
   43800:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43804:	mov	w9, #0x4c0                 	// #1216
   43808:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4380c:	mov	w9, #0x26a                 	// #618
   43810:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43814:	mov	w9, #0x275                 	// #629
   43818:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4381c:	mov	w9, #0x271                 	// #625
   43820:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43824:	mov	w9, #0x1a                  	// #26
   43828:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4382c:	mov	w9, #0x297                 	// #663
   43830:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43834:	mov	w9, #0x29a                 	// #666
   43838:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4383c:	mov	w9, #0x3e7                 	// #999
   43840:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43844:	mov	w9, #0x4ba                 	// #1210
   43848:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4384c:	mov	w9, #0x556                 	// #1366
   43850:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43854:	mov	w9, #0x557                 	// #1367
   43858:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4385c:	mov	w9, #0x549                 	// #1353
   43860:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43864:	mov	w9, #0x4                   	// #4
   43868:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4386c:	mov	w9, #0x7                   	// #7
   43870:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43874:	mov	w9, #0xa                   	// #10
   43878:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4387c:	mov	w9, #0xc                   	// #12
   43880:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43884:	mov	w9, #0xe                   	// #14
   43888:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4388c:	mov	w9, #0x11                  	// #17
   43890:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43894:	mov	w9, #0x16                  	// #22
   43898:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4389c:	mov	w9, #0x18                  	// #24
   438a0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438a4:	mov	w9, #0x98                  	// #152
   438a8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438ac:	mov	w9, #0x9a                  	// #154
   438b0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438b4:	mov	w9, #0x9c                  	// #156
   438b8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438bc:	mov	w9, #0xf2                  	// #242
   438c0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438c4:	mov	w9, #0x13d                 	// #317
   438c8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438cc:	mov	w9, #0x184                 	// #388
   438d0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438d4:	mov	w9, #0x186                 	// #390
   438d8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438dc:	mov	w9, #0x19c                 	// #412
   438e0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438e4:	mov	w9, #0x19e                 	// #414
   438e8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438ec:	mov	w9, #0x217                 	// #535
   438f0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438f4:	mov	w9, #0x29d                 	// #669
   438f8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   438fc:	mov	w9, #0x2b0                 	// #688
   43900:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43904:	mov	w9, #0x2c9                 	// #713
   43908:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4390c:	mov	w9, #0x2cb                 	// #715
   43910:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43914:	mov	w9, #0x2cd                 	// #717
   43918:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4391c:	mov	w9, #0x2cf                 	// #719
   43920:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43924:	mov	w9, #0x2d2                 	// #722
   43928:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4392c:	mov	w9, #0x2df                 	// #735
   43930:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43934:	mov	w9, #0x2e1                 	// #737
   43938:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4393c:	mov	w9, #0x2e3                 	// #739
   43940:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43944:	mov	w9, #0x2e5                 	// #741
   43948:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4394c:	mov	w9, #0x2e8                 	// #744
   43950:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43954:	mov	w9, #0x2ea                 	// #746
   43958:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4395c:	mov	w9, #0x2f5                 	// #757
   43960:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43964:	mov	w9, #0x3de                 	// #990
   43968:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4396c:	mov	w9, #0x3e0                 	// #992
   43970:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43974:	mov	w9, #0x3e3                 	// #995
   43978:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4397c:	mov	w9, #0x3ea                 	// #1002
   43980:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43984:	mov	w9, #0x3ee                 	// #1006
   43988:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4398c:	mov	w9, #0x40d                 	// #1037
   43990:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43994:	mov	w9, #0x40e                 	// #1038
   43998:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   4399c:	mov	w9, #0x40f                 	// #1039
   439a0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439a4:	mov	w9, #0x411                 	// #1041
   439a8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439ac:	mov	w9, #0x414                 	// #1044
   439b0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439b4:	mov	w9, #0x417                 	// #1047
   439b8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439bc:	mov	w9, #0x419                 	// #1049
   439c0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439c4:	mov	w9, #0x41a                 	// #1050
   439c8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439cc:	mov	w9, #0x41b                 	// #1051
   439d0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439d4:	mov	w9, #0x41d                 	// #1053
   439d8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439dc:	mov	w9, #0x420                 	// #1056
   439e0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439e4:	mov	w9, #0x423                 	// #1059
   439e8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439ec:	mov	w9, #0x425                 	// #1061
   439f0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439f4:	mov	w9, #0x426                 	// #1062
   439f8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   439fc:	mov	w9, #0x427                 	// #1063
   43a00:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a04:	mov	w9, #0x429                 	// #1065
   43a08:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a0c:	mov	w9, #0x42c                 	// #1068
   43a10:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a14:	mov	w9, #0x42f                 	// #1071
   43a18:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a1c:	mov	w9, #0x431                 	// #1073
   43a20:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a24:	mov	w9, #0x432                 	// #1074
   43a28:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a2c:	mov	w9, #0x433                 	// #1075
   43a30:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a34:	mov	w9, #0x435                 	// #1077
   43a38:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a3c:	mov	w9, #0x438                 	// #1080
   43a40:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a44:	mov	w9, #0x43b                 	// #1083
   43a48:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a4c:	mov	w9, #0x43d                 	// #1085
   43a50:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a54:	mov	w9, #0x43e                 	// #1086
   43a58:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a5c:	mov	w9, #0x43f                 	// #1087
   43a60:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a64:	mov	w9, #0x441                 	// #1089
   43a68:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a6c:	mov	w9, #0x444                 	// #1092
   43a70:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a74:	mov	w9, #0x447                 	// #1095
   43a78:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a7c:	mov	w9, #0x449                 	// #1097
   43a80:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a84:	mov	w9, #0x44a                 	// #1098
   43a88:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a8c:	mov	w9, #0x44b                 	// #1099
   43a90:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a94:	mov	w9, #0x44d                 	// #1101
   43a98:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43a9c:	mov	w9, #0x450                 	// #1104
   43aa0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43aa4:	mov	w9, #0x453                 	// #1107
   43aa8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43aac:	mov	w9, #0x455                 	// #1109
   43ab0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43ab4:	mov	w9, #0x456                 	// #1110
   43ab8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43abc:	mov	w9, #0x457                 	// #1111
   43ac0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43ac4:	mov	w9, #0x459                 	// #1113
   43ac8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43acc:	mov	w9, #0x45c                 	// #1116
   43ad0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43ad4:	mov	w9, #0x45f                 	// #1119
   43ad8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43adc:	mov	w9, #0x461                 	// #1121
   43ae0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43ae4:	mov	w9, #0x462                 	// #1122
   43ae8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43aec:	mov	w9, #0x463                 	// #1123
   43af0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43af4:	mov	w9, #0x465                 	// #1125
   43af8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43afc:	mov	w9, #0x468                 	// #1128
   43b00:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b04:	mov	w9, #0x46b                 	// #1131
   43b08:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b0c:	mov	w9, #0x49d                 	// #1181
   43b10:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b14:	mov	w9, #0x49f                 	// #1183
   43b18:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b1c:	mov	w9, #0x58f                 	// #1423
   43b20:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b24:	mov	w9, #0x578                 	// #1400
   43b28:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b2c:	mov	w9, #0x6da                 	// #1754
   43b30:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b34:	mov	w9, #0x555                 	// #1365
   43b38:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b3c:	mov	w9, #0x6dd                 	// #1757
   43b40:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b44:	mov	w9, #0x558                 	// #1368
   43b48:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b4c:	mov	w9, #0x547                 	// #1351
   43b50:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b54:	mov	w9, #0x71c                 	// #1820
   43b58:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b5c:	mov	w9, #0x548                 	// #1352
   43b60:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b64:	mov	w9, #0x505                 	// #1285
   43b68:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b6c:	mov	w9, #0x71d                 	// #1821
   43b70:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b74:	mov	w9, #0x6de                 	// #1758
   43b78:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b7c:	mov	w9, #0x506                 	// #1286
   43b80:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b84:	mov	w9, #0x55c                 	// #1372
   43b88:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b8c:	mov	w9, #0x55d                 	// #1373
   43b90:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b94:	mov	w9, #0x503                 	// #1283
   43b98:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43b9c:	mov	w9, #0x529                 	// #1321
   43ba0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43ba4:	mov	w9, #0x52c                 	// #1324
   43ba8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43bac:	mov	w9, #0x52e                 	// #1326
   43bb0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43bb4:	mov	w9, #0x531                 	// #1329
   43bb8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43bbc:	mov	w9, #0x55a                 	// #1370
   43bc0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43bc4:	mov	w9, #0x562                 	// #1378
   43bc8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43bcc:	mov	w9, #0x563                 	// #1379
   43bd0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43bd4:	mov	w9, #0x570                 	// #1392
   43bd8:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43bdc:	mov	w9, #0x572                 	// #1394
   43be0:	b	43be8 <aarch64_find_real_opcode@@Base+0x434>
   43be4:	mov	w9, #0x6db                 	// #1755
   43be8:	mov	w10, #0x90                  	// #144
   43bec:	madd	x0, x9, x10, x8
   43bf0:	ret

0000000000043bf4 <aarch64_insert_operand@@Base>:
   43bf4:	stp	x29, x30, [sp, #-16]!
   43bf8:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   43bfc:	ldr	x8, [x8, #4032]
   43c00:	mov	w9, #0xaaab                	// #43691
   43c04:	movk	w9, #0xaaaa, lsl #16
   43c08:	mov	x29, sp
   43c0c:	sub	x8, x0, x8
   43c10:	lsr	x8, x8, #4
   43c14:	mul	w8, w8, w9
   43c18:	sub	w8, w8, #0x1
   43c1c:	cmp	w8, #0xce
   43c20:	b.hi	43ee8 <aarch64_insert_operand@@Base+0x2f4>  // b.pmore
   43c24:	adrp	x9, 5c000 <fields@@Base+0x5650>
   43c28:	add	x9, x9, #0xc0
   43c2c:	adr	x10, 43c3c <aarch64_insert_operand@@Base+0x48>
   43c30:	ldrb	w11, [x9, x8]
   43c34:	add	x10, x10, x11, lsl #2
   43c38:	br	x10
   43c3c:	bl	35620 <aarch64_ins_regno@plt>
   43c40:	ldp	x29, x30, [sp], #16
   43c44:	ret
   43c48:	bl	35c10 <aarch64_ins_imm@plt>
   43c4c:	ldp	x29, x30, [sp], #16
   43c50:	ret
   43c54:	bl	35550 <aarch64_ins_sve_addr_rr_lsl@plt>
   43c58:	ldp	x29, x30, [sp], #16
   43c5c:	ret
   43c60:	bl	354d0 <aarch64_ins_sve_addr_rz_xtw@plt>
   43c64:	ldp	x29, x30, [sp], #16
   43c68:	ret
   43c6c:	bl	35750 <aarch64_ins_sysins_op@plt>
   43c70:	ldp	x29, x30, [sp], #16
   43c74:	ret
   43c78:	bl	35ac0 <aarch64_ins_reglane@plt>
   43c7c:	ldp	x29, x30, [sp], #16
   43c80:	ret
   43c84:	bl	35490 <aarch64_ins_sve_quad_index@plt>
   43c88:	ldp	x29, x30, [sp], #16
   43c8c:	ret
   43c90:	bl	35720 <aarch64_ins_addr_simm@plt>
   43c94:	ldp	x29, x30, [sp], #16
   43c98:	ret
   43c9c:	bl	35610 <aarch64_ins_sve_addr_ri_s4xvl@plt>
   43ca0:	ldp	x29, x30, [sp], #16
   43ca4:	ret
   43ca8:	bl	356e0 <aarch64_ins_sve_addr_ri_u6@plt>
   43cac:	ldp	x29, x30, [sp], #16
   43cb0:	ret
   43cb4:	bl	35e50 <aarch64_ins_sve_addr_zi_u5@plt>
   43cb8:	ldp	x29, x30, [sp], #16
   43cbc:	ret
   43cc0:	bl	35ae0 <aarch64_ins_imm_rotate2@plt>
   43cc4:	ldp	x29, x30, [sp], #16
   43cc8:	ret
   43ccc:	bl	35500 <aarch64_ins_imm_rotate1@plt>
   43cd0:	ldp	x29, x30, [sp], #16
   43cd4:	ret
   43cd8:	bl	35e60 <aarch64_ins_sve_shlimm@plt>
   43cdc:	ldp	x29, x30, [sp], #16
   43ce0:	ret
   43ce4:	bl	35970 <aarch64_ins_advsimd_imm_modified@plt>
   43ce8:	ldp	x29, x30, [sp], #16
   43cec:	ret
   43cf0:	bl	35c40 <aarch64_ins_sve_shrimm@plt>
   43cf4:	ldp	x29, x30, [sp], #16
   43cf8:	ret
   43cfc:	bl	358d0 <aarch64_ins_fpimm@plt>
   43d00:	ldp	x29, x30, [sp], #16
   43d04:	ret
   43d08:	bl	357c0 <aarch64_ins_limm@plt>
   43d0c:	ldp	x29, x30, [sp], #16
   43d10:	ret
   43d14:	bl	354a0 <aarch64_ins_cond@plt>
   43d18:	ldp	x29, x30, [sp], #16
   43d1c:	ret
   43d20:	bl	35c90 <aarch64_ins_barrier@plt>
   43d24:	ldp	x29, x30, [sp], #16
   43d28:	ret
   43d2c:	bl	35a60 <aarch64_ins_hint@plt>
   43d30:	ldp	x29, x30, [sp], #16
   43d34:	ret
   43d38:	bl	35b30 <aarch64_ins_addr_simple@plt>
   43d3c:	ldp	x29, x30, [sp], #16
   43d40:	ret
   43d44:	bl	35a30 <aarch64_ins_sve_addr_ri_s4@plt>
   43d48:	ldp	x29, x30, [sp], #16
   43d4c:	ret
   43d50:	bl	354f0 <aarch64_ins_sve_reglist@plt>
   43d54:	ldp	x29, x30, [sp], #16
   43d58:	ret
   43d5c:	bl	35d10 <aarch64_ins_advsimd_imm_shift@plt>
   43d60:	ldp	x29, x30, [sp], #16
   43d64:	ret
   43d68:	bl	35a50 <aarch64_ins_prfop@plt>
   43d6c:	ldp	x29, x30, [sp], #16
   43d70:	ret
   43d74:	bl	356b0 <aarch64_ins_sve_addr_zz_lsl@plt>
   43d78:	ldp	x29, x30, [sp], #16
   43d7c:	ret
   43d80:	bl	35990 <aarch64_ins_sve_addr_zz_sxtw@plt>
   43d84:	ldp	x29, x30, [sp], #16
   43d88:	ret
   43d8c:	bl	35450 <aarch64_ins_sve_float_zero_one@plt>
   43d90:	ldp	x29, x30, [sp], #16
   43d94:	ret
   43d98:	bl	35560 <aarch64_ins_sve_scale@plt>
   43d9c:	ldp	x29, x30, [sp], #16
   43da0:	ret
   43da4:	bl	35870 <aarch64_ins_reg_shifted@plt>
   43da8:	ldp	x29, x30, [sp], #16
   43dac:	ret
   43db0:	bl	35760 <aarch64_ins_ft@plt>
   43db4:	ldp	x29, x30, [sp], #16
   43db8:	ret
   43dbc:	bl	35ed0 <aarch64_ins_ldst_reglist@plt>
   43dc0:	ldp	x29, x30, [sp], #16
   43dc4:	ret
   43dc8:	bl	35640 <aarch64_ins_aimm@plt>
   43dcc:	ldp	x29, x30, [sp], #16
   43dd0:	ret
   43dd4:	bl	35b10 <aarch64_ins_imm_half@plt>
   43dd8:	ldp	x29, x30, [sp], #16
   43ddc:	ret
   43de0:	bl	35ce0 <aarch64_ins_addr_regoff@plt>
   43de4:	ldp	x29, x30, [sp], #16
   43de8:	ret
   43dec:	bl	35c20 <aarch64_ins_addr_offset@plt>
   43df0:	ldp	x29, x30, [sp], #16
   43df4:	ret
   43df8:	bl	35460 <aarch64_ins_simd_addr_post@plt>
   43dfc:	ldp	x29, x30, [sp], #16
   43e00:	ret
   43e04:	bl	358b0 <aarch64_ins_sysreg@plt>
   43e08:	ldp	x29, x30, [sp], #16
   43e0c:	ret
   43e10:	bl	35660 <aarch64_ins_pstatefield@plt>
   43e14:	ldp	x29, x30, [sp], #16
   43e18:	ret
   43e1c:	bl	35d70 <aarch64_ins_sve_addr_ri_s6xvl@plt>
   43e20:	ldp	x29, x30, [sp], #16
   43e24:	ret
   43e28:	bl	35f60 <aarch64_ins_sve_addr_ri_s9xvl@plt>
   43e2c:	ldp	x29, x30, [sp], #16
   43e30:	ret
   43e34:	bl	35910 <aarch64_ins_sve_limm_mov@plt>
   43e38:	ldp	x29, x30, [sp], #16
   43e3c:	ret
   43e40:	bl	356f0 <aarch64_ins_sve_index@plt>
   43e44:	ldp	x29, x30, [sp], #16
   43e48:	ret
   43e4c:	bl	35de0 <aarch64_ins_reg_extended@plt>
   43e50:	ldp	x29, x30, [sp], #16
   43e54:	ret
   43e58:	bl	35a10 <aarch64_ins_reglist@plt>
   43e5c:	ldp	x29, x30, [sp], #16
   43e60:	ret
   43e64:	bl	35980 <aarch64_ins_ldst_reglist_r@plt>
   43e68:	ldp	x29, x30, [sp], #16
   43e6c:	ret
   43e70:	bl	35c50 <aarch64_ins_ldst_elemlist@plt>
   43e74:	ldp	x29, x30, [sp], #16
   43e78:	ret
   43e7c:	bl	35b00 <aarch64_ins_fbits@plt>
   43e80:	ldp	x29, x30, [sp], #16
   43e84:	ret
   43e88:	bl	355d0 <aarch64_ins_addr_simm10@plt>
   43e8c:	ldp	x29, x30, [sp], #16
   43e90:	ret
   43e94:	bl	35b60 <aarch64_ins_addr_uimm12@plt>
   43e98:	ldp	x29, x30, [sp], #16
   43e9c:	ret
   43ea0:	bl	35ad0 <aarch64_ins_sve_addr_zz_uxtw@plt>
   43ea4:	ldp	x29, x30, [sp], #16
   43ea8:	ret
   43eac:	bl	35a80 <aarch64_ins_sve_float_half_two@plt>
   43eb0:	ldp	x29, x30, [sp], #16
   43eb4:	ret
   43eb8:	bl	35d50 <aarch64_ins_sve_aimm@plt>
   43ebc:	ldp	x29, x30, [sp], #16
   43ec0:	ret
   43ec4:	bl	35dc0 <aarch64_ins_sve_asimm@plt>
   43ec8:	ldp	x29, x30, [sp], #16
   43ecc:	ret
   43ed0:	bl	35f00 <aarch64_ins_sve_float_half_one@plt>
   43ed4:	ldp	x29, x30, [sp], #16
   43ed8:	ret
   43edc:	bl	35bb0 <aarch64_ins_inv_limm@plt>
   43ee0:	ldp	x29, x30, [sp], #16
   43ee4:	ret
   43ee8:	adrp	x0, 58000 <fields@@Base+0x1650>
   43eec:	adrp	x1, 5c000 <fields@@Base+0x5650>
   43ef0:	adrp	x3, 5c000 <fields@@Base+0x5650>
   43ef4:	add	x0, x0, #0xd9c
   43ef8:	add	x1, x1, #0x18f
   43efc:	add	x3, x3, #0x1ad
   43f00:	mov	w2, #0x35f                 	// #863
   43f04:	bl	35ef0 <__assert_fail@plt>

0000000000043f08 <aarch64_opcode_lookup@@Base>:
   43f08:	stp	x29, x30, [sp, #-16]!
   43f0c:	mov	x29, sp
   43f10:	bl	43f2c <aarch64_opcode_lookup@@Base+0x24>
   43f14:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   43f18:	ldr	x8, [x8, #3848]
   43f1c:	mov	w9, #0x90                  	// #144
   43f20:	smaddl	x0, w0, w9, x8
   43f24:	ldp	x29, x30, [sp], #16
   43f28:	ret
   43f2c:	tbnz	w0, #26, 43f4c <aarch64_opcode_lookup@@Base+0x44>
   43f30:	tbnz	w0, #25, 43f98 <aarch64_opcode_lookup@@Base+0x90>
   43f34:	tbnz	w0, #27, 43fe4 <aarch64_opcode_lookup@@Base+0xdc>
   43f38:	tbnz	w0, #24, 44078 <aarch64_opcode_lookup@@Base+0x170>
   43f3c:	cmp	w0, #0x0
   43f40:	mov	w8, #0x4a2                 	// #1186
   43f44:	cinc	w0, w8, lt  // lt = tstop
   43f48:	ret
   43f4c:	tbnz	w0, #27, 43fbc <aarch64_opcode_lookup@@Base+0xb4>
   43f50:	tbnz	w0, #28, 44014 <aarch64_opcode_lookup@@Base+0x10c>
   43f54:	tbnz	w0, #24, 44090 <aarch64_opcode_lookup@@Base+0x188>
   43f58:	tbnz	w0, #29, 44168 <aarch64_opcode_lookup@@Base+0x260>
   43f5c:	tbnz	w0, #13, 44328 <aarch64_opcode_lookup@@Base+0x420>
   43f60:	tbnz	w0, #14, 445b8 <aarch64_opcode_lookup@@Base+0x6b0>
   43f64:	tbnz	w0, #15, 4494c <aarch64_opcode_lookup@@Base+0xa44>
   43f68:	tbnz	w0, #21, 44ec4 <aarch64_opcode_lookup@@Base+0xfbc>
   43f6c:	tbnz	w0, #30, 4570c <aarch64_opcode_lookup@@Base+0x1804>
   43f70:	tbnz	w0, #31, 46964 <aarch64_opcode_lookup@@Base+0x2a5c>
   43f74:	tbnz	w0, #16, 46e90 <aarch64_opcode_lookup@@Base+0x2f88>
   43f78:	tbnz	w0, #17, 47c24 <aarch64_opcode_lookup@@Base+0x3d1c>
   43f7c:	tbnz	w0, #18, 487e0 <aarch64_opcode_lookup@@Base+0x48d8>
   43f80:	tst	w0, #0x100000
   43f84:	tbnz	w0, #19, 491cc <aarch64_opcode_lookup@@Base+0x52c4>
   43f88:	mov	w8, #0x6d1                 	// #1745
   43f8c:	mov	w9, #0x4fc                 	// #1276
   43f90:	csel	w0, w9, w8, eq  // eq = none
   43f94:	ret
   43f98:	tbnz	w0, #24, 4402c <aarch64_opcode_lookup@@Base+0x124>
   43f9c:	tbnz	w0, #27, 440bc <aarch64_opcode_lookup@@Base+0x1b4>
   43fa0:	tbnz	w0, #23, 44194 <aarch64_opcode_lookup@@Base+0x28c>
   43fa4:	tst	w0, #0x40000000
   43fa8:	tbnz	w0, #29, 4435c <aarch64_opcode_lookup@@Base+0x454>
   43fac:	mov	w8, #0x3e2                 	// #994
   43fb0:	mov	w9, #0x3de                 	// #990
   43fb4:	csel	w0, w9, w8, eq  // eq = none
   43fb8:	ret
   43fbc:	tbnz	w0, #25, 4404c <aarch64_opcode_lookup@@Base+0x144>
   43fc0:	tbnz	w0, #28, 440dc <aarch64_opcode_lookup@@Base+0x1d4>
   43fc4:	tbnz	w0, #22, 441ac <aarch64_opcode_lookup@@Base+0x2a4>
   43fc8:	tbnz	w0, #23, 4436c <aarch64_opcode_lookup@@Base+0x464>
   43fcc:	tbnz	w0, #24, 445d0 <aarch64_opcode_lookup@@Base+0x6c8>
   43fd0:	tst	w0, #0x20000000
   43fd4:	mov	w8, #0x3cc                 	// #972
   43fd8:	mov	w9, #0x1b8                 	// #440
   43fdc:	csel	w0, w9, w8, eq  // eq = none
   43fe0:	ret
   43fe4:	tbnz	w0, #28, 440ec <aarch64_opcode_lookup@@Base+0x1e4>
   43fe8:	tbnz	w0, #22, 441c8 <aarch64_opcode_lookup@@Base+0x2c0>
   43fec:	tbnz	w0, #23, 44380 <aarch64_opcode_lookup@@Base+0x478>
   43ff0:	tbnz	w0, #29, 445ec <aarch64_opcode_lookup@@Base+0x6e4>
   43ff4:	tbnz	w0, #15, 44970 <aarch64_opcode_lookup@@Base+0xa68>
   43ff8:	tbnz	w0, #21, 44ee8 <aarch64_opcode_lookup@@Base+0xfe0>
   43ffc:	tbnz	w0, #31, 45f14 <aarch64_opcode_lookup@@Base+0x200c>
   44000:	tst	w0, #0x40000000
   44004:	mov	w8, #0x3ae                 	// #942
   44008:	mov	w9, #0x3a8                 	// #936
   4400c:	csel	w0, w9, w8, eq  // eq = none
   44010:	ret
   44014:	tbnz	w0, #29, 44100 <aarch64_opcode_lookup@@Base+0x1f8>
   44018:	tbnz	w0, #30, 441f0 <aarch64_opcode_lookup@@Base+0x2e8>
   4401c:	cmp	w0, #0x0
   44020:	mov	w8, #0x27c                 	// #636
   44024:	cinc	w0, w8, lt  // lt = tstop
   44028:	ret
   4402c:	tbnz	w0, #27, 44118 <aarch64_opcode_lookup@@Base+0x210>
   44030:	tbnz	w0, #23, 44208 <aarch64_opcode_lookup@@Base+0x300>
   44034:	tbnz	w0, #29, 4439c <aarch64_opcode_lookup@@Base+0x494>
   44038:	tst	w0, #0x40000000
   4403c:	mov	w8, #0x275                 	// #629
   44040:	mov	w9, #0x26a                 	// #618
   44044:	csel	w0, w9, w8, eq  // eq = none
   44048:	ret
   4404c:	tbnz	w0, #24, 44138 <aarch64_opcode_lookup@@Base+0x230>
   44050:	tbnz	w0, #21, 44210 <aarch64_opcode_lookup@@Base+0x308>
   44054:	tbnz	w0, #28, 443a4 <aarch64_opcode_lookup@@Base+0x49c>
   44058:	tbnz	w0, #29, 44600 <aarch64_opcode_lookup@@Base+0x6f8>
   4405c:	tbnz	w0, #31, 44e50 <aarch64_opcode_lookup@@Base+0xf48>
   44060:	tbnz	w0, #10, 44e78 <aarch64_opcode_lookup@@Base+0xf70>
   44064:	tbnz	w0, #11, 45674 <aarch64_opcode_lookup@@Base+0x176c>
   44068:	tst	w0, #0x1000
   4406c:	mov	w8, #0x1a4                 	// #420
   44070:	cinc	w0, w8, ne  // ne = any
   44074:	ret
   44078:	tst	w0, #0x40000000
   4407c:	tbnz	w0, #29, 44244 <aarch64_opcode_lookup@@Base+0x33c>
   44080:	mov	w8, #0x10                  	// #16
   44084:	mov	w9, #0xc                   	// #12
   44088:	csel	w0, w9, w8, eq  // eq = none
   4408c:	ret
   44090:	tbnz	w0, #29, 44254 <aarch64_opcode_lookup@@Base+0x34c>
   44094:	tbnz	w0, #30, 443c4 <aarch64_opcode_lookup@@Base+0x4bc>
   44098:	tbnz	w0, #31, 44900 <aarch64_opcode_lookup@@Base+0x9f8>
   4409c:	tbnz	w0, #21, 44930 <aarch64_opcode_lookup@@Base+0xa28>
   440a0:	tbnz	w0, #20, 44e90 <aarch64_opcode_lookup@@Base+0xf88>
   440a4:	tst	w0, #0x800000
   440a8:	tbnz	w0, #22, 4568c <aarch64_opcode_lookup@@Base+0x1784>
   440ac:	mov	w8, #0x503                 	// #1283
   440b0:	mov	w9, #0x6db                 	// #1755
   440b4:	csel	w0, w9, w8, eq  // eq = none
   440b8:	ret
   440bc:	tbnz	w0, #21, 44280 <aarch64_opcode_lookup@@Base+0x378>
   440c0:	tbnz	w0, #28, 443f4 <aarch64_opcode_lookup@@Base+0x4ec>
   440c4:	tst	w0, #0x40000000
   440c8:	tbnz	w0, #29, 4460c <aarch64_opcode_lookup@@Base+0x704>
   440cc:	mov	w8, #0x3ec                 	// #1004
   440d0:	mov	w9, #0x3e5                 	// #997
   440d4:	csel	w0, w9, w8, eq  // eq = none
   440d8:	ret
   440dc:	tbnz	w0, #24, 44298 <aarch64_opcode_lookup@@Base+0x390>
   440e0:	tbnz	w0, #29, 44414 <aarch64_opcode_lookup@@Base+0x50c>
   440e4:	mov	w0, #0x3db                 	// #987
   440e8:	ret
   440ec:	tbnz	w0, #24, 442a8 <aarch64_opcode_lookup@@Base+0x3a0>
   440f0:	tbnz	w0, #29, 4442c <aarch64_opcode_lookup@@Base+0x524>
   440f4:	tbnz	w0, #31, 44920 <aarch64_opcode_lookup@@Base+0xa18>
   440f8:	mov	w0, #0x3da                 	// #986
   440fc:	ret
   44100:	tst	w0, #0x2000000
   44104:	tbnz	w0, #24, 442d8 <aarch64_opcode_lookup@@Base+0x3d0>
   44108:	mov	w8, #0x4d4                 	// #1236
   4410c:	mov	w9, #0x28f                 	// #655
   44110:	csel	w0, w9, w8, eq  // eq = none
   44114:	ret
   44118:	tbnz	w0, #21, 442e8 <aarch64_opcode_lookup@@Base+0x3e0>
   4411c:	tbnz	w0, #28, 44458 <aarch64_opcode_lookup@@Base+0x550>
   44120:	tst	w0, #0x40000000
   44124:	tbnz	w0, #29, 4461c <aarch64_opcode_lookup@@Base+0x714>
   44128:	mov	w8, #0x18                  	// #24
   4412c:	mov	w9, #0x15                  	// #21
   44130:	csel	w0, w9, w8, eq  // eq = none
   44134:	ret
   44138:	tbnz	w0, #15, 44308 <aarch64_opcode_lookup@@Base+0x400>
   4413c:	tbnz	w0, #28, 44468 <aarch64_opcode_lookup@@Base+0x560>
   44140:	tbnz	w0, #10, 4462c <aarch64_opcode_lookup@@Base+0x724>
   44144:	tbnz	w0, #12, 4498c <aarch64_opcode_lookup@@Base+0xa84>
   44148:	tbnz	w0, #13, 44efc <aarch64_opcode_lookup@@Base+0xff4>
   4414c:	tbnz	w0, #14, 4572c <aarch64_opcode_lookup@@Base+0x1824>
   44150:	tbnz	w0, #29, 46300 <aarch64_opcode_lookup@@Base+0x23f8>
   44154:	tst	w0, #0x40000000
   44158:	mov	w8, #0x942                 	// #2370
   4415c:	mov	w9, #0x93e                 	// #2366
   44160:	csel	w0, w9, w8, eq  // eq = none
   44164:	ret
   44168:	tbnz	w0, #21, 44484 <aarch64_opcode_lookup@@Base+0x57c>
   4416c:	tbnz	w0, #15, 44644 <aarch64_opcode_lookup@@Base+0x73c>
   44170:	tbnz	w0, #30, 449a8 <aarch64_opcode_lookup@@Base+0xaa0>
   44174:	tbnz	w0, #13, 44f14 <aarch64_opcode_lookup@@Base+0x100c>
   44178:	tbnz	w0, #14, 45744 <aarch64_opcode_lookup@@Base+0x183c>
   4417c:	tbnz	w0, #31, 46978 <aarch64_opcode_lookup@@Base+0x2a70>
   44180:	tst	w0, #0x10
   44184:	mov	w8, #0x52e                 	// #1326
   44188:	mov	w9, #0x531                 	// #1329
   4418c:	csel	w0, w9, w8, eq  // eq = none
   44190:	ret
   44194:	tbnz	w0, #29, 444a4 <aarch64_opcode_lookup@@Base+0x59c>
   44198:	tst	w0, #0x40000000
   4419c:	mov	w8, #0x49f                 	// #1183
   441a0:	mov	w9, #0x49d                 	// #1181
   441a4:	csel	w0, w9, w8, eq  // eq = none
   441a8:	ret
   441ac:	tbnz	w0, #23, 444ac <aarch64_opcode_lookup@@Base+0x5a4>
   441b0:	tbnz	w0, #24, 44664 <aarch64_opcode_lookup@@Base+0x75c>
   441b4:	tst	w0, #0x20000000
   441b8:	mov	w8, #0x3cd                 	// #973
   441bc:	mov	w9, #0x1bc                 	// #444
   441c0:	csel	w0, w9, w8, eq  // eq = none
   441c4:	ret
   441c8:	tbnz	w0, #23, 444c0 <aarch64_opcode_lookup@@Base+0x5b8>
   441cc:	tbnz	w0, #29, 44680 <aarch64_opcode_lookup@@Base+0x778>
   441d0:	tbnz	w0, #15, 449b4 <aarch64_opcode_lookup@@Base+0xaac>
   441d4:	tbnz	w0, #21, 44f30 <aarch64_opcode_lookup@@Base+0x1028>
   441d8:	tbnz	w0, #31, 45f1c <aarch64_opcode_lookup@@Base+0x2014>
   441dc:	tst	w0, #0x40000000
   441e0:	mov	w8, #0x3b0                 	// #944
   441e4:	mov	w9, #0x3aa                 	// #938
   441e8:	csel	w0, w9, w8, eq  // eq = none
   441ec:	ret
   441f0:	tbnz	w0, #24, 444e0 <aarch64_opcode_lookup@@Base+0x5d8>
   441f4:	tbnz	w0, #4, 44694 <aarch64_opcode_lookup@@Base+0x78c>
   441f8:	tbnz	w0, #25, 449d0 <aarch64_opcode_lookup@@Base+0xac8>
   441fc:	tbnz	w0, #31, 455b8 <aarch64_opcode_lookup@@Base+0x16b0>
   44200:	mov	w0, #0x291                 	// #657
   44204:	ret
   44208:	mov	w0, #0x2f5                 	// #757
   4420c:	ret
   44210:	tbnz	w0, #28, 444f0 <aarch64_opcode_lookup@@Base+0x5e8>
   44214:	tbnz	w0, #15, 446b4 <aarch64_opcode_lookup@@Base+0x7ac>
   44218:	tbnz	w0, #29, 449ec <aarch64_opcode_lookup@@Base+0xae4>
   4421c:	tbnz	w0, #31, 455cc <aarch64_opcode_lookup@@Base+0x16c4>
   44220:	tbnz	w0, #10, 4569c <aarch64_opcode_lookup@@Base+0x1794>
   44224:	tbnz	w0, #11, 46144 <aarch64_opcode_lookup@@Base+0x223c>
   44228:	tst	w0, #0x40000000
   4422c:	tbnz	w0, #12, 46ea4 <aarch64_opcode_lookup@@Base+0x2f9c>
   44230:	tbnz	w0, #13, 47c34 <aarch64_opcode_lookup@@Base+0x3d2c>
   44234:	tbnz	w0, #14, 487f4 <aarch64_opcode_lookup@@Base+0x48ec>
   44238:	mov	w8, #0x2c                  	// #44
   4423c:	cinc	w0, w8, ne  // ne = any
   44240:	ret
   44244:	mov	w8, #0x11                  	// #17
   44248:	mov	w9, #0xe                   	// #14
   4424c:	csel	w0, w9, w8, eq  // eq = none
   44250:	ret
   44254:	tbnz	w0, #15, 44528 <aarch64_opcode_lookup@@Base+0x620>
   44258:	tbnz	w0, #14, 446d8 <aarch64_opcode_lookup@@Base+0x7d0>
   4425c:	tbnz	w0, #13, 44a10 <aarch64_opcode_lookup@@Base+0xb08>
   44260:	tbnz	w0, #30, 44f44 <aarch64_opcode_lookup@@Base+0x103c>
   44264:	tbnz	w0, #21, 4575c <aarch64_opcode_lookup@@Base+0x1854>
   44268:	tbnz	w0, #31, 4698c <aarch64_opcode_lookup@@Base+0x2a84>
   4426c:	tst	w0, #0x10
   44270:	mov	w8, #0x52d                 	// #1325
   44274:	mov	w9, #0x52a                 	// #1322
   44278:	csel	w0, w9, w8, eq  // eq = none
   4427c:	ret
   44280:	tst	w0, #0x40000000
   44284:	tbnz	w0, #29, 4454c <aarch64_opcode_lookup@@Base+0x644>
   44288:	mov	w8, #0x3ed                 	// #1005
   4428c:	mov	w9, #0x3e6                 	// #998
   44290:	csel	w0, w9, w8, eq  // eq = none
   44294:	ret
   44298:	tst	w0, #0x400000
   4429c:	mov	w8, #0x37b                 	// #891
   442a0:	cinc	w0, w8, ne  // ne = any
   442a4:	ret
   442a8:	tbnz	w0, #23, 4455c <aarch64_opcode_lookup@@Base+0x654>
   442ac:	tbnz	w0, #22, 44708 <aarch64_opcode_lookup@@Base+0x800>
   442b0:	tbnz	w0, #29, 44a30 <aarch64_opcode_lookup@@Base+0xb28>
   442b4:	tbnz	w0, #10, 44f5c <aarch64_opcode_lookup@@Base+0x1054>
   442b8:	tbnz	w0, #11, 4577c <aarch64_opcode_lookup@@Base+0x1874>
   442bc:	tbnz	w0, #21, 46308 <aarch64_opcode_lookup@@Base+0x2400>
   442c0:	cmp	w0, #0x0
   442c4:	tbnz	w0, #30, 4730c <aarch64_opcode_lookup@@Base+0x3404>
   442c8:	mov	w8, #0x951                 	// #2385
   442cc:	mov	w9, #0x949                 	// #2377
   442d0:	csel	w0, w9, w8, ge  // ge = tcont
   442d4:	ret
   442d8:	mov	w8, #0x4d5                 	// #1237
   442dc:	mov	w9, #0x290                 	// #656
   442e0:	csel	w0, w9, w8, eq  // eq = none
   442e4:	ret
   442e8:	tbnz	w0, #23, 44588 <aarch64_opcode_lookup@@Base+0x680>
   442ec:	tbnz	w0, #28, 44730 <aarch64_opcode_lookup@@Base+0x828>
   442f0:	tst	w0, #0x40000000
   442f4:	tbnz	w0, #29, 44a48 <aarch64_opcode_lookup@@Base+0xb40>
   442f8:	mov	w8, #0x9                   	// #9
   442fc:	mov	w9, #0x6                   	// #6
   44300:	csel	w0, w9, w8, eq  // eq = none
   44304:	ret
   44308:	tbnz	w0, #28, 4459c <aarch64_opcode_lookup@@Base+0x694>
   4430c:	tbnz	w0, #10, 44744 <aarch64_opcode_lookup@@Base+0x83c>
   44310:	tbnz	w0, #12, 44a58 <aarch64_opcode_lookup@@Base+0xb50>
   44314:	tbnz	w0, #13, 44f64 <aarch64_opcode_lookup@@Base+0x105c>
   44318:	tbnz	w0, #14, 45784 <aarch64_opcode_lookup@@Base+0x187c>
   4431c:	tbnz	w0, #29, 46310 <aarch64_opcode_lookup@@Base+0x2408>
   44320:	mov	w0, #0x6a                  	// #106
   44324:	ret
   44328:	tbnz	w0, #14, 44764 <aarch64_opcode_lookup@@Base+0x85c>
   4432c:	tbnz	w0, #15, 44a78 <aarch64_opcode_lookup@@Base+0xb70>
   44330:	tbnz	w0, #21, 44f7c <aarch64_opcode_lookup@@Base+0x1074>
   44334:	tbnz	w0, #30, 45790 <aarch64_opcode_lookup@@Base+0x1888>
   44338:	tbnz	w0, #31, 469a0 <aarch64_opcode_lookup@@Base+0x2a98>
   4433c:	tbnz	w0, #17, 46eb8 <aarch64_opcode_lookup@@Base+0x2fb0>
   44340:	tbnz	w0, #19, 47c44 <aarch64_opcode_lookup@@Base+0x3d3c>
   44344:	tbnz	w0, #20, 48800 <aarch64_opcode_lookup@@Base+0x48f8>
   44348:	tst	w0, #0x10000
   4434c:	mov	w8, #0x7a7                 	// #1959
   44350:	mov	w9, #0x70f                 	// #1807
   44354:	csel	w0, w9, w8, eq  // eq = none
   44358:	ret
   4435c:	mov	w8, #0x3e3                 	// #995
   44360:	mov	w9, #0x3e0                 	// #992
   44364:	csel	w0, w9, w8, eq  // eq = none
   44368:	ret
   4436c:	tbnz	w0, #29, 4477c <aarch64_opcode_lookup@@Base+0x874>
   44370:	tbnz	w0, #21, 44aa4 <aarch64_opcode_lookup@@Base+0xb9c>
   44374:	tbnz	w0, #24, 44fa4 <aarch64_opcode_lookup@@Base+0x109c>
   44378:	mov	w0, #0x1c0                 	// #448
   4437c:	ret
   44380:	tbnz	w0, #29, 44784 <aarch64_opcode_lookup@@Base+0x87c>
   44384:	tbnz	w0, #15, 44ab4 <aarch64_opcode_lookup@@Base+0xbac>
   44388:	tbnz	w0, #21, 44fb4 <aarch64_opcode_lookup@@Base+0x10ac>
   4438c:	cmp	w0, #0x0
   44390:	mov	w8, #0x3c7                 	// #967
   44394:	cinc	w0, w8, ge  // ge = tcont
   44398:	ret
   4439c:	mov	w0, #0x271                 	// #625
   443a0:	ret
   443a4:	tbnz	w0, #29, 44798 <aarch64_opcode_lookup@@Base+0x890>
   443a8:	tbnz	w0, #30, 44ad0 <aarch64_opcode_lookup@@Base+0xbc8>
   443ac:	tst	w0, #0x20000
   443b0:	tbnz	w0, #16, 44fc8 <aarch64_opcode_lookup@@Base+0x10c0>
   443b4:	mov	w8, #0x2f7                 	// #759
   443b8:	mov	w9, #0x2fb                 	// #763
   443bc:	csel	w0, w9, w8, eq  // eq = none
   443c0:	ret
   443c4:	tbnz	w0, #13, 447ac <aarch64_opcode_lookup@@Base+0x8a4>
   443c8:	tbnz	w0, #14, 44af0 <aarch64_opcode_lookup@@Base+0xbe8>
   443cc:	tbnz	w0, #15, 44fd8 <aarch64_opcode_lookup@@Base+0x10d0>
   443d0:	tbnz	w0, #21, 457a8 <aarch64_opcode_lookup@@Base+0x18a0>
   443d4:	tbnz	w0, #31, 469b4 <aarch64_opcode_lookup@@Base+0x2aac>
   443d8:	tst	w0, #0x1000
   443dc:	tbnz	w0, #10, 46ed0 <aarch64_opcode_lookup@@Base+0x2fc8>
   443e0:	tbnz	w0, #11, 47c5c <aarch64_opcode_lookup@@Base+0x3d54>
   443e4:	mov	w8, #0x8b9                 	// #2233
   443e8:	mov	w9, #0x84e                 	// #2126
   443ec:	csel	w0, w9, w8, eq  // eq = none
   443f0:	ret
   443f4:	tbnz	w0, #10, 447d4 <aarch64_opcode_lookup@@Base+0x8cc>
   443f8:	tbnz	w0, #11, 44b18 <aarch64_opcode_lookup@@Base+0xc10>
   443fc:	tbnz	w0, #22, 44ffc <aarch64_opcode_lookup@@Base+0x10f4>
   44400:	tbnz	w0, #23, 457c8 <aarch64_opcode_lookup@@Base+0x18c0>
   44404:	and	w8, w0, #0x40000000
   44408:	tbnz	w0, #29, 46324 <aarch64_opcode_lookup@@Base+0x241c>
   4440c:	lsr	w0, w8, #29
   44410:	ret
   44414:	tbnz	w0, #10, 447e8 <aarch64_opcode_lookup@@Base+0x8e0>
   44418:	tst	w0, #0x400000
   4441c:	tbnz	w0, #11, 44b2c <aarch64_opcode_lookup@@Base+0xc24>
   44420:	mov	w8, #0x39c                 	// #924
   44424:	cinc	w0, w8, ne  // ne = any
   44428:	ret
   4442c:	tbnz	w0, #10, 447f8 <aarch64_opcode_lookup@@Base+0x8f0>
   44430:	tbnz	w0, #11, 44b38 <aarch64_opcode_lookup@@Base+0xc30>
   44434:	tbnz	w0, #21, 45010 <aarch64_opcode_lookup@@Base+0x1108>
   44438:	tbnz	w0, #23, 457dc <aarch64_opcode_lookup@@Base+0x18d4>
   4443c:	tbnz	w0, #22, 46334 <aarch64_opcode_lookup@@Base+0x242c>
   44440:	tbnz	w0, #31, 478e8 <aarch64_opcode_lookup@@Base+0x39e0>
   44444:	tst	w0, #0x40000000
   44448:	mov	w8, #0x39e                 	// #926
   4444c:	mov	w9, #0x399                 	// #921
   44450:	csel	w0, w9, w8, eq  // eq = none
   44454:	ret
   44458:	tbnz	w0, #15, 4481c <aarch64_opcode_lookup@@Base+0x914>
   4445c:	tbnz	w0, #22, 44b5c <aarch64_opcode_lookup@@Base+0xc54>
   44460:	mov	w0, #0x2df                 	// #735
   44464:	ret
   44468:	tbnz	w0, #29, 44824 <aarch64_opcode_lookup@@Base+0x91c>
   4446c:	tbnz	w0, #30, 44b70 <aarch64_opcode_lookup@@Base+0xc68>
   44470:	tst	w0, #0x200000
   44474:	mov	w8, #0x35d                 	// #861
   44478:	mov	w9, #0x359                 	// #857
   4447c:	csel	w0, w9, w8, eq  // eq = none
   44480:	ret
   44484:	tbnz	w0, #13, 44840 <aarch64_opcode_lookup@@Base+0x938>
   44488:	tbnz	w0, #30, 44b8c <aarch64_opcode_lookup@@Base+0xc84>
   4448c:	tbnz	w0, #31, 455d4 <aarch64_opcode_lookup@@Base+0x16cc>
   44490:	tst	w0, #0x10
   44494:	mov	w8, #0x530                 	// #1328
   44498:	mov	w9, #0x533                 	// #1331
   4449c:	csel	w0, w9, w8, eq  // eq = none
   444a0:	ret
   444a4:	mov	w0, #0x4a1                 	// #1185
   444a8:	ret
   444ac:	tbnz	w0, #29, 4485c <aarch64_opcode_lookup@@Base+0x954>
   444b0:	tbnz	w0, #21, 44ba8 <aarch64_opcode_lookup@@Base+0xca0>
   444b4:	tbnz	w0, #24, 4503c <aarch64_opcode_lookup@@Base+0x1134>
   444b8:	mov	w0, #0x1c4                 	// #452
   444bc:	ret
   444c0:	tbnz	w0, #29, 44864 <aarch64_opcode_lookup@@Base+0x95c>
   444c4:	tbnz	w0, #15, 44bb8 <aarch64_opcode_lookup@@Base+0xcb0>
   444c8:	tbnz	w0, #21, 4504c <aarch64_opcode_lookup@@Base+0x1144>
   444cc:	tbnz	w0, #31, 45f24 <aarch64_opcode_lookup@@Base+0x201c>
   444d0:	tst	w0, #0x40000000
   444d4:	mov	w8, #0x3c5                 	// #965
   444d8:	cinc	w0, w8, ne  // ne = any
   444dc:	ret
   444e0:	tbnz	w0, #21, 44878 <aarch64_opcode_lookup@@Base+0x970>
   444e4:	tbnz	w0, #25, 44bd4 <aarch64_opcode_lookup@@Base+0xccc>
   444e8:	mov	w0, #0x32a                 	// #810
   444ec:	ret
   444f0:	tbnz	w0, #10, 44884 <aarch64_opcode_lookup@@Base+0x97c>
   444f4:	tbnz	w0, #11, 44be4 <aarch64_opcode_lookup@@Base+0xcdc>
   444f8:	tbnz	w0, #12, 45064 <aarch64_opcode_lookup@@Base+0x115c>
   444fc:	tbnz	w0, #13, 457f4 <aarch64_opcode_lookup@@Base+0x18ec>
   44500:	tbnz	w0, #14, 4634c <aarch64_opcode_lookup@@Base+0x2444>
   44504:	tbnz	w0, #16, 4731c <aarch64_opcode_lookup@@Base+0x3414>
   44508:	tbnz	w0, #17, 48290 <aarch64_opcode_lookup@@Base+0x4388>
   4450c:	tbnz	w0, #18, 48da8 <aarch64_opcode_lookup@@Base+0x4ea0>
   44510:	tst	w0, #0x100000
   44514:	tbnz	w0, #19, 49600 <aarch64_opcode_lookup@@Base+0x56f8>
   44518:	mov	w8, #0x313                 	// #787
   4451c:	mov	w9, #0x2ff                 	// #767
   44520:	csel	w0, w9, w8, eq  // eq = none
   44524:	ret
   44528:	tbnz	w0, #21, 448a4 <aarch64_opcode_lookup@@Base+0x99c>
   4452c:	tbnz	w0, #30, 44c08 <aarch64_opcode_lookup@@Base+0xd00>
   44530:	tbnz	w0, #14, 45070 <aarch64_opcode_lookup@@Base+0x1168>
   44534:	tbnz	w0, #13, 4580c <aarch64_opcode_lookup@@Base+0x1904>
   44538:	tst	w0, #0x10
   4453c:	mov	w8, #0x53e                 	// #1342
   44540:	mov	w9, #0x527                 	// #1319
   44544:	csel	w0, w9, w8, eq  // eq = none
   44548:	ret
   4454c:	mov	w8, #0x3f0                 	// #1008
   44550:	mov	w9, #0x3ea                 	// #1002
   44554:	csel	w0, w9, w8, eq  // eq = none
   44558:	ret
   4455c:	tbnz	w0, #29, 448cc <aarch64_opcode_lookup@@Base+0x9c4>
   44560:	tbnz	w0, #10, 44c38 <aarch64_opcode_lookup@@Base+0xd30>
   44564:	tbnz	w0, #11, 4508c <aarch64_opcode_lookup@@Base+0x1184>
   44568:	tbnz	w0, #21, 45828 <aarch64_opcode_lookup@@Base+0x1920>
   4456c:	tbnz	w0, #22, 46370 <aarch64_opcode_lookup@@Base+0x2468>
   44570:	tbnz	w0, #30, 4733c <aarch64_opcode_lookup@@Base+0x3434>
   44574:	cmp	w0, #0x0
   44578:	mov	w8, #0x953                 	// #2387
   4457c:	mov	w9, #0x94c                 	// #2380
   44580:	csel	w0, w9, w8, ge  // ge = tcont
   44584:	ret
   44588:	tst	w0, #0x8000
   4458c:	mov	w8, #0x2ea                 	// #746
   44590:	mov	w9, #0x2e8                 	// #744
   44594:	csel	w0, w9, w8, eq  // eq = none
   44598:	ret
   4459c:	tbnz	w0, #29, 448e4 <aarch64_opcode_lookup@@Base+0x9dc>
   445a0:	tbnz	w0, #30, 44c48 <aarch64_opcode_lookup@@Base+0xd40>
   445a4:	tst	w0, #0x200000
   445a8:	mov	w8, #0x35f                 	// #863
   445ac:	mov	w9, #0x35b                 	// #859
   445b0:	csel	w0, w9, w8, eq  // eq = none
   445b4:	ret
   445b8:	tbnz	w0, #15, 44c58 <aarch64_opcode_lookup@@Base+0xd50>
   445bc:	tbnz	w0, #21, 4509c <aarch64_opcode_lookup@@Base+0x1194>
   445c0:	tbnz	w0, #30, 45838 <aarch64_opcode_lookup@@Base+0x1930>
   445c4:	tbnz	w0, #31, 469bc <aarch64_opcode_lookup@@Base+0x2ab4>
   445c8:	mov	w0, #0x6cb                 	// #1739
   445cc:	ret
   445d0:	tbnz	w0, #29, 44c6c <aarch64_opcode_lookup@@Base+0xd64>
   445d4:	tst	w0, #0x200000
   445d8:	tbnz	w0, #13, 450bc <aarch64_opcode_lookup@@Base+0x11b4>
   445dc:	mov	w8, #0x1ca                 	// #458
   445e0:	mov	w9, #0x1c8                 	// #456
   445e4:	csel	w0, w9, w8, eq  // eq = none
   445e8:	ret
   445ec:	tst	w0, #0x40000000
   445f0:	mov	w8, #0x3d3                 	// #979
   445f4:	mov	w9, #0x3ca                 	// #970
   445f8:	csel	w0, w9, w8, eq  // eq = none
   445fc:	ret
   44600:	tbnz	w0, #10, 44c74 <aarch64_opcode_lookup@@Base+0xd6c>
   44604:	mov	w0, #0x84                  	// #132
   44608:	ret
   4460c:	mov	w8, #0x3ee                 	// #1006
   44610:	mov	w9, #0x3e7                 	// #999
   44614:	csel	w0, w9, w8, eq  // eq = none
   44618:	ret
   4461c:	mov	w8, #0x1a                  	// #26
   44620:	mov	w9, #0x16                  	// #22
   44624:	csel	w0, w9, w8, eq  // eq = none
   44628:	ret
   4462c:	tst	w0, #0x20000000
   44630:	tbnz	w0, #12, 44c84 <aarch64_opcode_lookup@@Base+0xd7c>
   44634:	mov	w8, #0x8d                  	// #141
   44638:	mov	w9, #0x85                  	// #133
   4463c:	csel	w0, w9, w8, eq  // eq = none
   44640:	ret
   44644:	tbnz	w0, #13, 44c94 <aarch64_opcode_lookup@@Base+0xd8c>
   44648:	tbnz	w0, #30, 450cc <aarch64_opcode_lookup@@Base+0x11c4>
   4464c:	tbnz	w0, #14, 45858 <aarch64_opcode_lookup@@Base+0x1950>
   44650:	tst	w0, #0x10
   44654:	mov	w8, #0x52c                 	// #1324
   44658:	mov	w9, #0x529                 	// #1321
   4465c:	csel	w0, w9, w8, eq  // eq = none
   44660:	ret
   44664:	tbnz	w0, #29, 44cb4 <aarch64_opcode_lookup@@Base+0xdac>
   44668:	tst	w0, #0x200000
   4466c:	tbnz	w0, #13, 450ec <aarch64_opcode_lookup@@Base+0x11e4>
   44670:	mov	w8, #0x1d0                 	// #464
   44674:	mov	w9, #0x1cc                 	// #460
   44678:	csel	w0, w9, w8, eq  // eq = none
   4467c:	ret
   44680:	tst	w0, #0x40000000
   44684:	mov	w8, #0x3d2                 	// #978
   44688:	mov	w9, #0x3cb                 	// #971
   4468c:	csel	w0, w9, w8, eq  // eq = none
   44690:	ret
   44694:	tbnz	w0, #10, 44cbc <aarch64_opcode_lookup@@Base+0xdb4>
   44698:	tbnz	w0, #21, 450fc <aarch64_opcode_lookup@@Base+0x11f4>
   4469c:	tbnz	w0, #22, 45870 <aarch64_opcode_lookup@@Base+0x1968>
   446a0:	tst	w0, #0x800000
   446a4:	mov	w8, #0x28d                 	// #653
   446a8:	mov	w9, #0x287                 	// #647
   446ac:	csel	w0, w9, w8, eq  // eq = none
   446b0:	ret
   446b4:	tbnz	w0, #10, 44cd8 <aarch64_opcode_lookup@@Base+0xdd0>
   446b8:	tbnz	w0, #11, 45104 <aarch64_opcode_lookup@@Base+0x11fc>
   446bc:	tbnz	w0, #12, 45878 <aarch64_opcode_lookup@@Base+0x1970>
   446c0:	tbnz	w0, #13, 46384 <aarch64_opcode_lookup@@Base+0x247c>
   446c4:	tbnz	w0, #14, 47344 <aarch64_opcode_lookup@@Base+0x343c>
   446c8:	tbnz	w0, #29, 4829c <aarch64_opcode_lookup@@Base+0x4394>
   446cc:	tbnz	w0, #30, 48db0 <aarch64_opcode_lookup@@Base+0x4ea8>
   446d0:	mov	w0, #0x3c                  	// #60
   446d4:	ret
   446d8:	tbnz	w0, #30, 44d00 <aarch64_opcode_lookup@@Base+0xdf8>
   446dc:	tbnz	w0, #21, 45124 <aarch64_opcode_lookup@@Base+0x121c>
   446e0:	tbnz	w0, #22, 45890 <aarch64_opcode_lookup@@Base+0x1988>
   446e4:	tbnz	w0, #23, 4639c <aarch64_opcode_lookup@@Base+0x2494>
   446e8:	tbnz	w0, #31, 478f0 <aarch64_opcode_lookup@@Base+0x39e8>
   446ec:	tbnz	w0, #9, 47c6c <aarch64_opcode_lookup@@Base+0x3d64>
   446f0:	tbnz	w0, #20, 48808 <aarch64_opcode_lookup@@Base+0x4900>
   446f4:	tst	w0, #0x10
   446f8:	mov	w8, #0x511                 	// #1297
   446fc:	mov	w9, #0x505                 	// #1285
   44700:	csel	w0, w9, w8, eq  // eq = none
   44704:	ret
   44708:	tbnz	w0, #29, 44d20 <aarch64_opcode_lookup@@Base+0xe18>
   4470c:	tbnz	w0, #10, 45140 <aarch64_opcode_lookup@@Base+0x1238>
   44710:	tbnz	w0, #11, 458ac <aarch64_opcode_lookup@@Base+0x19a4>
   44714:	tbnz	w0, #21, 463bc <aarch64_opcode_lookup@@Base+0x24b4>
   44718:	cmp	w0, #0x0
   4471c:	tbnz	w0, #30, 47354 <aarch64_opcode_lookup@@Base+0x344c>
   44720:	mov	w8, #0x952                 	// #2386
   44724:	mov	w9, #0x94a                 	// #2378
   44728:	csel	w0, w9, w8, ge  // ge = tcont
   4472c:	ret
   44730:	tst	w0, #0x8000
   44734:	mov	w8, #0x2e5                 	// #741
   44738:	mov	w9, #0x2e3                 	// #739
   4473c:	csel	w0, w9, w8, eq  // eq = none
   44740:	ret
   44744:	tbnz	w0, #11, 44d38 <aarch64_opcode_lookup@@Base+0xe30>
   44748:	tbnz	w0, #14, 45148 <aarch64_opcode_lookup@@Base+0x1240>
   4474c:	tst	w0, #0x20000000
   44750:	tbnz	w0, #12, 458b4 <aarch64_opcode_lookup@@Base+0x19ac>
   44754:	mov	w8, #0x8f                  	// #143
   44758:	mov	w9, #0x87                  	// #135
   4475c:	csel	w0, w9, w8, eq  // eq = none
   44760:	ret
   44764:	tbnz	w0, #15, 44d50 <aarch64_opcode_lookup@@Base+0xe48>
   44768:	tbnz	w0, #21, 45160 <aarch64_opcode_lookup@@Base+0x1258>
   4476c:	tbnz	w0, #30, 458c4 <aarch64_opcode_lookup@@Base+0x19bc>
   44770:	tbnz	w0, #31, 469d0 <aarch64_opcode_lookup@@Base+0x2ac8>
   44774:	mov	w0, #0x6cc                 	// #1740
   44778:	ret
   4477c:	mov	w0, #0x3d6                 	// #982
   44780:	ret
   44784:	tst	w0, #0x40000000
   44788:	mov	w8, #0x3d9                 	// #985
   4478c:	mov	w9, #0x3d4                 	// #980
   44790:	csel	w0, w9, w8, eq  // eq = none
   44794:	ret
   44798:	tbnz	w0, #11, 44d64 <aarch64_opcode_lookup@@Base+0xe5c>
   4479c:	tbnz	w0, #12, 45184 <aarch64_opcode_lookup@@Base+0x127c>
   447a0:	tbnz	w0, #13, 458e4 <aarch64_opcode_lookup@@Base+0x19dc>
   447a4:	mov	w0, #0x24c                 	// #588
   447a8:	ret
   447ac:	tbnz	w0, #14, 44d70 <aarch64_opcode_lookup@@Base+0xe68>
   447b0:	tbnz	w0, #15, 4518c <aarch64_opcode_lookup@@Base+0x1284>
   447b4:	tbnz	w0, #21, 458f8 <aarch64_opcode_lookup@@Base+0x19f0>
   447b8:	tbnz	w0, #31, 469e4 <aarch64_opcode_lookup@@Base+0x2adc>
   447bc:	tst	w0, #0x800
   447c0:	tbnz	w0, #10, 46ee4 <aarch64_opcode_lookup@@Base+0x2fdc>
   447c4:	mov	w8, #0x8ce                 	// #2254
   447c8:	mov	w9, #0x84b                 	// #2123
   447cc:	csel	w0, w9, w8, eq  // eq = none
   447d0:	ret
   447d4:	tbnz	w0, #11, 44d98 <aarch64_opcode_lookup@@Base+0xe90>
   447d8:	tbnz	w0, #22, 451b0 <aarch64_opcode_lookup@@Base+0x12a8>
   447dc:	tbnz	w0, #23, 45918 <aarch64_opcode_lookup@@Base+0x1a10>
   447e0:	mov	w0, #0x946                 	// #2374
   447e4:	ret
   447e8:	tst	w0, #0x400000
   447ec:	mov	w8, #0x368                 	// #872
   447f0:	cinc	w0, w8, ne  // ne = any
   447f4:	ret
   447f8:	tbnz	w0, #21, 44db0 <aarch64_opcode_lookup@@Base+0xea8>
   447fc:	tbnz	w0, #23, 451d0 <aarch64_opcode_lookup@@Base+0x12c8>
   44800:	tbnz	w0, #22, 4592c <aarch64_opcode_lookup@@Base+0x1a24>
   44804:	tbnz	w0, #31, 469ec <aarch64_opcode_lookup@@Base+0x2ae4>
   44808:	tst	w0, #0x40000000
   4480c:	mov	w8, #0x36a                 	// #874
   44810:	mov	w9, #0x365                 	// #869
   44814:	csel	w0, w9, w8, eq  // eq = none
   44818:	ret
   4481c:	mov	w0, #0x2e1                 	// #737
   44820:	ret
   44824:	tst	w0, #0x4000
   44828:	tbnz	w0, #12, 44dc0 <aarch64_opcode_lookup@@Base+0xeb8>
   4482c:	tbnz	w0, #13, 451e8 <aarch64_opcode_lookup@@Base+0x12e0>
   44830:	mov	w8, #0x25e                 	// #606
   44834:	mov	w9, #0x25a                 	// #602
   44838:	csel	w0, w9, w8, eq  // eq = none
   4483c:	ret
   44840:	tbnz	w0, #30, 44dd4 <aarch64_opcode_lookup@@Base+0xecc>
   44844:	tbnz	w0, #31, 455e8 <aarch64_opcode_lookup@@Base+0x16e0>
   44848:	tst	w0, #0x10
   4484c:	mov	w8, #0x539                 	// #1337
   44850:	mov	w9, #0x537                 	// #1335
   44854:	csel	w0, w9, w8, eq  // eq = none
   44858:	ret
   4485c:	mov	w0, #0x3d7                 	// #983
   44860:	ret
   44864:	tst	w0, #0x40000000
   44868:	mov	w8, #0x3d8                 	// #984
   4486c:	mov	w9, #0x3d5                 	// #981
   44870:	csel	w0, w9, w8, eq  // eq = none
   44874:	ret
   44878:	tbnz	w0, #25, 44de8 <aarch64_opcode_lookup@@Base+0xee0>
   4487c:	mov	w0, #0x4a4                 	// #1188
   44880:	ret
   44884:	tbnz	w0, #11, 44df8 <aarch64_opcode_lookup@@Base+0xef0>
   44888:	tbnz	w0, #29, 451f8 <aarch64_opcode_lookup@@Base+0x12f0>
   4488c:	tbnz	w0, #30, 45944 <aarch64_opcode_lookup@@Base+0x1a3c>
   44890:	tst	w0, #0x10
   44894:	mov	w8, #0x320                 	// #800
   44898:	mov	w9, #0x31e                 	// #798
   4489c:	csel	w0, w9, w8, eq  // eq = none
   448a0:	ret
   448a4:	tbnz	w0, #30, 44e08 <aarch64_opcode_lookup@@Base+0xf00>
   448a8:	tbnz	w0, #14, 45214 <aarch64_opcode_lookup@@Base+0x130c>
   448ac:	tbnz	w0, #20, 45960 <aarch64_opcode_lookup@@Base+0x1a58>
   448b0:	tbnz	w0, #31, 469f4 <aarch64_opcode_lookup@@Base+0x2aec>
   448b4:	tbnz	w0, #16, 46ef4 <aarch64_opcode_lookup@@Base+0x2fec>
   448b8:	tbnz	w0, #17, 47c80 <aarch64_opcode_lookup@@Base+0x3d78>
   448bc:	tbnz	w0, #18, 4881c <aarch64_opcode_lookup@@Base+0x4914>
   448c0:	tbnz	w0, #19, 491dc <aarch64_opcode_lookup@@Base+0x52d4>
   448c4:	mov	w0, #0x544                 	// #1348
   448c8:	ret
   448cc:	cmp	w0, #0x0
   448d0:	tbnz	w0, #30, 44e24 <aarch64_opcode_lookup@@Base+0xf1c>
   448d4:	mov	w8, #0x382                 	// #898
   448d8:	mov	w9, #0x37a                 	// #890
   448dc:	csel	w0, w9, w8, ge  // ge = tcont
   448e0:	ret
   448e4:	tbnz	w0, #10, 44e34 <aarch64_opcode_lookup@@Base+0xf2c>
   448e8:	tbnz	w0, #13, 4523c <aarch64_opcode_lookup@@Base+0x1334>
   448ec:	tbnz	w0, #14, 45978 <aarch64_opcode_lookup@@Base+0x1a70>
   448f0:	tst	w0, #0x800000
   448f4:	mov	w8, #0x1b4                 	// #436
   448f8:	cinc	w0, w8, eq  // eq = none
   448fc:	ret
   44900:	tbnz	w0, #13, 44e68 <aarch64_opcode_lookup@@Base+0xf60>
   44904:	tbnz	w0, #14, 45600 <aarch64_opcode_lookup@@Base+0x16f8>
   44908:	tbnz	w0, #15, 45f2c <aarch64_opcode_lookup@@Base+0x2024>
   4490c:	tst	w0, #0x400000
   44910:	mov	w8, #0x6e8                 	// #1768
   44914:	mov	w9, #0x6bc                 	// #1724
   44918:	csel	w0, w9, w8, eq  // eq = none
   4491c:	ret
   44920:	tst	w0, #0x40000000
   44924:	mov	w8, #0x3dc                 	// #988
   44928:	cinc	w0, w8, ne  // ne = any
   4492c:	ret
   44930:	tbnz	w0, #14, 44ea4 <aarch64_opcode_lookup@@Base+0xf9c>
   44934:	tbnz	w0, #13, 456bc <aarch64_opcode_lookup@@Base+0x17b4>
   44938:	tbnz	w0, #15, 46158 <aarch64_opcode_lookup@@Base+0x2250>
   4493c:	tbnz	w0, #22, 46f14 <aarch64_opcode_lookup@@Base+0x300c>
   44940:	tbnz	w0, #23, 47c98 <aarch64_opcode_lookup@@Base+0x3d90>
   44944:	mov	w0, #0x55f                 	// #1375
   44948:	ret
   4494c:	tbnz	w0, #31, 45618 <aarch64_opcode_lookup@@Base+0x1710>
   44950:	tbnz	w0, #21, 456dc <aarch64_opcode_lookup@@Base+0x17d4>
   44954:	tbnz	w0, #16, 46178 <aarch64_opcode_lookup@@Base+0x2270>
   44958:	tbnz	w0, #17, 46f1c <aarch64_opcode_lookup@@Base+0x3014>
   4495c:	tbnz	w0, #18, 47ca8 <aarch64_opcode_lookup@@Base+0x3da0>
   44960:	tbnz	w0, #19, 48834 <aarch64_opcode_lookup@@Base+0x492c>
   44964:	tbnz	w0, #20, 491f8 <aarch64_opcode_lookup@@Base+0x52f0>
   44968:	mov	w0, #0x50c                 	// #1292
   4496c:	ret
   44970:	tbnz	w0, #21, 45244 <aarch64_opcode_lookup@@Base+0x133c>
   44974:	tbnz	w0, #31, 45f40 <aarch64_opcode_lookup@@Base+0x2038>
   44978:	tst	w0, #0x40000000
   4497c:	mov	w8, #0x3af                 	// #943
   44980:	mov	w9, #0x3a9                 	// #937
   44984:	csel	w0, w9, w8, eq  // eq = none
   44988:	ret
   4498c:	tbnz	w0, #29, 45258 <aarch64_opcode_lookup@@Base+0x1350>
   44990:	tbnz	w0, #13, 45980 <aarch64_opcode_lookup@@Base+0x1a78>
   44994:	tst	w0, #0x800000
   44998:	tbnz	w0, #14, 463c4 <aarch64_opcode_lookup@@Base+0x24bc>
   4499c:	mov	w8, #0x71                  	// #113
   449a0:	cinc	w0, w8, eq  // eq = none
   449a4:	ret
   449a8:	tbnz	w0, #31, 45630 <aarch64_opcode_lookup@@Base+0x1728>
   449ac:	mov	w0, #0x56a                 	// #1386
   449b0:	ret
   449b4:	tbnz	w0, #21, 45260 <aarch64_opcode_lookup@@Base+0x1358>
   449b8:	tbnz	w0, #31, 45f48 <aarch64_opcode_lookup@@Base+0x2040>
   449bc:	tst	w0, #0x40000000
   449c0:	mov	w8, #0x3b1                 	// #945
   449c4:	mov	w9, #0x3ab                 	// #939
   449c8:	csel	w0, w9, w8, eq  // eq = none
   449cc:	ret
   449d0:	tbnz	w0, #21, 45274 <aarch64_opcode_lookup@@Base+0x136c>
   449d4:	tbnz	w0, #22, 45994 <aarch64_opcode_lookup@@Base+0x1a8c>
   449d8:	tst	w0, #0x800000
   449dc:	mov	w8, #0x281                 	// #641
   449e0:	mov	w9, #0x27e                 	// #638
   449e4:	csel	w0, w9, w8, eq  // eq = none
   449e8:	ret
   449ec:	tbnz	w0, #10, 45288 <aarch64_opcode_lookup@@Base+0x1380>
   449f0:	tbnz	w0, #11, 4599c <aarch64_opcode_lookup@@Base+0x1a94>
   449f4:	tst	w0, #0x40000000
   449f8:	tbnz	w0, #12, 463d0 <aarch64_opcode_lookup@@Base+0x24c8>
   449fc:	tbnz	w0, #13, 47364 <aarch64_opcode_lookup@@Base+0x345c>
   44a00:	tbnz	w0, #14, 482ac <aarch64_opcode_lookup@@Base+0x43a4>
   44a04:	mov	w8, #0x4c                  	// #76
   44a08:	cinc	w0, w8, ne  // ne = any
   44a0c:	ret
   44a10:	tbnz	w0, #21, 452a8 <aarch64_opcode_lookup@@Base+0x13a0>
   44a14:	tbnz	w0, #30, 459b0 <aarch64_opcode_lookup@@Base+0x1aa8>
   44a18:	tbnz	w0, #31, 46a0c <aarch64_opcode_lookup@@Base+0x2b04>
   44a1c:	tst	w0, #0x10
   44a20:	mov	w8, #0x535                 	// #1333
   44a24:	mov	w9, #0x53b                 	// #1339
   44a28:	csel	w0, w9, w8, eq  // eq = none
   44a2c:	ret
   44a30:	tbnz	w0, #31, 45640 <aarch64_opcode_lookup@@Base+0x1738>
   44a34:	tst	w0, #0x40000000
   44a38:	mov	w8, #0x37d                 	// #893
   44a3c:	mov	w9, #0x378                 	// #888
   44a40:	csel	w0, w9, w8, eq  // eq = none
   44a44:	ret
   44a48:	mov	w8, #0xa                   	// #10
   44a4c:	mov	w9, #0x7                   	// #7
   44a50:	csel	w0, w9, w8, eq  // eq = none
   44a54:	ret
   44a58:	tbnz	w0, #13, 452c8 <aarch64_opcode_lookup@@Base+0x13c0>
   44a5c:	tbnz	w0, #14, 459d0 <aarch64_opcode_lookup@@Base+0x1ac8>
   44a60:	tst	w0, #0x20000000
   44a64:	tbnz	w0, #23, 463e4 <aarch64_opcode_lookup@@Base+0x24dc>
   44a68:	mov	w8, #0x80                  	// #128
   44a6c:	mov	w9, #0x76                  	// #118
   44a70:	csel	w0, w9, w8, eq  // eq = none
   44a74:	ret
   44a78:	tbnz	w0, #30, 452dc <aarch64_opcode_lookup@@Base+0x13d4>
   44a7c:	tbnz	w0, #31, 45f50 <aarch64_opcode_lookup@@Base+0x2048>
   44a80:	tbnz	w0, #21, 46190 <aarch64_opcode_lookup@@Base+0x2288>
   44a84:	tbnz	w0, #16, 46f38 <aarch64_opcode_lookup@@Base+0x3030>
   44a88:	tst	w0, #0x80000
   44a8c:	tbnz	w0, #17, 47cb8 <aarch64_opcode_lookup@@Base+0x3db0>
   44a90:	tbnz	w0, #18, 48840 <aarch64_opcode_lookup@@Base+0x4938>
   44a94:	mov	w8, #0x523                 	// #1315
   44a98:	mov	w9, #0x79e                 	// #1950
   44a9c:	csel	w0, w9, w8, eq  // eq = none
   44aa0:	ret
   44aa4:	tst	w0, #0x2000
   44aa8:	mov	w8, #0x1d6                 	// #470
   44aac:	cinc	w0, w8, ne  // ne = any
   44ab0:	ret
   44ab4:	tbnz	w0, #21, 45304 <aarch64_opcode_lookup@@Base+0x13fc>
   44ab8:	tbnz	w0, #31, 45f6c <aarch64_opcode_lookup@@Base+0x2064>
   44abc:	tst	w0, #0x40000000
   44ac0:	mov	w8, #0x3b2                 	// #946
   44ac4:	mov	w9, #0x3ac                 	// #940
   44ac8:	csel	w0, w9, w8, eq  // eq = none
   44acc:	ret
   44ad0:	tbnz	w0, #10, 4531c <aarch64_opcode_lookup@@Base+0x1414>
   44ad4:	tbnz	w0, #12, 459e4 <aarch64_opcode_lookup@@Base+0x1adc>
   44ad8:	tst	w0, #0x4000
   44adc:	tbnz	w0, #13, 463f4 <aarch64_opcode_lookup@@Base+0x24ec>
   44ae0:	mov	w8, #0x2aa                 	// #682
   44ae4:	mov	w9, #0x2a6                 	// #678
   44ae8:	csel	w0, w9, w8, eq  // eq = none
   44aec:	ret
   44af0:	tbnz	w0, #15, 45334 <aarch64_opcode_lookup@@Base+0x142c>
   44af4:	tbnz	w0, #21, 459fc <aarch64_opcode_lookup@@Base+0x1af4>
   44af8:	tbnz	w0, #31, 46a20 <aarch64_opcode_lookup@@Base+0x2b18>
   44afc:	tst	w0, #0x1000
   44b00:	tbnz	w0, #10, 46f54 <aarch64_opcode_lookup@@Base+0x304c>
   44b04:	tbnz	w0, #11, 47ccc <aarch64_opcode_lookup@@Base+0x3dc4>
   44b08:	mov	w8, #0x8bd                 	// #2237
   44b0c:	mov	w9, #0x851                 	// #2129
   44b10:	csel	w0, w9, w8, eq  // eq = none
   44b14:	ret
   44b18:	tbnz	w0, #22, 45350 <aarch64_opcode_lookup@@Base+0x1448>
   44b1c:	tst	w0, #0x4000
   44b20:	mov	w8, #0x947                 	// #2375
   44b24:	cinc	w0, w8, ne  // ne = any
   44b28:	ret
   44b2c:	mov	w8, #0x387                 	// #903
   44b30:	cinc	w0, w8, ne  // ne = any
   44b34:	ret
   44b38:	tbnz	w0, #21, 45364 <aarch64_opcode_lookup@@Base+0x145c>
   44b3c:	tbnz	w0, #23, 45a20 <aarch64_opcode_lookup@@Base+0x1b18>
   44b40:	tbnz	w0, #22, 46404 <aarch64_opcode_lookup@@Base+0x24fc>
   44b44:	tbnz	w0, #31, 47904 <aarch64_opcode_lookup@@Base+0x39fc>
   44b48:	tst	w0, #0x40000000
   44b4c:	mov	w8, #0x393                 	// #915
   44b50:	mov	w9, #0x390                 	// #912
   44b54:	csel	w0, w9, w8, eq  // eq = none
   44b58:	ret
   44b5c:	tst	w0, #0x800000
   44b60:	mov	w8, #0x2ec                 	// #748
   44b64:	mov	w9, #0x2e7                 	// #743
   44b68:	csel	w0, w9, w8, eq  // eq = none
   44b6c:	ret
   44b70:	tbnz	w0, #10, 45384 <aarch64_opcode_lookup@@Base+0x147c>
   44b74:	tbnz	w0, #13, 45a38 <aarch64_opcode_lookup@@Base+0x1b30>
   44b78:	tst	w0, #0x800000
   44b7c:	tbnz	w0, #14, 4641c <aarch64_opcode_lookup@@Base+0x2514>
   44b80:	mov	w8, #0x1ae                 	// #430
   44b84:	cinc	w0, w8, eq  // eq = none
   44b88:	ret
   44b8c:	tbnz	w0, #15, 4539c <aarch64_opcode_lookup@@Base+0x1494>
   44b90:	tbnz	w0, #14, 45a48 <aarch64_opcode_lookup@@Base+0x1b40>
   44b94:	tbnz	w0, #12, 46428 <aarch64_opcode_lookup@@Base+0x2520>
   44b98:	tbnz	w0, #10, 47374 <aarch64_opcode_lookup@@Base+0x346c>
   44b9c:	tbnz	w0, #23, 482b8 <aarch64_opcode_lookup@@Base+0x43b0>
   44ba0:	mov	w0, #0x59f                 	// #1439
   44ba4:	ret
   44ba8:	tst	w0, #0x2000
   44bac:	mov	w8, #0x1dc                 	// #476
   44bb0:	cinc	w0, w8, ne  // ne = any
   44bb4:	ret
   44bb8:	tbnz	w0, #21, 453b8 <aarch64_opcode_lookup@@Base+0x14b0>
   44bbc:	tbnz	w0, #31, 45f74 <aarch64_opcode_lookup@@Base+0x206c>
   44bc0:	tst	w0, #0x40000000
   44bc4:	mov	w8, #0x3b3                 	// #947
   44bc8:	mov	w9, #0x3ad                 	// #941
   44bcc:	csel	w0, w9, w8, eq  // eq = none
   44bd0:	ret
   44bd4:	tst	w0, #0x400
   44bd8:	mov	w8, #0x283                 	// #643
   44bdc:	cinc	w0, w8, ne  // ne = any
   44be0:	ret
   44be4:	tbnz	w0, #12, 453d0 <aarch64_opcode_lookup@@Base+0x14c8>
   44be8:	tbnz	w0, #13, 45a58 <aarch64_opcode_lookup@@Base+0x1b50>
   44bec:	tbnz	w0, #14, 46438 <aarch64_opcode_lookup@@Base+0x2530>
   44bf0:	tbnz	w0, #15, 47380 <aarch64_opcode_lookup@@Base+0x3478>
   44bf4:	tst	w0, #0x40000000
   44bf8:	mov	w8, #0x2a3                 	// #675
   44bfc:	mov	w9, #0x347                 	// #839
   44c00:	csel	w0, w9, w8, eq  // eq = none
   44c04:	ret
   44c08:	tbnz	w0, #13, 453f0 <aarch64_opcode_lookup@@Base+0x14e8>
   44c0c:	tbnz	w0, #31, 45f7c <aarch64_opcode_lookup@@Base+0x2074>
   44c10:	tbnz	w0, #14, 461a8 <aarch64_opcode_lookup@@Base+0x22a0>
   44c14:	tbnz	w0, #19, 46f68 <aarch64_opcode_lookup@@Base+0x3060>
   44c18:	tbnz	w0, #20, 47cdc <aarch64_opcode_lookup@@Base+0x3dd4>
   44c1c:	tst	w0, #0x40000
   44c20:	tbnz	w0, #16, 48850 <aarch64_opcode_lookup@@Base+0x4948>
   44c24:	tbnz	w0, #17, 4920c <aarch64_opcode_lookup@@Base+0x5304>
   44c28:	mov	w8, #0x594                 	// #1428
   44c2c:	mov	w9, #0x565                 	// #1381
   44c30:	csel	w0, w9, w8, eq  // eq = none
   44c34:	ret
   44c38:	tst	w0, #0x400000
   44c3c:	mov	w8, #0x376                 	// #886
   44c40:	cinc	w0, w8, ne  // ne = any
   44c44:	ret
   44c48:	tbnz	w0, #10, 4541c <aarch64_opcode_lookup@@Base+0x1514>
   44c4c:	tbnz	w0, #12, 45a78 <aarch64_opcode_lookup@@Base+0x1b70>
   44c50:	mov	w0, #0x1ac                 	// #428
   44c54:	ret
   44c58:	tbnz	w0, #30, 45434 <aarch64_opcode_lookup@@Base+0x152c>
   44c5c:	tbnz	w0, #31, 45f94 <aarch64_opcode_lookup@@Base+0x208c>
   44c60:	tbnz	w0, #21, 461bc <aarch64_opcode_lookup@@Base+0x22b4>
   44c64:	mov	w0, #0x6ca                 	// #1738
   44c68:	ret
   44c6c:	mov	w0, #0x3d0                 	// #976
   44c70:	ret
   44c74:	tbnz	w0, #15, 45450 <aarch64_opcode_lookup@@Base+0x1548>
   44c78:	tbnz	w0, #22, 45a90 <aarch64_opcode_lookup@@Base+0x1b88>
   44c7c:	mov	w0, #0x9c                  	// #156
   44c80:	ret
   44c84:	mov	w8, #0x8e                  	// #142
   44c88:	mov	w9, #0x86                  	// #134
   44c8c:	csel	w0, w9, w8, eq  // eq = none
   44c90:	ret
   44c94:	tbnz	w0, #14, 45470 <aarch64_opcode_lookup@@Base+0x1568>
   44c98:	tbnz	w0, #30, 45ab0 <aarch64_opcode_lookup@@Base+0x1ba8>
   44c9c:	tbnz	w0, #31, 46a34 <aarch64_opcode_lookup@@Base+0x2b2c>
   44ca0:	tst	w0, #0x10
   44ca4:	mov	w8, #0x53d                 	// #1341
   44ca8:	mov	w9, #0x526                 	// #1318
   44cac:	csel	w0, w9, w8, eq  // eq = none
   44cb0:	ret
   44cb4:	mov	w0, #0x3d1                 	// #977
   44cb8:	ret
   44cbc:	tbnz	w0, #21, 4548c <aarch64_opcode_lookup@@Base+0x1584>
   44cc0:	tbnz	w0, #22, 45acc <aarch64_opcode_lookup@@Base+0x1bc4>
   44cc4:	tst	w0, #0x800000
   44cc8:	mov	w8, #0x28e                 	// #654
   44ccc:	mov	w9, #0x288                 	// #648
   44cd0:	csel	w0, w9, w8, eq  // eq = none
   44cd4:	ret
   44cd8:	tbnz	w0, #11, 45494 <aarch64_opcode_lookup@@Base+0x158c>
   44cdc:	tbnz	w0, #12, 45ad4 <aarch64_opcode_lookup@@Base+0x1bcc>
   44ce0:	tbnz	w0, #13, 46454 <aarch64_opcode_lookup@@Base+0x254c>
   44ce4:	tbnz	w0, #14, 47398 <aarch64_opcode_lookup@@Base+0x3490>
   44ce8:	tbnz	w0, #29, 482c8 <aarch64_opcode_lookup@@Base+0x43c0>
   44cec:	cmp	w0, #0x0
   44cf0:	mov	w8, #0x926                 	// #2342
   44cf4:	mov	w9, #0x11b                 	// #283
   44cf8:	csel	w0, w9, w8, ge  // ge = tcont
   44cfc:	ret
   44d00:	tbnz	w0, #13, 454b8 <aarch64_opcode_lookup@@Base+0x15b0>
   44d04:	tbnz	w0, #31, 45fb0 <aarch64_opcode_lookup@@Base+0x20a8>
   44d08:	tbnz	w0, #21, 461d4 <aarch64_opcode_lookup@@Base+0x22cc>
   44d0c:	tst	w0, #0x10
   44d10:	mov	w8, #0x572                 	// #1394
   44d14:	mov	w9, #0x570                 	// #1392
   44d18:	csel	w0, w9, w8, eq  // eq = none
   44d1c:	ret
   44d20:	tbnz	w0, #31, 45648 <aarch64_opcode_lookup@@Base+0x1740>
   44d24:	tst	w0, #0x40000000
   44d28:	mov	w8, #0x37e                 	// #894
   44d2c:	mov	w9, #0x379                 	// #889
   44d30:	csel	w0, w9, w8, eq  // eq = none
   44d34:	ret
   44d38:	tbnz	w0, #12, 454d4 <aarch64_opcode_lookup@@Base+0x15cc>
   44d3c:	tst	w0, #0x40000000
   44d40:	tbnz	w0, #29, 45af0 <aarch64_opcode_lookup@@Base+0x1be8>
   44d44:	mov	w8, #0x17e                 	// #382
   44d48:	cinc	w0, w8, ne  // ne = any
   44d4c:	ret
   44d50:	tbnz	w0, #30, 454ec <aarch64_opcode_lookup@@Base+0x15e4>
   44d54:	tbnz	w0, #31, 45fbc <aarch64_opcode_lookup@@Base+0x20b4>
   44d58:	tbnz	w0, #21, 461dc <aarch64_opcode_lookup@@Base+0x22d4>
   44d5c:	mov	w0, #0x6cf                 	// #1743
   44d60:	ret
   44d64:	tbnz	w0, #13, 45508 <aarch64_opcode_lookup@@Base+0x1600>
   44d68:	mov	w0, #0x24d                 	// #589
   44d6c:	ret
   44d70:	tbnz	w0, #15, 4551c <aarch64_opcode_lookup@@Base+0x1614>
   44d74:	tbnz	w0, #21, 45afc <aarch64_opcode_lookup@@Base+0x1bf4>
   44d78:	tbnz	w0, #31, 46a50 <aarch64_opcode_lookup@@Base+0x2b48>
   44d7c:	tbnz	w0, #10, 46f88 <aarch64_opcode_lookup@@Base+0x3080>
   44d80:	tbnz	w0, #11, 47ce4 <aarch64_opcode_lookup@@Base+0x3ddc>
   44d84:	tst	w0, #0x1000
   44d88:	mov	w8, #0x86c                 	// #2156
   44d8c:	mov	w9, #0x888                 	// #2184
   44d90:	csel	w0, w9, w8, eq  // eq = none
   44d94:	ret
   44d98:	tbnz	w0, #12, 45540 <aarch64_opcode_lookup@@Base+0x1638>
   44d9c:	tbnz	w0, #13, 45b1c <aarch64_opcode_lookup@@Base+0x1c14>
   44da0:	tbnz	w0, #14, 4646c <aarch64_opcode_lookup@@Base+0x2564>
   44da4:	tbnz	w0, #30, 473b4 <aarch64_opcode_lookup@@Base+0x34ac>
   44da8:	mov	w0, #0x2c8                 	// #712
   44dac:	ret
   44db0:	tst	w0, #0x800000
   44db4:	mov	w8, #0x3a6                 	// #934
   44db8:	cinc	w0, w8, ne  // ne = any
   44dbc:	ret
   44dc0:	tbnz	w0, #13, 45558 <aarch64_opcode_lookup@@Base+0x1650>
   44dc4:	mov	w8, #0x25f                 	// #607
   44dc8:	mov	w9, #0x25b                 	// #603
   44dcc:	csel	w0, w9, w8, eq  // eq = none
   44dd0:	ret
   44dd4:	tbnz	w0, #14, 45568 <aarch64_opcode_lookup@@Base+0x1660>
   44dd8:	tbnz	w0, #15, 45b30 <aarch64_opcode_lookup@@Base+0x1c28>
   44ddc:	tbnz	w0, #23, 46474 <aarch64_opcode_lookup@@Base+0x256c>
   44de0:	mov	w0, #0x5aa                 	// #1450
   44de4:	ret
   44de8:	tst	w0, #0x400
   44dec:	mov	w8, #0x285                 	// #645
   44df0:	cinc	w0, w8, ne  // ne = any
   44df4:	ret
   44df8:	tbnz	w0, #29, 4557c <aarch64_opcode_lookup@@Base+0x1674>
   44dfc:	tbnz	w0, #30, 45b4c <aarch64_opcode_lookup@@Base+0x1c44>
   44e00:	mov	w0, #0x363                 	// #867
   44e04:	ret
   44e08:	tbnz	w0, #13, 4559c <aarch64_opcode_lookup@@Base+0x1694>
   44e0c:	tbnz	w0, #31, 45fd8 <aarch64_opcode_lookup@@Base+0x20d0>
   44e10:	tst	w0, #0x4000
   44e14:	mov	w8, #0x5af                 	// #1455
   44e18:	mov	w9, #0x591                 	// #1425
   44e1c:	csel	w0, w9, w8, eq  // eq = none
   44e20:	ret
   44e24:	mov	w8, #0x383                 	// #899
   44e28:	mov	w9, #0x37f                 	// #895
   44e2c:	csel	w0, w9, w8, ge  // ge = tcont
   44e30:	ret
   44e34:	tbnz	w0, #11, 455ac <aarch64_opcode_lookup@@Base+0x16a4>
   44e38:	tbnz	w0, #12, 45b6c <aarch64_opcode_lookup@@Base+0x1c64>
   44e3c:	tst	w0, #0x2000
   44e40:	mov	w8, #0x266                 	// #614
   44e44:	mov	w9, #0x262                 	// #610
   44e48:	csel	w0, w9, w8, eq  // eq = none
   44e4c:	ret
   44e50:	tbnz	w0, #22, 45650 <aarch64_opcode_lookup@@Base+0x1748>
   44e54:	tst	w0, #0x800000
   44e58:	mov	w8, #0x92b                 	// #2347
   44e5c:	mov	w9, #0x929                 	// #2345
   44e60:	csel	w0, w9, w8, eq  // eq = none
   44e64:	ret
   44e68:	tbnz	w0, #14, 4565c <aarch64_opcode_lookup@@Base+0x1754>
   44e6c:	tbnz	w0, #15, 45ff0 <aarch64_opcode_lookup@@Base+0x20e8>
   44e70:	mov	w0, #0x6f6                 	// #1782
   44e74:	ret
   44e78:	tbnz	w0, #11, 456f0 <aarch64_opcode_lookup@@Base+0x17e8>
   44e7c:	tbnz	w0, #12, 46204 <aarch64_opcode_lookup@@Base+0x22fc>
   44e80:	tbnz	w0, #13, 46fa0 <aarch64_opcode_lookup@@Base+0x3098>
   44e84:	tbnz	w0, #22, 47cfc <aarch64_opcode_lookup@@Base+0x3df4>
   44e88:	mov	w0, #0x95                  	// #149
   44e8c:	ret
   44e90:	tst	w0, #0x8000
   44e94:	mov	w8, #0x578                 	// #1400
   44e98:	mov	w9, #0x549                 	// #1353
   44e9c:	csel	w0, w9, w8, eq  // eq = none
   44ea0:	ret
   44ea4:	tbnz	w0, #15, 45704 <aarch64_opcode_lookup@@Base+0x17fc>
   44ea8:	tbnz	w0, #10, 46220 <aarch64_opcode_lookup@@Base+0x2318>
   44eac:	tbnz	w0, #11, 46fb4 <aarch64_opcode_lookup@@Base+0x30ac>
   44eb0:	tbnz	w0, #12, 47d10 <aarch64_opcode_lookup@@Base+0x3e08>
   44eb4:	tbnz	w0, #13, 48864 <aarch64_opcode_lookup@@Base+0x495c>
   44eb8:	tbnz	w0, #20, 4921c <aarch64_opcode_lookup@@Base+0x5314>
   44ebc:	mov	w0, #0x7ed                 	// #2029
   44ec0:	ret
   44ec4:	tbnz	w0, #30, 45b74 <aarch64_opcode_lookup@@Base+0x1c6c>
   44ec8:	tbnz	w0, #31, 46a64 <aarch64_opcode_lookup@@Base+0x2b5c>
   44ecc:	tbnz	w0, #10, 46fc4 <aarch64_opcode_lookup@@Base+0x30bc>
   44ed0:	tbnz	w0, #11, 47d20 <aarch64_opcode_lookup@@Base+0x3e18>
   44ed4:	tst	w0, #0x1000
   44ed8:	mov	w8, #0x727                 	// #1831
   44edc:	mov	w9, #0x4fa                 	// #1274
   44ee0:	csel	w0, w9, w8, eq  // eq = none
   44ee4:	ret
   44ee8:	cmp	w0, #0x0
   44eec:	mov	w8, #0x3b6                 	// #950
   44ef0:	mov	w9, #0x3fd                 	// #1021
   44ef4:	csel	w0, w9, w8, ge  // ge = tcont
   44ef8:	ret
   44efc:	tst	w0, #0x40000000
   44f00:	tbnz	w0, #14, 45b94 <aarch64_opcode_lookup@@Base+0x1c8c>
   44f04:	tbnz	w0, #29, 46484 <aarch64_opcode_lookup@@Base+0x257c>
   44f08:	mov	w8, #0x62                  	// #98
   44f0c:	cinc	w0, w8, ne  // ne = any
   44f10:	ret
   44f14:	tbnz	w0, #14, 45ba4 <aarch64_opcode_lookup@@Base+0x1c9c>
   44f18:	tbnz	w0, #31, 46a78 <aarch64_opcode_lookup@@Base+0x2b70>
   44f1c:	tst	w0, #0x10
   44f20:	mov	w8, #0x53c                 	// #1340
   44f24:	mov	w9, #0x525                 	// #1317
   44f28:	csel	w0, w9, w8, eq  // eq = none
   44f2c:	ret
   44f30:	cmp	w0, #0x0
   44f34:	mov	w8, #0x3ba                 	// #954
   44f38:	mov	w9, #0x3fe                 	// #1022
   44f3c:	csel	w0, w9, w8, ge  // ge = tcont
   44f40:	ret
   44f44:	tbnz	w0, #31, 45ffc <aarch64_opcode_lookup@@Base+0x20f4>
   44f48:	tbnz	w0, #21, 46238 <aarch64_opcode_lookup@@Base+0x2330>
   44f4c:	tbnz	w0, #10, 46fdc <aarch64_opcode_lookup@@Base+0x30d4>
   44f50:	tbnz	w0, #11, 47d28 <aarch64_opcode_lookup@@Base+0x3e20>
   44f54:	mov	w0, #0x564                 	// #1380
   44f58:	ret
   44f5c:	mov	w0, #0x374                 	// #884
   44f60:	ret
   44f64:	tbnz	w0, #14, 45bbc <aarch64_opcode_lookup@@Base+0x1cb4>
   44f68:	tst	w0, #0x40000000
   44f6c:	tbnz	w0, #29, 46490 <aarch64_opcode_lookup@@Base+0x2588>
   44f70:	mov	w8, #0x6b                  	// #107
   44f74:	cinc	w0, w8, ne  // ne = any
   44f78:	ret
   44f7c:	tbnz	w0, #30, 45bcc <aarch64_opcode_lookup@@Base+0x1cc4>
   44f80:	tbnz	w0, #31, 46a8c <aarch64_opcode_lookup@@Base+0x2b84>
   44f84:	tbnz	w0, #10, 46fe8 <aarch64_opcode_lookup@@Base+0x30e0>
   44f88:	tbnz	w0, #11, 47d3c <aarch64_opcode_lookup@@Base+0x3e34>
   44f8c:	tst	w0, #0x800000
   44f90:	tbnz	w0, #22, 4886c <aarch64_opcode_lookup@@Base+0x4964>
   44f94:	mov	w8, #0x559                 	// #1369
   44f98:	mov	w9, #0x502                 	// #1282
   44f9c:	csel	w0, w9, w8, eq  // eq = none
   44fa0:	ret
   44fa4:	tst	w0, #0x2000
   44fa8:	mov	w8, #0x1d4                 	// #468
   44fac:	cinc	w0, w8, ne  // ne = any
   44fb0:	ret
   44fb4:	tbnz	w0, #31, 46004 <aarch64_opcode_lookup@@Base+0x20fc>
   44fb8:	tst	w0, #0x40000000
   44fbc:	mov	w8, #0x3f1                 	// #1009
   44fc0:	cinc	w0, w8, ne  // ne = any
   44fc4:	ret
   44fc8:	mov	w8, #0x2f9                 	// #761
   44fcc:	mov	w9, #0x2fd                 	// #765
   44fd0:	csel	w0, w9, w8, eq  // eq = none
   44fd4:	ret
   44fd8:	tbnz	w0, #21, 45bd8 <aarch64_opcode_lookup@@Base+0x1cd0>
   44fdc:	tbnz	w0, #31, 46aa0 <aarch64_opcode_lookup@@Base+0x2b98>
   44fe0:	tbnz	w0, #10, 46ff4 <aarch64_opcode_lookup@@Base+0x30ec>
   44fe4:	tbnz	w0, #11, 47d50 <aarch64_opcode_lookup@@Base+0x3e48>
   44fe8:	tst	w0, #0x1000
   44fec:	mov	w8, #0x80f                 	// #2063
   44ff0:	mov	w9, #0x84f                 	// #2127
   44ff4:	csel	w0, w9, w8, eq  // eq = none
   44ff8:	ret
   44ffc:	tbnz	w0, #23, 45bf0 <aarch64_opcode_lookup@@Base+0x1ce8>
   45000:	tst	w0, #0x40000000
   45004:	mov	w8, #0x294                 	// #660
   45008:	cinc	w0, w8, ne  // ne = any
   4500c:	ret
   45010:	tbnz	w0, #12, 45c0c <aarch64_opcode_lookup@@Base+0x1d04>
   45014:	tbnz	w0, #13, 4649c <aarch64_opcode_lookup@@Base+0x2594>
   45018:	tbnz	w0, #14, 473c8 <aarch64_opcode_lookup@@Base+0x34c0>
   4501c:	tbnz	w0, #15, 482d0 <aarch64_opcode_lookup@@Base+0x43c8>
   45020:	tbnz	w0, #22, 48dc4 <aarch64_opcode_lookup@@Base+0x4ebc>
   45024:	tbnz	w0, #23, 49610 <aarch64_opcode_lookup@@Base+0x5708>
   45028:	tbnz	w0, #31, 49a94 <aarch64_opcode_lookup@@Base+0x5b8c>
   4502c:	tst	w0, #0x40000000
   45030:	mov	w8, #0x40d                 	// #1037
   45034:	cinc	w0, w8, ne  // ne = any
   45038:	ret
   4503c:	tst	w0, #0x2000
   45040:	mov	w8, #0x1d8                 	// #472
   45044:	cinc	w0, w8, ne  // ne = any
   45048:	ret
   4504c:	tbnz	w0, #31, 4600c <aarch64_opcode_lookup@@Base+0x2104>
   45050:	tst	w0, #0x40000000
   45054:	mov	w8, #0x3f7                 	// #1015
   45058:	mov	w9, #0x3f4                 	// #1012
   4505c:	csel	w0, w9, w8, eq  // eq = none
   45060:	ret
   45064:	tbnz	w0, #30, 45c30 <aarch64_opcode_lookup@@Base+0x1d28>
   45068:	mov	w0, #0x361                 	// #865
   4506c:	ret
   45070:	tbnz	w0, #31, 46014 <aarch64_opcode_lookup@@Base+0x210c>
   45074:	tbnz	w0, #4, 46240 <aarch64_opcode_lookup@@Base+0x2338>
   45078:	tbnz	w0, #20, 47008 <aarch64_opcode_lookup@@Base+0x3100>
   4507c:	tst	w0, #0x400000
   45080:	mov	w8, #0x519                 	// #1305
   45084:	cinc	w0, w8, ne  // ne = any
   45088:	ret
   4508c:	tst	w0, #0x400000
   45090:	mov	w8, #0x372                 	// #882
   45094:	cinc	w0, w8, ne  // ne = any
   45098:	ret
   4509c:	tbnz	w0, #30, 45c48 <aarch64_opcode_lookup@@Base+0x1d40>
   450a0:	tbnz	w0, #31, 46ab4 <aarch64_opcode_lookup@@Base+0x2bac>
   450a4:	tbnz	w0, #11, 47018 <aarch64_opcode_lookup@@Base+0x3110>
   450a8:	tbnz	w0, #12, 47d5c <aarch64_opcode_lookup@@Base+0x3e54>
   450ac:	tst	w0, #0x400
   450b0:	mov	w8, #0x5d3                 	// #1491
   450b4:	cinc	w0, w8, ne  // ne = any
   450b8:	ret
   450bc:	mov	w8, #0x1cb                 	// #459
   450c0:	mov	w9, #0x1c9                 	// #457
   450c4:	csel	w0, w9, w8, eq  // eq = none
   450c8:	ret
   450cc:	tbnz	w0, #31, 46030 <aarch64_opcode_lookup@@Base+0x2128>
   450d0:	tbnz	w0, #17, 46250 <aarch64_opcode_lookup@@Base+0x2348>
   450d4:	tbnz	w0, #18, 4702c <aarch64_opcode_lookup@@Base+0x3124>
   450d8:	tst	w0, #0x100000
   450dc:	mov	w8, #0x812                 	// #2066
   450e0:	mov	w9, #0x569                 	// #1385
   450e4:	csel	w0, w9, w8, eq  // eq = none
   450e8:	ret
   450ec:	mov	w8, #0x1d1                 	// #465
   450f0:	mov	w9, #0x1cd                 	// #461
   450f4:	csel	w0, w9, w8, eq  // eq = none
   450f8:	ret
   450fc:	mov	w0, #0x289                 	// #649
   45100:	ret
   45104:	tbnz	w0, #12, 45c54 <aarch64_opcode_lookup@@Base+0x1d4c>
   45108:	tbnz	w0, #13, 464bc <aarch64_opcode_lookup@@Base+0x25b4>
   4510c:	tbnz	w0, #14, 473e8 <aarch64_opcode_lookup@@Base+0x34e0>
   45110:	tbnz	w0, #29, 482ec <aarch64_opcode_lookup@@Base+0x43e4>
   45114:	tbnz	w0, #31, 491bc <aarch64_opcode_lookup@@Base+0x52b4>
   45118:	tbnz	w0, #16, 49234 <aarch64_opcode_lookup@@Base+0x532c>
   4511c:	mov	w0, #0xaa                  	// #170
   45120:	ret
   45124:	tst	w0, #0x800000
   45128:	tbnz	w0, #13, 45c74 <aarch64_opcode_lookup@@Base+0x1d6c>
   4512c:	tbnz	w0, #22, 464d0 <aarch64_opcode_lookup@@Base+0x25c8>
   45130:	mov	w8, #0x618                 	// #1560
   45134:	mov	w9, #0x624                 	// #1572
   45138:	csel	w0, w9, w8, eq  // eq = none
   4513c:	ret
   45140:	mov	w0, #0x375                 	// #885
   45144:	ret
   45148:	tbnz	w0, #13, 45c88 <aarch64_opcode_lookup@@Base+0x1d80>
   4514c:	tst	w0, #0x20000000
   45150:	mov	w8, #0x91                  	// #145
   45154:	mov	w9, #0x89                  	// #137
   45158:	csel	w0, w9, w8, eq  // eq = none
   4515c:	ret
   45160:	tbnz	w0, #30, 45ca0 <aarch64_opcode_lookup@@Base+0x1d98>
   45164:	tbnz	w0, #31, 46ac8 <aarch64_opcode_lookup@@Base+0x2bc0>
   45168:	tbnz	w0, #10, 47040 <aarch64_opcode_lookup@@Base+0x3138>
   4516c:	tbnz	w0, #11, 47d74 <aarch64_opcode_lookup@@Base+0x3e6c>
   45170:	tst	w0, #0x1000
   45174:	mov	w8, #0x885                 	// #2181
   45178:	mov	w9, #0x83c                 	// #2108
   4517c:	csel	w0, w9, w8, eq  // eq = none
   45180:	ret
   45184:	mov	w0, #0x241                 	// #577
   45188:	ret
   4518c:	tbnz	w0, #21, 45cac <aarch64_opcode_lookup@@Base+0x1da4>
   45190:	tbnz	w0, #31, 46adc <aarch64_opcode_lookup@@Base+0x2bd4>
   45194:	tbnz	w0, #10, 47058 <aarch64_opcode_lookup@@Base+0x3150>
   45198:	tst	w0, #0x1000
   4519c:	tbnz	w0, #11, 47d7c <aarch64_opcode_lookup@@Base+0x3e74>
   451a0:	mov	w8, #0x91f                 	// #2335
   451a4:	mov	w9, #0x8b6                 	// #2230
   451a8:	csel	w0, w9, w8, eq  // eq = none
   451ac:	ret
   451b0:	tbnz	w0, #12, 45cc4 <aarch64_opcode_lookup@@Base+0x1dbc>
   451b4:	tbnz	w0, #13, 464e0 <aarch64_opcode_lookup@@Base+0x25d8>
   451b8:	tbnz	w0, #14, 47400 <aarch64_opcode_lookup@@Base+0x34f8>
   451bc:	tst	w0, #0x10000
   451c0:	mov	w8, #0x2b6                 	// #694
   451c4:	mov	w9, #0x2ae                 	// #686
   451c8:	csel	w0, w9, w8, eq  // eq = none
   451cc:	ret
   451d0:	tbnz	w0, #30, 45cd8 <aarch64_opcode_lookup@@Base+0x1dd0>
   451d4:	cmp	w0, #0x0
   451d8:	mov	w8, #0x36f                 	// #879
   451dc:	mov	w9, #0x367                 	// #871
   451e0:	csel	w0, w9, w8, ge  // ge = tcont
   451e4:	ret
   451e8:	mov	w8, #0x260                 	// #608
   451ec:	mov	w9, #0x25c                 	// #604
   451f0:	csel	w0, w9, w8, eq  // eq = none
   451f4:	ret
   451f8:	tbnz	w0, #12, 45ce0 <aarch64_opcode_lookup@@Base+0x1dd8>
   451fc:	tbnz	w0, #13, 464f4 <aarch64_opcode_lookup@@Base+0x25ec>
   45200:	tst	w0, #0x4000
   45204:	mov	w8, #0x248                 	// #584
   45208:	mov	w9, #0x24a                 	// #586
   4520c:	csel	w0, w9, w8, eq  // eq = none
   45210:	ret
   45214:	tbnz	w0, #31, 46048 <aarch64_opcode_lookup@@Base+0x2140>
   45218:	tbnz	w0, #16, 46264 <aarch64_opcode_lookup@@Base+0x235c>
   4521c:	tbnz	w0, #17, 47070 <aarch64_opcode_lookup@@Base+0x3168>
   45220:	tbnz	w0, #18, 47d8c <aarch64_opcode_lookup@@Base+0x3e84>
   45224:	tst	w0, #0x100000
   45228:	tbnz	w0, #19, 4887c <aarch64_opcode_lookup@@Base+0x4974>
   4522c:	mov	w8, #0x6d0                 	// #1744
   45230:	mov	w9, #0x4fb                 	// #1275
   45234:	csel	w0, w9, w8, eq  // eq = none
   45238:	ret
   4523c:	mov	w0, #0x1b7                 	// #439
   45240:	ret
   45244:	cmp	w0, #0x0
   45248:	mov	w8, #0x3b7                 	// #951
   4524c:	mov	w9, #0x3ff                 	// #1023
   45250:	csel	w0, w9, w8, ge  // ge = tcont
   45254:	ret
   45258:	mov	w0, #0x83                  	// #131
   4525c:	ret
   45260:	cmp	w0, #0x0
   45264:	mov	w8, #0x3bb                 	// #955
   45268:	mov	w9, #0x400                 	// #1024
   4526c:	csel	w0, w9, w8, ge  // ge = tcont
   45270:	ret
   45274:	tst	w0, #0x800000
   45278:	mov	w8, #0x282                 	// #642
   4527c:	mov	w9, #0x27f                 	// #639
   45280:	csel	w0, w9, w8, eq  // eq = none
   45284:	ret
   45288:	tbnz	w0, #11, 45cf8 <aarch64_opcode_lookup@@Base+0x1df0>
   4528c:	tst	w0, #0x4000
   45290:	tbnz	w0, #12, 46508 <aarch64_opcode_lookup@@Base+0x2600>
   45294:	tbnz	w0, #13, 47414 <aarch64_opcode_lookup@@Base+0x350c>
   45298:	mov	w8, #0x147                 	// #327
   4529c:	mov	w9, #0x140                 	// #320
   452a0:	csel	w0, w9, w8, eq  // eq = none
   452a4:	ret
   452a8:	tbnz	w0, #30, 45d14 <aarch64_opcode_lookup@@Base+0x1e0c>
   452ac:	tbnz	w0, #31, 46ae4 <aarch64_opcode_lookup@@Base+0x2bdc>
   452b0:	tst	w0, #0x1000
   452b4:	tbnz	w0, #4, 47084 <aarch64_opcode_lookup@@Base+0x317c>
   452b8:	mov	w8, #0x913                 	// #2323
   452bc:	mov	w9, #0x54a                 	// #1354
   452c0:	csel	w0, w9, w8, eq  // eq = none
   452c4:	ret
   452c8:	tbnz	w0, #14, 45d1c <aarch64_opcode_lookup@@Base+0x1e14>
   452cc:	tst	w0, #0x40000000
   452d0:	mov	w8, #0x6d                  	// #109
   452d4:	cinc	w0, w8, ne  // ne = any
   452d8:	ret
   452dc:	tbnz	w0, #21, 45d34 <aarch64_opcode_lookup@@Base+0x1e2c>
   452e0:	tbnz	w0, #31, 46af4 <aarch64_opcode_lookup@@Base+0x2bec>
   452e4:	tbnz	w0, #16, 47094 <aarch64_opcode_lookup@@Base+0x318c>
   452e8:	tbnz	w0, #17, 47d94 <aarch64_opcode_lookup@@Base+0x3e8c>
   452ec:	tbnz	w0, #18, 4888c <aarch64_opcode_lookup@@Base+0x4984>
   452f0:	tst	w0, #0x80000
   452f4:	mov	w8, #0x871                 	// #2161
   452f8:	mov	w9, #0x8fb                 	// #2299
   452fc:	csel	w0, w9, w8, eq  // eq = none
   45300:	ret
   45304:	tbnz	w0, #31, 46064 <aarch64_opcode_lookup@@Base+0x215c>
   45308:	tst	w0, #0x40000000
   4530c:	mov	w8, #0x3f8                 	// #1016
   45310:	mov	w9, #0x3f5                 	// #1013
   45314:	csel	w0, w9, w8, eq  // eq = none
   45318:	ret
   4531c:	tbnz	w0, #11, 45d44 <aarch64_opcode_lookup@@Base+0x1e3c>
   45320:	tst	w0, #0x2000
   45324:	mov	w8, #0x22c                 	// #556
   45328:	mov	w9, #0x217                 	// #535
   4532c:	csel	w0, w9, w8, eq  // eq = none
   45330:	ret
   45334:	tbnz	w0, #21, 45d50 <aarch64_opcode_lookup@@Base+0x1e48>
   45338:	tbnz	w0, #31, 46b08 <aarch64_opcode_lookup@@Base+0x2c00>
   4533c:	tbnz	w0, #11, 470b4 <aarch64_opcode_lookup@@Base+0x31ac>
   45340:	tbnz	w0, #10, 47d9c <aarch64_opcode_lookup@@Base+0x3e94>
   45344:	tbnz	w0, #12, 488a0 <aarch64_opcode_lookup@@Base+0x4998>
   45348:	mov	w0, #0x849                 	// #2121
   4534c:	ret
   45350:	tbnz	w0, #23, 45d68 <aarch64_opcode_lookup@@Base+0x1e60>
   45354:	tst	w0, #0x40000000
   45358:	mov	w8, #0x292                 	// #658
   4535c:	cinc	w0, w8, ne  // ne = any
   45360:	ret
   45364:	tbnz	w0, #23, 45d80 <aarch64_opcode_lookup@@Base+0x1e78>
   45368:	tbnz	w0, #22, 4651c <aarch64_opcode_lookup@@Base+0x2614>
   4536c:	tbnz	w0, #31, 4790c <aarch64_opcode_lookup@@Base+0x3a04>
   45370:	tst	w0, #0x40000000
   45374:	mov	w8, #0x389                 	// #905
   45378:	mov	w9, #0x384                 	// #900
   4537c:	csel	w0, w9, w8, eq  // eq = none
   45380:	ret
   45384:	tbnz	w0, #12, 45d98 <aarch64_opcode_lookup@@Base+0x1e90>
   45388:	tst	w0, #0x2000
   4538c:	mov	w8, #0x250                 	// #592
   45390:	mov	w9, #0x24e                 	// #590
   45394:	csel	w0, w9, w8, eq  // eq = none
   45398:	ret
   4539c:	tbnz	w0, #22, 45db0 <aarch64_opcode_lookup@@Base+0x1ea8>
   453a0:	tbnz	w0, #31, 46b20 <aarch64_opcode_lookup@@Base+0x2c18>
   453a4:	tst	w0, #0x400
   453a8:	mov	w8, #0x821                 	// #2081
   453ac:	mov	w9, #0x81f                 	// #2079
   453b0:	csel	w0, w9, w8, eq  // eq = none
   453b4:	ret
   453b8:	tbnz	w0, #31, 4606c <aarch64_opcode_lookup@@Base+0x2164>
   453bc:	tst	w0, #0x40000000
   453c0:	mov	w8, #0x3f9                 	// #1017
   453c4:	mov	w9, #0x3f6                 	// #1014
   453c8:	csel	w0, w9, w8, eq  // eq = none
   453cc:	ret
   453d0:	tbnz	w0, #13, 45dbc <aarch64_opcode_lookup@@Base+0x1eb4>
   453d4:	tbnz	w0, #14, 46534 <aarch64_opcode_lookup@@Base+0x262c>
   453d8:	tbnz	w0, #15, 47424 <aarch64_opcode_lookup@@Base+0x351c>
   453dc:	tst	w0, #0x40000000
   453e0:	mov	w8, #0x2a4                 	// #676
   453e4:	mov	w9, #0x349                 	// #841
   453e8:	csel	w0, w9, w8, eq  // eq = none
   453ec:	ret
   453f0:	tbnz	w0, #14, 45ddc <aarch64_opcode_lookup@@Base+0x1ed4>
   453f4:	tbnz	w0, #31, 46b28 <aarch64_opcode_lookup@@Base+0x2c20>
   453f8:	tbnz	w0, #16, 470c8 <aarch64_opcode_lookup@@Base+0x31c0>
   453fc:	tbnz	w0, #19, 47da8 <aarch64_opcode_lookup@@Base+0x3ea0>
   45400:	tbnz	w0, #17, 488b4 <aarch64_opcode_lookup@@Base+0x49ac>
   45404:	tbnz	w0, #18, 4924c <aarch64_opcode_lookup@@Base+0x5344>
   45408:	tst	w0, #0x100000
   4540c:	mov	w8, #0x713                 	// #1811
   45410:	mov	w9, #0x5b9                 	// #1465
   45414:	csel	w0, w9, w8, eq  // eq = none
   45418:	ret
   4541c:	tbnz	w0, #11, 45de8 <aarch64_opcode_lookup@@Base+0x1ee0>
   45420:	tst	w0, #0x1000
   45424:	mov	w8, #0x254                 	// #596
   45428:	mov	w9, #0x256                 	// #598
   4542c:	csel	w0, w9, w8, eq  // eq = none
   45430:	ret
   45434:	tbnz	w0, #21, 45dfc <aarch64_opcode_lookup@@Base+0x1ef4>
   45438:	tst	w0, #0x800000
   4543c:	tbnz	w0, #22, 46540 <aarch64_opcode_lookup@@Base+0x2638>
   45440:	mov	w8, #0x82c                 	// #2092
   45444:	mov	w9, #0x829                 	// #2089
   45448:	csel	w0, w9, w8, eq  // eq = none
   4544c:	ret
   45450:	tbnz	w0, #13, 45e0c <aarch64_opcode_lookup@@Base+0x1f04>
   45454:	tbnz	w0, #14, 46550 <aarch64_opcode_lookup@@Base+0x2648>
   45458:	tbnz	w0, #11, 47438 <aarch64_opcode_lookup@@Base+0x3530>
   4545c:	tst	w0, #0x1000
   45460:	mov	w8, #0x921                 	// #2337
   45464:	mov	w9, #0x172                 	// #370
   45468:	csel	w0, w9, w8, eq  // eq = none
   4546c:	ret
   45470:	tbnz	w0, #30, 45e24 <aarch64_opcode_lookup@@Base+0x1f1c>
   45474:	tbnz	w0, #31, 46b40 <aarch64_opcode_lookup@@Base+0x2c38>
   45478:	tst	w0, #0x10
   4547c:	mov	w8, #0x538                 	// #1336
   45480:	mov	w9, #0x536                 	// #1334
   45484:	csel	w0, w9, w8, eq  // eq = none
   45488:	ret
   4548c:	mov	w0, #0x28a                 	// #650
   45490:	ret
   45494:	tbnz	w0, #12, 45e34 <aarch64_opcode_lookup@@Base+0x1f2c>
   45498:	tbnz	w0, #13, 46558 <aarch64_opcode_lookup@@Base+0x2650>
   4549c:	tbnz	w0, #14, 47440 <aarch64_opcode_lookup@@Base+0x3538>
   454a0:	tbnz	w0, #29, 482f8 <aarch64_opcode_lookup@@Base+0x43f0>
   454a4:	cmp	w0, #0x0
   454a8:	mov	w8, #0x92a                 	// #2346
   454ac:	mov	w9, #0x11c                 	// #284
   454b0:	csel	w0, w9, w8, ge  // ge = tcont
   454b4:	ret
   454b8:	tbnz	w0, #21, 45e50 <aarch64_opcode_lookup@@Base+0x1f48>
   454bc:	tbnz	w0, #31, 46b58 <aarch64_opcode_lookup@@Base+0x2c50>
   454c0:	tst	w0, #0x10
   454c4:	mov	w8, #0x576                 	// #1398
   454c8:	mov	w9, #0x56e                 	// #1390
   454cc:	csel	w0, w9, w8, eq  // eq = none
   454d0:	ret
   454d4:	tbnz	w0, #13, 45e5c <aarch64_opcode_lookup@@Base+0x1f54>
   454d8:	tst	w0, #0x40000000
   454dc:	tbnz	w0, #29, 46570 <aarch64_opcode_lookup@@Base+0x2668>
   454e0:	mov	w8, #0x182                 	// #386
   454e4:	cinc	w0, w8, ne  // ne = any
   454e8:	ret
   454ec:	tbnz	w0, #21, 45e70 <aarch64_opcode_lookup@@Base+0x1f68>
   454f0:	tst	w0, #0x800000
   454f4:	tbnz	w0, #22, 4657c <aarch64_opcode_lookup@@Base+0x2674>
   454f8:	mov	w8, #0x6f7                 	// #1783
   454fc:	mov	w9, #0x6e9                 	// #1769
   45500:	csel	w0, w9, w8, eq  // eq = none
   45504:	ret
   45508:	tst	w0, #0x800000
   4550c:	mov	w8, #0x245                 	// #581
   45510:	mov	w9, #0x23f                 	// #575
   45514:	csel	w0, w9, w8, eq  // eq = none
   45518:	ret
   4551c:	tbnz	w0, #21, 45e90 <aarch64_opcode_lookup@@Base+0x1f88>
   45520:	tbnz	w0, #31, 46b70 <aarch64_opcode_lookup@@Base+0x2c68>
   45524:	tst	w0, #0x1000
   45528:	tbnz	w0, #10, 470e8 <aarch64_opcode_lookup@@Base+0x31e0>
   4552c:	tbnz	w0, #11, 47dc8 <aarch64_opcode_lookup@@Base+0x3ec0>
   45530:	mov	w8, #0x8b1                 	// #2225
   45534:	mov	w9, #0x8b8                 	// #2232
   45538:	csel	w0, w9, w8, eq  // eq = none
   4553c:	ret
   45540:	tbnz	w0, #13, 45ebc <aarch64_opcode_lookup@@Base+0x1fb4>
   45544:	tst	w0, #0x4000
   45548:	mov	w8, #0x2de                 	// #734
   4554c:	mov	w9, #0x2bc                 	// #700
   45550:	csel	w0, w9, w8, eq  // eq = none
   45554:	ret
   45558:	mov	w8, #0x261                 	// #609
   4555c:	mov	w9, #0x25d                 	// #605
   45560:	csel	w0, w9, w8, eq  // eq = none
   45564:	ret
   45568:	tbnz	w0, #15, 45ec4 <aarch64_opcode_lookup@@Base+0x1fbc>
   4556c:	tbnz	w0, #22, 4658c <aarch64_opcode_lookup@@Base+0x2684>
   45570:	tbnz	w0, #23, 47450 <aarch64_opcode_lookup@@Base+0x3548>
   45574:	mov	w0, #0x775                 	// #1909
   45578:	ret
   4557c:	tbnz	w0, #12, 45ee0 <aarch64_opcode_lookup@@Base+0x1fd8>
   45580:	tbnz	w0, #13, 465a0 <aarch64_opcode_lookup@@Base+0x2698>
   45584:	tbnz	w0, #14, 47468 <aarch64_opcode_lookup@@Base+0x3560>
   45588:	tst	w0, #0x8000
   4558c:	mov	w8, #0x24b                 	// #587
   45590:	mov	w9, #0x237                 	// #567
   45594:	csel	w0, w9, w8, eq  // eq = none
   45598:	ret
   4559c:	tbnz	w0, #14, 45ef4 <aarch64_opcode_lookup@@Base+0x1fec>
   455a0:	tbnz	w0, #31, 46b88 <aarch64_opcode_lookup@@Base+0x2c80>
   455a4:	mov	w0, #0x5a6                 	// #1446
   455a8:	ret
   455ac:	tbnz	w0, #12, 45f00 <aarch64_opcode_lookup@@Base+0x1ff8>
   455b0:	mov	w0, #0x263                 	// #611
   455b4:	ret
   455b8:	tbnz	w0, #0, 46074 <aarch64_opcode_lookup@@Base+0x216c>
   455bc:	tbnz	w0, #1, 46ba0 <aarch64_opcode_lookup@@Base+0x2c98>
   455c0:	tbnz	w0, #21, 47914 <aarch64_opcode_lookup@@Base+0x3a0c>
   455c4:	mov	w0, #0x2f1                 	// #753
   455c8:	ret
   455cc:	mov	w0, #0x92c                 	// #2348
   455d0:	ret
   455d4:	tbnz	w0, #14, 4608c <aarch64_opcode_lookup@@Base+0x2184>
   455d8:	tst	w0, #0x800000
   455dc:	mov	w8, #0x95f                 	// #2399
   455e0:	cinc	w0, w8, ne  // ne = any
   455e4:	ret
   455e8:	tbnz	w0, #14, 460a8 <aarch64_opcode_lookup@@Base+0x21a0>
   455ec:	tbnz	w0, #15, 46bb4 <aarch64_opcode_lookup@@Base+0x2cac>
   455f0:	tst	w0, #0x800000
   455f4:	mov	w8, #0x963                 	// #2403
   455f8:	cinc	w0, w8, ne  // ne = any
   455fc:	ret
   45600:	tbnz	w0, #15, 460c4 <aarch64_opcode_lookup@@Base+0x21bc>
   45604:	tbnz	w0, #23, 46bd0 <aarch64_opcode_lookup@@Base+0x2cc8>
   45608:	tst	w0, #0x200000
   4560c:	mov	w8, #0x634                 	// #1588
   45610:	cinc	w0, w8, ne  // ne = any
   45614:	ret
   45618:	tbnz	w0, #22, 460e0 <aarch64_opcode_lookup@@Base+0x21d8>
   4561c:	tbnz	w0, #21, 46be4 <aarch64_opcode_lookup@@Base+0x2cdc>
   45620:	tst	w0, #0x800000
   45624:	mov	w8, #0x82d                 	// #2093
   45628:	cinc	w0, w8, ne  // ne = any
   4562c:	ret
   45630:	tbnz	w0, #13, 460f0 <aarch64_opcode_lookup@@Base+0x21e8>
   45634:	tbnz	w0, #22, 46bfc <aarch64_opcode_lookup@@Base+0x2cf4>
   45638:	mov	w0, #0x747                 	// #1863
   4563c:	ret
   45640:	mov	w0, #0x380                 	// #896
   45644:	ret
   45648:	mov	w0, #0x381                 	// #897
   4564c:	ret
   45650:	tbnz	w0, #15, 4610c <aarch64_opcode_lookup@@Base+0x2204>
   45654:	mov	w0, #0x92d                 	// #2349
   45658:	ret
   4565c:	tbnz	w0, #15, 46128 <aarch64_opcode_lookup@@Base+0x2220>
   45660:	tbnz	w0, #23, 46c10 <aarch64_opcode_lookup@@Base+0x2d08>
   45664:	tst	w0, #0x200000
   45668:	mov	w8, #0x698                 	// #1688
   4566c:	cinc	w0, w8, ne  // ne = any
   45670:	ret
   45674:	tbnz	w0, #12, 46278 <aarch64_opcode_lookup@@Base+0x2370>
   45678:	tst	w0, #0x4000
   4567c:	mov	w8, #0x10a                 	// #266
   45680:	mov	w9, #0x107                 	// #263
   45684:	csel	w0, w9, w8, eq  // eq = none
   45688:	ret
   4568c:	mov	w8, #0x558                 	// #1368
   45690:	mov	w9, #0x55a                 	// #1370
   45694:	csel	w0, w9, w8, eq  // eq = none
   45698:	ret
   4569c:	tbnz	w0, #11, 46290 <aarch64_opcode_lookup@@Base+0x2388>
   456a0:	tst	w0, #0x4000
   456a4:	tbnz	w0, #12, 470fc <aarch64_opcode_lookup@@Base+0x31f4>
   456a8:	tbnz	w0, #13, 47dd8 <aarch64_opcode_lookup@@Base+0x3ed0>
   456ac:	mov	w8, #0x113                 	// #275
   456b0:	mov	w9, #0x10c                 	// #268
   456b4:	csel	w0, w9, w8, eq  // eq = none
   456b8:	ret
   456bc:	tbnz	w0, #15, 462ac <aarch64_opcode_lookup@@Base+0x23a4>
   456c0:	tbnz	w0, #10, 47110 <aarch64_opcode_lookup@@Base+0x3208>
   456c4:	tbnz	w0, #11, 47de8 <aarch64_opcode_lookup@@Base+0x3ee0>
   456c8:	tst	w0, #0x1000
   456cc:	mov	w8, #0x7a1                 	// #1953
   456d0:	mov	w9, #0x556                 	// #1366
   456d4:	csel	w0, w9, w8, eq  // eq = none
   456d8:	ret
   456dc:	tbnz	w0, #10, 462c8 <aarch64_opcode_lookup@@Base+0x23c0>
   456e0:	tbnz	w0, #12, 47118 <aarch64_opcode_lookup@@Base+0x3210>
   456e4:	tbnz	w0, #30, 47df4 <aarch64_opcode_lookup@@Base+0x3eec>
   456e8:	mov	w0, #0x508                 	// #1288
   456ec:	ret
   456f0:	tbnz	w0, #12, 462e4 <aarch64_opcode_lookup@@Base+0x23dc>
   456f4:	tbnz	w0, #13, 47124 <aarch64_opcode_lookup@@Base+0x321c>
   456f8:	tbnz	w0, #22, 47e04 <aarch64_opcode_lookup@@Base+0x3efc>
   456fc:	mov	w0, #0x96                  	// #150
   45700:	ret
   45704:	mov	w0, #0x71c                 	// #1820
   45708:	ret
   4570c:	tbnz	w0, #31, 46c18 <aarch64_opcode_lookup@@Base+0x2d10>
   45710:	tbnz	w0, #12, 47138 <aarch64_opcode_lookup@@Base+0x3230>
   45714:	tst	w0, #0x800
   45718:	tbnz	w0, #10, 47e18 <aarch64_opcode_lookup@@Base+0x3f10>
   4571c:	mov	w8, #0x877                 	// #2167
   45720:	mov	w9, #0x719                 	// #1817
   45724:	csel	w0, w9, w8, eq  // eq = none
   45728:	ret
   4572c:	tbnz	w0, #29, 465ac <aarch64_opcode_lookup@@Base+0x26a4>
   45730:	tst	w0, #0x40000000
   45734:	mov	w8, #0x943                 	// #2371
   45738:	mov	w9, #0x93f                 	// #2367
   4573c:	csel	w0, w9, w8, eq  // eq = none
   45740:	ret
   45744:	tbnz	w0, #31, 46c2c <aarch64_opcode_lookup@@Base+0x2d24>
   45748:	tst	w0, #0x10
   4574c:	mov	w8, #0x52b                 	// #1323
   45750:	mov	w9, #0x528                 	// #1320
   45754:	csel	w0, w9, w8, eq  // eq = none
   45758:	ret
   4575c:	tbnz	w0, #31, 46c44 <aarch64_opcode_lookup@@Base+0x2d3c>
   45760:	tst	w0, #0x1000
   45764:	tbnz	w0, #4, 47140 <aarch64_opcode_lookup@@Base+0x3238>
   45768:	tbnz	w0, #10, 47e28 <aarch64_opcode_lookup@@Base+0x3f20>
   4576c:	tbnz	w0, #11, 488cc <aarch64_opcode_lookup@@Base+0x49c4>
   45770:	mov	w8, #0x90a                 	// #2314
   45774:	cinc	w0, w8, ne  // ne = any
   45778:	ret
   4577c:	mov	w0, #0x370                 	// #880
   45780:	ret
   45784:	tbnz	w0, #29, 465b4 <aarch64_opcode_lookup@@Base+0x26ac>
   45788:	mov	w0, #0x6f                  	// #111
   4578c:	ret
   45790:	tbnz	w0, #31, 46c54 <aarch64_opcode_lookup@@Base+0x2d4c>
   45794:	tst	w0, #0x1000
   45798:	mov	w8, #0x88f                 	// #2191
   4579c:	mov	w9, #0x80b                 	// #2059
   457a0:	csel	w0, w9, w8, eq  // eq = none
   457a4:	ret
   457a8:	tbnz	w0, #31, 46c68 <aarch64_opcode_lookup@@Base+0x2d60>
   457ac:	tst	w0, #0x1000
   457b0:	tbnz	w0, #10, 47154 <aarch64_opcode_lookup@@Base+0x324c>
   457b4:	tbnz	w0, #11, 47e38 <aarch64_opcode_lookup@@Base+0x3f30>
   457b8:	mov	w8, #0x856                 	// #2134
   457bc:	mov	w9, #0x8a8                 	// #2216
   457c0:	csel	w0, w9, w8, eq  // eq = none
   457c4:	ret
   457c8:	tst	w0, #0x40000000
   457cc:	mov	w8, #0x29a                 	// #666
   457d0:	mov	w9, #0x296                 	// #662
   457d4:	csel	w0, w9, w8, eq  // eq = none
   457d8:	ret
   457dc:	cmp	w0, #0x0
   457e0:	tbnz	w0, #30, 465c8 <aarch64_opcode_lookup@@Base+0x26c0>
   457e4:	mov	w8, #0x3a3                 	// #931
   457e8:	mov	w9, #0x39b                 	// #923
   457ec:	csel	w0, w9, w8, ge  // ge = tcont
   457f0:	ret
   457f4:	tst	w0, #0x10
   457f8:	tbnz	w0, #3, 465d8 <aarch64_opcode_lookup@@Base+0x26d0>
   457fc:	mov	w8, #0x324                 	// #804
   45800:	mov	w9, #0x322                 	// #802
   45804:	csel	w0, w9, w8, eq  // eq = none
   45808:	ret
   4580c:	tst	w0, #0x800000
   45810:	tbnz	w0, #20, 465e8 <aarch64_opcode_lookup@@Base+0x26e0>
   45814:	tbnz	w0, #22, 47470 <aarch64_opcode_lookup@@Base+0x3568>
   45818:	mov	w8, #0x61d                 	// #1565
   4581c:	mov	w9, #0x62a                 	// #1578
   45820:	csel	w0, w9, w8, eq  // eq = none
   45824:	ret
   45828:	tst	w0, #0x400000
   4582c:	mov	w8, #0x3c1                 	// #961
   45830:	cinc	w0, w8, eq  // eq = none
   45834:	ret
   45838:	tbnz	w0, #31, 46c70 <aarch64_opcode_lookup@@Base+0x2d68>
   4583c:	tst	w0, #0x1000
   45840:	tbnz	w0, #10, 47168 <aarch64_opcode_lookup@@Base+0x3260>
   45844:	tbnz	w0, #11, 47e48 <aarch64_opcode_lookup@@Base+0x3f40>
   45848:	mov	w8, #0x865                 	// #2149
   4584c:	mov	w9, #0x85f                 	// #2143
   45850:	csel	w0, w9, w8, eq  // eq = none
   45854:	ret
   45858:	tbnz	w0, #31, 46c84 <aarch64_opcode_lookup@@Base+0x2d7c>
   4585c:	tst	w0, #0x10
   45860:	mov	w8, #0x52f                 	// #1327
   45864:	mov	w9, #0x532                 	// #1330
   45868:	csel	w0, w9, w8, eq  // eq = none
   4586c:	ret
   45870:	mov	w0, #0x28b                 	// #651
   45874:	ret
   45878:	tbnz	w0, #13, 465fc <aarch64_opcode_lookup@@Base+0x26f4>
   4587c:	tst	w0, #0x40000000
   45880:	tbnz	w0, #14, 47480 <aarch64_opcode_lookup@@Base+0x3578>
   45884:	mov	w8, #0x3e                  	// #62
   45888:	cinc	w0, w8, ne  // ne = any
   4588c:	ret
   45890:	tbnz	w0, #23, 4660c <aarch64_opcode_lookup@@Base+0x2704>
   45894:	tbnz	w0, #31, 47928 <aarch64_opcode_lookup@@Base+0x3a20>
   45898:	tbnz	w0, #4, 47e58 <aarch64_opcode_lookup@@Base+0x3f50>
   4589c:	tbnz	w0, #9, 488d8 <aarch64_opcode_lookup@@Base+0x49d0>
   458a0:	tbnz	w0, #20, 49258 <aarch64_opcode_lookup@@Base+0x5350>
   458a4:	mov	w0, #0x506                 	// #1286
   458a8:	ret
   458ac:	mov	w0, #0x371                 	// #881
   458b0:	ret
   458b4:	mov	w8, #0x90                  	// #144
   458b8:	mov	w9, #0x88                  	// #136
   458bc:	csel	w0, w9, w8, eq  // eq = none
   458c0:	ret
   458c4:	tbnz	w0, #31, 46c9c <aarch64_opcode_lookup@@Base+0x2d94>
   458c8:	tbnz	w0, #10, 4717c <aarch64_opcode_lookup@@Base+0x3274>
   458cc:	tst	w0, #0x1000
   458d0:	tbnz	w0, #11, 47e60 <aarch64_opcode_lookup@@Base+0x3f58>
   458d4:	mov	w8, #0x893                 	// #2195
   458d8:	mov	w9, #0x876                 	// #2166
   458dc:	csel	w0, w9, w8, eq  // eq = none
   458e0:	ret
   458e4:	tst	w0, #0x800000
   458e8:	mov	w8, #0x243                 	// #579
   458ec:	mov	w9, #0x23d                 	// #573
   458f0:	csel	w0, w9, w8, eq  // eq = none
   458f4:	ret
   458f8:	tbnz	w0, #31, 46cb0 <aarch64_opcode_lookup@@Base+0x2da8>
   458fc:	tst	w0, #0x1000
   45900:	tbnz	w0, #10, 47194 <aarch64_opcode_lookup@@Base+0x328c>
   45904:	tbnz	w0, #11, 47e70 <aarch64_opcode_lookup@@Base+0x3f68>
   45908:	mov	w8, #0x8f5                 	// #2293
   4590c:	mov	w9, #0x8a6                 	// #2214
   45910:	csel	w0, w9, w8, eq  // eq = none
   45914:	ret
   45918:	tst	w0, #0x40000000
   4591c:	mov	w8, #0x29d                 	// #669
   45920:	mov	w9, #0x297                 	// #663
   45924:	csel	w0, w9, w8, eq  // eq = none
   45928:	ret
   4592c:	tbnz	w0, #31, 46cb8 <aarch64_opcode_lookup@@Base+0x2db0>
   45930:	tst	w0, #0x40000000
   45934:	mov	w8, #0x36b                 	// #875
   45938:	mov	w9, #0x366                 	// #870
   4593c:	csel	w0, w9, w8, eq  // eq = none
   45940:	ret
   45944:	tbnz	w0, #12, 4662c <aarch64_opcode_lookup@@Base+0x2724>
   45948:	tbnz	w0, #13, 4748c <aarch64_opcode_lookup@@Base+0x3584>
   4594c:	tst	w0, #0x4000
   45950:	mov	w8, #0x233                 	// #563
   45954:	mov	w9, #0x235                 	// #565
   45958:	csel	w0, w9, w8, eq  // eq = none
   4595c:	ret
   45960:	tst	w0, #0x800000
   45964:	tbnz	w0, #22, 46638 <aarch64_opcode_lookup@@Base+0x2730>
   45968:	mov	w8, #0x6ad                 	// #1709
   4596c:	mov	w9, #0x6b0                 	// #1712
   45970:	csel	w0, w9, w8, eq  // eq = none
   45974:	ret
   45978:	mov	w0, #0x1b6                 	// #438
   4597c:	ret
   45980:	tst	w0, #0x40000000
   45984:	tbnz	w0, #14, 46648 <aarch64_opcode_lookup@@Base+0x2740>
   45988:	mov	w8, #0x64                  	// #100
   4598c:	cinc	w0, w8, ne  // ne = any
   45990:	ret
   45994:	mov	w0, #0x280                 	// #640
   45998:	ret
   4599c:	tbnz	w0, #12, 46654 <aarch64_opcode_lookup@@Base+0x274c>
   459a0:	tbnz	w0, #13, 47494 <aarch64_opcode_lookup@@Base+0x358c>
   459a4:	tbnz	w0, #14, 48300 <aarch64_opcode_lookup@@Base+0x43f8>
   459a8:	mov	w0, #0xd5                  	// #213
   459ac:	ret
   459b0:	tbnz	w0, #31, 46cc0 <aarch64_opcode_lookup@@Base+0x2db8>
   459b4:	tbnz	w0, #16, 471a8 <aarch64_opcode_lookup@@Base+0x32a0>
   459b8:	tbnz	w0, #17, 47e80 <aarch64_opcode_lookup@@Base+0x3f78>
   459bc:	tbnz	w0, #18, 488e0 <aarch64_opcode_lookup@@Base+0x49d8>
   459c0:	tbnz	w0, #19, 4926c <aarch64_opcode_lookup@@Base+0x5364>
   459c4:	tbnz	w0, #20, 498fc <aarch64_opcode_lookup@@Base+0x59f4>
   459c8:	mov	w0, #0x568                 	// #1384
   459cc:	ret
   459d0:	tst	w0, #0x20000000
   459d4:	mov	w8, #0x81                  	// #129
   459d8:	mov	w9, #0x70                  	// #112
   459dc:	csel	w0, w9, w8, eq  // eq = none
   459e0:	ret
   459e4:	tbnz	w0, #13, 4666c <aarch64_opcode_lookup@@Base+0x2764>
   459e8:	tst	w0, #0x4000
   459ec:	mov	w8, #0x2ab                 	// #683
   459f0:	mov	w9, #0x2a7                 	// #679
   459f4:	csel	w0, w9, w8, eq  // eq = none
   459f8:	ret
   459fc:	tbnz	w0, #23, 46674 <aarch64_opcode_lookup@@Base+0x276c>
   45a00:	tbnz	w0, #31, 4793c <aarch64_opcode_lookup@@Base+0x3a34>
   45a04:	tbnz	w0, #10, 47e8c <aarch64_opcode_lookup@@Base+0x3f84>
   45a08:	tbnz	w0, #11, 488e8 <aarch64_opcode_lookup@@Base+0x49e0>
   45a0c:	tst	w0, #0x1000
   45a10:	mov	w8, #0x8ae                 	// #2222
   45a14:	mov	w9, #0x8ac                 	// #2220
   45a18:	csel	w0, w9, w8, eq  // eq = none
   45a1c:	ret
   45a20:	tbnz	w0, #30, 4667c <aarch64_opcode_lookup@@Base+0x2774>
   45a24:	cmp	w0, #0x0
   45a28:	mov	w8, #0x398                 	// #920
   45a2c:	mov	w9, #0x392                 	// #914
   45a30:	csel	w0, w9, w8, ge  // ge = tcont
   45a34:	ret
   45a38:	tst	w0, #0x4000
   45a3c:	mov	w8, #0x1a9                 	// #425
   45a40:	cinc	w0, w8, ne  // ne = any
   45a44:	ret
   45a48:	tbnz	w0, #22, 46684 <aarch64_opcode_lookup@@Base+0x277c>
   45a4c:	tbnz	w0, #23, 474a4 <aarch64_opcode_lookup@@Base+0x359c>
   45a50:	mov	w0, #0x74a                 	// #1866
   45a54:	ret
   45a58:	tbnz	w0, #14, 4669c <aarch64_opcode_lookup@@Base+0x2794>
   45a5c:	tbnz	w0, #15, 474bc <aarch64_opcode_lookup@@Base+0x35b4>
   45a60:	tbnz	w0, #29, 4830c <aarch64_opcode_lookup@@Base+0x4404>
   45a64:	tst	w0, #0x40000000
   45a68:	mov	w8, #0x2a5                 	// #677
   45a6c:	mov	w9, #0x34b                 	// #843
   45a70:	csel	w0, w9, w8, eq  // eq = none
   45a74:	ret
   45a78:	tbnz	w0, #13, 466b4 <aarch64_opcode_lookup@@Base+0x27ac>
   45a7c:	tbnz	w0, #14, 474c8 <aarch64_opcode_lookup@@Base+0x35c0>
   45a80:	tst	w0, #0x800000
   45a84:	mov	w8, #0x1b2                 	// #434
   45a88:	cinc	w0, w8, eq  // eq = none
   45a8c:	ret
   45a90:	tbnz	w0, #11, 466bc <aarch64_opcode_lookup@@Base+0x27b4>
   45a94:	tst	w0, #0x800000
   45a98:	tbnz	w0, #12, 474d0 <aarch64_opcode_lookup@@Base+0x35c8>
   45a9c:	tbnz	w0, #13, 48314 <aarch64_opcode_lookup@@Base+0x440c>
   45aa0:	mov	w8, #0x167                 	// #359
   45aa4:	mov	w9, #0x157                 	// #343
   45aa8:	csel	w0, w9, w8, eq  // eq = none
   45aac:	ret
   45ab0:	tbnz	w0, #22, 466d4 <aarch64_opcode_lookup@@Base+0x27cc>
   45ab4:	tbnz	w0, #23, 474e4 <aarch64_opcode_lookup@@Base+0x35dc>
   45ab8:	cmp	w0, #0x0
   45abc:	mov	w8, #0x749                 	// #1865
   45ac0:	mov	w9, #0x818                 	// #2072
   45ac4:	csel	w0, w9, w8, ge  // ge = tcont
   45ac8:	ret
   45acc:	mov	w0, #0x28c                 	// #652
   45ad0:	ret
   45ad4:	tbnz	w0, #13, 466e0 <aarch64_opcode_lookup@@Base+0x27d8>
   45ad8:	tbnz	w0, #14, 47500 <aarch64_opcode_lookup@@Base+0x35f8>
   45adc:	tst	w0, #0x20000000
   45ae0:	mov	w8, #0x151                 	// #337
   45ae4:	mov	w9, #0x11d                 	// #285
   45ae8:	csel	w0, w9, w8, eq  // eq = none
   45aec:	ret
   45af0:	mov	w8, #0x196                 	// #406
   45af4:	cinc	w0, w8, ne  // ne = any
   45af8:	ret
   45afc:	tbnz	w0, #31, 46cd8 <aarch64_opcode_lookup@@Base+0x2dd0>
   45b00:	tst	w0, #0x1000
   45b04:	tbnz	w0, #10, 471c0 <aarch64_opcode_lookup@@Base+0x32b8>
   45b08:	tbnz	w0, #11, 47ea4 <aarch64_opcode_lookup@@Base+0x3f9c>
   45b0c:	mov	w8, #0x8c6                 	// #2246
   45b10:	mov	w9, #0x800                 	// #2048
   45b14:	csel	w0, w9, w8, eq  // eq = none
   45b18:	ret
   45b1c:	tst	w0, #0x40000000
   45b20:	mov	w8, #0x2c0                 	// #704
   45b24:	mov	w9, #0x2cf                 	// #719
   45b28:	csel	w0, w9, w8, eq  // eq = none
   45b2c:	ret
   45b30:	tbnz	w0, #22, 466f8 <aarch64_opcode_lookup@@Base+0x27f0>
   45b34:	tbnz	w0, #31, 47944 <aarch64_opcode_lookup@@Base+0x3a3c>
   45b38:	tst	w0, #0x400
   45b3c:	mov	w8, #0x825                 	// #2085
   45b40:	mov	w9, #0x823                 	// #2083
   45b44:	csel	w0, w9, w8, eq  // eq = none
   45b48:	ret
   45b4c:	tbnz	w0, #12, 4670c <aarch64_opcode_lookup@@Base+0x2804>
   45b50:	tbnz	w0, #13, 47518 <aarch64_opcode_lookup@@Base+0x3610>
   45b54:	tbnz	w0, #14, 48324 <aarch64_opcode_lookup@@Base+0x441c>
   45b58:	tst	w0, #0x8000
   45b5c:	mov	w8, #0x236                 	// #566
   45b60:	mov	w9, #0x224                 	// #548
   45b64:	csel	w0, w9, w8, eq  // eq = none
   45b68:	ret
   45b6c:	mov	w0, #0x264                 	// #612
   45b70:	ret
   45b74:	tbnz	w0, #23, 46724 <aarch64_opcode_lookup@@Base+0x281c>
   45b78:	tbnz	w0, #31, 4794c <aarch64_opcode_lookup@@Base+0x3a44>
   45b7c:	tst	w0, #0x800
   45b80:	tbnz	w0, #10, 47eb4 <aarch64_opcode_lookup@@Base+0x3fac>
   45b84:	mov	w8, #0x833                 	// #2099
   45b88:	mov	w9, #0x890                 	// #2192
   45b8c:	csel	w0, w9, w8, eq  // eq = none
   45b90:	ret
   45b94:	tbnz	w0, #29, 46744 <aarch64_opcode_lookup@@Base+0x283c>
   45b98:	mov	w8, #0x66                  	// #102
   45b9c:	cinc	w0, w8, ne  // ne = any
   45ba0:	ret
   45ba4:	tbnz	w0, #31, 46cec <aarch64_opcode_lookup@@Base+0x2de4>
   45ba8:	tst	w0, #0x10
   45bac:	mov	w8, #0x534                 	// #1332
   45bb0:	mov	w9, #0x53a                 	// #1338
   45bb4:	csel	w0, w9, w8, eq  // eq = none
   45bb8:	ret
   45bbc:	tst	w0, #0x20000000
   45bc0:	mov	w8, #0x923                 	// #2339
   45bc4:	cinc	w0, w8, eq  // eq = none
   45bc8:	ret
   45bcc:	tbnz	w0, #23, 46750 <aarch64_opcode_lookup@@Base+0x2848>
   45bd0:	mov	w0, #0x6f3                 	// #1779
   45bd4:	ret
   45bd8:	tbnz	w0, #31, 46d04 <aarch64_opcode_lookup@@Base+0x2dfc>
   45bdc:	tst	w0, #0x10
   45be0:	mov	w8, #0x83e                 	// #2110
   45be4:	mov	w9, #0x832                 	// #2098
   45be8:	csel	w0, w9, w8, eq  // eq = none
   45bec:	ret
   45bf0:	tbnz	w0, #12, 4676c <aarch64_opcode_lookup@@Base+0x2864>
   45bf4:	tbnz	w0, #13, 47520 <aarch64_opcode_lookup@@Base+0x3618>
   45bf8:	tbnz	w0, #14, 4832c <aarch64_opcode_lookup@@Base+0x4424>
   45bfc:	tbnz	w0, #29, 48de0 <aarch64_opcode_lookup@@Base+0x4ed8>
   45c00:	tbnz	w0, #30, 49628 <aarch64_opcode_lookup@@Base+0x5720>
   45c04:	mov	w0, #0x2d1                 	// #721
   45c08:	ret
   45c0c:	tbnz	w0, #13, 46780 <aarch64_opcode_lookup@@Base+0x2878>
   45c10:	tbnz	w0, #14, 47534 <aarch64_opcode_lookup@@Base+0x362c>
   45c14:	tbnz	w0, #22, 48340 <aarch64_opcode_lookup@@Base+0x4438>
   45c18:	tbnz	w0, #23, 48de8 <aarch64_opcode_lookup@@Base+0x4ee0>
   45c1c:	tbnz	w0, #31, 49834 <aarch64_opcode_lookup@@Base+0x592c>
   45c20:	tst	w0, #0x40000000
   45c24:	mov	w8, #0x419                 	// #1049
   45c28:	cinc	w0, w8, ne  // ne = any
   45c2c:	ret
   45c30:	tbnz	w0, #13, 467a0 <aarch64_opcode_lookup@@Base+0x2898>
   45c34:	tst	w0, #0x4000
   45c38:	mov	w8, #0x1a8                 	// #424
   45c3c:	mov	w9, #0x1a6                 	// #422
   45c40:	csel	w0, w9, w8, eq  // eq = none
   45c44:	ret
   45c48:	tbnz	w0, #23, 467a8 <aarch64_opcode_lookup@@Base+0x28a0>
   45c4c:	mov	w0, #0x6fa                 	// #1786
   45c50:	ret
   45c54:	tbnz	w0, #13, 467bc <aarch64_opcode_lookup@@Base+0x28b4>
   45c58:	tbnz	w0, #14, 47550 <aarch64_opcode_lookup@@Base+0x3648>
   45c5c:	tbnz	w0, #16, 4835c <aarch64_opcode_lookup@@Base+0x4454>
   45c60:	tst	w0, #0x20000000
   45c64:	mov	w8, #0xdc                  	// #220
   45c68:	mov	w9, #0xab                  	// #171
   45c6c:	csel	w0, w9, w8, eq  // eq = none
   45c70:	ret
   45c74:	tbnz	w0, #22, 467d8 <aarch64_opcode_lookup@@Base+0x28d0>
   45c78:	mov	w8, #0x67d                 	// #1661
   45c7c:	mov	w9, #0x689                 	// #1673
   45c80:	csel	w0, w9, w8, eq  // eq = none
   45c84:	ret
   45c88:	tst	w0, #0x20000000
   45c8c:	tbnz	w0, #12, 467e8 <aarch64_opcode_lookup@@Base+0x28e0>
   45c90:	mov	w8, #0x92                  	// #146
   45c94:	mov	w9, #0x8a                  	// #138
   45c98:	csel	w0, w9, w8, eq  // eq = none
   45c9c:	ret
   45ca0:	tbnz	w0, #23, 467f8 <aarch64_opcode_lookup@@Base+0x28f0>
   45ca4:	mov	w0, #0x6ec                 	// #1772
   45ca8:	ret
   45cac:	tbnz	w0, #22, 46810 <aarch64_opcode_lookup@@Base+0x2908>
   45cb0:	cmp	w0, #0x0
   45cb4:	mov	w8, #0x697                 	// #1687
   45cb8:	mov	w9, #0x827                 	// #2087
   45cbc:	csel	w0, w9, w8, ge  // ge = tcont
   45cc0:	ret
   45cc4:	tbnz	w0, #13, 46818 <aarch64_opcode_lookup@@Base+0x2910>
   45cc8:	tbnz	w0, #14, 4756c <aarch64_opcode_lookup@@Base+0x3664>
   45ccc:	tbnz	w0, #30, 48378 <aarch64_opcode_lookup@@Base+0x4470>
   45cd0:	mov	w0, #0x2d5                 	// #725
   45cd4:	ret
   45cd8:	mov	w0, #0x36c                 	// #876
   45cdc:	ret
   45ce0:	tst	w0, #0x8000
   45ce4:	tbnz	w0, #13, 46820 <aarch64_opcode_lookup@@Base+0x2918>
   45ce8:	mov	w8, #0x240                 	// #576
   45cec:	mov	w9, #0x249                 	// #585
   45cf0:	csel	w0, w9, w8, eq  // eq = none
   45cf4:	ret
   45cf8:	tbnz	w0, #12, 46830 <aarch64_opcode_lookup@@Base+0x2928>
   45cfc:	tst	w0, #0x4000
   45d00:	tbnz	w0, #13, 47574 <aarch64_opcode_lookup@@Base+0x366c>
   45d04:	mov	w8, #0x148                 	// #328
   45d08:	mov	w9, #0x141                 	// #321
   45d0c:	csel	w0, w9, w8, eq  // eq = none
   45d10:	ret
   45d14:	mov	w0, #0x5a2                 	// #1442
   45d18:	ret
   45d1c:	tbnz	w0, #29, 46850 <aarch64_opcode_lookup@@Base+0x2948>
   45d20:	tbnz	w0, #22, 47584 <aarch64_opcode_lookup@@Base+0x367c>
   45d24:	tst	w0, #0x800000
   45d28:	mov	w8, #0x971                 	// #2417
   45d2c:	cinc	w0, w8, eq  // eq = none
   45d30:	ret
   45d34:	tbnz	w0, #22, 46858 <aarch64_opcode_lookup@@Base+0x2950>
   45d38:	tbnz	w0, #23, 47590 <aarch64_opcode_lookup@@Base+0x3688>
   45d3c:	mov	w0, #0x684                 	// #1668
   45d40:	ret
   45d44:	tbnz	w0, #13, 46864 <aarch64_opcode_lookup@@Base+0x295c>
   45d48:	mov	w0, #0x22a                 	// #554
   45d4c:	ret
   45d50:	tbnz	w0, #23, 46878 <aarch64_opcode_lookup@@Base+0x2970>
   45d54:	tst	w0, #0x400000
   45d58:	mov	w8, #0x63b                 	// #1595
   45d5c:	mov	w9, #0x63f                 	// #1599
   45d60:	csel	w0, w9, w8, eq  // eq = none
   45d64:	ret
   45d68:	tbnz	w0, #12, 46884 <aarch64_opcode_lookup@@Base+0x297c>
   45d6c:	tbnz	w0, #13, 475ac <aarch64_opcode_lookup@@Base+0x36a4>
   45d70:	tbnz	w0, #14, 4838c <aarch64_opcode_lookup@@Base+0x4484>
   45d74:	tbnz	w0, #30, 48e00 <aarch64_opcode_lookup@@Base+0x4ef8>
   45d78:	mov	w0, #0x2c7                 	// #711
   45d7c:	ret
   45d80:	cmp	w0, #0x0
   45d84:	tbnz	w0, #30, 4689c <aarch64_opcode_lookup@@Base+0x2994>
   45d88:	mov	w8, #0x38e                 	// #910
   45d8c:	mov	w9, #0x386                 	// #902
   45d90:	csel	w0, w9, w8, ge  // ge = tcont
   45d94:	ret
   45d98:	tst	w0, #0x4000
   45d9c:	tbnz	w0, #13, 468ac <aarch64_opcode_lookup@@Base+0x29a4>
   45da0:	mov	w8, #0x252                 	// #594
   45da4:	mov	w9, #0x24f                 	// #591
   45da8:	csel	w0, w9, w8, eq  // eq = none
   45dac:	ret
   45db0:	tbnz	w0, #23, 468bc <aarch64_opcode_lookup@@Base+0x29b4>
   45db4:	mov	w0, #0x973                 	// #2419
   45db8:	ret
   45dbc:	tbnz	w0, #14, 468d0 <aarch64_opcode_lookup@@Base+0x29c8>
   45dc0:	tbnz	w0, #15, 475c0 <aarch64_opcode_lookup@@Base+0x36b8>
   45dc4:	tbnz	w0, #29, 48394 <aarch64_opcode_lookup@@Base+0x448c>
   45dc8:	tst	w0, #0x40000000
   45dcc:	mov	w8, #0x1e0                 	// #480
   45dd0:	mov	w9, #0x34d                 	// #845
   45dd4:	csel	w0, w9, w8, eq  // eq = none
   45dd8:	ret
   45ddc:	tbnz	w0, #31, 46d18 <aarch64_opcode_lookup@@Base+0x2e10>
   45de0:	mov	w0, #0x563                 	// #1379
   45de4:	ret
   45de8:	tst	w0, #0x2000
   45dec:	mov	w8, #0x258                 	// #600
   45df0:	mov	w9, #0x255                 	// #597
   45df4:	csel	w0, w9, w8, eq  // eq = none
   45df8:	ret
   45dfc:	tbnz	w0, #22, 468ec <aarch64_opcode_lookup@@Base+0x29e4>
   45e00:	tbnz	w0, #23, 475d8 <aarch64_opcode_lookup@@Base+0x36d0>
   45e04:	mov	w0, #0x5e8                 	// #1512
   45e08:	ret
   45e0c:	tbnz	w0, #11, 468f8 <aarch64_opcode_lookup@@Base+0x29f0>
   45e10:	tst	w0, #0x4000
   45e14:	mov	w8, #0x175                 	// #373
   45e18:	mov	w9, #0x96e                 	// #2414
   45e1c:	csel	w0, w9, w8, eq  // eq = none
   45e20:	ret
   45e24:	tbnz	w0, #20, 46904 <aarch64_opcode_lookup@@Base+0x29fc>
   45e28:	tbnz	w0, #22, 475f4 <aarch64_opcode_lookup@@Base+0x36ec>
   45e2c:	mov	w0, #0x74e                 	// #1870
   45e30:	ret
   45e34:	tbnz	w0, #13, 4691c <aarch64_opcode_lookup@@Base+0x2a14>
   45e38:	tst	w0, #0x20000000
   45e3c:	tbnz	w0, #14, 47608 <aarch64_opcode_lookup@@Base+0x3700>
   45e40:	mov	w8, #0x152                 	// #338
   45e44:	mov	w9, #0x11e                 	// #286
   45e48:	csel	w0, w9, w8, eq  // eq = none
   45e4c:	ret
   45e50:	tbnz	w0, #31, 46d24 <aarch64_opcode_lookup@@Base+0x2e1c>
   45e54:	mov	w0, #0x5b1                 	// #1457
   45e58:	ret
   45e5c:	tst	w0, #0x20000000
   45e60:	mov	w8, #0x1a2                 	// #418
   45e64:	mov	w9, #0x8c                  	// #140
   45e68:	csel	w0, w9, w8, eq  // eq = none
   45e6c:	ret
   45e70:	tbnz	w0, #23, 46928 <aarch64_opcode_lookup@@Base+0x2a20>
   45e74:	tbnz	w0, #31, 47954 <aarch64_opcode_lookup@@Base+0x3a4c>
   45e78:	tbnz	w0, #10, 47ec4 <aarch64_opcode_lookup@@Base+0x3fbc>
   45e7c:	tst	w0, #0x800
   45e80:	mov	w8, #0x839                 	// #2105
   45e84:	mov	w9, #0x882                 	// #2178
   45e88:	csel	w0, w9, w8, eq  // eq = none
   45e8c:	ret
   45e90:	tbnz	w0, #22, 46940 <aarch64_opcode_lookup@@Base+0x2a38>
   45e94:	tbnz	w0, #23, 47618 <aarch64_opcode_lookup@@Base+0x3710>
   45e98:	tbnz	w0, #31, 486e4 <aarch64_opcode_lookup@@Base+0x47dc>
   45e9c:	tbnz	w0, #10, 488f0 <aarch64_opcode_lookup@@Base+0x49e8>
   45ea0:	tbnz	w0, #12, 49274 <aarch64_opcode_lookup@@Base+0x536c>
   45ea4:	tbnz	w0, #16, 49910 <aarch64_opcode_lookup@@Base+0x5a08>
   45ea8:	tst	w0, #0x20000
   45eac:	mov	w8, #0x918                 	// #2328
   45eb0:	mov	w9, #0x91a                 	// #2330
   45eb4:	csel	w0, w9, w8, eq  // eq = none
   45eb8:	ret
   45ebc:	mov	w0, #0x2c4                 	// #708
   45ec0:	ret
   45ec4:	tbnz	w0, #22, 46954 <aarch64_opcode_lookup@@Base+0x2a4c>
   45ec8:	tbnz	w0, #23, 47620 <aarch64_opcode_lookup@@Base+0x3718>
   45ecc:	tst	w0, #0x100000
   45ed0:	mov	w8, #0x776                 	// #1910
   45ed4:	mov	w9, #0x74f                 	// #1871
   45ed8:	csel	w0, w9, w8, eq  // eq = none
   45edc:	ret
   45ee0:	tst	w0, #0x2000
   45ee4:	mov	w8, #0x247                 	// #583
   45ee8:	mov	w9, #0x23a                 	// #570
   45eec:	csel	w0, w9, w8, eq  // eq = none
   45ef0:	ret
   45ef4:	tbnz	w0, #31, 46d3c <aarch64_opcode_lookup@@Base+0x2e34>
   45ef8:	mov	w0, #0x5b2                 	// #1458
   45efc:	ret
   45f00:	tst	w0, #0x2000
   45f04:	mov	w8, #0x268                 	// #616
   45f08:	mov	w9, #0x265                 	// #613
   45f0c:	csel	w0, w9, w8, eq  // eq = none
   45f10:	ret
   45f14:	mov	w0, #0x3b4                 	// #948
   45f18:	ret
   45f1c:	mov	w0, #0x3b8                 	// #952
   45f20:	ret
   45f24:	mov	w0, #0x3c4                 	// #964
   45f28:	ret
   45f2c:	tst	w0, #0x800000
   45f30:	mov	w8, #0x60e                 	// #1550
   45f34:	mov	w9, #0x611                 	// #1553
   45f38:	csel	w0, w9, w8, eq  // eq = none
   45f3c:	ret
   45f40:	mov	w0, #0x3b5                 	// #949
   45f44:	ret
   45f48:	mov	w0, #0x3b9                 	// #953
   45f4c:	ret
   45f50:	tbnz	w0, #22, 46d54 <aarch64_opcode_lookup@@Base+0x2e4c>
   45f54:	tst	w0, #0x800000
   45f58:	tbnz	w0, #21, 47968 <aarch64_opcode_lookup@@Base+0x3a60>
   45f5c:	mov	w8, #0x82b                 	// #2091
   45f60:	mov	w9, #0x828                 	// #2088
   45f64:	csel	w0, w9, w8, eq  // eq = none
   45f68:	ret
   45f6c:	mov	w0, #0x3bc                 	// #956
   45f70:	ret
   45f74:	mov	w0, #0x3bd                 	// #957
   45f78:	ret
   45f7c:	tbnz	w0, #22, 46d68 <aarch64_opcode_lookup@@Base+0x2e60>
   45f80:	tst	w0, #0x800000
   45f84:	mov	w8, #0x754                 	// #1876
   45f88:	mov	w9, #0x769                 	// #1897
   45f8c:	csel	w0, w9, w8, eq  // eq = none
   45f90:	ret
   45f94:	tbnz	w0, #22, 46d70 <aarch64_opcode_lookup@@Base+0x2e68>
   45f98:	tst	w0, #0x800000
   45f9c:	tbnz	w0, #21, 47978 <aarch64_opcode_lookup@@Base+0x3a70>
   45fa0:	mov	w8, #0x6f2                 	// #1778
   45fa4:	mov	w9, #0x6e3                 	// #1763
   45fa8:	csel	w0, w9, w8, eq  // eq = none
   45fac:	ret
   45fb0:	tbnz	w0, #22, 46d84 <aarch64_opcode_lookup@@Base+0x2e7c>
   45fb4:	mov	w0, #0x796                 	// #1942
   45fb8:	ret
   45fbc:	tbnz	w0, #22, 46d90 <aarch64_opcode_lookup@@Base+0x2e88>
   45fc0:	tst	w0, #0x800000
   45fc4:	tbnz	w0, #21, 47988 <aarch64_opcode_lookup@@Base+0x3a80>
   45fc8:	mov	w8, #0x6f5                 	// #1781
   45fcc:	mov	w9, #0x6e7                 	// #1767
   45fd0:	csel	w0, w9, w8, eq  // eq = none
   45fd4:	ret
   45fd8:	tbnz	w0, #22, 46da4 <aarch64_opcode_lookup@@Base+0x2e9c>
   45fdc:	tst	w0, #0x800000
   45fe0:	mov	w8, #0x756                 	// #1878
   45fe4:	mov	w9, #0x76b                 	// #1899
   45fe8:	csel	w0, w9, w8, eq  // eq = none
   45fec:	ret
   45ff0:	tbnz	w0, #22, 46dac <aarch64_opcode_lookup@@Base+0x2ea4>
   45ff4:	mov	w0, #0x830                 	// #2096
   45ff8:	ret
   45ffc:	mov	w0, #0x795                 	// #1941
   46000:	ret
   46004:	mov	w0, #0x3f3                 	// #1011
   46008:	ret
   4600c:	mov	w0, #0x3fa                 	// #1018
   46010:	ret
   46014:	tst	w0, #0x800000
   46018:	tbnz	w0, #13, 46dc0 <aarch64_opcode_lookup@@Base+0x2eb8>
   4601c:	tbnz	w0, #22, 47998 <aarch64_opcode_lookup@@Base+0x3a90>
   46020:	mov	w8, #0x6b6                 	// #1718
   46024:	mov	w9, #0x6ba                 	// #1722
   46028:	csel	w0, w9, w8, eq  // eq = none
   4602c:	ret
   46030:	tst	w0, #0x800000
   46034:	tbnz	w0, #22, 46dd4 <aarch64_opcode_lookup@@Base+0x2ecc>
   46038:	mov	w8, #0x75b                 	// #1883
   4603c:	mov	w9, #0x748                 	// #1864
   46040:	csel	w0, w9, w8, eq  // eq = none
   46044:	ret
   46048:	tst	w0, #0x800000
   4604c:	tbnz	w0, #13, 46de4 <aarch64_opcode_lookup@@Base+0x2edc>
   46050:	tbnz	w0, #22, 479a8 <aarch64_opcode_lookup@@Base+0x3aa0>
   46054:	mov	w8, #0x642                 	// #1602
   46058:	mov	w9, #0x646                 	// #1606
   4605c:	csel	w0, w9, w8, eq  // eq = none
   46060:	ret
   46064:	mov	w0, #0x3fb                 	// #1019
   46068:	ret
   4606c:	mov	w0, #0x3fc                 	// #1020
   46070:	ret
   46074:	tst	w0, #0x200000
   46078:	tbnz	w0, #1, 46df8 <aarch64_opcode_lookup@@Base+0x2ef0>
   4607c:	mov	w8, #0x2f2                 	// #754
   46080:	mov	w9, #0x2ed                 	// #749
   46084:	csel	w0, w9, w8, eq  // eq = none
   46088:	ret
   4608c:	tst	w0, #0x800000
   46090:	tbnz	w0, #15, 46e08 <aarch64_opcode_lookup@@Base+0x2f00>
   46094:	tbnz	w0, #22, 479b8 <aarch64_opcode_lookup@@Base+0x3ab0>
   46098:	mov	w8, #0x5f2                 	// #1522
   4609c:	mov	w9, #0x5de                 	// #1502
   460a0:	csel	w0, w9, w8, eq  // eq = none
   460a4:	ret
   460a8:	tst	w0, #0x800000
   460ac:	tbnz	w0, #15, 46e1c <aarch64_opcode_lookup@@Base+0x2f14>
   460b0:	tbnz	w0, #22, 479c8 <aarch64_opcode_lookup@@Base+0x3ac0>
   460b4:	mov	w8, #0x66e                 	// #1646
   460b8:	mov	w9, #0x65b                 	// #1627
   460bc:	csel	w0, w9, w8, eq  // eq = none
   460c0:	ret
   460c4:	tbnz	w0, #22, 46e30 <aarch64_opcode_lookup@@Base+0x2f28>
   460c8:	tbnz	w0, #21, 479d8 <aarch64_opcode_lookup@@Base+0x3ad0>
   460cc:	tst	w0, #0x800000
   460d0:	mov	w8, #0x6eb                 	// #1771
   460d4:	mov	w9, #0x6f9                 	// #1785
   460d8:	csel	w0, w9, w8, eq  // eq = none
   460dc:	ret
   460e0:	tbnz	w0, #23, 46e44 <aarch64_opcode_lookup@@Base+0x2f3c>
   460e4:	tbnz	w0, #30, 479e0 <aarch64_opcode_lookup@@Base+0x3ad8>
   460e8:	mov	w0, #0x5fe                 	// #1534
   460ec:	ret
   460f0:	tst	w0, #0x800000
   460f4:	tbnz	w0, #14, 46e50 <aarch64_opcode_lookup@@Base+0x2f48>
   460f8:	tbnz	w0, #22, 479f4 <aarch64_opcode_lookup@@Base+0x3aec>
   460fc:	mov	w8, #0x8c3                 	// #2243
   46100:	mov	w9, #0x8c0                 	// #2240
   46104:	csel	w0, w9, w8, eq  // eq = none
   46108:	ret
   4610c:	tbnz	w0, #10, 46e64 <aarch64_opcode_lookup@@Base+0x2f5c>
   46110:	tbnz	w0, #11, 47a04 <aarch64_opcode_lookup@@Base+0x3afc>
   46114:	tst	w0, #0x800000
   46118:	mov	w8, #0x927                 	// #2343
   4611c:	mov	w9, #0x92e                 	// #2350
   46120:	csel	w0, w9, w8, eq  // eq = none
   46124:	ret
   46128:	tbnz	w0, #22, 46e7c <aarch64_opcode_lookup@@Base+0x2f74>
   4612c:	tbnz	w0, #21, 47a0c <aarch64_opcode_lookup@@Base+0x3b04>
   46130:	tst	w0, #0x800000
   46134:	mov	w8, #0x6ee                 	// #1774
   46138:	mov	w9, #0x6fc                 	// #1788
   4613c:	csel	w0, w9, w8, eq  // eq = none
   46140:	ret
   46144:	tbnz	w0, #12, 471d4 <aarch64_opcode_lookup@@Base+0x32cc>
   46148:	tbnz	w0, #13, 47ecc <aarch64_opcode_lookup@@Base+0x3fc4>
   4614c:	tbnz	w0, #14, 48908 <aarch64_opcode_lookup@@Base+0x4a00>
   46150:	mov	w0, #0xa2                  	// #162
   46154:	ret
   46158:	tbnz	w0, #16, 471e4 <aarch64_opcode_lookup@@Base+0x32dc>
   4615c:	tbnz	w0, #17, 47edc <aarch64_opcode_lookup@@Base+0x3fd4>
   46160:	tst	w0, #0x80000
   46164:	tbnz	w0, #18, 48920 <aarch64_opcode_lookup@@Base+0x4a18>
   46168:	mov	w8, #0x51d                 	// #1309
   4616c:	mov	w9, #0x547                 	// #1351
   46170:	csel	w0, w9, w8, eq  // eq = none
   46174:	ret
   46178:	tbnz	w0, #17, 47200 <aarch64_opcode_lookup@@Base+0x32f8>
   4617c:	tbnz	w0, #18, 47ef4 <aarch64_opcode_lookup@@Base+0x3fec>
   46180:	tbnz	w0, #19, 48930 <aarch64_opcode_lookup@@Base+0x4a28>
   46184:	tbnz	w0, #20, 4927c <aarch64_opcode_lookup@@Base+0x5374>
   46188:	mov	w0, #0x6c8                 	// #1736
   4618c:	ret
   46190:	tbnz	w0, #12, 47220 <aarch64_opcode_lookup@@Base+0x3318>
   46194:	tbnz	w0, #23, 47f0c <aarch64_opcode_lookup@@Base+0x4004>
   46198:	tst	w0, #0x400000
   4619c:	mov	w8, #0x4ff                 	// #1279
   461a0:	cinc	w0, w8, ne  // ne = any
   461a4:	ret
   461a8:	tst	w0, #0x10
   461ac:	mov	w8, #0x562                 	// #1378
   461b0:	mov	w9, #0x577                 	// #1399
   461b4:	csel	w0, w9, w8, eq  // eq = none
   461b8:	ret
   461bc:	tbnz	w0, #10, 47238 <aarch64_opcode_lookup@@Base+0x3330>
   461c0:	tbnz	w0, #11, 47f14 <aarch64_opcode_lookup@@Base+0x400c>
   461c4:	tbnz	w0, #20, 4893c <aarch64_opcode_lookup@@Base+0x4a34>
   461c8:	tbnz	w0, #22, 49290 <aarch64_opcode_lookup@@Base+0x5388>
   461cc:	mov	w0, #0x742                 	// #1858
   461d0:	ret
   461d4:	mov	w0, #0x5b0                 	// #1456
   461d8:	ret
   461dc:	tst	w0, #0x800000
   461e0:	tbnz	w0, #10, 4724c <aarch64_opcode_lookup@@Base+0x3344>
   461e4:	tbnz	w0, #11, 47f20 <aarch64_opcode_lookup@@Base+0x4018>
   461e8:	tbnz	w0, #12, 48948 <aarch64_opcode_lookup@@Base+0x4a40>
   461ec:	tbnz	w0, #20, 492a4 <aarch64_opcode_lookup@@Base+0x539c>
   461f0:	tbnz	w0, #22, 49918 <aarch64_opcode_lookup@@Base+0x5a10>
   461f4:	mov	w8, #0x545                 	// #1349
   461f8:	mov	w9, #0x541                 	// #1345
   461fc:	csel	w0, w9, w8, eq  // eq = none
   46200:	ret
   46204:	tbnz	w0, #13, 47268 <aarch64_opcode_lookup@@Base+0x3360>
   46208:	tbnz	w0, #15, 47f38 <aarch64_opcode_lookup@@Base+0x4030>
   4620c:	tst	w0, #0x800000
   46210:	mov	w8, #0x138                 	// #312
   46214:	mov	w9, #0x128                 	// #296
   46218:	csel	w0, w9, w8, eq  // eq = none
   4621c:	ret
   46220:	tbnz	w0, #11, 4727c <aarch64_opcode_lookup@@Base+0x3374>
   46224:	tst	w0, #0x2000
   46228:	tbnz	w0, #12, 47f40 <aarch64_opcode_lookup@@Base+0x4038>
   4622c:	mov	w8, #0x7ef                 	// #2031
   46230:	cinc	w0, w8, ne  // ne = any
   46234:	ret
   46238:	mov	w0, #0x59e                 	// #1438
   4623c:	ret
   46240:	tst	w0, #0x400000
   46244:	mov	w8, #0x51b                 	// #1307
   46248:	cinc	w0, w8, ne  // ne = any
   4624c:	ret
   46250:	tst	w0, #0x10000
   46254:	mov	w8, #0x81d                 	// #2077
   46258:	mov	w9, #0x81b                 	// #2075
   4625c:	csel	w0, w9, w8, eq  // eq = none
   46260:	ret
   46264:	tbnz	w0, #17, 4728c <aarch64_opcode_lookup@@Base+0x3384>
   46268:	tbnz	w0, #18, 47f4c <aarch64_opcode_lookup@@Base+0x4044>
   4626c:	tbnz	w0, #19, 48960 <aarch64_opcode_lookup@@Base+0x4a58>
   46270:	mov	w0, #0x798                 	// #1944
   46274:	ret
   46278:	tst	w0, #0x4000
   4627c:	tbnz	w0, #13, 472a4 <aarch64_opcode_lookup@@Base+0x339c>
   46280:	mov	w8, #0x109                 	// #265
   46284:	mov	w9, #0x106                 	// #262
   46288:	csel	w0, w9, w8, eq  // eq = none
   4628c:	ret
   46290:	tbnz	w0, #12, 472b4 <aarch64_opcode_lookup@@Base+0x33ac>
   46294:	tst	w0, #0x4000
   46298:	tbnz	w0, #13, 47f54 <aarch64_opcode_lookup@@Base+0x404c>
   4629c:	mov	w8, #0x114                 	// #276
   462a0:	mov	w9, #0x10d                 	// #269
   462a4:	csel	w0, w9, w8, eq  // eq = none
   462a8:	ret
   462ac:	tbnz	w0, #16, 472d4 <aarch64_opcode_lookup@@Base+0x33cc>
   462b0:	tbnz	w0, #19, 47f64 <aarch64_opcode_lookup@@Base+0x405c>
   462b4:	tst	w0, #0x100000
   462b8:	mov	w8, #0x51f                 	// #1311
   462bc:	mov	w9, #0x5d8                 	// #1496
   462c0:	csel	w0, w9, w8, eq  // eq = none
   462c4:	ret
   462c8:	tbnz	w0, #12, 472e8 <aarch64_opcode_lookup@@Base+0x33e0>
   462cc:	tbnz	w0, #30, 47f6c <aarch64_opcode_lookup@@Base+0x4064>
   462d0:	tst	w0, #0x800
   462d4:	mov	w8, #0x6be                 	// #1726
   462d8:	mov	w9, #0x6c4                 	// #1732
   462dc:	csel	w0, w9, w8, eq  // eq = none
   462e0:	ret
   462e4:	tbnz	w0, #13, 47300 <aarch64_opcode_lookup@@Base+0x33f8>
   462e8:	tbnz	w0, #15, 47f7c <aarch64_opcode_lookup@@Base+0x4074>
   462ec:	tst	w0, #0x400000
   462f0:	mov	w8, #0x12a                 	// #298
   462f4:	mov	w9, #0x9a                  	// #154
   462f8:	csel	w0, w9, w8, eq  // eq = none
   462fc:	ret
   46300:	mov	w0, #0x77                  	// #119
   46304:	ret
   46308:	mov	w0, #0x3c3                 	// #963
   4630c:	ret
   46310:	tst	w0, #0x40000000
   46314:	mov	w8, #0x944                 	// #2372
   46318:	mov	w9, #0x940                 	// #2368
   4631c:	csel	w0, w9, w8, eq  // eq = none
   46320:	ret
   46324:	cmp	w8, #0x0
   46328:	mov	w8, #0x4                   	// #4
   4632c:	csinc	w0, w8, wzr, ne  // ne = any
   46330:	ret
   46334:	tbnz	w0, #31, 47a14 <aarch64_opcode_lookup@@Base+0x3b0c>
   46338:	tst	w0, #0x40000000
   4633c:	mov	w8, #0x39f                 	// #927
   46340:	mov	w9, #0x39a                 	// #922
   46344:	csel	w0, w9, w8, eq  // eq = none
   46348:	ret
   4634c:	tbnz	w0, #17, 4762c <aarch64_opcode_lookup@@Base+0x3724>
   46350:	tbnz	w0, #15, 4839c <aarch64_opcode_lookup@@Base+0x4494>
   46354:	tbnz	w0, #16, 48e18 <aarch64_opcode_lookup@@Base+0x4f10>
   46358:	tbnz	w0, #18, 4963c <aarch64_opcode_lookup@@Base+0x5734>
   4635c:	tst	w0, #0x80000
   46360:	mov	w8, #0x32c                 	// #812
   46364:	mov	w9, #0x330                 	// #816
   46368:	csel	w0, w9, w8, eq  // eq = none
   4636c:	ret
   46370:	tst	w0, #0x40000000
   46374:	mov	w8, #0x94f                 	// #2383
   46378:	mov	w9, #0x94b                 	// #2379
   4637c:	csel	w0, w9, w8, eq  // eq = none
   46380:	ret
   46384:	tst	w0, #0x40000000
   46388:	tbnz	w0, #14, 47638 <aarch64_opcode_lookup@@Base+0x3730>
   4638c:	tbnz	w0, #29, 483b8 <aarch64_opcode_lookup@@Base+0x44b0>
   46390:	mov	w8, #0x40                  	// #64
   46394:	cinc	w0, w8, ne  // ne = any
   46398:	ret
   4639c:	tbnz	w0, #31, 47a1c <aarch64_opcode_lookup@@Base+0x3b14>
   463a0:	tbnz	w0, #9, 47f84 <aarch64_opcode_lookup@@Base+0x407c>
   463a4:	tbnz	w0, #20, 48974 <aarch64_opcode_lookup@@Base+0x4a6c>
   463a8:	tst	w0, #0x10
   463ac:	mov	w8, #0x6d8                 	// #1752
   463b0:	mov	w9, #0x6dd                 	// #1757
   463b4:	csel	w0, w9, w8, eq  // eq = none
   463b8:	ret
   463bc:	mov	w0, #0x3a5                 	// #933
   463c0:	ret
   463c4:	mov	w8, #0x73                  	// #115
   463c8:	cinc	w0, w8, eq  // eq = none
   463cc:	ret
   463d0:	tbnz	w0, #13, 4764c <aarch64_opcode_lookup@@Base+0x3744>
   463d4:	tbnz	w0, #14, 483c4 <aarch64_opcode_lookup@@Base+0x44bc>
   463d8:	mov	w8, #0x4e                  	// #78
   463dc:	cinc	w0, w8, ne  // ne = any
   463e0:	ret
   463e4:	mov	w8, #0x7f                  	// #127
   463e8:	mov	w9, #0x75                  	// #117
   463ec:	csel	w0, w9, w8, eq  // eq = none
   463f0:	ret
   463f4:	mov	w8, #0x2ac                 	// #684
   463f8:	mov	w9, #0x2a8                 	// #680
   463fc:	csel	w0, w9, w8, eq  // eq = none
   46400:	ret
   46404:	tbnz	w0, #31, 47a30 <aarch64_opcode_lookup@@Base+0x3b28>
   46408:	tst	w0, #0x40000000
   4640c:	mov	w8, #0x394                 	// #916
   46410:	mov	w9, #0x391                 	// #913
   46414:	csel	w0, w9, w8, eq  // eq = none
   46418:	ret
   4641c:	mov	w8, #0x1b0                 	// #432
   46420:	cinc	w0, w8, eq  // eq = none
   46424:	ret
   46428:	tst	w0, #0x400000
   4642c:	mov	w8, #0x56b                 	// #1387
   46430:	cinc	w0, w8, ne  // ne = any
   46434:	ret
   46438:	tbnz	w0, #15, 4765c <aarch64_opcode_lookup@@Base+0x3754>
   4643c:	tbnz	w0, #29, 483d0 <aarch64_opcode_lookup@@Base+0x44c8>
   46440:	tst	w0, #0x40000000
   46444:	mov	w8, #0x1e6                 	// #486
   46448:	mov	w9, #0x34f                 	// #847
   4644c:	csel	w0, w9, w8, eq  // eq = none
   46450:	ret
   46454:	tbnz	w0, #14, 4767c <aarch64_opcode_lookup@@Base+0x3774>
   46458:	tst	w0, #0x20000000
   4645c:	mov	w8, #0x153                 	// #339
   46460:	mov	w9, #0x11f                 	// #287
   46464:	csel	w0, w9, w8, eq  // eq = none
   46468:	ret
   4646c:	mov	w0, #0x2da                 	// #730
   46470:	ret
   46474:	tst	w0, #0x400000
   46478:	mov	w8, #0x5ab                 	// #1451
   4647c:	cinc	w0, w8, ne  // ne = any
   46480:	ret
   46484:	mov	w8, #0x78                  	// #120
   46488:	cinc	w0, w8, ne  // ne = any
   4648c:	ret
   46490:	mov	w8, #0x7d                  	// #125
   46494:	cinc	w0, w8, ne  // ne = any
   46498:	ret
   4649c:	tbnz	w0, #14, 47694 <aarch64_opcode_lookup@@Base+0x378c>
   464a0:	tbnz	w0, #22, 483d8 <aarch64_opcode_lookup@@Base+0x44d0>
   464a4:	tbnz	w0, #23, 48e30 <aarch64_opcode_lookup@@Base+0x4f28>
   464a8:	tbnz	w0, #31, 4983c <aarch64_opcode_lookup@@Base+0x5934>
   464ac:	tst	w0, #0x40000000
   464b0:	mov	w8, #0x425                 	// #1061
   464b4:	cinc	w0, w8, ne  // ne = any
   464b8:	ret
   464bc:	tbnz	w0, #14, 476b0 <aarch64_opcode_lookup@@Base+0x37a8>
   464c0:	tbnz	w0, #16, 483f4 <aarch64_opcode_lookup@@Base+0x44ec>
   464c4:	tbnz	w0, #20, 48e48 <aarch64_opcode_lookup@@Base+0x4f40>
   464c8:	mov	w0, #0xac                  	// #172
   464cc:	ret
   464d0:	mov	w8, #0x5e9                 	// #1513
   464d4:	mov	w9, #0x637                 	// #1591
   464d8:	csel	w0, w9, w8, eq  // eq = none
   464dc:	ret
   464e0:	tst	w0, #0x40000000
   464e4:	mov	w8, #0x2be                 	// #702
   464e8:	mov	w9, #0x2cb                 	// #715
   464ec:	csel	w0, w9, w8, eq  // eq = none
   464f0:	ret
   464f4:	tst	w0, #0x800000
   464f8:	mov	w8, #0x242                 	// #578
   464fc:	mov	w9, #0x23c                 	// #572
   46500:	csel	w0, w9, w8, eq  // eq = none
   46504:	ret
   46508:	tbnz	w0, #13, 476c4 <aarch64_opcode_lookup@@Base+0x37bc>
   4650c:	mov	w8, #0x149                 	// #329
   46510:	mov	w9, #0x142                 	// #322
   46514:	csel	w0, w9, w8, eq  // eq = none
   46518:	ret
   4651c:	tbnz	w0, #31, 47a38 <aarch64_opcode_lookup@@Base+0x3b30>
   46520:	tst	w0, #0x40000000
   46524:	mov	w8, #0x38a                 	// #906
   46528:	mov	w9, #0x385                 	// #901
   4652c:	csel	w0, w9, w8, eq  // eq = none
   46530:	ret
   46534:	tbnz	w0, #15, 476d4 <aarch64_opcode_lookup@@Base+0x37cc>
   46538:	mov	w0, #0x351                 	// #849
   4653c:	ret
   46540:	mov	w8, #0x5f7                 	// #1527
   46544:	mov	w9, #0x5e2                 	// #1506
   46548:	csel	w0, w9, w8, eq  // eq = none
   4654c:	ret
   46550:	mov	w0, #0x174                 	// #372
   46554:	ret
   46558:	tbnz	w0, #14, 476f4 <aarch64_opcode_lookup@@Base+0x37ec>
   4655c:	tst	w0, #0x20000000
   46560:	mov	w8, #0x154                 	// #340
   46564:	mov	w9, #0x120                 	// #288
   46568:	csel	w0, w9, w8, eq  // eq = none
   4656c:	ret
   46570:	mov	w8, #0x19a                 	// #410
   46574:	cinc	w0, w8, ne  // ne = any
   46578:	ret
   4657c:	mov	w8, #0x676                 	// #1654
   46580:	mov	w9, #0x662                 	// #1634
   46584:	csel	w0, w9, w8, eq  // eq = none
   46588:	ret
   4658c:	tst	w0, #0x800000
   46590:	mov	w8, #0x789                 	// #1929
   46594:	mov	w9, #0x785                 	// #1925
   46598:	csel	w0, w9, w8, eq  // eq = none
   4659c:	ret
   465a0:	tbnz	w0, #14, 47710 <aarch64_opcode_lookup@@Base+0x3808>
   465a4:	mov	w0, #0x238                 	// #568
   465a8:	ret
   465ac:	mov	w0, #0x7a                  	// #122
   465b0:	ret
   465b4:	tst	w0, #0x40000000
   465b8:	mov	w8, #0x945                 	// #2373
   465bc:	mov	w9, #0x941                 	// #2369
   465c0:	csel	w0, w9, w8, eq  // eq = none
   465c4:	ret
   465c8:	mov	w8, #0x3a4                 	// #932
   465cc:	mov	w9, #0x3a0                 	// #928
   465d0:	csel	w0, w9, w8, ge  // ge = tcont
   465d4:	ret
   465d8:	mov	w8, #0x328                 	// #808
   465dc:	mov	w9, #0x326                 	// #806
   465e0:	csel	w0, w9, w8, eq  // eq = none
   465e4:	ret
   465e8:	tbnz	w0, #22, 47724 <aarch64_opcode_lookup@@Base+0x381c>
   465ec:	mov	w8, #0x6ac                 	// #1708
   465f0:	mov	w9, #0x6af                 	// #1711
   465f4:	csel	w0, w9, w8, eq  // eq = none
   465f8:	ret
   465fc:	tst	w0, #0x40000000
   46600:	mov	w8, #0x42                  	// #66
   46604:	cinc	w0, w8, ne  // ne = any
   46608:	ret
   4660c:	tbnz	w0, #31, 47a40 <aarch64_opcode_lookup@@Base+0x3b38>
   46610:	tbnz	w0, #4, 47f98 <aarch64_opcode_lookup@@Base+0x4090>
   46614:	tbnz	w0, #9, 4897c <aarch64_opcode_lookup@@Base+0x4a74>
   46618:	tst	w0, #0x100000
   4661c:	mov	w8, #0x516                 	// #1302
   46620:	mov	w9, #0x6de                 	// #1758
   46624:	csel	w0, w9, w8, eq  // eq = none
   46628:	ret
   4662c:	tbnz	w0, #13, 47734 <aarch64_opcode_lookup@@Base+0x382c>
   46630:	mov	w0, #0x234                 	// #564
   46634:	ret
   46638:	mov	w8, #0x6a8                 	// #1704
   4663c:	mov	w9, #0x6b3                 	// #1715
   46640:	csel	w0, w9, w8, eq  // eq = none
   46644:	ret
   46648:	mov	w8, #0x68                  	// #104
   4664c:	cinc	w0, w8, ne  // ne = any
   46650:	ret
   46654:	tbnz	w0, #13, 47748 <aarch64_opcode_lookup@@Base+0x3840>
   46658:	tst	w0, #0x400000
   4665c:	mov	w8, #0xf4                  	// #244
   46660:	mov	w9, #0xf2                  	// #242
   46664:	csel	w0, w9, w8, eq  // eq = none
   46668:	ret
   4666c:	mov	w0, #0x2a9                 	// #681
   46670:	ret
   46674:	mov	w0, #0x5eb                 	// #1515
   46678:	ret
   4667c:	mov	w0, #0x395                 	// #917
   46680:	ret
   46684:	tbnz	w0, #23, 47764 <aarch64_opcode_lookup@@Base+0x385c>
   46688:	cmp	w0, #0x0
   4668c:	mov	w8, #0x74d                 	// #1869
   46690:	mov	w9, #0x974                 	// #2420
   46694:	csel	w0, w9, w8, ge  // ge = tcont
   46698:	ret
   4669c:	tbnz	w0, #15, 47778 <aarch64_opcode_lookup@@Base+0x3870>
   466a0:	tst	w0, #0x20000000
   466a4:	mov	w8, #0x204                 	// #516
   466a8:	mov	w9, #0x353                 	// #851
   466ac:	csel	w0, w9, w8, eq  // eq = none
   466b0:	ret
   466b4:	mov	w0, #0x1ab                 	// #427
   466b8:	ret
   466bc:	tbnz	w0, #12, 47788 <aarch64_opcode_lookup@@Base+0x3880>
   466c0:	tst	w0, #0x800000
   466c4:	mov	w8, #0x16d                 	// #365
   466c8:	mov	w9, #0x15f                 	// #351
   466cc:	csel	w0, w9, w8, eq  // eq = none
   466d0:	ret
   466d4:	tbnz	w0, #23, 4779c <aarch64_opcode_lookup@@Base+0x3894>
   466d8:	mov	w0, #0x750                 	// #1872
   466dc:	ret
   466e0:	tbnz	w0, #14, 477b4 <aarch64_opcode_lookup@@Base+0x38ac>
   466e4:	tst	w0, #0x20000000
   466e8:	mov	w8, #0x155                 	// #341
   466ec:	mov	w9, #0x121                 	// #289
   466f0:	csel	w0, w9, w8, eq  // eq = none
   466f4:	ret
   466f8:	tst	w0, #0x800000
   466fc:	mov	w8, #0x767                 	// #1895
   46700:	mov	w9, #0x752                 	// #1874
   46704:	csel	w0, w9, w8, eq  // eq = none
   46708:	ret
   4670c:	tbnz	w0, #13, 477cc <aarch64_opcode_lookup@@Base+0x38c4>
   46710:	tst	w0, #0x8000
   46714:	mov	w8, #0x229                 	// #553
   46718:	mov	w9, #0x227                 	// #551
   4671c:	csel	w0, w9, w8, eq  // eq = none
   46720:	ret
   46724:	tbnz	w0, #31, 47a54 <aarch64_opcode_lookup@@Base+0x3b4c>
   46728:	tbnz	w0, #10, 47fac <aarch64_opcode_lookup@@Base+0x40a4>
   4672c:	tbnz	w0, #11, 48984 <aarch64_opcode_lookup@@Base+0x4a7c>
   46730:	tst	w0, #0x400000
   46734:	tbnz	w0, #12, 492b8 <aarch64_opcode_lookup@@Base+0x53b0>
   46738:	mov	w8, #0x71a                 	// #1818
   4673c:	cinc	w0, w8, ne  // ne = any
   46740:	ret
   46744:	mov	w8, #0x7b                  	// #123
   46748:	cinc	w0, w8, ne  // ne = any
   4674c:	ret
   46750:	tbnz	w0, #31, 47a5c <aarch64_opcode_lookup@@Base+0x3b54>
   46754:	tst	w0, #0x400000
   46758:	tbnz	w0, #10, 47fc4 <aarch64_opcode_lookup@@Base+0x40bc>
   4675c:	tbnz	w0, #12, 48998 <aarch64_opcode_lookup@@Base+0x4a90>
   46760:	mov	w8, #0x874                 	// #2164
   46764:	cinc	w0, w8, ne  // ne = any
   46768:	ret
   4676c:	tbnz	w0, #13, 477d8 <aarch64_opcode_lookup@@Base+0x38d0>
   46770:	tbnz	w0, #14, 48414 <aarch64_opcode_lookup@@Base+0x450c>
   46774:	tbnz	w0, #30, 48e5c <aarch64_opcode_lookup@@Base+0x4f54>
   46778:	mov	w0, #0x2d4                 	// #724
   4677c:	ret
   46780:	tbnz	w0, #14, 477ec <aarch64_opcode_lookup@@Base+0x38e4>
   46784:	tbnz	w0, #22, 4841c <aarch64_opcode_lookup@@Base+0x4514>
   46788:	tbnz	w0, #23, 48e70 <aarch64_opcode_lookup@@Base+0x4f68>
   4678c:	tbnz	w0, #31, 49844 <aarch64_opcode_lookup@@Base+0x593c>
   46790:	tst	w0, #0x40000000
   46794:	mov	w8, #0x431                 	// #1073
   46798:	cinc	w0, w8, ne  // ne = any
   4679c:	ret
   467a0:	mov	w0, #0x1a7                 	// #423
   467a4:	ret
   467a8:	tbnz	w0, #31, 47a64 <aarch64_opcode_lookup@@Base+0x3b5c>
   467ac:	tst	w0, #0x400000
   467b0:	mov	w8, #0x809                 	// #2057
   467b4:	cinc	w0, w8, eq  // eq = none
   467b8:	ret
   467bc:	tbnz	w0, #14, 47808 <aarch64_opcode_lookup@@Base+0x3900>
   467c0:	tbnz	w0, #16, 48438 <aarch64_opcode_lookup@@Base+0x4530>
   467c4:	tst	w0, #0x20000000
   467c8:	mov	w8, #0xdd                  	// #221
   467cc:	mov	w9, #0xad                  	// #173
   467d0:	csel	w0, w9, w8, eq  // eq = none
   467d4:	ret
   467d8:	mov	w8, #0x665                 	// #1637
   467dc:	mov	w9, #0x69c                 	// #1692
   467e0:	csel	w0, w9, w8, eq  // eq = none
   467e4:	ret
   467e8:	mov	w8, #0x94                  	// #148
   467ec:	mov	w9, #0x8b                  	// #139
   467f0:	csel	w0, w9, w8, eq  // eq = none
   467f4:	ret
   467f8:	tbnz	w0, #31, 47a6c <aarch64_opcode_lookup@@Base+0x3b64>
   467fc:	tst	w0, #0x400000
   46800:	tbnz	w0, #12, 47fd4 <aarch64_opcode_lookup@@Base+0x40cc>
   46804:	mov	w8, #0x80c                 	// #2060
   46808:	cinc	w0, w8, ne  // ne = any
   4680c:	ret
   46810:	mov	w0, #0x696                 	// #1686
   46814:	ret
   46818:	mov	w0, #0x2c2                 	// #706
   4681c:	ret
   46820:	mov	w8, #0x23b                 	// #571
   46824:	mov	w9, #0x246                 	// #582
   46828:	csel	w0, w9, w8, eq  // eq = none
   4682c:	ret
   46830:	tbnz	w0, #13, 47828 <aarch64_opcode_lookup@@Base+0x3920>
   46834:	tbnz	w0, #14, 48458 <aarch64_opcode_lookup@@Base+0x4550>
   46838:	tst	w0, #0x800000
   4683c:	tbnz	w0, #22, 48e88 <aarch64_opcode_lookup@@Base+0x4f80>
   46840:	mov	w8, #0x170                 	// #368
   46844:	mov	w9, #0x164                 	// #356
   46848:	csel	w0, w9, w8, eq  // eq = none
   4684c:	ret
   46850:	mov	w0, #0x82                  	// #130
   46854:	ret
   46858:	tbnz	w0, #23, 4783c <aarch64_opcode_lookup@@Base+0x3934>
   4685c:	mov	w0, #0x6f4                 	// #1780
   46860:	ret
   46864:	tst	w0, #0x800000
   46868:	mov	w8, #0x230                 	// #560
   4686c:	mov	w9, #0x22e                 	// #558
   46870:	csel	w0, w9, w8, eq  // eq = none
   46874:	ret
   46878:	tbnz	w0, #31, 47a74 <aarch64_opcode_lookup@@Base+0x3b6c>
   4687c:	mov	w0, #0x826                 	// #2086
   46880:	ret
   46884:	tbnz	w0, #13, 47858 <aarch64_opcode_lookup@@Base+0x3950>
   46888:	tst	w0, #0x4000
   4688c:	mov	w8, #0x2dd                 	// #733
   46890:	mov	w9, #0x2bb                 	// #699
   46894:	csel	w0, w9, w8, eq  // eq = none
   46898:	ret
   4689c:	mov	w8, #0x38f                 	// #911
   468a0:	mov	w9, #0x38b                 	// #907
   468a4:	csel	w0, w9, w8, ge  // ge = tcont
   468a8:	ret
   468ac:	mov	w8, #0x253                 	// #595
   468b0:	mov	w9, #0x251                 	// #593
   468b4:	csel	w0, w9, w8, eq  // eq = none
   468b8:	ret
   468bc:	tbnz	w0, #31, 47a88 <aarch64_opcode_lookup@@Base+0x3b80>
   468c0:	tst	w0, #0x400
   468c4:	mov	w8, #0x978                 	// #2424
   468c8:	cinc	w0, w8, eq  // eq = none
   468cc:	ret
   468d0:	tbnz	w0, #15, 47860 <aarch64_opcode_lookup@@Base+0x3958>
   468d4:	tbnz	w0, #29, 48460 <aarch64_opcode_lookup@@Base+0x4558>
   468d8:	tst	w0, #0x40000000
   468dc:	mov	w8, #0x1e1                 	// #481
   468e0:	mov	w9, #0x355                 	// #853
   468e4:	csel	w0, w9, w8, eq  // eq = none
   468e8:	ret
   468ec:	tbnz	w0, #23, 47878 <aarch64_opcode_lookup@@Base+0x3970>
   468f0:	mov	w0, #0x6fb                 	// #1787
   468f4:	ret
   468f8:	tbnz	w0, #12, 47894 <aarch64_opcode_lookup@@Base+0x398c>
   468fc:	mov	w0, #0x97e                 	// #2430
   46900:	ret
   46904:	tst	w0, #0x800000
   46908:	tbnz	w0, #22, 478a0 <aarch64_opcode_lookup@@Base+0x3998>
   4690c:	mov	w8, #0x792                 	// #1938
   46910:	mov	w9, #0x78e                 	// #1934
   46914:	csel	w0, w9, w8, eq  // eq = none
   46918:	ret
   4691c:	tbnz	w0, #14, 478b0 <aarch64_opcode_lookup@@Base+0x39a8>
   46920:	mov	w0, #0x122                 	// #290
   46924:	ret
   46928:	tbnz	w0, #22, 478c8 <aarch64_opcode_lookup@@Base+0x39c0>
   4692c:	tbnz	w0, #31, 486ec <aarch64_opcode_lookup@@Base+0x47e4>
   46930:	tbnz	w0, #10, 489a4 <aarch64_opcode_lookup@@Base+0x4a9c>
   46934:	tbnz	w0, #12, 492c4 <aarch64_opcode_lookup@@Base+0x53bc>
   46938:	mov	w0, #0x886                 	// #2182
   4693c:	ret
   46940:	tst	w0, #0x800000
   46944:	mov	w8, #0x66a                 	// #1642
   46948:	mov	w9, #0x6a1                 	// #1697
   4694c:	csel	w0, w9, w8, eq  // eq = none
   46950:	ret
   46954:	tbnz	w0, #23, 478dc <aarch64_opcode_lookup@@Base+0x39d4>
   46958:	tbnz	w0, #31, 486f4 <aarch64_opcode_lookup@@Base+0x47ec>
   4695c:	mov	w0, #0x975                 	// #2421
   46960:	ret
   46964:	tst	w0, #0x800000
   46968:	mov	w8, #0x621                 	// #1569
   4696c:	mov	w9, #0x616                 	// #1558
   46970:	csel	w0, w9, w8, eq  // eq = none
   46974:	ret
   46978:	tst	w0, #0x800000
   4697c:	mov	w8, #0x60b                 	// #1547
   46980:	mov	w9, #0x607                 	// #1543
   46984:	csel	w0, w9, w8, eq  // eq = none
   46988:	ret
   4698c:	tst	w0, #0x800000
   46990:	mov	w8, #0x609                 	// #1545
   46994:	mov	w9, #0x60d                 	// #1549
   46998:	csel	w0, w9, w8, eq  // eq = none
   4699c:	ret
   469a0:	tst	w0, #0x800000
   469a4:	mov	w8, #0x685                 	// #1669
   469a8:	mov	w9, #0x67a                 	// #1658
   469ac:	csel	w0, w9, w8, eq  // eq = none
   469b0:	ret
   469b4:	mov	w0, #0x62e                 	// #1582
   469b8:	ret
   469bc:	tst	w0, #0x800000
   469c0:	mov	w8, #0x5f0                 	// #1520
   469c4:	mov	w9, #0x5dc                 	// #1500
   469c8:	csel	w0, w9, w8, eq  // eq = none
   469cc:	ret
   469d0:	tst	w0, #0x800000
   469d4:	mov	w8, #0x66c                 	// #1644
   469d8:	mov	w9, #0x658                 	// #1624
   469dc:	csel	w0, w9, w8, eq  // eq = none
   469e0:	ret
   469e4:	mov	w0, #0x693                 	// #1683
   469e8:	ret
   469ec:	mov	w0, #0x36d                 	// #877
   469f0:	ret
   469f4:	tst	w0, #0x800000
   469f8:	tbnz	w0, #22, 47a90 <aarch64_opcode_lookup@@Base+0x3b88>
   469fc:	mov	w8, #0x61e                 	// #1566
   46a00:	mov	w9, #0x62b                 	// #1579
   46a04:	csel	w0, w9, w8, eq  // eq = none
   46a08:	ret
   46a0c:	tst	w0, #0x800000
   46a10:	mov	w8, #0x608                 	// #1544
   46a14:	mov	w9, #0x60c                 	// #1548
   46a18:	csel	w0, w9, w8, eq  // eq = none
   46a1c:	ret
   46a20:	tst	w0, #0x800000
   46a24:	mov	w8, #0x5ea                 	// #1514
   46a28:	mov	w9, #0x638                 	// #1592
   46a2c:	csel	w0, w9, w8, eq  // eq = none
   46a30:	ret
   46a34:	tst	w0, #0x800000
   46a38:	tbnz	w0, #20, 47aa0 <aarch64_opcode_lookup@@Base+0x3b98>
   46a3c:	tbnz	w0, #22, 48708 <aarch64_opcode_lookup@@Base+0x4800>
   46a40:	mov	w8, #0x632                 	// #1586
   46a44:	mov	w9, #0x5e4                 	// #1508
   46a48:	csel	w0, w9, w8, eq  // eq = none
   46a4c:	ret
   46a50:	tst	w0, #0x800000
   46a54:	mov	w8, #0x667                 	// #1639
   46a58:	mov	w9, #0x69e                 	// #1694
   46a5c:	csel	w0, w9, w8, eq  // eq = none
   46a60:	ret
   46a64:	tst	w0, #0x800000
   46a68:	mov	w8, #0x622                 	// #1570
   46a6c:	mov	w9, #0x6e4                 	// #1764
   46a70:	csel	w0, w9, w8, eq  // eq = none
   46a74:	ret
   46a78:	tst	w0, #0x800000
   46a7c:	mov	w8, #0x60a                 	// #1546
   46a80:	mov	w9, #0x606                 	// #1542
   46a84:	csel	w0, w9, w8, eq  // eq = none
   46a88:	ret
   46a8c:	tst	w0, #0x800000
   46a90:	mov	w8, #0x686                 	// #1670
   46a94:	mov	w9, #0x6f1                 	// #1777
   46a98:	csel	w0, w9, w8, eq  // eq = none
   46a9c:	ret
   46aa0:	tst	w0, #0x400000
   46aa4:	mov	w8, #0x630                 	// #1584
   46aa8:	mov	w9, #0x82f                 	// #2095
   46aac:	csel	w0, w9, w8, eq  // eq = none
   46ab0:	ret
   46ab4:	tst	w0, #0x800000
   46ab8:	mov	w8, #0x5f1                 	// #1521
   46abc:	mov	w9, #0x6f8                 	// #1784
   46ac0:	csel	w0, w9, w8, eq  // eq = none
   46ac4:	ret
   46ac8:	tst	w0, #0x800000
   46acc:	mov	w8, #0x66d                 	// #1645
   46ad0:	mov	w9, #0x6ea                 	// #1770
   46ad4:	csel	w0, w9, w8, eq  // eq = none
   46ad8:	ret
   46adc:	mov	w0, #0x695                 	// #1685
   46ae0:	ret
   46ae4:	tst	w0, #0x800000
   46ae8:	mov	w8, #0x965                 	// #2405
   46aec:	cinc	w0, w8, ne  // ne = any
   46af0:	ret
   46af4:	tst	w0, #0x800000
   46af8:	mov	w8, #0x68d                 	// #1677
   46afc:	mov	w9, #0x682                 	// #1666
   46b00:	csel	w0, w9, w8, eq  // eq = none
   46b04:	ret
   46b08:	tst	w0, #0x800000
   46b0c:	tbnz	w0, #22, 47ab4 <aarch64_opcode_lookup@@Base+0x3bac>
   46b10:	mov	w8, #0x82a                 	// #2090
   46b14:	mov	w9, #0x831                 	// #2097
   46b18:	csel	w0, w9, w8, eq  // eq = none
   46b1c:	ret
   46b20:	mov	w0, #0x75e                 	// #1886
   46b24:	ret
   46b28:	tst	w0, #0x800000
   46b2c:	tbnz	w0, #22, 47ac4 <aarch64_opcode_lookup@@Base+0x3bbc>
   46b30:	mov	w8, #0x755                 	// #1877
   46b34:	mov	w9, #0x76a                 	// #1898
   46b38:	csel	w0, w9, w8, eq  // eq = none
   46b3c:	ret
   46b40:	tst	w0, #0x800000
   46b44:	tbnz	w0, #22, 47ad4 <aarch64_opcode_lookup@@Base+0x3bcc>
   46b48:	mov	w8, #0x6b9                 	// #1721
   46b4c:	mov	w9, #0x6b5                 	// #1717
   46b50:	csel	w0, w9, w8, eq  // eq = none
   46b54:	ret
   46b58:	tst	w0, #0x800000
   46b5c:	tbnz	w0, #22, 47ae4 <aarch64_opcode_lookup@@Base+0x3bdc>
   46b60:	mov	w8, #0x78f                 	// #1935
   46b64:	mov	w9, #0x793                 	// #1939
   46b68:	csel	w0, w9, w8, eq  // eq = none
   46b6c:	ret
   46b70:	tst	w0, #0x800000
   46b74:	tbnz	w0, #22, 47af4 <aarch64_opcode_lookup@@Base+0x3bec>
   46b78:	mov	w8, #0x6f0                 	// #1776
   46b7c:	mov	w9, #0x6fe                 	// #1790
   46b80:	csel	w0, w9, w8, eq  // eq = none
   46b84:	ret
   46b88:	tbnz	w0, #22, 47b04 <aarch64_opcode_lookup@@Base+0x3bfc>
   46b8c:	tst	w0, #0x800000
   46b90:	mov	w8, #0x757                 	// #1879
   46b94:	mov	w9, #0x76c                 	// #1900
   46b98:	csel	w0, w9, w8, eq  // eq = none
   46b9c:	ret
   46ba0:	tst	w0, #0x200000
   46ba4:	mov	w8, #0x2f3                 	// #755
   46ba8:	mov	w9, #0x2ee                 	// #750
   46bac:	csel	w0, w9, w8, eq  // eq = none
   46bb0:	ret
   46bb4:	tst	w0, #0x800000
   46bb8:	tbnz	w0, #20, 47b0c <aarch64_opcode_lookup@@Base+0x3c04>
   46bbc:	tbnz	w0, #22, 48718 <aarch64_opcode_lookup@@Base+0x4810>
   46bc0:	mov	w8, #0x5fa                 	// #1530
   46bc4:	mov	w9, #0x5e5                 	// #1509
   46bc8:	csel	w0, w9, w8, eq  // eq = none
   46bcc:	ret
   46bd0:	tst	w0, #0x400000
   46bd4:	mov	w8, #0x6fd                 	// #1789
   46bd8:	mov	w9, #0x6bd                 	// #1725
   46bdc:	csel	w0, w9, w8, eq  // eq = none
   46be0:	ret
   46be4:	tst	w0, #0x40000000
   46be8:	tbnz	w0, #23, 47b20 <aarch64_opcode_lookup@@Base+0x3c18>
   46bec:	mov	w8, #0x620                 	// #1568
   46bf0:	mov	w9, #0x61c                 	// #1564
   46bf4:	csel	w0, w9, w8, eq  // eq = none
   46bf8:	ret
   46bfc:	tst	w0, #0x800000
   46c00:	mov	w8, #0x760                 	// #1888
   46c04:	mov	w9, #0x74b                 	// #1867
   46c08:	csel	w0, w9, w8, eq  // eq = none
   46c0c:	ret
   46c10:	mov	w0, #0x6ef                 	// #1775
   46c14:	ret
   46c18:	tst	w0, #0x800000
   46c1c:	mov	w8, #0x625                 	// #1573
   46c20:	mov	w9, #0x61a                 	// #1562
   46c24:	csel	w0, w9, w8, eq  // eq = none
   46c28:	ret
   46c2c:	tst	w0, #0x800000
   46c30:	tbnz	w0, #22, 47b30 <aarch64_opcode_lookup@@Base+0x3c28>
   46c34:	mov	w8, #0x62d                 	// #1581
   46c38:	mov	w9, #0x5dd                 	// #1501
   46c3c:	csel	w0, w9, w8, eq  // eq = none
   46c40:	ret
   46c44:	tst	w0, #0x800000
   46c48:	mov	w8, #0x961                 	// #2401
   46c4c:	cinc	w0, w8, ne  // ne = any
   46c50:	ret
   46c54:	tst	w0, #0x800000
   46c58:	mov	w8, #0x68b                 	// #1675
   46c5c:	mov	w9, #0x681                 	// #1665
   46c60:	csel	w0, w9, w8, eq  // eq = none
   46c64:	ret
   46c68:	mov	w0, #0x62f                 	// #1583
   46c6c:	ret
   46c70:	tst	w0, #0x800000
   46c74:	mov	w8, #0x5f5                 	// #1525
   46c78:	mov	w9, #0x5e1                 	// #1505
   46c7c:	csel	w0, w9, w8, eq  // eq = none
   46c80:	ret
   46c84:	tst	w0, #0x800000
   46c88:	tbnz	w0, #22, 47b40 <aarch64_opcode_lookup@@Base+0x3c38>
   46c8c:	mov	w8, #0x6b8                 	// #1720
   46c90:	mov	w9, #0x6b4                 	// #1716
   46c94:	csel	w0, w9, w8, eq  // eq = none
   46c98:	ret
   46c9c:	tst	w0, #0x800000
   46ca0:	mov	w8, #0x674                 	// #1652
   46ca4:	mov	w9, #0x661                 	// #1633
   46ca8:	csel	w0, w9, w8, eq  // eq = none
   46cac:	ret
   46cb0:	mov	w0, #0x694                 	// #1684
   46cb4:	ret
   46cb8:	mov	w0, #0x36e                 	// #878
   46cbc:	ret
   46cc0:	tbnz	w0, #22, 47b50 <aarch64_opcode_lookup@@Base+0x3c48>
   46cc4:	tst	w0, #0x800000
   46cc8:	mov	w8, #0x8c1                 	// #2241
   46ccc:	mov	w9, #0x8c5                 	// #2245
   46cd0:	csel	w0, w9, w8, eq  // eq = none
   46cd4:	ret
   46cd8:	tst	w0, #0x800000
   46cdc:	mov	w8, #0x668                 	// #1640
   46ce0:	mov	w9, #0x69f                 	// #1695
   46ce4:	csel	w0, w9, w8, eq  // eq = none
   46ce8:	ret
   46cec:	tst	w0, #0x800000
   46cf0:	tbnz	w0, #22, 47b58 <aarch64_opcode_lookup@@Base+0x3c50>
   46cf4:	mov	w8, #0x691                 	// #1681
   46cf8:	mov	w9, #0x659                 	// #1625
   46cfc:	csel	w0, w9, w8, eq  // eq = none
   46d00:	ret
   46d04:	tst	w0, #0x400000
   46d08:	mov	w8, #0x631                 	// #1585
   46d0c:	mov	w9, #0x633                 	// #1587
   46d10:	csel	w0, w9, w8, eq  // eq = none
   46d14:	ret
   46d18:	tbnz	w0, #20, 47b68 <aarch64_opcode_lookup@@Base+0x3c60>
   46d1c:	mov	w0, #0x772                 	// #1906
   46d20:	ret
   46d24:	tst	w0, #0x800000
   46d28:	tbnz	w0, #22, 47b80 <aarch64_opcode_lookup@@Base+0x3c78>
   46d2c:	mov	w8, #0x777                 	// #1911
   46d30:	mov	w9, #0x77b                 	// #1915
   46d34:	csel	w0, w9, w8, eq  // eq = none
   46d38:	ret
   46d3c:	tbnz	w0, #20, 47b90 <aarch64_opcode_lookup@@Base+0x3c88>
   46d40:	tst	w0, #0x800000
   46d44:	mov	w8, #0x75a                 	// #1882
   46d48:	mov	w9, #0x774                 	// #1908
   46d4c:	csel	w0, w9, w8, eq  // eq = none
   46d50:	ret
   46d54:	tst	w0, #0x800000
   46d58:	mov	w8, #0x603                 	// #1539
   46d5c:	mov	w9, #0x5ff                 	// #1535
   46d60:	csel	w0, w9, w8, eq  // eq = none
   46d64:	ret
   46d68:	mov	w0, #0x76e                 	// #1902
   46d6c:	ret
   46d70:	tst	w0, #0x800000
   46d74:	mov	w8, #0x604                 	// #1540
   46d78:	mov	w9, #0x600                 	// #1536
   46d7c:	csel	w0, w9, w8, eq  // eq = none
   46d80:	ret
   46d84:	tbnz	w0, #21, 47ba8 <aarch64_opcode_lookup@@Base+0x3ca0>
   46d88:	mov	w0, #0x76d                 	// #1901
   46d8c:	ret
   46d90:	tst	w0, #0x800000
   46d94:	mov	w8, #0x605                 	// #1541
   46d98:	mov	w9, #0x601                 	// #1537
   46d9c:	csel	w0, w9, w8, eq  // eq = none
   46da0:	ret
   46da4:	mov	w0, #0x770                 	// #1904
   46da8:	ret
   46dac:	tst	w0, #0x800000
   46db0:	mov	w8, #0x60f                 	// #1551
   46db4:	mov	w9, #0x612                 	// #1554
   46db8:	csel	w0, w9, w8, eq  // eq = none
   46dbc:	ret
   46dc0:	tbnz	w0, #22, 47bbc <aarch64_opcode_lookup@@Base+0x3cb4>
   46dc4:	mov	w8, #0x6b7                 	// #1719
   46dc8:	mov	w9, #0x6bb                 	// #1723
   46dcc:	csel	w0, w9, w8, eq  // eq = none
   46dd0:	ret
   46dd4:	mov	w8, #0x761                 	// #1889
   46dd8:	mov	w9, #0x74c                 	// #1868
   46ddc:	csel	w0, w9, w8, eq  // eq = none
   46de0:	ret
   46de4:	tbnz	w0, #22, 47bcc <aarch64_opcode_lookup@@Base+0x3cc4>
   46de8:	mov	w8, #0x643                 	// #1603
   46dec:	mov	w9, #0x647                 	// #1607
   46df0:	csel	w0, w9, w8, eq  // eq = none
   46df4:	ret
   46df8:	mov	w8, #0x2f4                 	// #756
   46dfc:	mov	w9, #0x2ef                 	// #751
   46e00:	csel	w0, w9, w8, eq  // eq = none
   46e04:	ret
   46e08:	tbnz	w0, #22, 47bdc <aarch64_opcode_lookup@@Base+0x3cd4>
   46e0c:	mov	w8, #0x644                 	// #1604
   46e10:	mov	w9, #0x640                 	// #1600
   46e14:	csel	w0, w9, w8, eq  // eq = none
   46e18:	ret
   46e1c:	tbnz	w0, #22, 47bec <aarch64_opcode_lookup@@Base+0x3ce4>
   46e20:	mov	w8, #0x645                 	// #1605
   46e24:	mov	w9, #0x641                 	// #1601
   46e28:	csel	w0, w9, w8, eq  // eq = none
   46e2c:	ret
   46e30:	tst	w0, #0x800000
   46e34:	mov	w8, #0x610                 	// #1552
   46e38:	mov	w9, #0x614                 	// #1556
   46e3c:	csel	w0, w9, w8, eq  // eq = none
   46e40:	ret
   46e44:	tbnz	w0, #30, 47bfc <aarch64_opcode_lookup@@Base+0x3cf4>
   46e48:	mov	w0, #0x613                 	// #1555
   46e4c:	ret
   46e50:	tbnz	w0, #22, 47c0c <aarch64_opcode_lookup@@Base+0x3d04>
   46e54:	mov	w8, #0x791                 	// #1937
   46e58:	mov	w9, #0x78d                 	// #1933
   46e5c:	csel	w0, w9, w8, eq  // eq = none
   46e60:	ret
   46e64:	tbnz	w0, #11, 47c1c <aarch64_opcode_lookup@@Base+0x3d14>
   46e68:	tst	w0, #0x800000
   46e6c:	mov	w8, #0x934                 	// #2356
   46e70:	mov	w9, #0x92f                 	// #2351
   46e74:	csel	w0, w9, w8, eq  // eq = none
   46e78:	ret
   46e7c:	tst	w0, #0x800000
   46e80:	mov	w8, #0x602                 	// #1538
   46e84:	mov	w9, #0x615                 	// #1557
   46e88:	csel	w0, w9, w8, eq  // eq = none
   46e8c:	ret
   46e90:	tbnz	w0, #17, 47fe0 <aarch64_opcode_lookup@@Base+0x40d8>
   46e94:	tbnz	w0, #18, 489b8 <aarch64_opcode_lookup@@Base+0x4ab0>
   46e98:	tbnz	w0, #19, 492d8 <aarch64_opcode_lookup@@Base+0x53d0>
   46e9c:	mov	w0, #0x799                 	// #1945
   46ea0:	ret
   46ea4:	tbnz	w0, #13, 47ffc <aarch64_opcode_lookup@@Base+0x40f4>
   46ea8:	tbnz	w0, #14, 489cc <aarch64_opcode_lookup@@Base+0x4ac4>
   46eac:	mov	w8, #0x2e                  	// #46
   46eb0:	cinc	w0, w8, ne  // ne = any
   46eb4:	ret
   46eb8:	tbnz	w0, #16, 4800c <aarch64_opcode_lookup@@Base+0x4104>
   46ebc:	tst	w0, #0x100000
   46ec0:	mov	w8, #0x507                 	// #1287
   46ec4:	mov	w9, #0x724                 	// #1828
   46ec8:	csel	w0, w9, w8, eq  // eq = none
   46ecc:	ret
   46ed0:	tbnz	w0, #11, 48014 <aarch64_opcode_lookup@@Base+0x410c>
   46ed4:	mov	w8, #0x8bb                 	// #2235
   46ed8:	mov	w9, #0x850                 	// #2128
   46edc:	csel	w0, w9, w8, eq  // eq = none
   46ee0:	ret
   46ee4:	mov	w8, #0x8cf                 	// #2255
   46ee8:	mov	w9, #0x84c                 	// #2124
   46eec:	csel	w0, w9, w8, eq  // eq = none
   46ef0:	ret
   46ef4:	tbnz	w0, #10, 48024 <aarch64_opcode_lookup@@Base+0x411c>
   46ef8:	tbnz	w0, #11, 489d8 <aarch64_opcode_lookup@@Base+0x4ad0>
   46efc:	tbnz	w0, #17, 492ec <aarch64_opcode_lookup@@Base+0x53e4>
   46f00:	tst	w0, #0x40000
   46f04:	mov	w8, #0x551                 	// #1361
   46f08:	mov	w9, #0x7d3                 	// #2003
   46f0c:	csel	w0, w9, w8, eq  // eq = none
   46f10:	ret
   46f14:	mov	w0, #0x811                 	// #2065
   46f18:	ret
   46f1c:	tbnz	w0, #18, 48038 <aarch64_opcode_lookup@@Base+0x4130>
   46f20:	tst	w0, #0x100000
   46f24:	tbnz	w0, #19, 489f0 <aarch64_opcode_lookup@@Base+0x4ae8>
   46f28:	mov	w8, #0x858                 	// #2136
   46f2c:	mov	w9, #0x8b2                 	// #2226
   46f30:	csel	w0, w9, w8, eq  // eq = none
   46f34:	ret
   46f38:	tbnz	w0, #17, 48054 <aarch64_opcode_lookup@@Base+0x414c>
   46f3c:	tst	w0, #0x80000
   46f40:	tbnz	w0, #18, 48a00 <aarch64_opcode_lookup@@Base+0x4af8>
   46f44:	mov	w8, #0x524                 	// #1316
   46f48:	mov	w9, #0x7dd                 	// #2013
   46f4c:	csel	w0, w9, w8, eq  // eq = none
   46f50:	ret
   46f54:	tbnz	w0, #11, 4806c <aarch64_opcode_lookup@@Base+0x4164>
   46f58:	mov	w8, #0x8be                 	// #2238
   46f5c:	mov	w9, #0x852                 	// #2130
   46f60:	csel	w0, w9, w8, eq  // eq = none
   46f64:	ret
   46f68:	tbnz	w0, #16, 4807c <aarch64_opcode_lookup@@Base+0x4174>
   46f6c:	tbnz	w0, #17, 48a10 <aarch64_opcode_lookup@@Base+0x4b08>
   46f70:	tst	w0, #0x100000
   46f74:	tbnz	w0, #18, 492f4 <aarch64_opcode_lookup@@Base+0x53ec>
   46f78:	mov	w8, #0x566                 	// #1382
   46f7c:	mov	w9, #0x560                 	// #1376
   46f80:	csel	w0, w9, w8, eq  // eq = none
   46f84:	ret
   46f88:	tbnz	w0, #11, 48098 <aarch64_opcode_lookup@@Base+0x4190>
   46f8c:	tst	w0, #0x1000
   46f90:	mov	w8, #0x86f                 	// #2159
   46f94:	mov	w9, #0x88b                 	// #2187
   46f98:	csel	w0, w9, w8, eq  // eq = none
   46f9c:	ret
   46fa0:	tst	w0, #0x8000
   46fa4:	mov	w8, #0x96d                 	// #2413
   46fa8:	mov	w9, #0x12c                 	// #300
   46fac:	csel	w0, w9, w8, eq  // eq = none
   46fb0:	ret
   46fb4:	tst	w0, #0x2000
   46fb8:	mov	w8, #0x7e0                 	// #2016
   46fbc:	cinc	w0, w8, ne  // ne = any
   46fc0:	ret
   46fc4:	tbnz	w0, #11, 480b0 <aarch64_opcode_lookup@@Base+0x41a8>
   46fc8:	tst	w0, #0x1000
   46fcc:	mov	w8, #0x7bb                 	// #1979
   46fd0:	mov	w9, #0x797                 	// #1943
   46fd4:	csel	w0, w9, w8, eq  // eq = none
   46fd8:	ret
   46fdc:	tbnz	w0, #11, 480b8 <aarch64_opcode_lookup@@Base+0x41b0>
   46fe0:	mov	w0, #0x5c1                 	// #1473
   46fe4:	ret
   46fe8:	tbnz	w0, #11, 480cc <aarch64_opcode_lookup@@Base+0x41c4>
   46fec:	mov	w0, #0x914                 	// #2324
   46ff0:	ret
   46ff4:	tst	w0, #0x800
   46ff8:	mov	w8, #0x8bc                 	// #2236
   46ffc:	mov	w9, #0x810                 	// #2064
   47000:	csel	w0, w9, w8, eq  // eq = none
   47004:	ret
   47008:	tbnz	w0, #16, 480e4 <aarch64_opcode_lookup@@Base+0x41dc>
   4700c:	tbnz	w0, #19, 48a28 <aarch64_opcode_lookup@@Base+0x4b20>
   47010:	mov	w0, #0x6ff                 	// #1791
   47014:	ret
   47018:	tst	w0, #0x400
   4701c:	mov	w8, #0x5d2                 	// #1490
   47020:	mov	w9, #0x5d5                 	// #1493
   47024:	csel	w0, w9, w8, eq  // eq = none
   47028:	ret
   4702c:	tst	w0, #0x10000
   47030:	mov	w8, #0x81c                 	// #2076
   47034:	mov	w9, #0x81a                 	// #2074
   47038:	csel	w0, w9, w8, eq  // eq = none
   4703c:	ret
   47040:	tbnz	w0, #11, 480fc <aarch64_opcode_lookup@@Base+0x41f4>
   47044:	tst	w0, #0x1000
   47048:	mov	w8, #0x89b                 	// #2203
   4704c:	mov	w9, #0x83f                 	// #2111
   47050:	csel	w0, w9, w8, eq  // eq = none
   47054:	ret
   47058:	tbnz	w0, #11, 48104 <aarch64_opcode_lookup@@Base+0x41fc>
   4705c:	tst	w0, #0x1000
   47060:	mov	w8, #0x91e                 	// #2334
   47064:	mov	w9, #0x8b7                 	// #2231
   47068:	csel	w0, w9, w8, eq  // eq = none
   4706c:	ret
   47070:	tst	w0, #0x40000
   47074:	mov	w8, #0x746                 	// #1862
   47078:	mov	w9, #0x722                 	// #1826
   4707c:	csel	w0, w9, w8, eq  // eq = none
   47080:	ret
   47084:	mov	w8, #0x912                 	// #2322
   47088:	mov	w9, #0x54b                 	// #1355
   4708c:	csel	w0, w9, w8, eq  // eq = none
   47090:	ret
   47094:	tbnz	w0, #17, 4810c <aarch64_opcode_lookup@@Base+0x4204>
   47098:	tbnz	w0, #18, 48a44 <aarch64_opcode_lookup@@Base+0x4b3c>
   4709c:	tbnz	w0, #19, 49304 <aarch64_opcode_lookup@@Base+0x53fc>
   470a0:	tst	w0, #0x100000
   470a4:	mov	w8, #0x802                 	// #2050
   470a8:	mov	w9, #0x900                 	// #2304
   470ac:	csel	w0, w9, w8, eq  // eq = none
   470b0:	ret
   470b4:	tbnz	w0, #12, 48114 <aarch64_opcode_lookup@@Base+0x420c>
   470b8:	tst	w0, #0x400
   470bc:	mov	w8, #0x8cc                 	// #2252
   470c0:	cinc	w0, w8, ne  // ne = any
   470c4:	ret
   470c8:	tbnz	w0, #17, 48128 <aarch64_opcode_lookup@@Base+0x4220>
   470cc:	tbnz	w0, #18, 48a58 <aarch64_opcode_lookup@@Base+0x4b50>
   470d0:	tbnz	w0, #19, 4930c <aarch64_opcode_lookup@@Base+0x5404>
   470d4:	tst	w0, #0x100000
   470d8:	mov	w8, #0x7ab                 	// #1963
   470dc:	mov	w9, #0x5ba                 	// #1466
   470e0:	csel	w0, w9, w8, eq  // eq = none
   470e4:	ret
   470e8:	tbnz	w0, #11, 48144 <aarch64_opcode_lookup@@Base+0x423c>
   470ec:	mov	w8, #0x85a                 	// #2138
   470f0:	mov	w9, #0x905                 	// #2309
   470f4:	csel	w0, w9, w8, eq  // eq = none
   470f8:	ret
   470fc:	tbnz	w0, #13, 48154 <aarch64_opcode_lookup@@Base+0x424c>
   47100:	mov	w8, #0x115                 	// #277
   47104:	mov	w9, #0x10e                 	// #270
   47108:	csel	w0, w9, w8, eq  // eq = none
   4710c:	ret
   47110:	mov	w0, #0x8ca                 	// #2250
   47114:	ret
   47118:	tbnz	w0, #30, 48164 <aarch64_opcode_lookup@@Base+0x425c>
   4711c:	mov	w0, #0x509                 	// #1289
   47120:	ret
   47124:	tst	w0, #0x8000
   47128:	mov	w8, #0x96f                 	// #2415
   4712c:	mov	w9, #0x97                  	// #151
   47130:	csel	w0, w9, w8, eq  // eq = none
   47134:	ret
   47138:	mov	w0, #0x808                 	// #2056
   4713c:	ret
   47140:	tbnz	w0, #10, 48174 <aarch64_opcode_lookup@@Base+0x426c>
   47144:	tbnz	w0, #11, 48a68 <aarch64_opcode_lookup@@Base+0x4b60>
   47148:	mov	w8, #0x90c                 	// #2316
   4714c:	cinc	w0, w8, ne  // ne = any
   47150:	ret
   47154:	tbnz	w0, #11, 48184 <aarch64_opcode_lookup@@Base+0x427c>
   47158:	mov	w8, #0x857                 	// #2135
   4715c:	mov	w9, #0x8a9                 	// #2217
   47160:	csel	w0, w9, w8, eq  // eq = none
   47164:	ret
   47168:	tbnz	w0, #11, 48194 <aarch64_opcode_lookup@@Base+0x428c>
   4716c:	mov	w8, #0x868                 	// #2152
   47170:	mov	w9, #0x862                 	// #2146
   47174:	csel	w0, w9, w8, eq  // eq = none
   47178:	ret
   4717c:	tbnz	w0, #11, 481a4 <aarch64_opcode_lookup@@Base+0x429c>
   47180:	tst	w0, #0x1000
   47184:	mov	w8, #0x897                 	// #2199
   47188:	mov	w9, #0x87a                 	// #2170
   4718c:	csel	w0, w9, w8, eq  // eq = none
   47190:	ret
   47194:	tbnz	w0, #11, 481ac <aarch64_opcode_lookup@@Base+0x42a4>
   47198:	mov	w8, #0x8f6                 	// #2294
   4719c:	mov	w9, #0x8a7                 	// #2215
   471a0:	csel	w0, w9, w8, eq  // eq = none
   471a4:	ret
   471a8:	tbnz	w0, #17, 481bc <aarch64_opcode_lookup@@Base+0x42b4>
   471ac:	tbnz	w0, #18, 48a74 <aarch64_opcode_lookup@@Base+0x4b6c>
   471b0:	tst	w0, #0x10
   471b4:	mov	w8, #0x573                 	// #1395
   471b8:	cinc	w0, w8, eq  // eq = none
   471bc:	ret
   471c0:	tbnz	w0, #11, 481c8 <aarch64_opcode_lookup@@Base+0x42c0>
   471c4:	mov	w8, #0x8c7                 	// #2247
   471c8:	mov	w9, #0x801                 	// #2049
   471cc:	csel	w0, w9, w8, eq  // eq = none
   471d0:	ret
   471d4:	tbnz	w0, #13, 481d8 <aarch64_opcode_lookup@@Base+0x42d0>
   471d8:	tbnz	w0, #14, 48a7c <aarch64_opcode_lookup@@Base+0x4b74>
   471dc:	mov	w0, #0xa3                  	// #163
   471e0:	ret
   471e4:	tbnz	w0, #17, 481f0 <aarch64_opcode_lookup@@Base+0x42e8>
   471e8:	tst	w0, #0x80000
   471ec:	tbnz	w0, #18, 48a90 <aarch64_opcode_lookup@@Base+0x4b88>
   471f0:	mov	w8, #0x520                 	// #1312
   471f4:	mov	w9, #0x546                 	// #1350
   471f8:	csel	w0, w9, w8, eq  // eq = none
   471fc:	ret
   47200:	tbnz	w0, #18, 48208 <aarch64_opcode_lookup@@Base+0x4300>
   47204:	tbnz	w0, #19, 48aa0 <aarch64_opcode_lookup@@Base+0x4b98>
   47208:	tst	w0, #0x40000000
   4720c:	tbnz	w0, #20, 49324 <aarch64_opcode_lookup@@Base+0x541c>
   47210:	mov	w8, #0x8fd                 	// #2301
   47214:	mov	w9, #0x6c2                 	// #1730
   47218:	csel	w0, w9, w8, eq  // eq = none
   4721c:	ret
   47220:	tbnz	w0, #10, 48224 <aarch64_opcode_lookup@@Base+0x431c>
   47224:	tst	w0, #0x800
   47228:	mov	w8, #0x590                 	// #1424
   4722c:	mov	w9, #0x5c8                 	// #1480
   47230:	csel	w0, w9, w8, eq  // eq = none
   47234:	ret
   47238:	tbnz	w0, #11, 4822c <aarch64_opcode_lookup@@Base+0x4324>
   4723c:	tbnz	w0, #20, 48aac <aarch64_opcode_lookup@@Base+0x4ba4>
   47240:	tbnz	w0, #22, 49334 <aarch64_opcode_lookup@@Base+0x542c>
   47244:	mov	w0, #0x7d6                 	// #2006
   47248:	ret
   4724c:	tbnz	w0, #11, 48238 <aarch64_opcode_lookup@@Base+0x4330>
   47250:	tbnz	w0, #12, 48ab8 <aarch64_opcode_lookup@@Base+0x4bb0>
   47254:	tbnz	w0, #22, 49348 <aarch64_opcode_lookup@@Base+0x5440>
   47258:	mov	w8, #0x554                 	// #1364
   4725c:	mov	w9, #0x54c                 	// #1356
   47260:	csel	w0, w9, w8, eq  // eq = none
   47264:	ret
   47268:	tst	w0, #0x800000
   4726c:	mov	w8, #0x13a                 	// #314
   47270:	mov	w9, #0x12e                 	// #302
   47274:	csel	w0, w9, w8, eq  // eq = none
   47278:	ret
   4727c:	tst	w0, #0x2000
   47280:	mov	w8, #0x7e2                 	// #2018
   47284:	cinc	w0, w8, ne  // ne = any
   47288:	ret
   4728c:	tbnz	w0, #18, 48250 <aarch64_opcode_lookup@@Base+0x4348>
   47290:	tst	w0, #0x80000
   47294:	mov	w8, #0x7b7                 	// #1975
   47298:	mov	w9, #0x79a                 	// #1946
   4729c:	csel	w0, w9, w8, eq  // eq = none
   472a0:	ret
   472a4:	mov	w8, #0x10b                 	// #267
   472a8:	mov	w9, #0x108                 	// #264
   472ac:	csel	w0, w9, w8, eq  // eq = none
   472b0:	ret
   472b4:	tbnz	w0, #13, 48258 <aarch64_opcode_lookup@@Base+0x4350>
   472b8:	tbnz	w0, #14, 48ad0 <aarch64_opcode_lookup@@Base+0x4bc8>
   472bc:	tst	w0, #0x800000
   472c0:	tbnz	w0, #22, 49358 <aarch64_opcode_lookup@@Base+0x5450>
   472c4:	mov	w8, #0x13d                 	// #317
   472c8:	mov	w9, #0x131                 	// #305
   472cc:	csel	w0, w9, w8, eq  // eq = none
   472d0:	ret
   472d4:	tst	w0, #0x100000
   472d8:	mov	w8, #0x522                 	// #1314
   472dc:	mov	w9, #0x5da                 	// #1498
   472e0:	csel	w0, w9, w8, eq  // eq = none
   472e4:	ret
   472e8:	tbnz	w0, #30, 4826c <aarch64_opcode_lookup@@Base+0x4364>
   472ec:	tst	w0, #0x800
   472f0:	mov	w8, #0x6bf                 	// #1727
   472f4:	mov	w9, #0x6c5                 	// #1733
   472f8:	csel	w0, w9, w8, eq  // eq = none
   472fc:	ret
   47300:	tbnz	w0, #22, 4827c <aarch64_opcode_lookup@@Base+0x4374>
   47304:	mov	w0, #0x98                  	// #152
   47308:	ret
   4730c:	mov	w8, #0x954                 	// #2388
   47310:	mov	w9, #0x94d                 	// #2381
   47314:	csel	w0, w9, w8, ge  // ge = tcont
   47318:	ret
   4731c:	tbnz	w0, #17, 48468 <aarch64_opcode_lookup@@Base+0x4560>
   47320:	tbnz	w0, #18, 48e98 <aarch64_opcode_lookup@@Base+0x4f90>
   47324:	tst	w0, #0x100000
   47328:	tbnz	w0, #19, 49644 <aarch64_opcode_lookup@@Base+0x573c>
   4732c:	mov	w8, #0x315                 	// #789
   47330:	mov	w9, #0x301                 	// #769
   47334:	csel	w0, w9, w8, eq  // eq = none
   47338:	ret
   4733c:	mov	w0, #0x950                 	// #2384
   47340:	ret
   47344:	tbnz	w0, #29, 48474 <aarch64_opcode_lookup@@Base+0x456c>
   47348:	tbnz	w0, #30, 48ea0 <aarch64_opcode_lookup@@Base+0x4f98>
   4734c:	mov	w0, #0x44                  	// #68
   47350:	ret
   47354:	mov	w8, #0x955                 	// #2389
   47358:	mov	w9, #0x94e                 	// #2382
   4735c:	csel	w0, w9, w8, ge  // ge = tcont
   47360:	ret
   47364:	tbnz	w0, #14, 48484 <aarch64_opcode_lookup@@Base+0x457c>
   47368:	mov	w8, #0x50                  	// #80
   4736c:	cinc	w0, w8, ne  // ne = any
   47370:	ret
   47374:	tbnz	w0, #23, 48490 <aarch64_opcode_lookup@@Base+0x4588>
   47378:	mov	w0, #0x5a3                 	// #1443
   4737c:	ret
   47380:	tbnz	w0, #29, 484a0 <aarch64_opcode_lookup@@Base+0x4598>
   47384:	tst	w0, #0x40000000
   47388:	mov	w8, #0x1e2                 	// #482
   4738c:	mov	w9, #0x357                 	// #855
   47390:	csel	w0, w9, w8, eq  // eq = none
   47394:	ret
   47398:	tbnz	w0, #23, 484a8 <aarch64_opcode_lookup@@Base+0x45a0>
   4739c:	tbnz	w0, #29, 48eb4 <aarch64_opcode_lookup@@Base+0x4fac>
   473a0:	cmp	w0, #0x0
   473a4:	mov	w8, #0x933                 	// #2355
   473a8:	mov	w9, #0x123                 	// #291
   473ac:	csel	w0, w9, w8, ge  // ge = tcont
   473b0:	ret
   473b4:	tst	w0, #0x10000
   473b8:	mov	w8, #0x2b8                 	// #696
   473bc:	mov	w9, #0x2b0                 	// #688
   473c0:	csel	w0, w9, w8, eq  // eq = none
   473c4:	ret
   473c8:	tbnz	w0, #15, 484bc <aarch64_opcode_lookup@@Base+0x45b4>
   473cc:	tbnz	w0, #22, 48ebc <aarch64_opcode_lookup@@Base+0x4fb4>
   473d0:	tbnz	w0, #23, 49654 <aarch64_opcode_lookup@@Base+0x574c>
   473d4:	tbnz	w0, #31, 49a9c <aarch64_opcode_lookup@@Base+0x5b94>
   473d8:	tst	w0, #0x40000000
   473dc:	mov	w8, #0x43d                 	// #1085
   473e0:	cinc	w0, w8, ne  // ne = any
   473e4:	ret
   473e8:	tbnz	w0, #23, 484d0 <aarch64_opcode_lookup@@Base+0x45c8>
   473ec:	tbnz	w0, #29, 48ed8 <aarch64_opcode_lookup@@Base+0x4fd0>
   473f0:	tbnz	w0, #31, 4984c <aarch64_opcode_lookup@@Base+0x5944>
   473f4:	tbnz	w0, #16, 49924 <aarch64_opcode_lookup@@Base+0x5a1c>
   473f8:	mov	w0, #0x25                  	// #37
   473fc:	ret
   47400:	tst	w0, #0x40000000
   47404:	mov	w8, #0x2c6                 	// #710
   47408:	mov	w9, #0x2d8                 	// #728
   4740c:	csel	w0, w9, w8, eq  // eq = none
   47410:	ret
   47414:	mov	w8, #0x14b                 	// #331
   47418:	mov	w9, #0x143                 	// #323
   4741c:	csel	w0, w9, w8, eq  // eq = none
   47420:	ret
   47424:	tst	w0, #0x20000000
   47428:	mov	w8, #0x200                 	// #512
   4742c:	mov	w9, #0x1e3                 	// #483
   47430:	csel	w0, w9, w8, eq  // eq = none
   47434:	ret
   47438:	mov	w0, #0x173                 	// #371
   4743c:	ret
   47440:	tbnz	w0, #23, 484f0 <aarch64_opcode_lookup@@Base+0x45e8>
   47444:	tbnz	w0, #29, 48ee4 <aarch64_opcode_lookup@@Base+0x4fdc>
   47448:	mov	w0, #0x125                 	// #293
   4744c:	ret
   47450:	tbnz	w0, #31, 48728 <aarch64_opcode_lookup@@Base+0x4820>
   47454:	tst	w0, #0x400
   47458:	mov	w8, #0x824                 	// #2084
   4745c:	mov	w9, #0x822                 	// #2082
   47460:	csel	w0, w9, w8, eq  // eq = none
   47464:	ret
   47468:	mov	w0, #0x239                 	// #569
   4746c:	ret
   47470:	mov	w8, #0x61f                 	// #1567
   47474:	mov	w9, #0x63d                 	// #1597
   47478:	csel	w0, w9, w8, eq  // eq = none
   4747c:	ret
   47480:	mov	w8, #0x46                  	// #70
   47484:	cinc	w0, w8, ne  // ne = any
   47488:	ret
   4748c:	mov	w0, #0x22b                 	// #555
   47490:	ret
   47494:	tbnz	w0, #14, 484fc <aarch64_opcode_lookup@@Base+0x45f4>
   47498:	tbnz	w0, #16, 48ef8 <aarch64_opcode_lookup@@Base+0x4ff0>
   4749c:	mov	w0, #0xd6                  	// #214
   474a0:	ret
   474a4:	tbnz	w0, #31, 48730 <aarch64_opcode_lookup@@Base+0x4828>
   474a8:	tst	w0, #0x400
   474ac:	mov	w8, #0x820                 	// #2080
   474b0:	mov	w9, #0x81e                 	// #2078
   474b4:	csel	w0, w9, w8, eq  // eq = none
   474b8:	ret
   474bc:	tbnz	w0, #16, 48508 <aarch64_opcode_lookup@@Base+0x4600>
   474c0:	mov	w0, #0x1e4                 	// #484
   474c4:	ret
   474c8:	mov	w0, #0x1ad                 	// #429
   474cc:	ret
   474d0:	tbnz	w0, #13, 48524 <aarch64_opcode_lookup@@Base+0x461c>
   474d4:	mov	w8, #0x169                 	// #361
   474d8:	mov	w9, #0x159                 	// #345
   474dc:	csel	w0, w9, w8, eq  // eq = none
   474e0:	ret
   474e4:	tbnz	w0, #31, 48738 <aarch64_opcode_lookup@@Base+0x4830>
   474e8:	tbnz	w0, #16, 48ad8 <aarch64_opcode_lookup@@Base+0x4bd0>
   474ec:	tst	w0, #0x20000
   474f0:	mov	w8, #0x977                 	// #2423
   474f4:	mov	w9, #0x815                 	// #2069
   474f8:	csel	w0, w9, w8, eq  // eq = none
   474fc:	ret
   47500:	tst	w0, #0x20000000
   47504:	tbnz	w0, #23, 48534 <aarch64_opcode_lookup@@Base+0x462c>
   47508:	mov	w8, #0x158                 	// #344
   4750c:	mov	w9, #0x127                 	// #295
   47510:	csel	w0, w9, w8, eq  // eq = none
   47514:	ret
   47518:	mov	w0, #0x225                 	// #549
   4751c:	ret
   47520:	tst	w0, #0x40000000
   47524:	mov	w8, #0x2bd                 	// #701
   47528:	mov	w9, #0x2c9                 	// #713
   4752c:	csel	w0, w9, w8, eq  // eq = none
   47530:	ret
   47534:	tbnz	w0, #22, 48544 <aarch64_opcode_lookup@@Base+0x463c>
   47538:	tbnz	w0, #23, 48f08 <aarch64_opcode_lookup@@Base+0x5000>
   4753c:	tbnz	w0, #31, 49854 <aarch64_opcode_lookup@@Base+0x594c>
   47540:	tst	w0, #0x40000000
   47544:	mov	w8, #0x449                 	// #1097
   47548:	cinc	w0, w8, ne  // ne = any
   4754c:	ret
   47550:	tst	w0, #0x20000000
   47554:	tbnz	w0, #16, 48560 <aarch64_opcode_lookup@@Base+0x4658>
   47558:	tbnz	w0, #19, 48f20 <aarch64_opcode_lookup@@Base+0x5018>
   4755c:	mov	w8, #0xf7                  	// #247
   47560:	mov	w9, #0xc4                  	// #196
   47564:	csel	w0, w9, w8, eq  // eq = none
   47568:	ret
   4756c:	mov	w0, #0x2dc                 	// #732
   47570:	ret
   47574:	mov	w8, #0x14c                 	// #332
   47578:	mov	w9, #0x144                 	// #324
   4757c:	csel	w0, w9, w8, eq  // eq = none
   47580:	ret
   47584:	tbnz	w0, #23, 48578 <aarch64_opcode_lookup@@Base+0x4670>
   47588:	mov	w0, #0x97d                 	// #2429
   4758c:	ret
   47590:	tbnz	w0, #31, 48740 <aarch64_opcode_lookup@@Base+0x4838>
   47594:	tst	w0, #0x1000
   47598:	tbnz	w0, #10, 48ae0 <aarch64_opcode_lookup@@Base+0x4bd8>
   4759c:	mov	w8, #0x8e0                 	// #2272
   475a0:	mov	w9, #0x863                 	// #2147
   475a4:	csel	w0, w9, w8, eq  // eq = none
   475a8:	ret
   475ac:	tst	w0, #0x40000000
   475b0:	mov	w8, #0x2bf                 	// #703
   475b4:	mov	w9, #0x2cd                 	// #717
   475b8:	csel	w0, w9, w8, eq  // eq = none
   475bc:	ret
   475c0:	tbnz	w0, #16, 48588 <aarch64_opcode_lookup@@Base+0x4680>
   475c4:	tst	w0, #0x20000000
   475c8:	mov	w8, #0x201                 	// #513
   475cc:	mov	w9, #0x1e5                 	// #485
   475d0:	csel	w0, w9, w8, eq  // eq = none
   475d4:	ret
   475d8:	tbnz	w0, #31, 48748 <aarch64_opcode_lookup@@Base+0x4840>
   475dc:	tst	w0, #0x1000
   475e0:	tbnz	w0, #10, 48af0 <aarch64_opcode_lookup@@Base+0x4be8>
   475e4:	mov	w8, #0x8e7                 	// #2279
   475e8:	mov	w9, #0x86a                 	// #2154
   475ec:	csel	w0, w9, w8, eq  // eq = none
   475f0:	ret
   475f4:	tst	w0, #0x800000
   475f8:	mov	w8, #0x766                 	// #1894
   475fc:	mov	w9, #0x751                 	// #1873
   47600:	csel	w0, w9, w8, eq  // eq = none
   47604:	ret
   47608:	mov	w8, #0x15a                 	// #346
   4760c:	mov	w9, #0x129                 	// #297
   47610:	csel	w0, w9, w8, eq  // eq = none
   47614:	ret
   47618:	mov	w0, #0x66b                 	// #1643
   4761c:	ret
   47620:	tbnz	w0, #31, 48750 <aarch64_opcode_lookup@@Base+0x4848>
   47624:	mov	w0, #0x95d                 	// #2397
   47628:	ret
   4762c:	tbnz	w0, #18, 485a8 <aarch64_opcode_lookup@@Base+0x46a0>
   47630:	mov	w0, #0x338                 	// #824
   47634:	ret
   47638:	tbnz	w0, #22, 485c0 <aarch64_opcode_lookup@@Base+0x46b8>
   4763c:	mov	w8, #0x4a                  	// #74
   47640:	mov	w9, #0x48                  	// #72
   47644:	csel	w0, w9, w8, eq  // eq = none
   47648:	ret
   4764c:	tbnz	w0, #14, 485d0 <aarch64_opcode_lookup@@Base+0x46c8>
   47650:	mov	w8, #0x52                  	// #82
   47654:	cinc	w0, w8, ne  // ne = any
   47658:	ret
   4765c:	tbnz	w0, #16, 485dc <aarch64_opcode_lookup@@Base+0x46d4>
   47660:	tbnz	w0, #19, 48f30 <aarch64_opcode_lookup@@Base+0x5028>
   47664:	tbnz	w0, #20, 4966c <aarch64_opcode_lookup@@Base+0x5764>
   47668:	tst	w0, #0x20000000
   4766c:	mov	w8, #0x20d                 	// #525
   47670:	mov	w9, #0x1ef                 	// #495
   47674:	csel	w0, w9, w8, eq  // eq = none
   47678:	ret
   4767c:	tbnz	w0, #23, 485f4 <aarch64_opcode_lookup@@Base+0x46ec>
   47680:	tst	w0, #0x20000000
   47684:	mov	w8, #0x15c                 	// #348
   47688:	mov	w9, #0x12b                 	// #299
   4768c:	csel	w0, w9, w8, eq  // eq = none
   47690:	ret
   47694:	tbnz	w0, #22, 485fc <aarch64_opcode_lookup@@Base+0x46f4>
   47698:	tbnz	w0, #23, 48f44 <aarch64_opcode_lookup@@Base+0x503c>
   4769c:	tbnz	w0, #31, 4985c <aarch64_opcode_lookup@@Base+0x5954>
   476a0:	tst	w0, #0x40000000
   476a4:	mov	w8, #0x455                 	// #1109
   476a8:	cinc	w0, w8, ne  // ne = any
   476ac:	ret
   476b0:	tbnz	w0, #16, 48618 <aarch64_opcode_lookup@@Base+0x4710>
   476b4:	tst	w0, #0x80000
   476b8:	mov	w8, #0xc6                  	// #198
   476bc:	cinc	w0, w8, ne  // ne = any
   476c0:	ret
   476c4:	mov	w8, #0x14d                 	// #333
   476c8:	mov	w9, #0x145                 	// #325
   476cc:	csel	w0, w9, w8, eq  // eq = none
   476d0:	ret
   476d4:	tbnz	w0, #16, 48628 <aarch64_opcode_lookup@@Base+0x4720>
   476d8:	tbnz	w0, #19, 48f5c <aarch64_opcode_lookup@@Base+0x5054>
   476dc:	tst	w0, #0x20000000
   476e0:	tbnz	w0, #20, 49680 <aarch64_opcode_lookup@@Base+0x5778>
   476e4:	mov	w8, #0x20f                 	// #527
   476e8:	mov	w9, #0x1f1                 	// #497
   476ec:	csel	w0, w9, w8, eq  // eq = none
   476f0:	ret
   476f4:	tbnz	w0, #23, 48644 <aarch64_opcode_lookup@@Base+0x473c>
   476f8:	tbnz	w0, #29, 48f70 <aarch64_opcode_lookup@@Base+0x5068>
   476fc:	tst	w0, #0x40000000
   47700:	mov	w8, #0x93a                 	// #2362
   47704:	mov	w9, #0x936                 	// #2358
   47708:	csel	w0, w9, w8, eq  // eq = none
   4770c:	ret
   47710:	tst	w0, #0x800000
   47714:	mov	w8, #0x244                 	// #580
   47718:	mov	w9, #0x23e                 	// #574
   4771c:	csel	w0, w9, w8, eq  // eq = none
   47720:	ret
   47724:	mov	w8, #0x6ae                 	// #1710
   47728:	mov	w9, #0x6b2                 	// #1714
   4772c:	csel	w0, w9, w8, eq  // eq = none
   47730:	ret
   47734:	tst	w0, #0x8000
   47738:	mov	w8, #0x228                 	// #552
   4773c:	mov	w9, #0x231                 	// #561
   47740:	csel	w0, w9, w8, eq  // eq = none
   47744:	ret
   47748:	tbnz	w0, #14, 4865c <aarch64_opcode_lookup@@Base+0x4754>
   4774c:	tbnz	w0, #16, 48f78 <aarch64_opcode_lookup@@Base+0x5070>
   47750:	tst	w0, #0x100000
   47754:	mov	w8, #0x21                  	// #33
   47758:	mov	w9, #0xd7                  	// #215
   4775c:	csel	w0, w9, w8, eq  // eq = none
   47760:	ret
   47764:	tbnz	w0, #31, 48764 <aarch64_opcode_lookup@@Base+0x485c>
   47768:	tst	w0, #0x400
   4776c:	mov	w8, #0x97a                 	// #2426
   47770:	cinc	w0, w8, eq  // eq = none
   47774:	ret
   47778:	tst	w0, #0x80000
   4777c:	mov	w8, #0x1f3                 	// #499
   47780:	cinc	w0, w8, ne  // ne = any
   47784:	ret
   47788:	tst	w0, #0x2000
   4778c:	mov	w8, #0x163                 	// #355
   47790:	mov	w9, #0x15b                 	// #347
   47794:	csel	w0, w9, w8, eq  // eq = none
   47798:	ret
   4779c:	tbnz	w0, #31, 4876c <aarch64_opcode_lookup@@Base+0x4864>
   477a0:	tst	w0, #0x10000
   477a4:	mov	w8, #0x814                 	// #2068
   477a8:	mov	w9, #0x816                 	// #2070
   477ac:	csel	w0, w9, w8, eq  // eq = none
   477b0:	ret
   477b4:	tst	w0, #0x20000000
   477b8:	tbnz	w0, #23, 48664 <aarch64_opcode_lookup@@Base+0x475c>
   477bc:	mov	w8, #0x160                 	// #352
   477c0:	mov	w9, #0x12d                 	// #301
   477c4:	csel	w0, w9, w8, eq  // eq = none
   477c8:	ret
   477cc:	tbnz	w0, #14, 48674 <aarch64_opcode_lookup@@Base+0x476c>
   477d0:	mov	w0, #0x232                 	// #562
   477d4:	ret
   477d8:	tst	w0, #0x40000000
   477dc:	mov	w8, #0x2c1                 	// #705
   477e0:	mov	w9, #0x2d6                 	// #726
   477e4:	csel	w0, w9, w8, eq  // eq = none
   477e8:	ret
   477ec:	tbnz	w0, #22, 48688 <aarch64_opcode_lookup@@Base+0x4780>
   477f0:	tbnz	w0, #23, 48f88 <aarch64_opcode_lookup@@Base+0x5080>
   477f4:	tbnz	w0, #31, 49864 <aarch64_opcode_lookup@@Base+0x595c>
   477f8:	tst	w0, #0x40000000
   477fc:	mov	w8, #0x461                 	// #1121
   47800:	cinc	w0, w8, ne  // ne = any
   47804:	ret
   47808:	tbnz	w0, #16, 486a4 <aarch64_opcode_lookup@@Base+0x479c>
   4780c:	tbnz	w0, #19, 48fa0 <aarch64_opcode_lookup@@Base+0x5098>
   47810:	tbnz	w0, #20, 4968c <aarch64_opcode_lookup@@Base+0x5784>
   47814:	tst	w0, #0x20000000
   47818:	mov	w8, #0xf9                  	// #249
   4781c:	mov	w9, #0xc8                  	// #200
   47820:	csel	w0, w9, w8, eq  // eq = none
   47824:	ret
   47828:	tst	w0, #0x4000
   4782c:	mov	w8, #0x14e                 	// #334
   47830:	mov	w9, #0x146                 	// #326
   47834:	csel	w0, w9, w8, eq  // eq = none
   47838:	ret
   4783c:	tbnz	w0, #31, 48774 <aarch64_opcode_lookup@@Base+0x486c>
   47840:	tst	w0, #0x1000
   47844:	tbnz	w0, #10, 48b00 <aarch64_opcode_lookup@@Base+0x4bf8>
   47848:	mov	w8, #0x8e1                 	// #2273
   4784c:	mov	w9, #0x864                 	// #2148
   47850:	csel	w0, w9, w8, eq  // eq = none
   47854:	ret
   47858:	mov	w0, #0x2c3                 	// #707
   4785c:	ret
   47860:	tbnz	w0, #16, 486bc <aarch64_opcode_lookup@@Base+0x47b4>
   47864:	tst	w0, #0x20000000
   47868:	tbnz	w0, #23, 48fb4 <aarch64_opcode_lookup@@Base+0x50ac>
   4786c:	mov	w8, #0x21e                 	// #542
   47870:	cinc	w0, w8, eq  // eq = none
   47874:	ret
   47878:	tbnz	w0, #31, 4877c <aarch64_opcode_lookup@@Base+0x4874>
   4787c:	tst	w0, #0x1000
   47880:	tbnz	w0, #10, 48b10 <aarch64_opcode_lookup@@Base+0x4c08>
   47884:	mov	w8, #0x8e8                 	// #2280
   47888:	mov	w9, #0x86b                 	// #2155
   4788c:	csel	w0, w9, w8, eq  // eq = none
   47890:	ret
   47894:	tbnz	w0, #23, 486cc <aarch64_opcode_lookup@@Base+0x47c4>
   47898:	mov	w0, #0x97c                 	// #2428
   4789c:	ret
   478a0:	mov	w8, #0x782                 	// #1922
   478a4:	mov	w9, #0x77e                 	// #1918
   478a8:	csel	w0, w9, w8, eq  // eq = none
   478ac:	ret
   478b0:	tbnz	w0, #23, 486dc <aarch64_opcode_lookup@@Base+0x47d4>
   478b4:	tst	w0, #0x20000000
   478b8:	mov	w8, #0x162                 	// #354
   478bc:	mov	w9, #0x12f                 	// #303
   478c0:	csel	w0, w9, w8, eq  // eq = none
   478c4:	ret
   478c8:	tbnz	w0, #31, 48784 <aarch64_opcode_lookup@@Base+0x487c>
   478cc:	tbnz	w0, #10, 48b20 <aarch64_opcode_lookup@@Base+0x4c18>
   478d0:	tbnz	w0, #12, 49368 <aarch64_opcode_lookup@@Base+0x5460>
   478d4:	mov	w0, #0x887                 	// #2183
   478d8:	ret
   478dc:	tbnz	w0, #31, 4878c <aarch64_opcode_lookup@@Base+0x4884>
   478e0:	mov	w0, #0x95e                 	// #2398
   478e4:	ret
   478e8:	mov	w0, #0x3a1                 	// #929
   478ec:	ret
   478f0:	tst	w0, #0x2000
   478f4:	mov	w8, #0x687                 	// #1671
   478f8:	mov	w9, #0x623                 	// #1571
   478fc:	csel	w0, w9, w8, eq  // eq = none
   47900:	ret
   47904:	mov	w0, #0x396                 	// #918
   47908:	ret
   4790c:	mov	w0, #0x38c                 	// #908
   47910:	ret
   47914:	tst	w0, #0x400000
   47918:	mov	w8, #0x4a7                 	// #1191
   4791c:	mov	w9, #0x2f0                 	// #752
   47920:	csel	w0, w9, w8, eq  // eq = none
   47924:	ret
   47928:	tst	w0, #0x2000
   4792c:	mov	w8, #0x69a                 	// #1690
   47930:	mov	w9, #0x636                 	// #1590
   47934:	csel	w0, w9, w8, eq  // eq = none
   47938:	ret
   4793c:	mov	w0, #0x639                 	// #1593
   47940:	ret
   47944:	mov	w0, #0x75f                 	// #1887
   47948:	ret
   4794c:	mov	w0, #0x6e5                 	// #1765
   47950:	ret
   47954:	tst	w0, #0x400000
   47958:	mov	w8, #0x6ed                 	// #1773
   4795c:	mov	w9, #0x664                 	// #1636
   47960:	csel	w0, w9, w8, eq  // eq = none
   47964:	ret
   47968:	mov	w8, #0x68f                 	// #1679
   4796c:	mov	w9, #0x683                 	// #1667
   47970:	csel	w0, w9, w8, eq  // eq = none
   47974:	ret
   47978:	mov	w8, #0x5f9                 	// #1529
   4797c:	mov	w9, #0x5e3                 	// #1507
   47980:	csel	w0, w9, w8, eq  // eq = none
   47984:	ret
   47988:	mov	w8, #0x678                 	// #1656
   4798c:	mov	w9, #0x663                 	// #1635
   47990:	csel	w0, w9, w8, eq  // eq = none
   47994:	ret
   47998:	mov	w8, #0x64a                 	// #1610
   4799c:	mov	w9, #0x64e                 	// #1614
   479a0:	csel	w0, w9, w8, eq  // eq = none
   479a4:	ret
   479a8:	mov	w8, #0x652                 	// #1618
   479ac:	mov	w9, #0x656                 	// #1622
   479b0:	csel	w0, w9, w8, eq  // eq = none
   479b4:	ret
   479b8:	mov	w8, #0x5f4                 	// #1524
   479bc:	mov	w9, #0x5e0                 	// #1504
   479c0:	csel	w0, w9, w8, eq  // eq = none
   479c4:	ret
   479c8:	mov	w8, #0x672                 	// #1650
   479cc:	mov	w9, #0x65f                 	// #1631
   479d0:	csel	w0, w9, w8, eq  // eq = none
   479d4:	ret
   479d8:	mov	w0, #0x63c                 	// #1596
   479dc:	ret
   479e0:	tst	w0, #0x200000
   479e4:	mov	w8, #0x6e6                 	// #1766
   479e8:	mov	w9, #0x61b                 	// #1563
   479ec:	csel	w0, w9, w8, eq  // eq = none
   479f0:	ret
   479f4:	mov	w8, #0x8c2                 	// #2242
   479f8:	mov	w9, #0x8bf                 	// #2239
   479fc:	csel	w0, w9, w8, eq  // eq = none
   47a00:	ret
   47a04:	mov	w0, #0x930                 	// #2352
   47a08:	ret
   47a0c:	mov	w0, #0x6a2                 	// #1698
   47a10:	ret
   47a14:	mov	w0, #0x3a2                 	// #930
   47a18:	ret
   47a1c:	tst	w0, #0x2000
   47a20:	mov	w8, #0x67b                 	// #1659
   47a24:	mov	w9, #0x617                 	// #1559
   47a28:	csel	w0, w9, w8, eq  // eq = none
   47a2c:	ret
   47a30:	mov	w0, #0x397                 	// #919
   47a34:	ret
   47a38:	mov	w0, #0x38d                 	// #909
   47a3c:	ret
   47a40:	tst	w0, #0x2000
   47a44:	mov	w8, #0x67f                 	// #1663
   47a48:	mov	w9, #0x619                 	// #1561
   47a4c:	csel	w0, w9, w8, eq  // eq = none
   47a50:	ret
   47a54:	mov	w0, #0x626                 	// #1574
   47a58:	ret
   47a5c:	mov	w0, #0x68c                 	// #1676
   47a60:	ret
   47a64:	mov	w0, #0x5f6                 	// #1526
   47a68:	ret
   47a6c:	mov	w0, #0x675                 	// #1653
   47a70:	ret
   47a74:	tst	w0, #0x400000
   47a78:	mov	w8, #0x5ed                 	// #1517
   47a7c:	mov	w9, #0x5ef                 	// #1519
   47a80:	csel	w0, w9, w8, eq  // eq = none
   47a84:	ret
   47a88:	mov	w0, #0x763                 	// #1891
   47a8c:	ret
   47a90:	mov	w8, #0x5ee                 	// #1518
   47a94:	mov	w9, #0x63e                 	// #1598
   47a98:	csel	w0, w9, w8, eq  // eq = none
   47a9c:	ret
   47aa0:	tbnz	w0, #22, 487a0 <aarch64_opcode_lookup@@Base+0x4898>
   47aa4:	mov	w8, #0x6b1                 	// #1713
   47aa8:	mov	w9, #0x6a4                 	// #1700
   47aac:	csel	w0, w9, w8, eq  // eq = none
   47ab0:	ret
   47ab4:	mov	w8, #0x5ec                 	// #1516
   47ab8:	mov	w9, #0x63a                 	// #1594
   47abc:	csel	w0, w9, w8, eq  // eq = none
   47ac0:	ret
   47ac4:	mov	w8, #0x759                 	// #1881
   47ac8:	mov	w9, #0x771                 	// #1905
   47acc:	csel	w0, w9, w8, eq  // eq = none
   47ad0:	ret
   47ad4:	mov	w8, #0x64d                 	// #1613
   47ad8:	mov	w9, #0x649                 	// #1609
   47adc:	csel	w0, w9, w8, eq  // eq = none
   47ae0:	ret
   47ae4:	mov	w8, #0x77f                 	// #1919
   47ae8:	mov	w9, #0x783                 	// #1923
   47aec:	csel	w0, w9, w8, eq  // eq = none
   47af0:	ret
   47af4:	mov	w8, #0x669                 	// #1641
   47af8:	mov	w9, #0x6a0                 	// #1696
   47afc:	csel	w0, w9, w8, eq  // eq = none
   47b00:	ret
   47b04:	mov	w0, #0x773                 	// #1907
   47b08:	ret
   47b0c:	tbnz	w0, #22, 487b0 <aarch64_opcode_lookup@@Base+0x48a8>
   47b10:	mov	w8, #0x6a9                 	// #1705
   47b14:	mov	w9, #0x6a5                 	// #1701
   47b18:	csel	w0, w9, w8, eq  // eq = none
   47b1c:	ret
   47b20:	mov	w8, #0x62c                 	// #1580
   47b24:	mov	w9, #0x629                 	// #1577
   47b28:	csel	w0, w9, w8, eq  // eq = none
   47b2c:	ret
   47b30:	mov	w8, #0x5f3                 	// #1523
   47b34:	mov	w9, #0x5df                 	// #1503
   47b38:	csel	w0, w9, w8, eq  // eq = none
   47b3c:	ret
   47b40:	mov	w8, #0x64c                 	// #1612
   47b44:	mov	w9, #0x648                 	// #1608
   47b48:	csel	w0, w9, w8, eq  // eq = none
   47b4c:	ret
   47b50:	mov	w0, #0x8c4                 	// #2244
   47b54:	ret
   47b58:	mov	w8, #0x670                 	// #1648
   47b5c:	mov	w9, #0x65d                 	// #1629
   47b60:	csel	w0, w9, w8, eq  // eq = none
   47b64:	ret
   47b68:	tst	w0, #0x800000
   47b6c:	tbnz	w0, #22, 487c0 <aarch64_opcode_lookup@@Base+0x48b8>
   47b70:	mov	w8, #0x790                 	// #1936
   47b74:	mov	w9, #0x794                 	// #1940
   47b78:	csel	w0, w9, w8, eq  // eq = none
   47b7c:	ret
   47b80:	mov	w8, #0x787                 	// #1927
   47b84:	mov	w9, #0x78b                 	// #1931
   47b88:	csel	w0, w9, w8, eq  // eq = none
   47b8c:	ret
   47b90:	tst	w0, #0x800000
   47b94:	tbnz	w0, #22, 487d0 <aarch64_opcode_lookup@@Base+0x48c8>
   47b98:	mov	w8, #0x778                 	// #1912
   47b9c:	mov	w9, #0x77c                 	// #1916
   47ba0:	csel	w0, w9, w8, eq  // eq = none
   47ba4:	ret
   47ba8:	tst	w0, #0x800000
   47bac:	mov	w8, #0x758                 	// #1880
   47bb0:	mov	w9, #0x76f                 	// #1903
   47bb4:	csel	w0, w9, w8, eq  // eq = none
   47bb8:	ret
   47bbc:	mov	w8, #0x64b                 	// #1611
   47bc0:	mov	w9, #0x64f                 	// #1615
   47bc4:	csel	w0, w9, w8, eq  // eq = none
   47bc8:	ret
   47bcc:	mov	w8, #0x653                 	// #1619
   47bd0:	mov	w9, #0x657                 	// #1623
   47bd4:	csel	w0, w9, w8, eq  // eq = none
   47bd8:	ret
   47bdc:	mov	w8, #0x654                 	// #1620
   47be0:	mov	w9, #0x650                 	// #1616
   47be4:	csel	w0, w9, w8, eq  // eq = none
   47be8:	ret
   47bec:	mov	w8, #0x655                 	// #1621
   47bf0:	mov	w9, #0x651                 	// #1617
   47bf4:	csel	w0, w9, w8, eq  // eq = none
   47bf8:	ret
   47bfc:	tst	w0, #0x200000
   47c00:	mov	w8, #0x627                 	// #1575
   47c04:	cinc	w0, w8, ne  // ne = any
   47c08:	ret
   47c0c:	mov	w8, #0x781                 	// #1921
   47c10:	mov	w9, #0x77d                 	// #1917
   47c14:	csel	w0, w9, w8, eq  // eq = none
   47c18:	ret
   47c1c:	mov	w0, #0x931                 	// #2353
   47c20:	ret
   47c24:	tbnz	w0, #18, 48b34 <aarch64_opcode_lookup@@Base+0x4c2c>
   47c28:	tbnz	w0, #19, 4937c <aarch64_opcode_lookup@@Base+0x5474>
   47c2c:	mov	w0, #0x725                 	// #1829
   47c30:	ret
   47c34:	tbnz	w0, #14, 48b3c <aarch64_opcode_lookup@@Base+0x4c34>
   47c38:	mov	w8, #0x30                  	// #48
   47c3c:	cinc	w0, w8, ne  // ne = any
   47c40:	ret
   47c44:	tst	w0, #0x100000
   47c48:	tbnz	w0, #16, 48b48 <aarch64_opcode_lookup@@Base+0x4c40>
   47c4c:	mov	w8, #0x6df                 	// #1759
   47c50:	mov	w9, #0x721                 	// #1825
   47c54:	csel	w0, w9, w8, eq  // eq = none
   47c58:	ret
   47c5c:	mov	w8, #0x906                 	// #2310
   47c60:	mov	w9, #0x8d1                 	// #2257
   47c64:	csel	w0, w9, w8, eq  // eq = none
   47c68:	ret
   47c6c:	tst	w0, #0x10
   47c70:	mov	w8, #0x71d                 	// #1821
   47c74:	mov	w9, #0x55c                 	// #1372
   47c78:	csel	w0, w9, w8, eq  // eq = none
   47c7c:	ret
   47c80:	tbnz	w0, #10, 48b58 <aarch64_opcode_lookup@@Base+0x4c50>
   47c84:	tst	w0, #0x800
   47c88:	mov	w8, #0x733                 	// #1843
   47c8c:	mov	w9, #0x731                 	// #1841
   47c90:	csel	w0, w9, w8, eq  // eq = none
   47c94:	ret
   47c98:	tbnz	w0, #10, 48b60 <aarch64_opcode_lookup@@Base+0x4c58>
   47c9c:	tbnz	w0, #11, 49390 <aarch64_opcode_lookup@@Base+0x5488>
   47ca0:	mov	w0, #0x967                 	// #2407
   47ca4:	ret
   47ca8:	tbnz	w0, #19, 48b6c <aarch64_opcode_lookup@@Base+0x4c64>
   47cac:	tbnz	w0, #20, 493a4 <aarch64_opcode_lookup@@Base+0x549c>
   47cb0:	mov	w0, #0x50d                 	// #1293
   47cb4:	ret
   47cb8:	tbnz	w0, #18, 48b84 <aarch64_opcode_lookup@@Base+0x4c7c>
   47cbc:	mov	w8, #0x540                 	// #1344
   47cc0:	mov	w9, #0x79f                 	// #1951
   47cc4:	csel	w0, w9, w8, eq  // eq = none
   47cc8:	ret
   47ccc:	mov	w8, #0x908                 	// #2312
   47cd0:	mov	w9, #0x8d3                 	// #2259
   47cd4:	csel	w0, w9, w8, eq  // eq = none
   47cd8:	ret
   47cdc:	mov	w0, #0x5c6                 	// #1478
   47ce0:	ret
   47ce4:	tbnz	w0, #12, 48b94 <aarch64_opcode_lookup@@Base+0x4c8c>
   47ce8:	tst	w0, #0x400000
   47cec:	mov	w8, #0x840                 	// #2112
   47cf0:	mov	w9, #0x91b                 	// #2331
   47cf4:	csel	w0, w9, w8, eq  // eq = none
   47cf8:	ret
   47cfc:	tst	w0, #0x800000
   47d00:	mov	w8, #0x134                 	// #308
   47d04:	mov	w9, #0x124                 	// #292
   47d08:	csel	w0, w9, w8, eq  // eq = none
   47d0c:	ret
   47d10:	tst	w0, #0x2000
   47d14:	mov	w8, #0x7a2                 	// #1954
   47d18:	cinc	w0, w8, ne  // ne = any
   47d1c:	ret
   47d20:	mov	w0, #0x745                 	// #1861
   47d24:	ret
   47d28:	tst	w0, #0x1000
   47d2c:	mov	w8, #0x5b4                 	// #1460
   47d30:	mov	w9, #0x5a7                 	// #1447
   47d34:	csel	w0, w9, w8, eq  // eq = none
   47d38:	ret
   47d3c:	tst	w0, #0x400000
   47d40:	mov	w8, #0x803                 	// #2051
   47d44:	mov	w9, #0x80e                 	// #2062
   47d48:	csel	w0, w9, w8, eq  // eq = none
   47d4c:	ret
   47d50:	tbnz	w0, #12, 48b9c <aarch64_opcode_lookup@@Base+0x4c94>
   47d54:	mov	w0, #0x8ba                 	// #2234
   47d58:	ret
   47d5c:	tbnz	w0, #22, 48bb4 <aarch64_opcode_lookup@@Base+0x4cac>
   47d60:	tst	w0, #0x800000
   47d64:	mov	w8, #0x708                 	// #1800
   47d68:	mov	w9, #0x4fe                 	// #1278
   47d6c:	csel	w0, w9, w8, eq  // eq = none
   47d70:	ret
   47d74:	mov	w0, #0x869                 	// #2153
   47d78:	ret
   47d7c:	mov	w8, #0x920                 	// #2336
   47d80:	mov	w9, #0x902                 	// #2306
   47d84:	csel	w0, w9, w8, eq  // eq = none
   47d88:	ret
   47d8c:	mov	w0, #0x728                 	// #1832
   47d90:	ret
   47d94:	mov	w0, #0x85c                 	// #2140
   47d98:	ret
   47d9c:	tbnz	w0, #12, 48bbc <aarch64_opcode_lookup@@Base+0x4cb4>
   47da0:	mov	w0, #0x84a                 	// #2122
   47da4:	ret
   47da8:	tbnz	w0, #20, 48bd0 <aarch64_opcode_lookup@@Base+0x4cc8>
   47dac:	tbnz	w0, #17, 493b8 <aarch64_opcode_lookup@@Base+0x54b0>
   47db0:	tbnz	w0, #18, 49934 <aarch64_opcode_lookup@@Base+0x5a2c>
   47db4:	tst	w0, #0x400000
   47db8:	mov	w8, #0x57b                 	// #1403
   47dbc:	mov	w9, #0x579                 	// #1401
   47dc0:	csel	w0, w9, w8, eq  // eq = none
   47dc4:	ret
   47dc8:	mov	w8, #0x848                 	// #2120
   47dcc:	mov	w9, #0x8b5                 	// #2229
   47dd0:	csel	w0, w9, w8, eq  // eq = none
   47dd4:	ret
   47dd8:	mov	w8, #0x117                 	// #279
   47ddc:	mov	w9, #0x10f                 	// #271
   47de0:	csel	w0, w9, w8, eq  // eq = none
   47de4:	ret
   47de8:	tbnz	w0, #12, 48be8 <aarch64_opcode_lookup@@Base+0x4ce0>
   47dec:	mov	w0, #0x8c9                 	// #2249
   47df0:	ret
   47df4:	tst	w0, #0x400000
   47df8:	mov	w8, #0x85d                 	// #2141
   47dfc:	cinc	w0, w8, ne  // ne = any
   47e00:	ret
   47e04:	tst	w0, #0x800000
   47e08:	mov	w8, #0x136                 	// #310
   47e0c:	mov	w9, #0x126                 	// #294
   47e10:	csel	w0, w9, w8, eq  // eq = none
   47e14:	ret
   47e18:	mov	w8, #0x87e                 	// #2174
   47e1c:	mov	w9, #0x7b1                 	// #1969
   47e20:	csel	w0, w9, w8, eq  // eq = none
   47e24:	ret
   47e28:	tbnz	w0, #11, 48c0c <aarch64_opcode_lookup@@Base+0x4d04>
   47e2c:	mov	w8, #0x7ea                 	// #2026
   47e30:	cinc	w0, w8, ne  // ne = any
   47e34:	ret
   47e38:	mov	w8, #0x844                 	// #2116
   47e3c:	mov	w9, #0x8a0                 	// #2208
   47e40:	csel	w0, w9, w8, eq  // eq = none
   47e44:	ret
   47e48:	mov	w8, #0x8e2                 	// #2274
   47e4c:	mov	w9, #0x8dc                 	// #2268
   47e50:	csel	w0, w9, w8, eq  // eq = none
   47e54:	ret
   47e58:	mov	w0, #0x512                 	// #1298
   47e5c:	ret
   47e60:	mov	w8, #0x95a                 	// #2394
   47e64:	mov	w9, #0x87d                 	// #2173
   47e68:	csel	w0, w9, w8, eq  // eq = none
   47e6c:	ret
   47e70:	mov	w8, #0x8f0                 	// #2288
   47e74:	mov	w9, #0x89e                 	// #2206
   47e78:	csel	w0, w9, w8, eq  // eq = none
   47e7c:	ret
   47e80:	tbnz	w0, #18, 48c18 <aarch64_opcode_lookup@@Base+0x4d10>
   47e84:	mov	w0, #0x56d                 	// #1389
   47e88:	ret
   47e8c:	tbnz	w0, #11, 48c2c <aarch64_opcode_lookup@@Base+0x4d24>
   47e90:	tst	w0, #0x1000
   47e94:	mov	w8, #0x8af                 	// #2223
   47e98:	mov	w9, #0x8ad                 	// #2221
   47e9c:	csel	w0, w9, w8, eq  // eq = none
   47ea0:	ret
   47ea4:	mov	w8, #0x846                 	// #2118
   47ea8:	mov	w9, #0x842                 	// #2114
   47eac:	csel	w0, w9, w8, eq  // eq = none
   47eb0:	ret
   47eb4:	mov	w8, #0x836                 	// #2102
   47eb8:	mov	w9, #0x894                 	// #2196
   47ebc:	csel	w0, w9, w8, eq  // eq = none
   47ec0:	ret
   47ec4:	mov	w0, #0x898                 	// #2200
   47ec8:	ret
   47ecc:	tbnz	w0, #14, 48c34 <aarch64_opcode_lookup@@Base+0x4d2c>
   47ed0:	tbnz	w0, #16, 493d0 <aarch64_opcode_lookup@@Base+0x54c8>
   47ed4:	mov	w0, #0xa4                  	// #164
   47ed8:	ret
   47edc:	tbnz	w0, #18, 48c4c <aarch64_opcode_lookup@@Base+0x4d44>
   47ee0:	tst	w0, #0x80000
   47ee4:	mov	w8, #0x51e                 	// #1310
   47ee8:	mov	w9, #0x5d9                 	// #1497
   47eec:	csel	w0, w9, w8, eq  // eq = none
   47ef0:	ret
   47ef4:	tbnz	w0, #19, 48c54 <aarch64_opcode_lookup@@Base+0x4d4c>
   47ef8:	tst	w0, #0x40000000
   47efc:	mov	w8, #0x8fc                 	// #2300
   47f00:	mov	w9, #0x6c9                 	// #1737
   47f04:	csel	w0, w9, w8, eq  // eq = none
   47f08:	ret
   47f0c:	mov	w0, #0x501                 	// #1281
   47f10:	ret
   47f14:	tbnz	w0, #22, 48c6c <aarch64_opcode_lookup@@Base+0x4d64>
   47f18:	mov	w0, #0x734                 	// #1844
   47f1c:	ret
   47f20:	tbnz	w0, #20, 48c80 <aarch64_opcode_lookup@@Base+0x4d78>
   47f24:	tbnz	w0, #22, 493e0 <aarch64_opcode_lookup@@Base+0x54d8>
   47f28:	mov	w8, #0x736                 	// #1846
   47f2c:	mov	w9, #0x72a                 	// #1834
   47f30:	csel	w0, w9, w8, eq  // eq = none
   47f34:	ret
   47f38:	mov	w0, #0x922                 	// #2338
   47f3c:	ret
   47f40:	mov	w8, #0x7a4                 	// #1956
   47f44:	cinc	w0, w8, ne  // ne = any
   47f48:	ret
   47f4c:	mov	w0, #0x7bc                 	// #1980
   47f50:	ret
   47f54:	mov	w8, #0x118                 	// #280
   47f58:	mov	w9, #0x110                 	// #272
   47f5c:	csel	w0, w9, w8, eq  // eq = none
   47f60:	ret
   47f64:	mov	w0, #0x548                 	// #1352
   47f68:	ret
   47f6c:	tst	w0, #0x400000
   47f70:	mov	w8, #0x860                 	// #2144
   47f74:	cinc	w0, w8, ne  // ne = any
   47f78:	ret
   47f7c:	mov	w0, #0x970                 	// #2416
   47f80:	ret
   47f84:	tst	w0, #0x10
   47f88:	mov	w8, #0x6d2                 	// #1746
   47f8c:	mov	w9, #0x6d5                 	// #1749
   47f90:	csel	w0, w9, w8, eq  // eq = none
   47f94:	ret
   47f98:	tst	w0, #0x200
   47f9c:	mov	w8, #0x6d3                 	// #1747
   47fa0:	mov	w9, #0x6d9                 	// #1753
   47fa4:	csel	w0, w9, w8, eq  // eq = none
   47fa8:	ret
   47fac:	tbnz	w0, #11, 48c94 <aarch64_opcode_lookup@@Base+0x4d8c>
   47fb0:	tst	w0, #0x400000
   47fb4:	tbnz	w0, #12, 493f0 <aarch64_opcode_lookup@@Base+0x54e8>
   47fb8:	mov	w8, #0x7b2                 	// #1970
   47fbc:	cinc	w0, w8, ne  // ne = any
   47fc0:	ret
   47fc4:	tbnz	w0, #12, 48ca8 <aarch64_opcode_lookup@@Base+0x4da0>
   47fc8:	mov	w8, #0x878                 	// #2168
   47fcc:	cinc	w0, w8, ne  // ne = any
   47fd0:	ret
   47fd4:	mov	w8, #0x88d                 	// #2189
   47fd8:	cinc	w0, w8, ne  // ne = any
   47fdc:	ret
   47fe0:	tbnz	w0, #18, 48cb4 <aarch64_opcode_lookup@@Base+0x4dac>
   47fe4:	tst	w0, #0x100000
   47fe8:	tbnz	w0, #19, 493fc <aarch64_opcode_lookup@@Base+0x54f4>
   47fec:	mov	w8, #0x7ba                 	// #1978
   47ff0:	mov	w9, #0x79b                 	// #1947
   47ff4:	csel	w0, w9, w8, eq  // eq = none
   47ff8:	ret
   47ffc:	tbnz	w0, #14, 48cbc <aarch64_opcode_lookup@@Base+0x4db4>
   48000:	mov	w8, #0x32                  	// #50
   48004:	cinc	w0, w8, ne  // ne = any
   48008:	ret
   4800c:	mov	w0, #0x7b9                 	// #1977
   48010:	ret
   48014:	mov	w8, #0x907                 	// #2311
   48018:	mov	w9, #0x8d2                 	// #2258
   4801c:	csel	w0, w9, w8, eq  // eq = none
   48020:	ret
   48024:	tst	w0, #0x20000
   48028:	mov	w8, #0x7c7                 	// #1991
   4802c:	mov	w9, #0x7d5                 	// #2005
   48030:	csel	w0, w9, w8, eq  // eq = none
   48034:	ret
   48038:	tbnz	w0, #19, 48cc8 <aarch64_opcode_lookup@@Base+0x4dc0>
   4803c:	tbnz	w0, #20, 4940c <aarch64_opcode_lookup@@Base+0x5504>
   48040:	tst	w0, #0x40000000
   48044:	mov	w8, #0x8b3                 	// #2227
   48048:	mov	w9, #0x8a2                 	// #2210
   4804c:	csel	w0, w9, w8, eq  // eq = none
   48050:	ret
   48054:	tbnz	w0, #18, 48cdc <aarch64_opcode_lookup@@Base+0x4dd4>
   48058:	tst	w0, #0x80000
   4805c:	mov	w8, #0x53f                 	// #1343
   48060:	mov	w9, #0x7de                 	// #2014
   48064:	csel	w0, w9, w8, eq  // eq = none
   48068:	ret
   4806c:	mov	w8, #0x909                 	// #2313
   48070:	mov	w9, #0x8d4                 	// #2260
   48074:	csel	w0, w9, w8, eq  // eq = none
   48078:	ret
   4807c:	tbnz	w0, #17, 48ce4 <aarch64_opcode_lookup@@Base+0x4ddc>
   48080:	tst	w0, #0x100000
   48084:	tbnz	w0, #18, 49414 <aarch64_opcode_lookup@@Base+0x550c>
   48088:	mov	w8, #0x5c3                 	// #1475
   4808c:	mov	w9, #0x5bf                 	// #1471
   48090:	csel	w0, w9, w8, eq  // eq = none
   48094:	ret
   48098:	tbnz	w0, #12, 48cf8 <aarch64_opcode_lookup@@Base+0x4df0>
   4809c:	tst	w0, #0x400000
   480a0:	mov	w8, #0x841                 	// #2113
   480a4:	mov	w9, #0x91c                 	// #2332
   480a8:	csel	w0, w9, w8, eq  // eq = none
   480ac:	ret
   480b0:	mov	w0, #0x7d9                 	// #2009
   480b4:	ret
   480b8:	tst	w0, #0x1000
   480bc:	mov	w8, #0x5be                 	// #1470
   480c0:	mov	w9, #0x5c7                 	// #1479
   480c4:	csel	w0, w9, w8, eq  // eq = none
   480c8:	ret
   480cc:	tst	w0, #0x800000
   480d0:	tbnz	w0, #22, 48d00 <aarch64_opcode_lookup@@Base+0x4df8>
   480d4:	mov	w8, #0x806                 	// #2054
   480d8:	mov	w9, #0x804                 	// #2052
   480dc:	csel	w0, w9, w8, eq  // eq = none
   480e0:	ret
   480e4:	tbnz	w0, #10, 48d10 <aarch64_opcode_lookup@@Base+0x4e08>
   480e8:	tst	w0, #0x1000
   480ec:	mov	w8, #0x705                 	// #1797
   480f0:	mov	w9, #0x701                 	// #1793
   480f4:	csel	w0, w9, w8, eq  // eq = none
   480f8:	ret
   480fc:	mov	w0, #0x8e6                 	// #2278
   48100:	ret
   48104:	mov	w0, #0x903                 	// #2307
   48108:	ret
   4810c:	mov	w0, #0x8d9                 	// #2265
   48110:	ret
   48114:	tst	w0, #0x10000
   48118:	mov	w8, #0x873                 	// #2163
   4811c:	mov	w9, #0x807                 	// #2055
   48120:	csel	w0, w9, w8, eq  // eq = none
   48124:	ret
   48128:	tbnz	w0, #18, 48d18 <aarch64_opcode_lookup@@Base+0x4e10>
   4812c:	tst	w0, #0x100000
   48130:	tbnz	w0, #19, 49424 <aarch64_opcode_lookup@@Base+0x551c>
   48134:	mov	w8, #0x7a8                 	// #1960
   48138:	mov	w9, #0x5bc                 	// #1468
   4813c:	csel	w0, w9, w8, eq  // eq = none
   48140:	ret
   48144:	mov	w8, #0x8cb                 	// #2251
   48148:	mov	w9, #0x901                 	// #2305
   4814c:	csel	w0, w9, w8, eq  // eq = none
   48150:	ret
   48154:	mov	w8, #0x119                 	// #281
   48158:	mov	w9, #0x111                 	// #273
   4815c:	csel	w0, w9, w8, eq  // eq = none
   48160:	ret
   48164:	tst	w0, #0x400000
   48168:	mov	w8, #0x8da                 	// #2266
   4816c:	cinc	w0, w8, ne  // ne = any
   48170:	ret
   48174:	tbnz	w0, #11, 48d28 <aarch64_opcode_lookup@@Base+0x4e20>
   48178:	mov	w8, #0x7e4                 	// #2020
   4817c:	cinc	w0, w8, ne  // ne = any
   48180:	ret
   48184:	mov	w8, #0x845                 	// #2117
   48188:	mov	w9, #0x8a1                 	// #2209
   4818c:	csel	w0, w9, w8, eq  // eq = none
   48190:	ret
   48194:	mov	w8, #0x8e5                 	// #2277
   48198:	mov	w9, #0x8df                 	// #2271
   4819c:	csel	w0, w9, w8, eq  // eq = none
   481a0:	ret
   481a4:	mov	w0, #0x881                 	// #2177
   481a8:	ret
   481ac:	mov	w8, #0x8f1                 	// #2289
   481b0:	mov	w9, #0x89f                 	// #2207
   481b4:	csel	w0, w9, w8, eq  // eq = none
   481b8:	ret
   481bc:	tbnz	w0, #18, 48d34 <aarch64_opcode_lookup@@Base+0x4e2c>
   481c0:	mov	w0, #0x575                 	// #1397
   481c4:	ret
   481c8:	mov	w8, #0x847                 	// #2119
   481cc:	mov	w9, #0x843                 	// #2115
   481d0:	csel	w0, w9, w8, eq  // eq = none
   481d4:	ret
   481d8:	tbnz	w0, #14, 48d48 <aarch64_opcode_lookup@@Base+0x4e40>
   481dc:	tst	w0, #0x100000
   481e0:	mov	w8, #0x1d                  	// #29
   481e4:	mov	w9, #0xa5                  	// #165
   481e8:	csel	w0, w9, w8, eq  // eq = none
   481ec:	ret
   481f0:	tbnz	w0, #18, 48d60 <aarch64_opcode_lookup@@Base+0x4e58>
   481f4:	tst	w0, #0x80000
   481f8:	mov	w8, #0x521                 	// #1313
   481fc:	mov	w9, #0x5db                 	// #1499
   48200:	csel	w0, w9, w8, eq  // eq = none
   48204:	ret
   48208:	tbnz	w0, #19, 48d68 <aarch64_opcode_lookup@@Base+0x4e60>
   4820c:	tst	w0, #0x40000000
   48210:	tbnz	w0, #20, 49434 <aarch64_opcode_lookup@@Base+0x552c>
   48214:	mov	w8, #0x8fe                 	// #2302
   48218:	mov	w9, #0x8f2                 	// #2290
   4821c:	csel	w0, w9, w8, eq  // eq = none
   48220:	ret
   48224:	mov	w0, #0x6cd                 	// #1741
   48228:	ret
   4822c:	tbnz	w0, #22, 48d80 <aarch64_opcode_lookup@@Base+0x4e78>
   48230:	mov	w0, #0x7c8                 	// #1992
   48234:	ret
   48238:	tbnz	w0, #20, 48d94 <aarch64_opcode_lookup@@Base+0x4e8c>
   4823c:	tbnz	w0, #22, 49444 <aarch64_opcode_lookup@@Base+0x553c>
   48240:	mov	w8, #0x7c9                 	// #1993
   48244:	mov	w9, #0x7bd                 	// #1981
   48248:	csel	w0, w9, w8, eq  // eq = none
   4824c:	ret
   48250:	mov	w0, #0x7da                 	// #2010
   48254:	ret
   48258:	tst	w0, #0x4000
   4825c:	mov	w8, #0x11a                 	// #282
   48260:	mov	w9, #0x112                 	// #274
   48264:	csel	w0, w9, w8, eq  // eq = none
   48268:	ret
   4826c:	tst	w0, #0x400000
   48270:	mov	w8, #0x8dd                 	// #2269
   48274:	cinc	w0, w8, ne  // ne = any
   48278:	ret
   4827c:	tst	w0, #0x800000
   48280:	mov	w8, #0x13c                 	// #316
   48284:	mov	w9, #0x130                 	// #304
   48288:	csel	w0, w9, w8, eq  // eq = none
   4828c:	ret
   48290:	tbnz	w0, #18, 48fc0 <aarch64_opcode_lookup@@Base+0x50b8>
   48294:	mov	w0, #0x303                 	// #771
   48298:	ret
   4829c:	tst	w0, #0x40000000
   482a0:	mov	w8, #0x5c                  	// #92
   482a4:	cinc	w0, w8, ne  // ne = any
   482a8:	ret
   482ac:	mov	w8, #0x54                  	// #84
   482b0:	cinc	w0, w8, ne  // ne = any
   482b4:	ret
   482b8:	tst	w0, #0x400000
   482bc:	mov	w8, #0x5a0                 	// #1440
   482c0:	cinc	w0, w8, ne  // ne = any
   482c4:	ret
   482c8:	mov	w0, #0x14f                 	// #335
   482cc:	ret
   482d0:	tbnz	w0, #22, 48fcc <aarch64_opcode_lookup@@Base+0x50c4>
   482d4:	tbnz	w0, #23, 496a0 <aarch64_opcode_lookup@@Base+0x5798>
   482d8:	tbnz	w0, #31, 49aa4 <aarch64_opcode_lookup@@Base+0x5b9c>
   482dc:	tst	w0, #0x40000000
   482e0:	mov	w8, #0x401                 	// #1025
   482e4:	cinc	w0, w8, ne  // ne = any
   482e8:	ret
   482ec:	tbnz	w0, #16, 48fe8 <aarch64_opcode_lookup@@Base+0x50e0>
   482f0:	mov	w0, #0xdb                  	// #219
   482f4:	ret
   482f8:	mov	w0, #0x150                 	// #336
   482fc:	ret
   48300:	tbnz	w0, #16, 48ff8 <aarch64_opcode_lookup@@Base+0x50f0>
   48304:	mov	w0, #0xd8                  	// #216
   48308:	ret
   4830c:	mov	w0, #0x202                 	// #514
   48310:	ret
   48314:	mov	w8, #0x16b                 	// #363
   48318:	mov	w9, #0x15d                 	// #349
   4831c:	csel	w0, w9, w8, eq  // eq = none
   48320:	ret
   48324:	mov	w0, #0x226                 	// #550
   48328:	ret
   4832c:	tst	w0, #0x40000000
   48330:	mov	w8, #0x2c5                 	// #709
   48334:	mov	w9, #0x2d7                 	// #727
   48338:	csel	w0, w9, w8, eq  // eq = none
   4833c:	ret
   48340:	tbnz	w0, #23, 49008 <aarch64_opcode_lookup@@Base+0x5100>
   48344:	tbnz	w0, #31, 4986c <aarch64_opcode_lookup@@Base+0x5964>
   48348:	tst	w0, #0x40000000
   4834c:	mov	w8, #0x420                 	// #1056
   48350:	mov	w9, #0x41d                 	// #1053
   48354:	csel	w0, w9, w8, eq  // eq = none
   48358:	ret
   4835c:	tst	w0, #0x20000000
   48360:	tbnz	w0, #19, 49020 <aarch64_opcode_lookup@@Base+0x5118>
   48364:	tbnz	w0, #23, 496b8 <aarch64_opcode_lookup@@Base+0x57b0>
   48368:	mov	w8, #0xe8                  	// #232
   4836c:	mov	w9, #0xb8                  	// #184
   48370:	csel	w0, w9, w8, eq  // eq = none
   48374:	ret
   48378:	tst	w0, #0x10000
   4837c:	mov	w8, #0x2ba                 	// #698
   48380:	mov	w9, #0x2b3                 	// #691
   48384:	csel	w0, w9, w8, eq  // eq = none
   48388:	ret
   4838c:	mov	w0, #0x2d9                 	// #729
   48390:	ret
   48394:	mov	w0, #0x1fd                 	// #509
   48398:	ret
   4839c:	tbnz	w0, #16, 49034 <aarch64_opcode_lookup@@Base+0x512c>
   483a0:	tbnz	w0, #18, 496c8 <aarch64_opcode_lookup@@Base+0x57c0>
   483a4:	tst	w0, #0x80000
   483a8:	mov	w8, #0x32d                 	// #813
   483ac:	mov	w9, #0x332                 	// #818
   483b0:	csel	w0, w9, w8, eq  // eq = none
   483b4:	ret
   483b8:	mov	w8, #0x5e                  	// #94
   483bc:	cinc	w0, w8, ne  // ne = any
   483c0:	ret
   483c4:	mov	w8, #0x56                  	// #86
   483c8:	cinc	w0, w8, ne  // ne = any
   483cc:	ret
   483d0:	mov	w0, #0x203                 	// #515
   483d4:	ret
   483d8:	tbnz	w0, #23, 4904c <aarch64_opcode_lookup@@Base+0x5144>
   483dc:	tbnz	w0, #31, 49874 <aarch64_opcode_lookup@@Base+0x596c>
   483e0:	tst	w0, #0x40000000
   483e4:	mov	w8, #0x42c                 	// #1068
   483e8:	mov	w9, #0x429                 	// #1065
   483ec:	csel	w0, w9, w8, eq  // eq = none
   483f0:	ret
   483f4:	tbnz	w0, #19, 49064 <aarch64_opcode_lookup@@Base+0x515c>
   483f8:	tbnz	w0, #20, 496d0 <aarch64_opcode_lookup@@Base+0x57c8>
   483fc:	tst	w0, #0x20000000
   48400:	tbnz	w0, #23, 49a40 <aarch64_opcode_lookup@@Base+0x5b38>
   48404:	mov	w8, #0xea                  	// #234
   48408:	mov	w9, #0xba                  	// #186
   4840c:	csel	w0, w9, w8, eq  // eq = none
   48410:	ret
   48414:	mov	w0, #0x2db                 	// #731
   48418:	ret
   4841c:	tbnz	w0, #23, 4907c <aarch64_opcode_lookup@@Base+0x5174>
   48420:	tbnz	w0, #31, 4987c <aarch64_opcode_lookup@@Base+0x5974>
   48424:	tst	w0, #0x40000000
   48428:	mov	w8, #0x438                 	// #1080
   4842c:	mov	w9, #0x435                 	// #1077
   48430:	csel	w0, w9, w8, eq  // eq = none
   48434:	ret
   48438:	tbnz	w0, #19, 49094 <aarch64_opcode_lookup@@Base+0x518c>
   4843c:	tbnz	w0, #20, 496e4 <aarch64_opcode_lookup@@Base+0x57dc>
   48440:	tst	w0, #0x20000000
   48444:	tbnz	w0, #23, 49a50 <aarch64_opcode_lookup@@Base+0x5b48>
   48448:	mov	w8, #0xec                  	// #236
   4844c:	mov	w9, #0xbc                  	// #188
   48450:	csel	w0, w9, w8, eq  // eq = none
   48454:	ret
   48458:	mov	w0, #0x14a                 	// #330
   4845c:	ret
   48460:	mov	w0, #0x1fe                 	// #510
   48464:	ret
   48468:	tbnz	w0, #18, 490ac <aarch64_opcode_lookup@@Base+0x51a4>
   4846c:	mov	w0, #0x305                 	// #773
   48470:	ret
   48474:	tst	w0, #0x40000000
   48478:	mov	w8, #0x60                  	// #96
   4847c:	cinc	w0, w8, ne  // ne = any
   48480:	ret
   48484:	mov	w8, #0x58                  	// #88
   48488:	cinc	w0, w8, ne  // ne = any
   4848c:	ret
   48490:	tst	w0, #0x400000
   48494:	mov	w8, #0x5a4                 	// #1444
   48498:	cinc	w0, w8, ne  // ne = any
   4849c:	ret
   484a0:	mov	w0, #0x1ff                 	// #511
   484a4:	ret
   484a8:	tst	w0, #0x20000000
   484ac:	mov	w8, #0x166                 	// #358
   484b0:	mov	w9, #0x133                 	// #307
   484b4:	csel	w0, w9, w8, eq  // eq = none
   484b8:	ret
   484bc:	tbnz	w0, #31, 491c4 <aarch64_opcode_lookup@@Base+0x52bc>
   484c0:	tst	w0, #0x40000000
   484c4:	mov	w8, #0x3be                 	// #958
   484c8:	cinc	w0, w8, ne  // ne = any
   484cc:	ret
   484d0:	tbnz	w0, #16, 490c0 <aarch64_opcode_lookup@@Base+0x51b8>
   484d4:	tbnz	w0, #19, 496ec <aarch64_opcode_lookup@@Base+0x57e4>
   484d8:	tst	w0, #0x20000000
   484dc:	tbnz	w0, #20, 49a60 <aarch64_opcode_lookup@@Base+0x5b58>
   484e0:	mov	w8, #0xf5                  	// #245
   484e4:	mov	w9, #0xc2                  	// #194
   484e8:	csel	w0, w9, w8, eq  // eq = none
   484ec:	ret
   484f0:	tbnz	w0, #29, 490d4 <aarch64_opcode_lookup@@Base+0x51cc>
   484f4:	mov	w0, #0x135                 	// #309
   484f8:	ret
   484fc:	tbnz	w0, #16, 490e8 <aarch64_opcode_lookup@@Base+0x51e0>
   48500:	mov	w0, #0xd9                  	// #217
   48504:	ret
   48508:	tst	w0, #0x20000000
   4850c:	tbnz	w0, #19, 490f8 <aarch64_opcode_lookup@@Base+0x51f0>
   48510:	tbnz	w0, #23, 49700 <aarch64_opcode_lookup@@Base+0x57f8>
   48514:	mov	w8, #0x205                 	// #517
   48518:	mov	w9, #0x1e7                 	// #487
   4851c:	csel	w0, w9, w8, eq  // eq = none
   48520:	ret
   48524:	mov	w8, #0x16f                 	// #367
   48528:	mov	w9, #0x161                 	// #353
   4852c:	csel	w0, w9, w8, eq  // eq = none
   48530:	ret
   48534:	mov	w8, #0x168                 	// #360
   48538:	mov	w9, #0x137                 	// #311
   4853c:	csel	w0, w9, w8, eq  // eq = none
   48540:	ret
   48544:	tbnz	w0, #23, 4910c <aarch64_opcode_lookup@@Base+0x5204>
   48548:	tbnz	w0, #31, 49884 <aarch64_opcode_lookup@@Base+0x597c>
   4854c:	tst	w0, #0x40000000
   48550:	mov	w8, #0x450                 	// #1104
   48554:	mov	w9, #0x44d                 	// #1101
   48558:	csel	w0, w9, w8, eq  // eq = none
   4855c:	ret
   48560:	tbnz	w0, #19, 49124 <aarch64_opcode_lookup@@Base+0x521c>
   48564:	tbnz	w0, #23, 49710 <aarch64_opcode_lookup@@Base+0x5808>
   48568:	mov	w8, #0xf0                  	// #240
   4856c:	mov	w9, #0xc0                  	// #192
   48570:	csel	w0, w9, w8, eq  // eq = none
   48574:	ret
   48578:	tst	w0, #0x40000000
   4857c:	mov	w8, #0x984                 	// #2436
   48580:	cinc	w0, w8, eq  // eq = none
   48584:	ret
   48588:	tbnz	w0, #19, 49138 <aarch64_opcode_lookup@@Base+0x5230>
   4858c:	tbnz	w0, #20, 49720 <aarch64_opcode_lookup@@Base+0x5818>
   48590:	tst	w0, #0x20000000
   48594:	tbnz	w0, #23, 49a6c <aarch64_opcode_lookup@@Base+0x5b64>
   48598:	mov	w8, #0x207                 	// #519
   4859c:	mov	w9, #0x1e9                 	// #489
   485a0:	csel	w0, w9, w8, eq  // eq = none
   485a4:	ret
   485a8:	tbnz	w0, #15, 49150 <aarch64_opcode_lookup@@Base+0x5248>
   485ac:	tst	w0, #0x10000
   485b0:	mov	w8, #0x343                 	// #835
   485b4:	mov	w9, #0x341                 	// #833
   485b8:	csel	w0, w9, w8, eq  // eq = none
   485bc:	ret
   485c0:	mov	w8, #0x4b                  	// #75
   485c4:	mov	w9, #0x49                  	// #73
   485c8:	csel	w0, w9, w8, eq  // eq = none
   485cc:	ret
   485d0:	mov	w8, #0x5a                  	// #90
   485d4:	cinc	w0, w8, ne  // ne = any
   485d8:	ret
   485dc:	tst	w0, #0x20000000
   485e0:	tbnz	w0, #19, 49158 <aarch64_opcode_lookup@@Base+0x5250>
   485e4:	mov	w8, #0x209                 	// #521
   485e8:	mov	w9, #0x1eb                 	// #491
   485ec:	csel	w0, w9, w8, eq  // eq = none
   485f0:	ret
   485f4:	mov	w0, #0x16a                 	// #362
   485f8:	ret
   485fc:	tbnz	w0, #23, 49168 <aarch64_opcode_lookup@@Base+0x5260>
   48600:	tbnz	w0, #31, 4988c <aarch64_opcode_lookup@@Base+0x5984>
   48604:	tst	w0, #0x40000000
   48608:	mov	w8, #0x45c                 	// #1116
   4860c:	mov	w9, #0x459                 	// #1113
   48610:	csel	w0, w9, w8, eq  // eq = none
   48614:	ret
   48618:	tst	w0, #0x20000000
   4861c:	mov	w8, #0x9e                  	// #158
   48620:	cinc	w0, w8, ne  // ne = any
   48624:	ret
   48628:	tst	w0, #0x20000000
   4862c:	tbnz	w0, #19, 49180 <aarch64_opcode_lookup@@Base+0x5278>
   48630:	tbnz	w0, #23, 49728 <aarch64_opcode_lookup@@Base+0x5820>
   48634:	mov	w8, #0x20b                 	// #523
   48638:	mov	w9, #0x1ed                 	// #493
   4863c:	csel	w0, w9, w8, eq  // eq = none
   48640:	ret
   48644:	tbnz	w0, #29, 49194 <aarch64_opcode_lookup@@Base+0x528c>
   48648:	tst	w0, #0x40000000
   4864c:	mov	w8, #0x93b                 	// #2363
   48650:	mov	w9, #0x937                 	// #2359
   48654:	csel	w0, w9, w8, eq  // eq = none
   48658:	ret
   4865c:	mov	w0, #0xda                  	// #218
   48660:	ret
   48664:	mov	w8, #0x16e                 	// #366
   48668:	mov	w9, #0x139                 	// #313
   4866c:	csel	w0, w9, w8, eq  // eq = none
   48670:	ret
   48674:	tst	w0, #0x800000
   48678:	mov	w8, #0x22f                 	// #559
   4867c:	mov	w9, #0x22d                 	// #557
   48680:	csel	w0, w9, w8, eq  // eq = none
   48684:	ret
   48688:	tbnz	w0, #23, 4919c <aarch64_opcode_lookup@@Base+0x5294>
   4868c:	tbnz	w0, #31, 49894 <aarch64_opcode_lookup@@Base+0x598c>
   48690:	tst	w0, #0x40000000
   48694:	mov	w8, #0x468                 	// #1128
   48698:	mov	w9, #0x465                 	// #1125
   4869c:	csel	w0, w9, w8, eq  // eq = none
   486a0:	ret
   486a4:	tbnz	w0, #19, 491b4 <aarch64_opcode_lookup@@Base+0x52ac>
   486a8:	tbnz	w0, #23, 49738 <aarch64_opcode_lookup@@Base+0x5830>
   486ac:	tst	w0, #0x20000000
   486b0:	mov	w8, #0xa0                  	// #160
   486b4:	cinc	w0, w8, ne  // ne = any
   486b8:	ret
   486bc:	tst	w0, #0x80000
   486c0:	mov	w8, #0x1fb                 	// #507
   486c4:	cinc	w0, w8, ne  // ne = any
   486c8:	ret
   486cc:	tst	w0, #0x40000000
   486d0:	mov	w8, #0x982                 	// #2434
   486d4:	cinc	w0, w8, eq  // eq = none
   486d8:	ret
   486dc:	mov	w0, #0x13b                 	// #315
   486e0:	ret
   486e4:	mov	w0, #0x6a3                 	// #1699
   486e8:	ret
   486ec:	mov	w0, #0x679                 	// #1657
   486f0:	ret
   486f4:	tst	w0, #0x100000
   486f8:	mov	w8, #0x786                 	// #1926
   486fc:	mov	w9, #0x753                 	// #1875
   48700:	csel	w0, w9, w8, eq  // eq = none
   48704:	ret
   48708:	mov	w8, #0x5fb                 	// #1531
   4870c:	mov	w9, #0x5e6                 	// #1510
   48710:	csel	w0, w9, w8, eq  // eq = none
   48714:	ret
   48718:	mov	w8, #0x5fc                 	// #1532
   4871c:	mov	w9, #0x5e7                 	// #1511
   48720:	csel	w0, w9, w8, eq  // eq = none
   48724:	ret
   48728:	mov	w0, #0x779                 	// #1913
   4872c:	ret
   48730:	mov	w0, #0x75d                 	// #1885
   48734:	ret
   48738:	mov	w0, #0x75c                 	// #1884
   4873c:	ret
   48740:	mov	w0, #0x690                 	// #1680
   48744:	ret
   48748:	mov	w0, #0x5fd                 	// #1533
   4874c:	ret
   48750:	tst	w0, #0x100000
   48754:	mov	w8, #0x77a                 	// #1914
   48758:	mov	w9, #0x764                 	// #1892
   4875c:	csel	w0, w9, w8, eq  // eq = none
   48760:	ret
   48764:	mov	w0, #0x762                 	// #1890
   48768:	ret
   4876c:	mov	w0, #0x765                 	// #1893
   48770:	ret
   48774:	mov	w0, #0x68e                 	// #1678
   48778:	ret
   4877c:	mov	w0, #0x5f8                 	// #1528
   48780:	ret
   48784:	mov	w0, #0x677                 	// #1655
   48788:	ret
   4878c:	tst	w0, #0x100000
   48790:	mov	w8, #0x78a                 	// #1930
   48794:	mov	w9, #0x768                 	// #1896
   48798:	csel	w0, w9, w8, eq  // eq = none
   4879c:	ret
   487a0:	mov	w8, #0x6aa                 	// #1706
   487a4:	mov	w9, #0x6a6                 	// #1702
   487a8:	csel	w0, w9, w8, eq  // eq = none
   487ac:	ret
   487b0:	mov	w8, #0x6ab                 	// #1707
   487b4:	mov	w9, #0x6a7                 	// #1703
   487b8:	csel	w0, w9, w8, eq  // eq = none
   487bc:	ret
   487c0:	mov	w8, #0x780                 	// #1920
   487c4:	mov	w9, #0x784                 	// #1924
   487c8:	csel	w0, w9, w8, eq  // eq = none
   487cc:	ret
   487d0:	mov	w8, #0x788                 	// #1928
   487d4:	mov	w9, #0x78c                 	// #1932
   487d8:	csel	w0, w9, w8, eq  // eq = none
   487dc:	ret
   487e0:	tst	w0, #0x80000
   487e4:	mov	w8, #0x70e                 	// #1806
   487e8:	mov	w9, #0x717                 	// #1815
   487ec:	csel	w0, w9, w8, eq  // eq = none
   487f0:	ret
   487f4:	mov	w8, #0x34                  	// #52
   487f8:	cinc	w0, w8, ne  // ne = any
   487fc:	ret
   48800:	mov	w0, #0x6ce                 	// #1742
   48804:	ret
   48808:	tst	w0, #0x80000
   4880c:	mov	w8, #0x517                 	// #1303
   48810:	mov	w9, #0x513                 	// #1299
   48814:	csel	w0, w9, w8, eq  // eq = none
   48818:	ret
   4881c:	tbnz	w0, #11, 49454 <aarch64_opcode_lookup@@Base+0x554c>
   48820:	tst	w0, #0x1000
   48824:	mov	w8, #0x71e                 	// #1822
   48828:	mov	w9, #0x5ce                 	// #1486
   4882c:	csel	w0, w9, w8, eq  // eq = none
   48830:	ret
   48834:	tbnz	w0, #20, 4945c <aarch64_opcode_lookup@@Base+0x5554>
   48838:	mov	w0, #0x8a3                 	// #2211
   4883c:	ret
   48840:	mov	w8, #0x561                 	// #1377
   48844:	mov	w9, #0x7a0                 	// #1952
   48848:	csel	w0, w9, w8, eq  // eq = none
   4884c:	ret
   48850:	tbnz	w0, #17, 49470 <aarch64_opcode_lookup@@Base+0x5568>
   48854:	mov	w8, #0x59a                 	// #1434
   48858:	mov	w9, #0x5c2                 	// #1474
   4885c:	csel	w0, w9, w8, eq  // eq = none
   48860:	ret
   48864:	mov	w0, #0x7ee                 	// #2030
   48868:	ret
   4886c:	mov	w8, #0x50f                 	// #1295
   48870:	mov	w9, #0x6da                 	// #1754
   48874:	csel	w0, w9, w8, eq  // eq = none
   48878:	ret
   4887c:	mov	w8, #0x557                 	// #1367
   48880:	mov	w9, #0x71f                 	// #1823
   48884:	csel	w0, w9, w8, eq  // eq = none
   48888:	ret
   4888c:	tst	w0, #0x100000
   48890:	mov	w8, #0x85b                 	// #2139
   48894:	mov	w9, #0x84d                 	// #2125
   48898:	csel	w0, w9, w8, eq  // eq = none
   4889c:	ret
   488a0:	tst	w0, #0x800000
   488a4:	mov	w8, #0x853                 	// #2131
   488a8:	mov	w9, #0x7fe                 	// #2046
   488ac:	csel	w0, w9, w8, eq  // eq = none
   488b0:	ret
   488b4:	tbnz	w0, #18, 49480 <aarch64_opcode_lookup@@Base+0x5578>
   488b8:	tst	w0, #0x100000
   488bc:	mov	w8, #0x710                 	// #1808
   488c0:	mov	w9, #0x5b8                 	// #1464
   488c4:	csel	w0, w9, w8, eq  // eq = none
   488c8:	ret
   488cc:	mov	w8, #0x910                 	// #2320
   488d0:	cinc	w0, w8, ne  // ne = any
   488d4:	ret
   488d8:	mov	w0, #0x55d                 	// #1373
   488dc:	ret
   488e0:	mov	w0, #0x596                 	// #1430
   488e4:	ret
   488e8:	mov	w0, #0x8f9                 	// #2297
   488ec:	ret
   488f0:	tbnz	w0, #12, 4948c <aarch64_opcode_lookup@@Base+0x5584>
   488f4:	tst	w0, #0x20000
   488f8:	mov	w8, #0x917                 	// #2327
   488fc:	mov	w9, #0x919                 	// #2329
   48900:	csel	w0, w9, w8, eq  // eq = none
   48904:	ret
   48908:	tbnz	w0, #16, 49494 <aarch64_opcode_lookup@@Base+0x558c>
   4890c:	tst	w0, #0x80000
   48910:	mov	w8, #0x29f                 	// #671
   48914:	mov	w9, #0xa6                  	// #166
   48918:	csel	w0, w9, w8, eq  // eq = none
   4891c:	ret
   48920:	mov	w8, #0x726                 	// #1830
   48924:	mov	w9, #0x70b                 	// #1803
   48928:	csel	w0, w9, w8, eq  // eq = none
   4892c:	ret
   48930:	tbnz	w0, #20, 494a4 <aarch64_opcode_lookup@@Base+0x559c>
   48934:	mov	w0, #0x8f3                 	// #2291
   48938:	ret
   4893c:	tbnz	w0, #22, 494b8 <aarch64_opcode_lookup@@Base+0x55b0>
   48940:	mov	w0, #0x5d0                 	// #1488
   48944:	ret
   48948:	tbnz	w0, #20, 494cc <aarch64_opcode_lookup@@Base+0x55c4>
   4894c:	tbnz	w0, #22, 4993c <aarch64_opcode_lookup@@Base+0x5a34>
   48950:	mov	w8, #0x744                 	// #1860
   48954:	mov	w9, #0x738                 	// #1848
   48958:	csel	w0, w9, w8, eq  // eq = none
   4895c:	ret
   48960:	tst	w0, #0x100000
   48964:	mov	w8, #0x58f                 	// #1423
   48968:	mov	w9, #0x7b4                 	// #1972
   4896c:	csel	w0, w9, w8, eq  // eq = none
   48970:	ret
   48974:	mov	w0, #0x515                 	// #1301
   48978:	ret
   4897c:	mov	w0, #0x6d6                 	// #1750
   48980:	ret
   48984:	tbnz	w0, #12, 494e0 <aarch64_opcode_lookup@@Base+0x55d8>
   48988:	tst	w0, #0x400000
   4898c:	mov	w8, #0x834                 	// #2100
   48990:	cinc	w0, w8, ne  // ne = any
   48994:	ret
   48998:	mov	w8, #0x87b                 	// #2171
   4899c:	cinc	w0, w8, ne  // ne = any
   489a0:	ret
   489a4:	tst	w0, #0x1000
   489a8:	mov	w8, #0x899                 	// #2201
   489ac:	mov	w9, #0x889                 	// #2185
   489b0:	csel	w0, w9, w8, eq  // eq = none
   489b4:	ret
   489b8:	tst	w0, #0x80000
   489bc:	mov	w8, #0x7a6                 	// #1958
   489c0:	mov	w9, #0x7af                 	// #1967
   489c4:	csel	w0, w9, w8, eq  // eq = none
   489c8:	ret
   489cc:	mov	w8, #0x36                  	// #54
   489d0:	cinc	w0, w8, ne  // ne = any
   489d4:	ret
   489d8:	tbnz	w0, #17, 494e8 <aarch64_opcode_lookup@@Base+0x55e0>
   489dc:	tst	w0, #0x40000
   489e0:	mov	w8, #0x552                 	// #1362
   489e4:	mov	w9, #0x7d4                 	// #2004
   489e8:	csel	w0, w9, w8, eq  // eq = none
   489ec:	ret
   489f0:	mov	w8, #0x8aa                 	// #2218
   489f4:	mov	w9, #0x89c                 	// #2204
   489f8:	csel	w0, w9, w8, eq  // eq = none
   489fc:	ret
   48a00:	mov	w8, #0x5ae                 	// #1454
   48a04:	mov	w9, #0x7df                 	// #2015
   48a08:	csel	w0, w9, w8, eq  // eq = none
   48a0c:	ret
   48a10:	tbnz	w0, #18, 494f0 <aarch64_opcode_lookup@@Base+0x55e8>
   48a14:	tst	w0, #0x100000
   48a18:	mov	w8, #0x5a9                 	// #1449
   48a1c:	mov	w9, #0x5ad                 	// #1453
   48a20:	csel	w0, w9, w8, eq  // eq = none
   48a24:	ret
   48a28:	tbnz	w0, #10, 494f8 <aarch64_opcode_lookup@@Base+0x55f0>
   48a2c:	tbnz	w0, #12, 4994c <aarch64_opcode_lookup@@Base+0x5a44>
   48a30:	tst	w0, #0x2000
   48a34:	mov	w8, #0x700                 	// #1792
   48a38:	mov	w9, #0x6e1                 	// #1761
   48a3c:	csel	w0, w9, w8, eq  // eq = none
   48a40:	ret
   48a44:	tst	w0, #0x100000
   48a48:	mov	w8, #0x8d8                 	// #2264
   48a4c:	mov	w9, #0x8d0                 	// #2256
   48a50:	csel	w0, w9, w8, eq  // eq = none
   48a54:	ret
   48a58:	tbnz	w0, #19, 49500 <aarch64_opcode_lookup@@Base+0x55f8>
   48a5c:	tbnz	w0, #22, 4995c <aarch64_opcode_lookup@@Base+0x5a54>
   48a60:	mov	w0, #0x7aa                 	// #1962
   48a64:	ret
   48a68:	mov	w8, #0x90e                 	// #2318
   48a6c:	cinc	w0, w8, ne  // ne = any
   48a70:	ret
   48a74:	mov	w0, #0x59c                 	// #1436
   48a78:	ret
   48a7c:	tst	w0, #0x80000
   48a80:	mov	w8, #0x2a0                 	// #672
   48a84:	mov	w9, #0xa7                  	// #167
   48a88:	csel	w0, w9, w8, eq  // eq = none
   48a8c:	ret
   48a90:	mov	w8, #0x870                 	// #2160
   48a94:	mov	w9, #0x70c                 	// #1804
   48a98:	csel	w0, w9, w8, eq  // eq = none
   48a9c:	ret
   48aa0:	tbnz	w0, #20, 4950c <aarch64_opcode_lookup@@Base+0x5604>
   48aa4:	mov	w0, #0x8ee                 	// #2286
   48aa8:	ret
   48aac:	tbnz	w0, #22, 49520 <aarch64_opcode_lookup@@Base+0x5618>
   48ab0:	mov	w0, #0x553                 	// #1363
   48ab4:	ret
   48ab8:	tbnz	w0, #20, 49534 <aarch64_opcode_lookup@@Base+0x562c>
   48abc:	tbnz	w0, #22, 49970 <aarch64_opcode_lookup@@Base+0x5a68>
   48ac0:	mov	w8, #0x7d7                 	// #2007
   48ac4:	mov	w9, #0x7cb                 	// #1995
   48ac8:	csel	w0, w9, w8, eq  // eq = none
   48acc:	ret
   48ad0:	mov	w0, #0x116                 	// #278
   48ad4:	ret
   48ad8:	mov	w0, #0x813                 	// #2067
   48adc:	ret
   48ae0:	mov	w8, #0x8e3                 	// #2275
   48ae4:	mov	w9, #0x866                 	// #2150
   48ae8:	csel	w0, w9, w8, eq  // eq = none
   48aec:	ret
   48af0:	mov	w8, #0x8ea                 	// #2282
   48af4:	mov	w9, #0x86d                 	// #2157
   48af8:	csel	w0, w9, w8, eq  // eq = none
   48afc:	ret
   48b00:	mov	w8, #0x8e4                 	// #2276
   48b04:	mov	w9, #0x867                 	// #2151
   48b08:	csel	w0, w9, w8, eq  // eq = none
   48b0c:	ret
   48b10:	mov	w8, #0x8eb                 	// #2283
   48b14:	mov	w9, #0x86e                 	// #2158
   48b18:	csel	w0, w9, w8, eq  // eq = none
   48b1c:	ret
   48b20:	tst	w0, #0x1000
   48b24:	mov	w8, #0x89a                 	// #2202
   48b28:	mov	w9, #0x88a                 	// #2186
   48b2c:	csel	w0, w9, w8, eq  // eq = none
   48b30:	ret
   48b34:	mov	w0, #0x718                 	// #1816
   48b38:	ret
   48b3c:	mov	w8, #0x38                  	// #56
   48b40:	cinc	w0, w8, ne  // ne = any
   48b44:	ret
   48b48:	mov	w8, #0x55e                 	// #1374
   48b4c:	mov	w9, #0x7b6                 	// #1974
   48b50:	csel	w0, w9, w8, eq  // eq = none
   48b54:	ret
   48b58:	mov	w0, #0x732                 	// #1842
   48b5c:	ret
   48b60:	tbnz	w0, #11, 49548 <aarch64_opcode_lookup@@Base+0x5640>
   48b64:	mov	w0, #0x968                 	// #2408
   48b68:	ret
   48b6c:	tbnz	w0, #20, 4955c <aarch64_opcode_lookup@@Base+0x5654>
   48b70:	tst	w0, #0x40000000
   48b74:	mov	w8, #0x8a4                 	// #2212
   48b78:	mov	w9, #0x8b4                 	// #2228
   48b7c:	csel	w0, w9, w8, eq  // eq = none
   48b80:	ret
   48b84:	mov	w8, #0x6d7                 	// #1751
   48b88:	mov	w9, #0x4f9                 	// #1273
   48b8c:	csel	w0, w9, w8, eq  // eq = none
   48b90:	ret
   48b94:	mov	w0, #0x8e9                 	// #2281
   48b98:	ret
   48b9c:	tbnz	w0, #22, 49564 <aarch64_opcode_lookup@@Base+0x565c>
   48ba0:	tst	w0, #0x800000
   48ba4:	mov	w8, #0x959                 	// #2393
   48ba8:	mov	w9, #0x957                 	// #2391
   48bac:	csel	w0, w9, w8, eq  // eq = none
   48bb0:	ret
   48bb4:	mov	w0, #0x4fd                 	// #1277
   48bb8:	ret
   48bbc:	tst	w0, #0x800000
   48bc0:	mov	w8, #0x854                 	// #2132
   48bc4:	mov	w9, #0x7ff                 	// #2047
   48bc8:	csel	w0, w9, w8, eq  // eq = none
   48bcc:	ret
   48bd0:	tbnz	w0, #22, 4956c <aarch64_opcode_lookup@@Base+0x5664>
   48bd4:	tst	w0, #0x800000
   48bd8:	mov	w8, #0x582                 	// #1410
   48bdc:	mov	w9, #0x819                 	// #2073
   48be0:	csel	w0, w9, w8, eq  // eq = none
   48be4:	ret
   48be8:	tbnz	w0, #16, 4957c <aarch64_opcode_lookup@@Base+0x5674>
   48bec:	tbnz	w0, #17, 49980 <aarch64_opcode_lookup@@Base+0x5a78>
   48bf0:	tbnz	w0, #18, 49af4 <aarch64_opcode_lookup@@Base+0x5bec>
   48bf4:	tbnz	w0, #19, 49b5c <aarch64_opcode_lookup@@Base+0x5c54>
   48bf8:	tst	w0, #0x100000
   48bfc:	mov	w8, #0x79d                 	// #1949
   48c00:	mov	w9, #0x555                 	// #1365
   48c04:	csel	w0, w9, w8, eq  // eq = none
   48c08:	ret
   48c0c:	mov	w8, #0x7e6                 	// #2022
   48c10:	cinc	w0, w8, ne  // ne = any
   48c14:	ret
   48c18:	tst	w0, #0x80000
   48c1c:	mov	w8, #0x5b3                 	// #1459
   48c20:	mov	w9, #0x597                 	// #1431
   48c24:	csel	w0, w9, w8, eq  // eq = none
   48c28:	ret
   48c2c:	mov	w0, #0x8fa                 	// #2298
   48c30:	ret
   48c34:	tbnz	w0, #16, 49590 <aarch64_opcode_lookup@@Base+0x5688>
   48c38:	tst	w0, #0x80000
   48c3c:	mov	w8, #0x2a1                 	// #673
   48c40:	mov	w9, #0xa8                  	// #168
   48c44:	csel	w0, w9, w8, eq  // eq = none
   48c48:	ret
   48c4c:	mov	w0, #0x70d                 	// #1805
   48c50:	ret
   48c54:	tbnz	w0, #20, 495a4 <aarch64_opcode_lookup@@Base+0x569c>
   48c58:	tst	w0, #0x40000000
   48c5c:	mov	w8, #0x8f4                 	// #2292
   48c60:	mov	w9, #0x8ff                 	// #2303
   48c64:	csel	w0, w9, w8, eq  // eq = none
   48c68:	ret
   48c6c:	tst	w0, #0x800000
   48c70:	mov	w8, #0x72b                 	// #1835
   48c74:	mov	w9, #0x72e                 	// #1838
   48c78:	csel	w0, w9, w8, eq  // eq = none
   48c7c:	ret
   48c80:	tbnz	w0, #22, 495ac <aarch64_opcode_lookup@@Base+0x56a4>
   48c84:	mov	w8, #0x735                 	// #1845
   48c88:	mov	w9, #0x729                 	// #1833
   48c8c:	csel	w0, w9, w8, eq  // eq = none
   48c90:	ret
   48c94:	tbnz	w0, #12, 495bc <aarch64_opcode_lookup@@Base+0x56b4>
   48c98:	tst	w0, #0x400000
   48c9c:	mov	w8, #0x837                 	// #2103
   48ca0:	cinc	w0, w8, ne  // ne = any
   48ca4:	ret
   48ca8:	mov	w8, #0x87f                 	// #2175
   48cac:	cinc	w0, w8, ne  // ne = any
   48cb0:	ret
   48cb4:	mov	w0, #0x7b0                 	// #1968
   48cb8:	ret
   48cbc:	mov	w8, #0x3a                  	// #58
   48cc0:	cinc	w0, w8, ne  // ne = any
   48cc4:	ret
   48cc8:	tst	w0, #0x100000
   48ccc:	mov	w8, #0x8ab                 	// #2219
   48cd0:	mov	w9, #0x89d                 	// #2205
   48cd4:	csel	w0, w9, w8, eq  // eq = none
   48cd8:	ret
   48cdc:	mov	w0, #0x6d4                 	// #1748
   48ce0:	ret
   48ce4:	tst	w0, #0x40000
   48ce8:	mov	w8, #0x599                 	// #1433
   48cec:	mov	w9, #0x5c5                 	// #1477
   48cf0:	csel	w0, w9, w8, eq  // eq = none
   48cf4:	ret
   48cf8:	mov	w0, #0x8ec                 	// #2284
   48cfc:	ret
   48d00:	mov	w8, #0x83d                 	// #2109
   48d04:	mov	w9, #0x805                 	// #2053
   48d08:	csel	w0, w9, w8, eq  // eq = none
   48d0c:	ret
   48d10:	mov	w0, #0x6e2                 	// #1762
   48d14:	ret
   48d18:	tbnz	w0, #19, 495c4 <aarch64_opcode_lookup@@Base+0x56bc>
   48d1c:	tbnz	w0, #20, 49988 <aarch64_opcode_lookup@@Base+0x5a80>
   48d20:	mov	w0, #0x5b7                 	// #1463
   48d24:	ret
   48d28:	mov	w8, #0x7e8                 	// #2024
   48d2c:	cinc	w0, w8, ne  // ne = any
   48d30:	ret
   48d34:	tst	w0, #0x80000
   48d38:	mov	w8, #0x5bd                 	// #1469
   48d3c:	mov	w9, #0x59d                 	// #1437
   48d40:	csel	w0, w9, w8, eq  // eq = none
   48d44:	ret
   48d48:	tbnz	w0, #16, 495d8 <aarch64_opcode_lookup@@Base+0x56d0>
   48d4c:	tst	w0, #0x80000
   48d50:	mov	w8, #0x2a2                 	// #674
   48d54:	mov	w9, #0xa9                  	// #169
   48d58:	csel	w0, w9, w8, eq  // eq = none
   48d5c:	ret
   48d60:	mov	w0, #0x704                 	// #1796
   48d64:	ret
   48d68:	tbnz	w0, #20, 495e8 <aarch64_opcode_lookup@@Base+0x56e0>
   48d6c:	tst	w0, #0x40000000
   48d70:	mov	w8, #0x8ef                 	// #2287
   48d74:	mov	w9, #0x8a5                 	// #2213
   48d78:	csel	w0, w9, w8, eq  // eq = none
   48d7c:	ret
   48d80:	tst	w0, #0x800000
   48d84:	mov	w8, #0x7bf                 	// #1983
   48d88:	mov	w9, #0x7c2                 	// #1986
   48d8c:	csel	w0, w9, w8, eq  // eq = none
   48d90:	ret
   48d94:	tbnz	w0, #22, 495f0 <aarch64_opcode_lookup@@Base+0x56e8>
   48d98:	mov	w8, #0x7ca                 	// #1994
   48d9c:	mov	w9, #0x7be                 	// #1982
   48da0:	csel	w0, w9, w8, eq  // eq = none
   48da4:	ret
   48da8:	mov	w0, #0x307                 	// #775
   48dac:	ret
   48db0:	cmp	w0, #0x0
   48db4:	mov	w8, #0x925                 	// #2341
   48db8:	mov	w9, #0x3d                  	// #61
   48dbc:	csel	w0, w9, w8, ge  // ge = tcont
   48dc0:	ret
   48dc4:	tbnz	w0, #23, 49740 <aarch64_opcode_lookup@@Base+0x5838>
   48dc8:	tbnz	w0, #31, 49aac <aarch64_opcode_lookup@@Base+0x5ba4>
   48dcc:	tst	w0, #0x40000000
   48dd0:	mov	w8, #0x414                 	// #1044
   48dd4:	mov	w9, #0x411                 	// #1041
   48dd8:	csel	w0, w9, w8, eq  // eq = none
   48ddc:	ret
   48de0:	mov	w0, #0x2d2                 	// #722
   48de4:	ret
   48de8:	tbnz	w0, #31, 4989c <aarch64_opcode_lookup@@Base+0x5994>
   48dec:	tst	w0, #0x40000000
   48df0:	mov	w8, #0x41f                 	// #1055
   48df4:	mov	w9, #0x41c                 	// #1052
   48df8:	csel	w0, w9, w8, eq  // eq = none
   48dfc:	ret
   48e00:	tbnz	w0, #16, 49758 <aarch64_opcode_lookup@@Base+0x5850>
   48e04:	cmp	w0, #0x0
   48e08:	mov	w8, #0x2b4                 	// #692
   48e0c:	mov	w9, #0x2af                 	// #687
   48e10:	csel	w0, w9, w8, ge  // ge = tcont
   48e14:	ret
   48e18:	tbnz	w0, #18, 49760 <aarch64_opcode_lookup@@Base+0x5858>
   48e1c:	tst	w0, #0x80000
   48e20:	mov	w8, #0x32e                 	// #814
   48e24:	mov	w9, #0x334                 	// #820
   48e28:	csel	w0, w9, w8, eq  // eq = none
   48e2c:	ret
   48e30:	tbnz	w0, #31, 498a4 <aarch64_opcode_lookup@@Base+0x599c>
   48e34:	tst	w0, #0x40000000
   48e38:	mov	w8, #0x42b                 	// #1067
   48e3c:	mov	w9, #0x428                 	// #1064
   48e40:	csel	w0, w9, w8, eq  // eq = none
   48e44:	ret
   48e48:	tst	w0, #0x20000000
   48e4c:	mov	w8, #0x22                  	// #34
   48e50:	mov	w9, #0x1e                  	// #30
   48e54:	csel	w0, w9, w8, eq  // eq = none
   48e58:	ret
   48e5c:	tst	w0, #0x10000
   48e60:	mov	w8, #0x2b9                 	// #697
   48e64:	mov	w9, #0x2b2                 	// #690
   48e68:	csel	w0, w9, w8, eq  // eq = none
   48e6c:	ret
   48e70:	tbnz	w0, #31, 498ac <aarch64_opcode_lookup@@Base+0x59a4>
   48e74:	tst	w0, #0x40000000
   48e78:	mov	w8, #0x437                 	// #1079
   48e7c:	mov	w9, #0x434                 	// #1076
   48e80:	csel	w0, w9, w8, eq  // eq = none
   48e84:	ret
   48e88:	mov	w8, #0x171                 	// #369
   48e8c:	mov	w9, #0x165                 	// #357
   48e90:	csel	w0, w9, w8, eq  // eq = none
   48e94:	ret
   48e98:	mov	w0, #0x309                 	// #777
   48e9c:	ret
   48ea0:	cmp	w0, #0x0
   48ea4:	mov	w8, #0x932                 	// #2354
   48ea8:	mov	w9, #0x45                  	// #69
   48eac:	csel	w0, w9, w8, ge  // ge = tcont
   48eb0:	ret
   48eb4:	mov	w0, #0x156                 	// #342
   48eb8:	ret
   48ebc:	tbnz	w0, #23, 49768 <aarch64_opcode_lookup@@Base+0x5860>
   48ec0:	tbnz	w0, #31, 49ab4 <aarch64_opcode_lookup@@Base+0x5bac>
   48ec4:	tst	w0, #0x40000000
   48ec8:	mov	w8, #0x444                 	// #1092
   48ecc:	mov	w9, #0x441                 	// #1089
   48ed0:	csel	w0, w9, w8, eq  // eq = none
   48ed4:	ret
   48ed8:	tbnz	w0, #16, 49780 <aarch64_opcode_lookup@@Base+0x5878>
   48edc:	mov	w0, #0x24                  	// #36
   48ee0:	ret
   48ee4:	tst	w0, #0x40000000
   48ee8:	mov	w8, #0x93c                 	// #2364
   48eec:	mov	w9, #0x938                 	// #2360
   48ef0:	csel	w0, w9, w8, eq  // eq = none
   48ef4:	ret
   48ef8:	tst	w0, #0x40000000
   48efc:	mov	w8, #0xde                  	// #222
   48f00:	cinc	w0, w8, ne  // ne = any
   48f04:	ret
   48f08:	tbnz	w0, #31, 498b4 <aarch64_opcode_lookup@@Base+0x59ac>
   48f0c:	tst	w0, #0x40000000
   48f10:	mov	w8, #0x44f                 	// #1103
   48f14:	mov	w9, #0x44c                 	// #1100
   48f18:	csel	w0, w9, w8, eq  // eq = none
   48f1c:	ret
   48f20:	mov	w8, #0xf8                  	// #248
   48f24:	mov	w9, #0xc5                  	// #197
   48f28:	csel	w0, w9, w8, eq  // eq = none
   48f2c:	ret
   48f30:	tst	w0, #0x20000000
   48f34:	mov	w8, #0x20e                 	// #526
   48f38:	mov	w9, #0x1f0                 	// #496
   48f3c:	csel	w0, w9, w8, eq  // eq = none
   48f40:	ret
   48f44:	tbnz	w0, #31, 498bc <aarch64_opcode_lookup@@Base+0x59b4>
   48f48:	tst	w0, #0x40000000
   48f4c:	mov	w8, #0x45b                 	// #1115
   48f50:	mov	w9, #0x458                 	// #1112
   48f54:	csel	w0, w9, w8, eq  // eq = none
   48f58:	ret
   48f5c:	tst	w0, #0x20000000
   48f60:	mov	w8, #0x210                 	// #528
   48f64:	mov	w9, #0x1f2                 	// #498
   48f68:	csel	w0, w9, w8, eq  // eq = none
   48f6c:	ret
   48f70:	mov	w0, #0x15e                 	// #350
   48f74:	ret
   48f78:	tst	w0, #0x40000000
   48f7c:	mov	w8, #0xe0                  	// #224
   48f80:	cinc	w0, w8, ne  // ne = any
   48f84:	ret
   48f88:	tbnz	w0, #31, 498c4 <aarch64_opcode_lookup@@Base+0x59bc>
   48f8c:	tst	w0, #0x40000000
   48f90:	mov	w8, #0x467                 	// #1127
   48f94:	mov	w9, #0x464                 	// #1124
   48f98:	csel	w0, w9, w8, eq  // eq = none
   48f9c:	ret
   48fa0:	tst	w0, #0x20000000
   48fa4:	mov	w8, #0xfa                  	// #250
   48fa8:	mov	w9, #0xc9                  	// #201
   48fac:	csel	w0, w9, w8, eq  // eq = none
   48fb0:	ret
   48fb4:	mov	w8, #0x222                 	// #546
   48fb8:	cinc	w0, w8, eq  // eq = none
   48fbc:	ret
   48fc0:	tbnz	w0, #19, 49790 <aarch64_opcode_lookup@@Base+0x5888>
   48fc4:	mov	w0, #0x30b                 	// #779
   48fc8:	ret
   48fcc:	tbnz	w0, #23, 497a4 <aarch64_opcode_lookup@@Base+0x589c>
   48fd0:	tbnz	w0, #31, 49abc <aarch64_opcode_lookup@@Base+0x5bb4>
   48fd4:	tst	w0, #0x40000000
   48fd8:	mov	w8, #0x408                 	// #1032
   48fdc:	mov	w9, #0x405                 	// #1029
   48fe0:	csel	w0, w9, w8, eq  // eq = none
   48fe4:	ret
   48fe8:	tst	w0, #0x80000
   48fec:	mov	w8, #0xe6                  	// #230
   48ff0:	cinc	w0, w8, ne  // ne = any
   48ff4:	ret
   48ff8:	tst	w0, #0x40000000
   48ffc:	mov	w8, #0xe2                  	// #226
   49000:	cinc	w0, w8, ne  // ne = any
   49004:	ret
   49008:	tbnz	w0, #31, 498cc <aarch64_opcode_lookup@@Base+0x59c4>
   4900c:	tst	w0, #0x40000000
   49010:	mov	w8, #0x421                 	// #1057
   49014:	mov	w9, #0x41e                 	// #1054
   49018:	csel	w0, w9, w8, eq  // eq = none
   4901c:	ret
   49020:	tbnz	w0, #23, 497bc <aarch64_opcode_lookup@@Base+0x58b4>
   49024:	mov	w8, #0xe9                  	// #233
   49028:	mov	w9, #0xb9                  	// #185
   4902c:	csel	w0, w9, w8, eq  // eq = none
   49030:	ret
   49034:	tbnz	w0, #18, 497cc <aarch64_opcode_lookup@@Base+0x58c4>
   49038:	tst	w0, #0x80000
   4903c:	mov	w8, #0x32f                 	// #815
   49040:	mov	w9, #0x336                 	// #822
   49044:	csel	w0, w9, w8, eq  // eq = none
   49048:	ret
   4904c:	tbnz	w0, #31, 498d4 <aarch64_opcode_lookup@@Base+0x59cc>
   49050:	tst	w0, #0x40000000
   49054:	mov	w8, #0x42d                 	// #1069
   49058:	mov	w9, #0x42a                 	// #1066
   4905c:	csel	w0, w9, w8, eq  // eq = none
   49060:	ret
   49064:	tst	w0, #0x20000000
   49068:	tbnz	w0, #23, 497d4 <aarch64_opcode_lookup@@Base+0x58cc>
   4906c:	mov	w8, #0xeb                  	// #235
   49070:	mov	w9, #0xbb                  	// #187
   49074:	csel	w0, w9, w8, eq  // eq = none
   49078:	ret
   4907c:	tbnz	w0, #31, 498dc <aarch64_opcode_lookup@@Base+0x59d4>
   49080:	tst	w0, #0x40000000
   49084:	mov	w8, #0x439                 	// #1081
   49088:	mov	w9, #0x436                 	// #1078
   4908c:	csel	w0, w9, w8, eq  // eq = none
   49090:	ret
   49094:	tst	w0, #0x20000000
   49098:	tbnz	w0, #23, 497e4 <aarch64_opcode_lookup@@Base+0x58dc>
   4909c:	mov	w8, #0xed                  	// #237
   490a0:	mov	w9, #0xbd                  	// #189
   490a4:	csel	w0, w9, w8, eq  // eq = none
   490a8:	ret
   490ac:	tst	w0, #0x80000
   490b0:	mov	w8, #0x31c                 	// #796
   490b4:	mov	w9, #0x30d                 	// #781
   490b8:	csel	w0, w9, w8, eq  // eq = none
   490bc:	ret
   490c0:	tst	w0, #0x20000000
   490c4:	mov	w8, #0x101                 	// #257
   490c8:	mov	w9, #0xd2                  	// #210
   490cc:	csel	w0, w9, w8, eq  // eq = none
   490d0:	ret
   490d4:	tst	w0, #0x40000000
   490d8:	mov	w8, #0x93d                 	// #2365
   490dc:	mov	w9, #0x939                 	// #2361
   490e0:	csel	w0, w9, w8, eq  // eq = none
   490e4:	ret
   490e8:	tst	w0, #0x40000000
   490ec:	mov	w8, #0xe4                  	// #228
   490f0:	cinc	w0, w8, ne  // ne = any
   490f4:	ret
   490f8:	tbnz	w0, #23, 497f4 <aarch64_opcode_lookup@@Base+0x58ec>
   490fc:	mov	w8, #0x206                 	// #518
   49100:	mov	w9, #0x1e8                 	// #488
   49104:	csel	w0, w9, w8, eq  // eq = none
   49108:	ret
   4910c:	tbnz	w0, #31, 498e4 <aarch64_opcode_lookup@@Base+0x59dc>
   49110:	tst	w0, #0x40000000
   49114:	mov	w8, #0x451                 	// #1105
   49118:	mov	w9, #0x44e                 	// #1102
   4911c:	csel	w0, w9, w8, eq  // eq = none
   49120:	ret
   49124:	tbnz	w0, #23, 49804 <aarch64_opcode_lookup@@Base+0x58fc>
   49128:	mov	w8, #0xf1                  	// #241
   4912c:	mov	w9, #0xc1                  	// #193
   49130:	csel	w0, w9, w8, eq  // eq = none
   49134:	ret
   49138:	tst	w0, #0x20000000
   4913c:	tbnz	w0, #23, 49814 <aarch64_opcode_lookup@@Base+0x590c>
   49140:	mov	w8, #0x208                 	// #520
   49144:	mov	w9, #0x1ea                 	// #490
   49148:	csel	w0, w9, w8, eq  // eq = none
   4914c:	ret
   49150:	mov	w0, #0x345                 	// #837
   49154:	ret
   49158:	mov	w8, #0x20a                 	// #522
   4915c:	mov	w9, #0x1ec                 	// #492
   49160:	csel	w0, w9, w8, eq  // eq = none
   49164:	ret
   49168:	tbnz	w0, #31, 498ec <aarch64_opcode_lookup@@Base+0x59e4>
   4916c:	tst	w0, #0x40000000
   49170:	mov	w8, #0x45d                 	// #1117
   49174:	mov	w9, #0x45a                 	// #1114
   49178:	csel	w0, w9, w8, eq  // eq = none
   4917c:	ret
   49180:	tbnz	w0, #23, 49824 <aarch64_opcode_lookup@@Base+0x591c>
   49184:	mov	w8, #0x20c                 	// #524
   49188:	mov	w9, #0x1ee                 	// #494
   4918c:	csel	w0, w9, w8, eq  // eq = none
   49190:	ret
   49194:	mov	w0, #0x16c                 	// #364
   49198:	ret
   4919c:	tbnz	w0, #31, 498f4 <aarch64_opcode_lookup@@Base+0x59ec>
   491a0:	tst	w0, #0x40000000
   491a4:	mov	w8, #0x469                 	// #1129
   491a8:	mov	w9, #0x466                 	// #1126
   491ac:	csel	w0, w9, w8, eq  // eq = none
   491b0:	ret
   491b4:	mov	w0, #0x105                 	// #261
   491b8:	ret
   491bc:	mov	w0, #0x928                 	// #2344
   491c0:	ret
   491c4:	mov	w0, #0x3c0                 	// #960
   491c8:	ret
   491cc:	mov	w8, #0x6dc                 	// #1756
   491d0:	mov	w9, #0x720                 	// #1824
   491d4:	csel	w0, w9, w8, eq  // eq = none
   491d8:	ret
   491dc:	tbnz	w0, #10, 4999c <aarch64_opcode_lookup@@Base+0x5a94>
   491e0:	tbnz	w0, #11, 49b04 <aarch64_opcode_lookup@@Base+0x5bfc>
   491e4:	tst	w0, #0x1000
   491e8:	mov	w8, #0x7ec                 	// #2028
   491ec:	mov	w9, #0x73f                 	// #1855
   491f0:	csel	w0, w9, w8, eq  // eq = none
   491f4:	ret
   491f8:	tst	w0, #0x40000000
   491fc:	mov	w8, #0x855                 	// #2133
   49200:	mov	w9, #0x50a                 	// #1290
   49204:	csel	w0, w9, w8, eq  // eq = none
   49208:	ret
   4920c:	mov	w8, #0x592                 	// #1426
   49210:	mov	w9, #0x5a8                 	// #1448
   49214:	csel	w0, w9, w8, eq  // eq = none
   49218:	ret
   4921c:	tbnz	w0, #16, 499a4 <aarch64_opcode_lookup@@Base+0x5a9c>
   49220:	tst	w0, #0x40000
   49224:	mov	w8, #0x709                 	// #1801
   49228:	mov	w9, #0x703                 	// #1795
   4922c:	csel	w0, w9, w8, eq  // eq = none
   49230:	ret
   49234:	tst	w0, #0x800000
   49238:	tbnz	w0, #19, 499ac <aarch64_opcode_lookup@@Base+0x5aa4>
   4923c:	mov	w8, #0xca                  	// #202
   49240:	mov	w9, #0xb6                  	// #182
   49244:	csel	w0, w9, w8, eq  // eq = none
   49248:	ret
   4924c:	tbnz	w0, #20, 499bc <aarch64_opcode_lookup@@Base+0x5ab4>
   49250:	mov	w0, #0x5b6                 	// #1462
   49254:	ret
   49258:	tst	w0, #0x80000
   4925c:	mov	w8, #0x518                 	// #1304
   49260:	mov	w9, #0x514                 	// #1300
   49264:	csel	w0, w9, w8, eq  // eq = none
   49268:	ret
   4926c:	mov	w0, #0x567                 	// #1383
   49270:	ret
   49274:	mov	w0, #0x916                 	// #2326
   49278:	ret
   4927c:	tst	w0, #0x40000000
   49280:	mov	w8, #0x8d5                 	// #2261
   49284:	mov	w9, #0x6c6                 	// #1734
   49288:	csel	w0, w9, w8, eq  // eq = none
   4928c:	ret
   49290:	tst	w0, #0x800000
   49294:	mov	w8, #0x739                 	// #1849
   49298:	mov	w9, #0x73c                 	// #1852
   4929c:	csel	w0, w9, w8, eq  // eq = none
   492a0:	ret
   492a4:	tbnz	w0, #22, 499c8 <aarch64_opcode_lookup@@Base+0x5ac0>
   492a8:	mov	w8, #0x5d1                 	// #1489
   492ac:	mov	w9, #0x5c9                 	// #1481
   492b0:	csel	w0, w9, w8, eq  // eq = none
   492b4:	ret
   492b8:	mov	w8, #0x891                 	// #2193
   492bc:	cinc	w0, w8, ne  // ne = any
   492c0:	ret
   492c4:	tst	w0, #0x800
   492c8:	mov	w8, #0x83a                 	// #2106
   492cc:	mov	w9, #0x883                 	// #2179
   492d0:	csel	w0, w9, w8, eq  // eq = none
   492d4:	ret
   492d8:	tst	w0, #0x100000
   492dc:	mov	w8, #0x55b                 	// #1371
   492e0:	mov	w9, #0x7b5                 	// #1973
   492e4:	csel	w0, w9, w8, eq  // eq = none
   492e8:	ret
   492ec:	mov	w0, #0x7c5                 	// #1989
   492f0:	ret
   492f4:	mov	w8, #0x595                 	// #1429
   492f8:	mov	w9, #0x58e                 	// #1422
   492fc:	csel	w0, w9, w8, eq  // eq = none
   49300:	ret
   49304:	mov	w0, #0x88c                 	// #2188
   49308:	ret
   4930c:	tbnz	w0, #20, 499d8 <aarch64_opcode_lookup@@Base+0x5ad0>
   49310:	tst	w0, #0x400000
   49314:	mov	w8, #0x57c                 	// #1404
   49318:	mov	w9, #0x57a                 	// #1402
   4931c:	csel	w0, w9, w8, eq  // eq = none
   49320:	ret
   49324:	mov	w8, #0x8d6                 	// #2262
   49328:	mov	w9, #0x6c0                 	// #1728
   4932c:	csel	w0, w9, w8, eq  // eq = none
   49330:	ret
   49334:	tst	w0, #0x800000
   49338:	mov	w8, #0x7cd                 	// #1997
   4933c:	mov	w9, #0x7d0                 	// #2000
   49340:	csel	w0, w9, w8, eq  // eq = none
   49344:	ret
   49348:	mov	w8, #0x54e                 	// #1358
   4934c:	mov	w9, #0x550                 	// #1360
   49350:	csel	w0, w9, w8, eq  // eq = none
   49354:	ret
   49358:	mov	w8, #0x13f                 	// #319
   4935c:	mov	w9, #0x132                 	// #306
   49360:	csel	w0, w9, w8, eq  // eq = none
   49364:	ret
   49368:	tst	w0, #0x800
   4936c:	mov	w8, #0x83b                 	// #2107
   49370:	mov	w9, #0x884                 	// #2180
   49374:	csel	w0, w9, w8, eq  // eq = none
   49378:	ret
   4937c:	tst	w0, #0x100000
   49380:	mov	w8, #0x504                 	// #1284
   49384:	mov	w9, #0x723                 	// #1827
   49388:	csel	w0, w9, w8, eq  // eq = none
   4938c:	ret
   49390:	tst	w0, #0x1000
   49394:	mov	w8, #0x96b                 	// #2411
   49398:	mov	w9, #0x969                 	// #2409
   4939c:	csel	w0, w9, w8, eq  // eq = none
   493a0:	ret
   493a4:	tst	w0, #0x40000000
   493a8:	mov	w8, #0x8b0                 	// #2224
   493ac:	mov	w9, #0x50e                 	// #1294
   493b0:	csel	w0, w9, w8, eq  // eq = none
   493b4:	ret
   493b8:	tbnz	w0, #22, 499e0 <aarch64_opcode_lookup@@Base+0x5ad8>
   493bc:	tst	w0, #0x800000
   493c0:	mov	w8, #0x976                 	// #2422
   493c4:	mov	w9, #0x817                 	// #2071
   493c8:	csel	w0, w9, w8, eq  // eq = none
   493cc:	ret
   493d0:	tst	w0, #0x40000000
   493d4:	mov	w8, #0xae                  	// #174
   493d8:	cinc	w0, w8, ne  // ne = any
   493dc:	ret
   493e0:	mov	w8, #0x72d                 	// #1837
   493e4:	mov	w9, #0x730                 	// #1840
   493e8:	csel	w0, w9, w8, eq  // eq = none
   493ec:	ret
   493f0:	mov	w8, #0x895                 	// #2197
   493f4:	cinc	w0, w8, ne  // ne = any
   493f8:	ret
   493fc:	mov	w8, #0x510                 	// #1296
   49400:	mov	w9, #0x7b8                 	// #1976
   49404:	csel	w0, w9, w8, eq  // eq = none
   49408:	ret
   4940c:	mov	w0, #0x859                 	// #2137
   49410:	ret
   49414:	mov	w8, #0x59b                 	// #1435
   49418:	mov	w9, #0x58d                 	// #1421
   4941c:	csel	w0, w9, w8, eq  // eq = none
   49420:	ret
   49424:	mov	w8, #0x586                 	// #1414
   49428:	mov	w9, #0x57e                 	// #1406
   4942c:	csel	w0, w9, w8, eq  // eq = none
   49430:	ret
   49434:	mov	w8, #0x8d7                 	// #2263
   49438:	mov	w9, #0x6c3                 	// #1731
   4943c:	csel	w0, w9, w8, eq  // eq = none
   49440:	ret
   49444:	mov	w8, #0x7c0                 	// #1984
   49448:	mov	w9, #0x7c3                 	// #1987
   4944c:	csel	w0, w9, w8, eq  // eq = none
   49450:	ret
   49454:	mov	w0, #0x5cf                 	// #1487
   49458:	ret
   4945c:	tst	w0, #0x40000000
   49460:	mov	w8, #0x872                 	// #2162
   49464:	mov	w9, #0x50b                 	// #1291
   49468:	csel	w0, w9, w8, eq  // eq = none
   4946c:	ret
   49470:	mov	w8, #0x598                 	// #1432
   49474:	mov	w9, #0x5c4                 	// #1476
   49478:	csel	w0, w9, w8, eq  // eq = none
   4947c:	ret
   49480:	tbnz	w0, #20, 499e8 <aarch64_opcode_lookup@@Base+0x5ae0>
   49484:	mov	w0, #0x5bb                 	// #1467
   49488:	ret
   4948c:	mov	w0, #0x91d                 	// #2333
   49490:	ret
   49494:	tst	w0, #0x40000000
   49498:	mov	w8, #0xb0                  	// #176
   4949c:	cinc	w0, w8, ne  // ne = any
   494a0:	ret
   494a4:	tst	w0, #0x40000000
   494a8:	mov	w8, #0x8ed                 	// #2285
   494ac:	mov	w9, #0x6c7                 	// #1735
   494b0:	csel	w0, w9, w8, eq  // eq = none
   494b4:	ret
   494b8:	tst	w0, #0x800000
   494bc:	mov	w8, #0x5ca                 	// #1482
   494c0:	mov	w9, #0x5cc                 	// #1484
   494c4:	csel	w0, w9, w8, eq  // eq = none
   494c8:	ret
   494cc:	tbnz	w0, #22, 499fc <aarch64_opcode_lookup@@Base+0x5af4>
   494d0:	mov	w8, #0x743                 	// #1859
   494d4:	mov	w9, #0x737                 	// #1847
   494d8:	csel	w0, w9, w8, eq  // eq = none
   494dc:	ret
   494e0:	mov	w0, #0x95b                 	// #2395
   494e4:	ret
   494e8:	mov	w0, #0x7c6                 	// #1990
   494ec:	ret
   494f0:	mov	w0, #0x593                 	// #1427
   494f4:	ret
   494f8:	mov	w0, #0x6e0                 	// #1760
   494fc:	ret
   49500:	tbnz	w0, #20, 49a0c <aarch64_opcode_lookup@@Base+0x5b04>
   49504:	mov	w0, #0x5c0                 	// #1472
   49508:	ret
   4950c:	tst	w0, #0x40000000
   49510:	mov	w8, #0x8f7                 	// #2295
   49514:	mov	w9, #0x6c1                 	// #1729
   49518:	csel	w0, w9, w8, eq  // eq = none
   4951c:	ret
   49520:	tst	w0, #0x800000
   49524:	mov	w8, #0x54d                 	// #1357
   49528:	mov	w9, #0x54f                 	// #1359
   4952c:	csel	w0, w9, w8, eq  // eq = none
   49530:	ret
   49534:	tbnz	w0, #22, 49a18 <aarch64_opcode_lookup@@Base+0x5b10>
   49538:	mov	w8, #0x7d8                 	// #2008
   4953c:	mov	w9, #0x7cc                 	// #1996
   49540:	csel	w0, w9, w8, eq  // eq = none
   49544:	ret
   49548:	tst	w0, #0x1000
   4954c:	mov	w8, #0x96c                 	// #2412
   49550:	mov	w9, #0x96a                 	// #2410
   49554:	csel	w0, w9, w8, eq  // eq = none
   49558:	ret
   4955c:	mov	w0, #0x8c8                 	// #2248
   49560:	ret
   49564:	mov	w0, #0x958                 	// #2392
   49568:	ret
   4956c:	tbnz	w0, #17, 49a28 <aarch64_opcode_lookup@@Base+0x5b20>
   49570:	tbnz	w0, #18, 49b0c <aarch64_opcode_lookup@@Base+0x5c04>
   49574:	mov	w0, #0x583                 	// #1411
   49578:	ret
   4957c:	tst	w0, #0x20000
   49580:	mov	w8, #0x7db                 	// #2011
   49584:	mov	w9, #0x79c                 	// #1948
   49588:	csel	w0, w9, w8, eq  // eq = none
   4958c:	ret
   49590:	tst	w0, #0x40000000
   49594:	tbnz	w0, #23, 49a34 <aarch64_opcode_lookup@@Base+0x5b2c>
   49598:	mov	w8, #0xb2                  	// #178
   4959c:	cinc	w0, w8, ne  // ne = any
   495a0:	ret
   495a4:	mov	w0, #0x904                 	// #2308
   495a8:	ret
   495ac:	mov	w8, #0x72c                 	// #1836
   495b0:	mov	w9, #0x72f                 	// #1839
   495b4:	csel	w0, w9, w8, eq  // eq = none
   495b8:	ret
   495bc:	mov	w0, #0x95c                 	// #2396
   495c0:	ret
   495c4:	tst	w0, #0x800000
   495c8:	mov	w8, #0x58c                 	// #1420
   495cc:	mov	w9, #0x588                 	// #1416
   495d0:	csel	w0, w9, w8, eq  // eq = none
   495d4:	ret
   495d8:	tst	w0, #0x40000000
   495dc:	mov	w8, #0xb4                  	// #180
   495e0:	cinc	w0, w8, ne  // ne = any
   495e4:	ret
   495e8:	mov	w0, #0x8f8                 	// #2296
   495ec:	ret
   495f0:	mov	w8, #0x7c1                 	// #1985
   495f4:	mov	w9, #0x7c4                 	// #1988
   495f8:	csel	w0, w9, w8, eq  // eq = none
   495fc:	ret
   49600:	mov	w8, #0x317                 	// #791
   49604:	mov	w9, #0x30f                 	// #783
   49608:	csel	w0, w9, w8, eq  // eq = none
   4960c:	ret
   49610:	tbnz	w0, #31, 49ac4 <aarch64_opcode_lookup@@Base+0x5bbc>
   49614:	tst	w0, #0x40000000
   49618:	mov	w8, #0x413                 	// #1043
   4961c:	mov	w9, #0x410                 	// #1040
   49620:	csel	w0, w9, w8, eq  // eq = none
   49624:	ret
   49628:	tst	w0, #0x10000
   4962c:	mov	w8, #0x2b5                 	// #693
   49630:	mov	w9, #0x2ad                 	// #685
   49634:	csel	w0, w9, w8, eq  // eq = none
   49638:	ret
   4963c:	mov	w0, #0x339                 	// #825
   49640:	ret
   49644:	mov	w8, #0x319                 	// #793
   49648:	mov	w9, #0x311                 	// #785
   4964c:	csel	w0, w9, w8, eq  // eq = none
   49650:	ret
   49654:	tbnz	w0, #31, 49acc <aarch64_opcode_lookup@@Base+0x5bc4>
   49658:	tst	w0, #0x40000000
   4965c:	mov	w8, #0x443                 	// #1091
   49660:	mov	w9, #0x440                 	// #1088
   49664:	csel	w0, w9, w8, eq  // eq = none
   49668:	ret
   4966c:	tst	w0, #0x20000000
   49670:	tbnz	w0, #23, 49a7c <aarch64_opcode_lookup@@Base+0x5b74>
   49674:	mov	w8, #0x21a                 	// #538
   49678:	cinc	w0, w8, eq  // eq = none
   4967c:	ret
   49680:	mov	w8, #0x21c                 	// #540
   49684:	cinc	w0, w8, eq  // eq = none
   49688:	ret
   4968c:	tst	w0, #0x20000000
   49690:	tbnz	w0, #23, 49a88 <aarch64_opcode_lookup@@Base+0x5b80>
   49694:	mov	w8, #0x26                  	// #38
   49698:	cinc	w0, w8, eq  // eq = none
   4969c:	ret
   496a0:	tbnz	w0, #31, 49ad4 <aarch64_opcode_lookup@@Base+0x5bcc>
   496a4:	tst	w0, #0x40000000
   496a8:	mov	w8, #0x407                 	// #1031
   496ac:	mov	w9, #0x404                 	// #1028
   496b0:	csel	w0, w9, w8, eq  // eq = none
   496b4:	ret
   496b8:	mov	w8, #0xfb                  	// #251
   496bc:	mov	w9, #0xcc                  	// #204
   496c0:	csel	w0, w9, w8, eq  // eq = none
   496c4:	ret
   496c8:	mov	w0, #0x33b                 	// #827
   496cc:	ret
   496d0:	tst	w0, #0x20000000
   496d4:	mov	w8, #0x23                  	// #35
   496d8:	mov	w9, #0x1f                  	// #31
   496dc:	csel	w0, w9, w8, eq  // eq = none
   496e0:	ret
   496e4:	mov	w0, #0x20                  	// #32
   496e8:	ret
   496ec:	tst	w0, #0x20000000
   496f0:	mov	w8, #0xf6                  	// #246
   496f4:	mov	w9, #0xc3                  	// #195
   496f8:	csel	w0, w9, w8, eq  // eq = none
   496fc:	ret
   49700:	mov	w8, #0x211                 	// #529
   49704:	mov	w9, #0x1f5                 	// #501
   49708:	csel	w0, w9, w8, eq  // eq = none
   4970c:	ret
   49710:	mov	w8, #0x102                 	// #258
   49714:	mov	w9, #0xd3                  	// #211
   49718:	csel	w0, w9, w8, eq  // eq = none
   4971c:	ret
   49720:	mov	w0, #0x219                 	// #537
   49724:	ret
   49728:	mov	w8, #0x215                 	// #533
   4972c:	mov	w9, #0x1f9                 	// #505
   49730:	csel	w0, w9, w8, eq  // eq = none
   49734:	ret
   49738:	mov	w0, #0x104                 	// #260
   4973c:	ret
   49740:	tbnz	w0, #31, 49adc <aarch64_opcode_lookup@@Base+0x5bd4>
   49744:	tst	w0, #0x40000000
   49748:	mov	w8, #0x415                 	// #1045
   4974c:	mov	w9, #0x412                 	// #1042
   49750:	csel	w0, w9, w8, eq  // eq = none
   49754:	ret
   49758:	mov	w0, #0x2b7                 	// #695
   4975c:	ret
   49760:	mov	w0, #0x33d                 	// #829
   49764:	ret
   49768:	tbnz	w0, #31, 49ae4 <aarch64_opcode_lookup@@Base+0x5bdc>
   4976c:	tst	w0, #0x40000000
   49770:	mov	w8, #0x445                 	// #1093
   49774:	mov	w9, #0x442                 	// #1090
   49778:	csel	w0, w9, w8, eq  // eq = none
   4977c:	ret
   49780:	tst	w0, #0x80000
   49784:	mov	w8, #0xee                  	// #238
   49788:	cinc	w0, w8, ne  // ne = any
   4978c:	ret
   49790:	tst	w0, #0x100000
   49794:	mov	w8, #0x31d                 	// #797
   49798:	mov	w9, #0x31b                 	// #795
   4979c:	csel	w0, w9, w8, eq  // eq = none
   497a0:	ret
   497a4:	tbnz	w0, #31, 49aec <aarch64_opcode_lookup@@Base+0x5be4>
   497a8:	tst	w0, #0x40000000
   497ac:	mov	w8, #0x409                 	// #1033
   497b0:	mov	w9, #0x406                 	// #1030
   497b4:	csel	w0, w9, w8, eq  // eq = none
   497b8:	ret
   497bc:	mov	w8, #0xfc                  	// #252
   497c0:	mov	w9, #0xcd                  	// #205
   497c4:	csel	w0, w9, w8, eq  // eq = none
   497c8:	ret
   497cc:	mov	w0, #0x33f                 	// #831
   497d0:	ret
   497d4:	mov	w8, #0xfe                  	// #254
   497d8:	mov	w9, #0xcf                  	// #207
   497dc:	csel	w0, w9, w8, eq  // eq = none
   497e0:	ret
   497e4:	mov	w8, #0x100                 	// #256
   497e8:	mov	w9, #0xd1                  	// #209
   497ec:	csel	w0, w9, w8, eq  // eq = none
   497f0:	ret
   497f4:	mov	w8, #0x212                 	// #530
   497f8:	mov	w9, #0x1f6                 	// #502
   497fc:	csel	w0, w9, w8, eq  // eq = none
   49800:	ret
   49804:	mov	w8, #0x103                 	// #259
   49808:	mov	w9, #0xd4                  	// #212
   4980c:	csel	w0, w9, w8, eq  // eq = none
   49810:	ret
   49814:	mov	w8, #0x214                 	// #532
   49818:	mov	w9, #0x1f8                 	// #504
   4981c:	csel	w0, w9, w8, eq  // eq = none
   49820:	ret
   49824:	mov	w8, #0x216                 	// #534
   49828:	mov	w9, #0x1fa                 	// #506
   4982c:	csel	w0, w9, w8, eq  // eq = none
   49830:	ret
   49834:	mov	w0, #0x41b                 	// #1051
   49838:	ret
   4983c:	mov	w0, #0x427                 	// #1063
   49840:	ret
   49844:	mov	w0, #0x433                 	// #1075
   49848:	ret
   4984c:	mov	w0, #0x935                 	// #2357
   49850:	ret
   49854:	mov	w0, #0x44b                 	// #1099
   49858:	ret
   4985c:	mov	w0, #0x457                 	// #1111
   49860:	ret
   49864:	mov	w0, #0x463                 	// #1123
   49868:	ret
   4986c:	mov	w0, #0x423                 	// #1059
   49870:	ret
   49874:	mov	w0, #0x42f                 	// #1071
   49878:	ret
   4987c:	mov	w0, #0x43b                 	// #1083
   49880:	ret
   49884:	mov	w0, #0x453                 	// #1107
   49888:	ret
   4988c:	mov	w0, #0x45f                 	// #1119
   49890:	ret
   49894:	mov	w0, #0x46b                 	// #1131
   49898:	ret
   4989c:	mov	w0, #0x422                 	// #1058
   498a0:	ret
   498a4:	mov	w0, #0x42e                 	// #1070
   498a8:	ret
   498ac:	mov	w0, #0x43a                 	// #1082
   498b0:	ret
   498b4:	mov	w0, #0x452                 	// #1106
   498b8:	ret
   498bc:	mov	w0, #0x45e                 	// #1118
   498c0:	ret
   498c4:	mov	w0, #0x46a                 	// #1130
   498c8:	ret
   498cc:	mov	w0, #0x424                 	// #1060
   498d0:	ret
   498d4:	mov	w0, #0x430                 	// #1072
   498d8:	ret
   498dc:	mov	w0, #0x43c                 	// #1084
   498e0:	ret
   498e4:	mov	w0, #0x454                 	// #1108
   498e8:	ret
   498ec:	mov	w0, #0x460                 	// #1120
   498f0:	ret
   498f4:	mov	w0, #0x46c                 	// #1132
   498f8:	ret
   498fc:	tst	w0, #0x10
   49900:	mov	w8, #0x571                 	// #1393
   49904:	mov	w9, #0x56f                 	// #1391
   49908:	csel	w0, w9, w8, eq  // eq = none
   4990c:	ret
   49910:	mov	w0, #0x915                 	// #2325
   49914:	ret
   49918:	mov	w8, #0x542                 	// #1346
   4991c:	cinc	w0, w8, eq  // eq = none
   49920:	ret
   49924:	tst	w0, #0x80000
   49928:	mov	w8, #0xbe                  	// #190
   4992c:	cinc	w0, w8, ne  // ne = any
   49930:	ret
   49934:	mov	w0, #0x5b5                 	// #1461
   49938:	ret
   4993c:	mov	w8, #0x73b                 	// #1851
   49940:	mov	w9, #0x73e                 	// #1854
   49944:	csel	w0, w9, w8, eq  // eq = none
   49948:	ret
   4994c:	tst	w0, #0x400000
   49950:	mov	w8, #0x706                 	// #1798
   49954:	cinc	w0, w8, ne  // ne = any
   49958:	ret
   4995c:	tst	w0, #0x800000
   49960:	mov	w8, #0x7ad                 	// #1965
   49964:	mov	w9, #0x7a9                 	// #1961
   49968:	csel	w0, w9, w8, eq  // eq = none
   4996c:	ret
   49970:	mov	w8, #0x7ce                 	// #1998
   49974:	mov	w9, #0x7d1                 	// #2001
   49978:	csel	w0, w9, w8, eq  // eq = none
   4997c:	ret
   49980:	mov	w0, #0x7dc                 	// #2012
   49984:	ret
   49988:	tst	w0, #0x800000
   4998c:	mov	w8, #0x7ae                 	// #1966
   49990:	mov	w9, #0x7ac                 	// #1964
   49994:	csel	w0, w9, w8, eq  // eq = none
   49998:	ret
   4999c:	mov	w0, #0x740                 	// #1856
   499a0:	ret
   499a4:	mov	w0, #0x702                 	// #1794
   499a8:	ret
   499ac:	mov	w8, #0xcb                  	// #203
   499b0:	mov	w9, #0xb7                  	// #183
   499b4:	csel	w0, w9, w8, eq  // eq = none
   499b8:	ret
   499bc:	tbnz	w0, #22, 49b20 <aarch64_opcode_lookup@@Base+0x5c18>
   499c0:	mov	w0, #0x712                 	// #1810
   499c4:	ret
   499c8:	mov	w8, #0x5cb                 	// #1483
   499cc:	mov	w9, #0x5cd                 	// #1485
   499d0:	csel	w0, w9, w8, eq  // eq = none
   499d4:	ret
   499d8:	mov	w0, #0x58a                 	// #1418
   499dc:	ret
   499e0:	mov	w0, #0x57d                 	// #1405
   499e4:	ret
   499e8:	tst	w0, #0x800000
   499ec:	mov	w8, #0x716                 	// #1814
   499f0:	mov	w9, #0x714                 	// #1812
   499f4:	csel	w0, w9, w8, eq  // eq = none
   499f8:	ret
   499fc:	mov	w8, #0x73a                 	// #1850
   49a00:	mov	w9, #0x73d                 	// #1853
   49a04:	csel	w0, w9, w8, eq  // eq = none
   49a08:	ret
   49a0c:	tbnz	w0, #22, 49b34 <aarch64_opcode_lookup@@Base+0x5c2c>
   49a10:	mov	w0, #0x589                 	// #1417
   49a14:	ret
   49a18:	mov	w8, #0x7cf                 	// #1999
   49a1c:	mov	w9, #0x7d2                 	// #2002
   49a20:	csel	w0, w9, w8, eq  // eq = none
   49a24:	ret
   49a28:	tbnz	w0, #18, 49b48 <aarch64_opcode_lookup@@Base+0x5c40>
   49a2c:	mov	w0, #0x57f                 	// #1407
   49a30:	ret
   49a34:	mov	w8, #0x97f                 	// #2431
   49a38:	cinc	w0, w8, ne  // ne = any
   49a3c:	ret
   49a40:	mov	w8, #0xfd                  	// #253
   49a44:	mov	w9, #0xce                  	// #206
   49a48:	csel	w0, w9, w8, eq  // eq = none
   49a4c:	ret
   49a50:	mov	w8, #0xff                  	// #255
   49a54:	mov	w9, #0xd0                  	// #208
   49a58:	csel	w0, w9, w8, eq  // eq = none
   49a5c:	ret
   49a60:	mov	w8, #0x28                  	// #40
   49a64:	cinc	w0, w8, eq  // eq = none
   49a68:	ret
   49a6c:	mov	w8, #0x213                 	// #531
   49a70:	mov	w9, #0x1f7                 	// #503
   49a74:	csel	w0, w9, w8, eq  // eq = none
   49a78:	ret
   49a7c:	mov	w8, #0x220                 	// #544
   49a80:	cinc	w0, w8, eq  // eq = none
   49a84:	ret
   49a88:	mov	w8, #0x2a                  	// #42
   49a8c:	cinc	w0, w8, eq  // eq = none
   49a90:	ret
   49a94:	mov	w0, #0x40f                 	// #1039
   49a98:	ret
   49a9c:	mov	w0, #0x43f                 	// #1087
   49aa0:	ret
   49aa4:	mov	w0, #0x403                 	// #1027
   49aa8:	ret
   49aac:	mov	w0, #0x417                 	// #1047
   49ab0:	ret
   49ab4:	mov	w0, #0x447                 	// #1095
   49ab8:	ret
   49abc:	mov	w0, #0x40b                 	// #1035
   49ac0:	ret
   49ac4:	mov	w0, #0x416                 	// #1046
   49ac8:	ret
   49acc:	mov	w0, #0x446                 	// #1094
   49ad0:	ret
   49ad4:	mov	w0, #0x40a                 	// #1034
   49ad8:	ret
   49adc:	mov	w0, #0x418                 	// #1048
   49ae0:	ret
   49ae4:	mov	w0, #0x448                 	// #1096
   49ae8:	ret
   49aec:	mov	w0, #0x40c                 	// #1036
   49af0:	ret
   49af4:	tst	w0, #0x100000
   49af8:	mov	w8, #0x5d6                 	// #1494
   49afc:	cinc	w0, w8, ne  // ne = any
   49b00:	ret
   49b04:	mov	w0, #0x741                 	// #1857
   49b08:	ret
   49b0c:	tst	w0, #0x800000
   49b10:	mov	w8, #0x584                 	// #1412
   49b14:	mov	w9, #0x580                 	// #1408
   49b18:	csel	w0, w9, w8, eq  // eq = none
   49b1c:	ret
   49b20:	tst	w0, #0x800000
   49b24:	mov	w8, #0x715                 	// #1813
   49b28:	mov	w9, #0x711                 	// #1809
   49b2c:	csel	w0, w9, w8, eq  // eq = none
   49b30:	ret
   49b34:	tst	w0, #0x800000
   49b38:	mov	w8, #0x58b                 	// #1419
   49b3c:	mov	w9, #0x587                 	// #1415
   49b40:	csel	w0, w9, w8, eq  // eq = none
   49b44:	ret
   49b48:	tst	w0, #0x800000
   49b4c:	mov	w8, #0x585                 	// #1413
   49b50:	mov	w9, #0x581                 	// #1409
   49b54:	csel	w0, w9, w8, eq  // eq = none
   49b58:	ret
   49b5c:	mov	w0, #0x70a                 	// #1802
   49b60:	ret

0000000000049b64 <aarch64_find_next_opcode@@Base>:
   49b64:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   49b68:	ldr	x8, [x8, #3848]
   49b6c:	mov	w10, #0x8e39                	// #36409
   49b70:	movk	w10, #0x38e3, lsl #16
   49b74:	sub	x9, x0, x8
   49b78:	lsr	x9, x9, #4
   49b7c:	mul	w10, w9, w10
   49b80:	sub	w9, w10, #0xc
   49b84:	cmp	w9, #0x4be
   49b88:	mov	x0, xzr
   49b8c:	b.hi	49bb4 <aarch64_find_next_opcode@@Base+0x50>  // b.pmore
   49b90:	adrp	x10, 5c000 <fields@@Base+0x5650>
   49b94:	add	x10, x10, #0x244
   49b98:	adr	x11, 49bac <aarch64_find_next_opcode@@Base+0x48>
   49b9c:	ldrh	w12, [x10, x9, lsl #1]
   49ba0:	add	x11, x11, x12, lsl #2
   49ba4:	mov	w9, #0x13                  	// #19
   49ba8:	br	x11
   49bac:	mov	w9, #0x14                  	// #20
   49bb0:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49bb4:	sub	w9, w10, #0x659
   49bb8:	cmp	w9, #0x43
   49bbc:	b.hi	4a05c <aarch64_find_next_opcode@@Base+0x4f8>  // b.pmore
   49bc0:	adrp	x10, 5c000 <fields@@Base+0x5650>
   49bc4:	add	x10, x10, #0xbc2
   49bc8:	adr	x11, 49bd8 <aarch64_find_next_opcode@@Base+0x74>
   49bcc:	ldrh	w12, [x10, x9, lsl #1]
   49bd0:	add	x11, x11, x12, lsl #2
   49bd4:	br	x11
   49bd8:	mov	w9, #0x65a                 	// #1626
   49bdc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49be0:	mov	w9, #0x176                 	// #374
   49be4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49be8:	mov	w9, #0x177                 	// #375
   49bec:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49bf0:	mov	w9, #0x17c                 	// #380
   49bf4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49bf8:	mov	w9, #0x180                 	// #384
   49bfc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c00:	mov	w9, #0x188                 	// #392
   49c04:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c08:	mov	w9, #0x18a                 	// #394
   49c0c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c10:	mov	w9, #0x18c                 	// #396
   49c14:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c18:	mov	w9, #0x18d                 	// #397
   49c1c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c20:	mov	w9, #0x194                 	// #404
   49c24:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c28:	mov	w9, #0x198                 	// #408
   49c2c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c30:	mov	w9, #0x93                  	// #147
   49c34:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c38:	mov	w9, #0x1a0                 	// #416
   49c3c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c40:	mov	w9, #0x178                 	// #376
   49c44:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c48:	mov	w9, #0x179                 	// #377
   49c4c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c50:	mov	w9, #0x17a                 	// #378
   49c54:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c58:	mov	w9, #0x17b                 	// #379
   49c5c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c60:	mov	w9, #0x17d                 	// #381
   49c64:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c68:	mov	w9, #0x184                 	// #388
   49c6c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c70:	mov	w9, #0x181                 	// #385
   49c74:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c78:	mov	w9, #0x186                 	// #390
   49c7c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c80:	mov	w9, #0x189                 	// #393
   49c84:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c88:	mov	w9, #0x18b                 	// #395
   49c8c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c90:	mov	w9, #0x18e                 	// #398
   49c94:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49c98:	mov	w9, #0x18f                 	// #399
   49c9c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ca0:	mov	w9, #0x190                 	// #400
   49ca4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ca8:	mov	w9, #0x191                 	// #401
   49cac:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49cb0:	mov	w9, #0x192                 	// #402
   49cb4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49cb8:	mov	w9, #0x193                 	// #403
   49cbc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49cc0:	mov	w9, #0x195                 	// #405
   49cc4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49cc8:	mov	w9, #0x19c                 	// #412
   49ccc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49cd0:	mov	w9, #0x199                 	// #409
   49cd4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49cd8:	mov	w9, #0x19e                 	// #414
   49cdc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ce0:	mov	w9, #0x1a1                 	// #417
   49ce4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ce8:	mov	w9, #0x1a3                 	// #419
   49cec:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49cf0:	mov	w9, #0x1b9                 	// #441
   49cf4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49cf8:	mov	w9, #0x1ba                 	// #442
   49cfc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d00:	mov	w9, #0x1bb                 	// #443
   49d04:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d08:	mov	w9, #0x1bd                 	// #445
   49d0c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d10:	mov	w9, #0x1be                 	// #446
   49d14:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d18:	mov	w9, #0x1bf                 	// #447
   49d1c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d20:	mov	w9, #0x1c1                 	// #449
   49d24:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d28:	mov	w9, #0x1c2                 	// #450
   49d2c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d30:	mov	w9, #0x1c3                 	// #451
   49d34:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d38:	mov	w9, #0x1c5                 	// #453
   49d3c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d40:	mov	w9, #0x1c6                 	// #454
   49d44:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d48:	mov	w9, #0x1c7                 	// #455
   49d4c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d50:	mov	w9, #0x1ce                 	// #462
   49d54:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d58:	mov	w9, #0x1cf                 	// #463
   49d5c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d60:	mov	w9, #0x1d2                 	// #466
   49d64:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d68:	mov	w9, #0x1d3                 	// #467
   49d6c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d70:	mov	w9, #0x1da                 	// #474
   49d74:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d78:	mov	w9, #0x1db                 	// #475
   49d7c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d80:	mov	w9, #0x1de                 	// #478
   49d84:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d88:	mov	w9, #0x1df                 	// #479
   49d8c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d90:	mov	w9, #0x257                 	// #599
   49d94:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49d98:	mov	w9, #0x259                 	// #601
   49d9c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49da0:	mov	w9, #0x267                 	// #615
   49da4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49da8:	mov	w9, #0x269                 	// #617
   49dac:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49db0:	mov	w9, #0x2f8                 	// #760
   49db4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49db8:	mov	w9, #0x2fa                 	// #762
   49dbc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49dc0:	mov	w9, #0x2fc                 	// #764
   49dc4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49dc8:	mov	w9, #0x2fe                 	// #766
   49dcc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49dd0:	mov	w9, #0x300                 	// #768
   49dd4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49dd8:	mov	w9, #0x302                 	// #770
   49ddc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49de0:	mov	w9, #0x304                 	// #772
   49de4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49de8:	mov	w9, #0x306                 	// #774
   49dec:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49df0:	mov	w9, #0x308                 	// #776
   49df4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49df8:	mov	w9, #0x30a                 	// #778
   49dfc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e00:	mov	w9, #0x30c                 	// #780
   49e04:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e08:	mov	w9, #0x30e                 	// #782
   49e0c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e10:	mov	w9, #0x310                 	// #784
   49e14:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e18:	mov	w9, #0x312                 	// #786
   49e1c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e20:	mov	w9, #0x314                 	// #788
   49e24:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e28:	mov	w9, #0x316                 	// #790
   49e2c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e30:	mov	w9, #0x318                 	// #792
   49e34:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e38:	mov	w9, #0x31a                 	// #794
   49e3c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e40:	mov	w9, #0x31f                 	// #799
   49e44:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e48:	mov	w9, #0x321                 	// #801
   49e4c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e50:	mov	w9, #0x323                 	// #803
   49e54:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e58:	mov	w9, #0x325                 	// #805
   49e5c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e60:	mov	w9, #0x327                 	// #807
   49e64:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e68:	mov	w9, #0x329                 	// #809
   49e6c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e70:	mov	w9, #0x32b                 	// #811
   49e74:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e78:	mov	w9, #0x4a5                 	// #1189
   49e7c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e80:	mov	w9, #0x331                 	// #817
   49e84:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e88:	mov	w9, #0x333                 	// #819
   49e8c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e90:	mov	w9, #0x335                 	// #821
   49e94:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49e98:	mov	w9, #0x337                 	// #823
   49e9c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ea0:	mov	w9, #0x981                 	// #2433
   49ea4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ea8:	mov	w9, #0x33a                 	// #826
   49eac:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49eb0:	mov	w9, #0x33c                 	// #828
   49eb4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49eb8:	mov	w9, #0x33e                 	// #830
   49ebc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ec0:	mov	w9, #0x340                 	// #832
   49ec4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ec8:	mov	w9, #0x342                 	// #834
   49ecc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ed0:	mov	w9, #0x344                 	// #836
   49ed4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ed8:	mov	w9, #0x346                 	// #838
   49edc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ee0:	mov	w9, #0x348                 	// #840
   49ee4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ee8:	mov	w9, #0x34a                 	// #842
   49eec:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ef0:	mov	w9, #0x34c                 	// #844
   49ef4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ef8:	mov	w9, #0x34e                 	// #846
   49efc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f00:	mov	w9, #0x350                 	// #848
   49f04:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f08:	mov	w9, #0x352                 	// #850
   49f0c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f10:	mov	w9, #0x354                 	// #852
   49f14:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f18:	mov	w9, #0x356                 	// #854
   49f1c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f20:	mov	w9, #0x358                 	// #856
   49f24:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f28:	mov	w9, #0x35a                 	// #858
   49f2c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f30:	mov	w9, #0x35c                 	// #860
   49f34:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f38:	mov	w9, #0x35e                 	// #862
   49f3c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f40:	mov	w9, #0x360                 	// #864
   49f44:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f48:	mov	w9, #0x362                 	// #866
   49f4c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f50:	mov	w9, #0x364                 	// #868
   49f54:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f58:	mov	w9, #0x3c9                 	// #969
   49f5c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f60:	mov	w9, #0x3ce                 	// #974
   49f64:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f68:	mov	w9, #0x3cf                 	// #975
   49f6c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f70:	mov	w9, #0x4a6                 	// #1190
   49f74:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f78:	mov	w9, #0x4a8                 	// #1192
   49f7c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f80:	mov	w9, #0x4ca                 	// #1226
   49f84:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f88:	mov	w9, #0x4a9                 	// #1193
   49f8c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f90:	mov	w9, #0x4b9                 	// #1209
   49f94:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49f98:	mov	w9, #0x4ba                 	// #1210
   49f9c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fa0:	mov	w9, #0x4bd                 	// #1213
   49fa4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fa8:	mov	w9, #0x4be                 	// #1214
   49fac:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fb0:	mov	w9, #0x4bf                 	// #1215
   49fb4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fb8:	mov	w9, #0x4c0                 	// #1216
   49fbc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fc0:	mov	w9, #0x4c8                 	// #1224
   49fc4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fc8:	mov	w9, #0x4c9                 	// #1225
   49fcc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fd0:	mov	w9, #0x956                 	// #2390
   49fd4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fd8:	mov	w9, #0x4cb                 	// #1227
   49fdc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fe0:	mov	w9, #0x65c                 	// #1628
   49fe4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49fe8:	mov	w9, #0x65e                 	// #1630
   49fec:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ff0:	mov	w9, #0x660                 	// #1632
   49ff4:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   49ff8:	mov	w9, #0x666                 	// #1638
   49ffc:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a000:	mov	w9, #0x66f                 	// #1647
   4a004:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a008:	mov	w9, #0x671                 	// #1649
   4a00c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a010:	mov	w9, #0x673                 	// #1651
   4a014:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a018:	mov	w9, #0x67c                 	// #1660
   4a01c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a020:	mov	w9, #0x67e                 	// #1662
   4a024:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a028:	mov	w9, #0x680                 	// #1664
   4a02c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a030:	mov	w9, #0x688                 	// #1672
   4a034:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a038:	mov	w9, #0x68a                 	// #1674
   4a03c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a040:	mov	w9, #0x692                 	// #1682
   4a044:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a048:	mov	w9, #0x69b                 	// #1691
   4a04c:	b	4a054 <aarch64_find_next_opcode@@Base+0x4f0>
   4a050:	mov	w9, #0x69d                 	// #1693
   4a054:	mov	w10, #0x90                  	// #144
   4a058:	madd	x0, x9, x10, x8
   4a05c:	ret

000000000004a060 <aarch64_find_alias_opcode@@Base>:
   4a060:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   4a064:	ldr	x8, [x8, #3848]
   4a068:	mov	w10, #0x8e39                	// #36409
   4a06c:	movk	w10, #0x38e3, lsl #16
   4a070:	sub	x9, x0, x8
   4a074:	lsr	x9, x9, #4
   4a078:	mul	w9, w9, w10
   4a07c:	cmp	w9, #0x183
   4a080:	mov	x0, xzr
   4a084:	b.le	4a0bc <aarch64_find_alias_opcode@@Base+0x5c>
   4a088:	cmp	w9, #0x6d9
   4a08c:	b.gt	4a0f4 <aarch64_find_alias_opcode@@Base+0x94>
   4a090:	sub	w9, w9, #0x184
   4a094:	cmp	w9, #0x40b
   4a098:	b.hi	4a53c <aarch64_find_alias_opcode@@Base+0x4dc>  // b.pmore
   4a09c:	adrp	x10, 5c000 <fields@@Base+0x5650>
   4a0a0:	add	x10, x10, #0xc7c
   4a0a4:	adr	x11, 4a0b4 <aarch64_find_alias_opcode@@Base+0x54>
   4a0a8:	ldrh	w12, [x10, x9, lsl #1]
   4a0ac:	add	x11, x11, x12, lsl #2
   4a0b0:	br	x11
   4a0b4:	mov	w9, #0x185                 	// #389
   4a0b8:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a0bc:	cmp	w9, #0x97
   4a0c0:	b.gt	4a120 <aarch64_find_alias_opcode@@Base+0xc0>
   4a0c4:	sub	w9, w9, #0x2
   4a0c8:	cmp	w9, #0x18
   4a0cc:	b.hi	4a53c <aarch64_find_alias_opcode@@Base+0x4dc>  // b.pmore
   4a0d0:	adrp	x10, 5c000 <fields@@Base+0x5650>
   4a0d4:	add	x10, x10, #0xc4a
   4a0d8:	adr	x11, 4a0ec <aarch64_find_alias_opcode@@Base+0x8c>
   4a0dc:	ldrh	w12, [x10, x9, lsl #1]
   4a0e0:	add	x11, x11, x12, lsl #2
   4a0e4:	mov	w9, #0x3                   	// #3
   4a0e8:	br	x11
   4a0ec:	mov	w9, #0x5                   	// #5
   4a0f0:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a0f4:	sub	w10, w9, #0x6da
   4a0f8:	cmp	w10, #0x4
   4a0fc:	b.hi	4a148 <aarch64_find_alias_opcode@@Base+0xe8>  // b.pmore
   4a100:	adrp	x9, 5d000 <fields@@Base+0x6650>
   4a104:	add	x9, x9, #0x494
   4a108:	adr	x11, 4a118 <aarch64_find_alias_opcode@@Base+0xb8>
   4a10c:	ldrh	w12, [x9, x10, lsl #1]
   4a110:	add	x11, x11, x12, lsl #2
   4a114:	br	x11
   4a118:	mov	w9, #0x4e8                 	// #1256
   4a11c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a120:	cmp	w9, #0x9b
   4a124:	b.le	4a160 <aarch64_find_alias_opcode@@Base+0x100>
   4a128:	cmp	w9, #0x9c
   4a12c:	b.eq	4a518 <aarch64_find_alias_opcode@@Base+0x4b8>  // b.none
   4a130:	cmp	w9, #0xf2
   4a134:	b.eq	4a520 <aarch64_find_alias_opcode@@Base+0x4c0>  // b.none
   4a138:	cmp	w9, #0x13d
   4a13c:	b.ne	4a53c <aarch64_find_alias_opcode@@Base+0x4dc>  // b.any
   4a140:	mov	w9, #0x13e                 	// #318
   4a144:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a148:	cmp	w9, #0x71c
   4a14c:	b.eq	4a528 <aarch64_find_alias_opcode@@Base+0x4c8>  // b.none
   4a150:	cmp	w9, #0x71d
   4a154:	b.ne	4a53c <aarch64_find_alias_opcode@@Base+0x4dc>  // b.any
   4a158:	mov	w9, #0x4f3                 	// #1267
   4a15c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a160:	cmp	w9, #0x98
   4a164:	b.eq	4a530 <aarch64_find_alias_opcode@@Base+0x4d0>  // b.none
   4a168:	cmp	w9, #0x9a
   4a16c:	b.ne	4a53c <aarch64_find_alias_opcode@@Base+0x4dc>  // b.any
   4a170:	mov	w9, #0x9b                  	// #155
   4a174:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a178:	mov	w9, #0x187                 	// #391
   4a17c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a180:	mov	w9, #0x19d                 	// #413
   4a184:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a188:	mov	w9, #0x19f                 	// #415
   4a18c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a190:	mov	w9, #0x218                 	// #536
   4a194:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a198:	mov	w9, #0x26f                 	// #623
   4a19c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1a0:	mov	w9, #0x273                 	// #627
   4a1a4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1a8:	mov	w9, #0x279                 	// #633
   4a1ac:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1b0:	mov	w9, #0x299                 	// #665
   4a1b4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1b8:	mov	w9, #0x29c                 	// #668
   4a1bc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1c0:	mov	w9, #0x29e                 	// #670
   4a1c4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1c8:	mov	w9, #0x2b0                 	// #688
   4a1cc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1d0:	mov	w9, #0x2ca                 	// #714
   4a1d4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1d8:	mov	w9, #0x2cc                 	// #716
   4a1dc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1e0:	mov	w9, #0x2ce                 	// #718
   4a1e4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1e8:	mov	w9, #0x2d0                 	// #720
   4a1ec:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1f0:	mov	w9, #0x2d3                 	// #723
   4a1f4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a1f8:	mov	w9, #0x2e0                 	// #736
   4a1fc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a200:	mov	w9, #0x2e2                 	// #738
   4a204:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a208:	mov	w9, #0x2e4                 	// #740
   4a20c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a210:	mov	w9, #0x2e6                 	// #742
   4a214:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a218:	mov	w9, #0x2e9                 	// #745
   4a21c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a220:	mov	w9, #0x2eb                 	// #747
   4a224:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a228:	mov	w9, #0x2f6                 	// #758
   4a22c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a230:	mov	w9, #0x3df                 	// #991
   4a234:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a238:	mov	w9, #0x3e1                 	// #993
   4a23c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a240:	mov	w9, #0x3e4                 	// #996
   4a244:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a248:	mov	w9, #0x3e9                 	// #1001
   4a24c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a250:	mov	w9, #0x3eb                 	// #1003
   4a254:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a258:	mov	w9, #0x3ef                 	// #1007
   4a25c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a260:	mov	w9, #0x46d                 	// #1133
   4a264:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a268:	mov	w9, #0x46e                 	// #1134
   4a26c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a270:	mov	w9, #0x46f                 	// #1135
   4a274:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a278:	mov	w9, #0x470                 	// #1136
   4a27c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a280:	mov	w9, #0x471                 	// #1137
   4a284:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a288:	mov	w9, #0x472                 	// #1138
   4a28c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a290:	mov	w9, #0x473                 	// #1139
   4a294:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a298:	mov	w9, #0x474                 	// #1140
   4a29c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2a0:	mov	w9, #0x475                 	// #1141
   4a2a4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2a8:	mov	w9, #0x476                 	// #1142
   4a2ac:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2b0:	mov	w9, #0x477                 	// #1143
   4a2b4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2b8:	mov	w9, #0x478                 	// #1144
   4a2bc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2c0:	mov	w9, #0x479                 	// #1145
   4a2c4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2c8:	mov	w9, #0x47a                 	// #1146
   4a2cc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2d0:	mov	w9, #0x47b                 	// #1147
   4a2d4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2d8:	mov	w9, #0x47c                 	// #1148
   4a2dc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2e0:	mov	w9, #0x47d                 	// #1149
   4a2e4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2e8:	mov	w9, #0x47e                 	// #1150
   4a2ec:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2f0:	mov	w9, #0x47f                 	// #1151
   4a2f4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a2f8:	mov	w9, #0x480                 	// #1152
   4a2fc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a300:	mov	w9, #0x481                 	// #1153
   4a304:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a308:	mov	w9, #0x482                 	// #1154
   4a30c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a310:	mov	w9, #0x483                 	// #1155
   4a314:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a318:	mov	w9, #0x484                 	// #1156
   4a31c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a320:	mov	w9, #0x485                 	// #1157
   4a324:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a328:	mov	w9, #0x486                 	// #1158
   4a32c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a330:	mov	w9, #0x487                 	// #1159
   4a334:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a338:	mov	w9, #0x488                 	// #1160
   4a33c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a340:	mov	w9, #0x489                 	// #1161
   4a344:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a348:	mov	w9, #0x48a                 	// #1162
   4a34c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a350:	mov	w9, #0x48b                 	// #1163
   4a354:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a358:	mov	w9, #0x48c                 	// #1164
   4a35c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a360:	mov	w9, #0x48d                 	// #1165
   4a364:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a368:	mov	w9, #0x48e                 	// #1166
   4a36c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a370:	mov	w9, #0x48f                 	// #1167
   4a374:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a378:	mov	w9, #0x490                 	// #1168
   4a37c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a380:	mov	w9, #0x491                 	// #1169
   4a384:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a388:	mov	w9, #0x492                 	// #1170
   4a38c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a390:	mov	w9, #0x493                 	// #1171
   4a394:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a398:	mov	w9, #0x494                 	// #1172
   4a39c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3a0:	mov	w9, #0x495                 	// #1173
   4a3a4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3a8:	mov	w9, #0x496                 	// #1174
   4a3ac:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3b0:	mov	w9, #0x497                 	// #1175
   4a3b4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3b8:	mov	w9, #0x498                 	// #1176
   4a3bc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3c0:	mov	w9, #0x499                 	// #1177
   4a3c4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3c8:	mov	w9, #0x49a                 	// #1178
   4a3cc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3d0:	mov	w9, #0x49b                 	// #1179
   4a3d4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3d8:	mov	w9, #0x49c                 	// #1180
   4a3dc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3e0:	mov	w9, #0x49e                 	// #1182
   4a3e4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3e8:	mov	w9, #0x4a0                 	// #1184
   4a3ec:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3f0:	mov	w9, #0x4d3                 	// #1235
   4a3f4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a3f8:	mov	w9, #0x4bc                 	// #1212
   4a3fc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a400:	mov	w9, #0x4c7                 	// #1223
   4a404:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a408:	mov	w9, #0x7f1                 	// #2033
   4a40c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a410:	mov	w9, #0x4f2                 	// #1266
   4a414:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a418:	mov	w9, #0x4f6                 	// #1270
   4a41c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a420:	mov	w9, #0x7f2                 	// #2034
   4a424:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a428:	mov	w9, #0x7f5                 	// #2037
   4a42c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a430:	mov	w9, #0x7f3                 	// #2035
   4a434:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a438:	mov	w9, #0x7f4                 	// #2036
   4a43c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a440:	mov	w9, #0x4ef                 	// #1263
   4a444:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a448:	mov	w9, #0x4f1                 	// #1265
   4a44c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a450:	mov	w9, #0x7fc                 	// #2044
   4a454:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a458:	mov	w9, #0x4ea                 	// #1258
   4a45c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a460:	mov	w9, #0x4ec                 	// #1260
   4a464:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a468:	mov	w9, #0x7fb                 	// #2043
   4a46c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a470:	mov	w9, #0x4ed                 	// #1261
   4a474:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a478:	mov	w9, #0x7f6                 	// #2038
   4a47c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a480:	mov	w9, #0x4f7                 	// #1271
   4a484:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a488:	mov	w9, #0x4f8                 	// #1272
   4a48c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a490:	mov	w9, #0x7f7                 	// #2039
   4a494:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a498:	mov	w9, #0x7f8                 	// #2040
   4a49c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4a0:	mov	w9, #0x7f9                 	// #2041
   4a4a4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4a8:	mov	w9, #0x7fa                 	// #2042
   4a4ac:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4b0:	mov	w9, #0x4e7                 	// #1255
   4a4b4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4b8:	mov	w9, #0x4e6                 	// #1254
   4a4bc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4c0:	mov	w9, #0x8                   	// #8
   4a4c4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4c8:	mov	w9, #0xb                   	// #11
   4a4cc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4d0:	mov	w9, #0xd                   	// #13
   4a4d4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4d8:	mov	w9, #0xf                   	// #15
   4a4dc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4e0:	mov	w9, #0x12                  	// #18
   4a4e4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4e8:	mov	w9, #0x17                  	// #23
   4a4ec:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4f0:	mov	w9, #0x19                  	// #25
   4a4f4:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a4f8:	mov	w9, #0x1b                  	// #27
   4a4fc:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a500:	mov	w9, #0x7fd                 	// #2045
   4a504:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a508:	mov	w9, #0x4eb                 	// #1259
   4a50c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a510:	mov	w9, #0x4f5                 	// #1269
   4a514:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a518:	mov	w9, #0x9d                  	// #157
   4a51c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a520:	mov	w9, #0xf3                  	// #243
   4a524:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a528:	mov	w9, #0x4f0                 	// #1264
   4a52c:	b	4a534 <aarch64_find_alias_opcode@@Base+0x4d4>
   4a530:	mov	w9, #0x99                  	// #153
   4a534:	mov	w10, #0x90                  	// #144
   4a538:	madd	x0, x9, x10, x8
   4a53c:	ret

000000000004a540 <aarch64_find_next_alias_opcode@@Base>:
   4a540:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   4a544:	ldr	x8, [x8, #3848]
   4a548:	mov	w10, #0x8e39                	// #36409
   4a54c:	movk	w10, #0x38e3, lsl #16
   4a550:	sub	x9, x0, x8
   4a554:	lsr	x9, x9, #4
   4a558:	mul	w10, w9, w10
   4a55c:	sub	w9, w10, #0x3
   4a560:	cmp	w9, #0x4f5
   4a564:	mov	x0, xzr
   4a568:	b.hi	4a590 <aarch64_find_next_alias_opcode@@Base+0x50>  // b.pmore
   4a56c:	adrp	x10, 5d000 <fields@@Base+0x6650>
   4a570:	add	x10, x10, #0x49e
   4a574:	adr	x11, 4a588 <aarch64_find_next_alias_opcode@@Base+0x48>
   4a578:	ldrh	w12, [x10, x9, lsl #1]
   4a57c:	add	x11, x11, x12, lsl #2
   4a580:	mov	w9, #0x2                   	// #2
   4a584:	br	x11
   4a588:	mov	w9, #0x4                   	// #4
   4a58c:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a590:	sub	w9, w10, #0x7f1
   4a594:	cmp	w9, #0xc
   4a598:	b.hi	4ab20 <aarch64_find_next_alias_opcode@@Base+0x5e0>  // b.pmore
   4a59c:	adrp	x10, 5d000 <fields@@Base+0x6650>
   4a5a0:	add	x10, x10, #0xe8a
   4a5a4:	adr	x11, 4a5b4 <aarch64_find_next_alias_opcode@@Base+0x74>
   4a5a8:	ldrh	w12, [x10, x9, lsl #1]
   4a5ac:	add	x11, x11, x12, lsl #2
   4a5b0:	br	x11
   4a5b4:	mov	w9, #0x503                 	// #1283
   4a5b8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5bc:	mov	w9, #0x7                   	// #7
   4a5c0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5c4:	mov	w9, #0xa                   	// #10
   4a5c8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5cc:	mov	w9, #0xc                   	// #12
   4a5d0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5d4:	mov	w9, #0xe                   	// #14
   4a5d8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5dc:	mov	w9, #0x11                  	// #17
   4a5e0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5e4:	mov	w9, #0x16                  	// #22
   4a5e8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5ec:	mov	w9, #0x18                  	// #24
   4a5f0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5f4:	mov	w9, #0x1c                  	// #28
   4a5f8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a5fc:	mov	w9, #0x1a                  	// #26
   4a600:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a604:	mov	w9, #0x98                  	// #152
   4a608:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a60c:	mov	w9, #0x9a                  	// #154
   4a610:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a614:	mov	w9, #0x9c                  	// #156
   4a618:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a61c:	mov	w9, #0xf2                  	// #242
   4a620:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a624:	mov	w9, #0x13d                 	// #317
   4a628:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a62c:	mov	w9, #0x184                 	// #388
   4a630:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a634:	mov	w9, #0x186                 	// #390
   4a638:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a63c:	mov	w9, #0x19c                 	// #412
   4a640:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a644:	mov	w9, #0x19e                 	// #414
   4a648:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a64c:	mov	w9, #0x217                 	// #535
   4a650:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a654:	mov	w9, #0x26a                 	// #618
   4a658:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a65c:	mov	w9, #0x26b                 	// #619
   4a660:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a664:	mov	w9, #0x270                 	// #624
   4a668:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a66c:	mov	w9, #0x26d                 	// #621
   4a670:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a674:	mov	w9, #0x26e                 	// #622
   4a678:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a67c:	mov	w9, #0x26c                 	// #620
   4a680:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a684:	mov	w9, #0x271                 	// #625
   4a688:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a68c:	mov	w9, #0x274                 	// #628
   4a690:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a694:	mov	w9, #0x272                 	// #626
   4a698:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a69c:	mov	w9, #0x275                 	// #629
   4a6a0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6a4:	mov	w9, #0x276                 	// #630
   4a6a8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6ac:	mov	w9, #0x27b                 	// #635
   4a6b0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6b4:	mov	w9, #0x278                 	// #632
   4a6b8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6bc:	mov	w9, #0x277                 	// #631
   4a6c0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6c4:	mov	w9, #0x27a                 	// #634
   4a6c8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6cc:	mov	w9, #0x297                 	// #663
   4a6d0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6d4:	mov	w9, #0x298                 	// #664
   4a6d8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6dc:	mov	w9, #0x29a                 	// #666
   4a6e0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6e4:	mov	w9, #0x29b                 	// #667
   4a6e8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6ec:	mov	w9, #0x29d                 	// #669
   4a6f0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6f4:	mov	w9, #0x2b1                 	// #689
   4a6f8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a6fc:	mov	w9, #0x2c9                 	// #713
   4a700:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a704:	mov	w9, #0x2cb                 	// #715
   4a708:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a70c:	mov	w9, #0x2cd                 	// #717
   4a710:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a714:	mov	w9, #0x2cf                 	// #719
   4a718:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a71c:	mov	w9, #0x2d2                 	// #722
   4a720:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a724:	mov	w9, #0x2df                 	// #735
   4a728:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a72c:	mov	w9, #0x2e1                 	// #737
   4a730:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a734:	mov	w9, #0x2e3                 	// #739
   4a738:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a73c:	mov	w9, #0x2e5                 	// #741
   4a740:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a744:	mov	w9, #0x2e8                 	// #744
   4a748:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a74c:	mov	w9, #0x2ea                 	// #746
   4a750:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a754:	mov	w9, #0x2f5                 	// #757
   4a758:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a75c:	mov	w9, #0x3de                 	// #990
   4a760:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a764:	mov	w9, #0x3e0                 	// #992
   4a768:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a76c:	mov	w9, #0x3e3                 	// #995
   4a770:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a774:	mov	w9, #0x3e7                 	// #999
   4a778:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a77c:	mov	w9, #0x3e8                 	// #1000
   4a780:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a784:	mov	w9, #0x3ea                 	// #1002
   4a788:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a78c:	mov	w9, #0x3ee                 	// #1006
   4a790:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a794:	mov	w9, #0x40d                 	// #1037
   4a798:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a79c:	mov	w9, #0x40e                 	// #1038
   4a7a0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7a4:	mov	w9, #0x40f                 	// #1039
   4a7a8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7ac:	mov	w9, #0x411                 	// #1041
   4a7b0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7b4:	mov	w9, #0x414                 	// #1044
   4a7b8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7bc:	mov	w9, #0x417                 	// #1047
   4a7c0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7c4:	mov	w9, #0x419                 	// #1049
   4a7c8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7cc:	mov	w9, #0x41a                 	// #1050
   4a7d0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7d4:	mov	w9, #0x41b                 	// #1051
   4a7d8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7dc:	mov	w9, #0x41d                 	// #1053
   4a7e0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7e4:	mov	w9, #0x420                 	// #1056
   4a7e8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7ec:	mov	w9, #0x423                 	// #1059
   4a7f0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7f4:	mov	w9, #0x425                 	// #1061
   4a7f8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a7fc:	mov	w9, #0x426                 	// #1062
   4a800:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a804:	mov	w9, #0x427                 	// #1063
   4a808:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a80c:	mov	w9, #0x429                 	// #1065
   4a810:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a814:	mov	w9, #0x42c                 	// #1068
   4a818:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a81c:	mov	w9, #0x42f                 	// #1071
   4a820:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a824:	mov	w9, #0x431                 	// #1073
   4a828:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a82c:	mov	w9, #0x432                 	// #1074
   4a830:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a834:	mov	w9, #0x433                 	// #1075
   4a838:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a83c:	mov	w9, #0x435                 	// #1077
   4a840:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a844:	mov	w9, #0x438                 	// #1080
   4a848:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a84c:	mov	w9, #0x43b                 	// #1083
   4a850:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a854:	mov	w9, #0x43d                 	// #1085
   4a858:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a85c:	mov	w9, #0x43e                 	// #1086
   4a860:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a864:	mov	w9, #0x43f                 	// #1087
   4a868:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a86c:	mov	w9, #0x441                 	// #1089
   4a870:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a874:	mov	w9, #0x444                 	// #1092
   4a878:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a87c:	mov	w9, #0x447                 	// #1095
   4a880:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a884:	mov	w9, #0x449                 	// #1097
   4a888:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a88c:	mov	w9, #0x44a                 	// #1098
   4a890:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a894:	mov	w9, #0x44b                 	// #1099
   4a898:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a89c:	mov	w9, #0x44d                 	// #1101
   4a8a0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8a4:	mov	w9, #0x450                 	// #1104
   4a8a8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8ac:	mov	w9, #0x453                 	// #1107
   4a8b0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8b4:	mov	w9, #0x455                 	// #1109
   4a8b8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8bc:	mov	w9, #0x456                 	// #1110
   4a8c0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8c4:	mov	w9, #0x457                 	// #1111
   4a8c8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8cc:	mov	w9, #0x459                 	// #1113
   4a8d0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8d4:	mov	w9, #0x45c                 	// #1116
   4a8d8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8dc:	mov	w9, #0x45f                 	// #1119
   4a8e0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8e4:	mov	w9, #0x461                 	// #1121
   4a8e8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8ec:	mov	w9, #0x462                 	// #1122
   4a8f0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8f4:	mov	w9, #0x463                 	// #1123
   4a8f8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a8fc:	mov	w9, #0x465                 	// #1125
   4a900:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a904:	mov	w9, #0x468                 	// #1128
   4a908:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a90c:	mov	w9, #0x46b                 	// #1131
   4a910:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a914:	mov	w9, #0x49d                 	// #1181
   4a918:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a91c:	mov	w9, #0x49f                 	// #1183
   4a920:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a924:	mov	w9, #0x4a9                 	// #1193
   4a928:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a92c:	mov	w9, #0x4aa                 	// #1194
   4a930:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a934:	mov	w9, #0x4ab                 	// #1195
   4a938:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a93c:	mov	w9, #0x4ac                 	// #1196
   4a940:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a944:	mov	w9, #0x4ad                 	// #1197
   4a948:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a94c:	mov	w9, #0x4ae                 	// #1198
   4a950:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a954:	mov	w9, #0x4af                 	// #1199
   4a958:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a95c:	mov	w9, #0x4b0                 	// #1200
   4a960:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a964:	mov	w9, #0x4b1                 	// #1201
   4a968:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a96c:	mov	w9, #0x4b2                 	// #1202
   4a970:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a974:	mov	w9, #0x4b3                 	// #1203
   4a978:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a97c:	mov	w9, #0x4b4                 	// #1204
   4a980:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a984:	mov	w9, #0x4b5                 	// #1205
   4a988:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a98c:	mov	w9, #0x4b6                 	// #1206
   4a990:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a994:	mov	w9, #0x4b7                 	// #1207
   4a998:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a99c:	mov	w9, #0x4ba                 	// #1210
   4a9a0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9a4:	mov	w9, #0x4bb                 	// #1211
   4a9a8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9ac:	mov	w9, #0x4c0                 	// #1216
   4a9b0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9b4:	mov	w9, #0x4c1                 	// #1217
   4a9b8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9bc:	mov	w9, #0x4c2                 	// #1218
   4a9c0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9c4:	mov	w9, #0x4c3                 	// #1219
   4a9c8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9cc:	mov	w9, #0x4c4                 	// #1220
   4a9d0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9d4:	mov	w9, #0x4c5                 	// #1221
   4a9d8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9dc:	mov	w9, #0x4c6                 	// #1222
   4a9e0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9e4:	mov	w9, #0x4b8                 	// #1208
   4a9e8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9ec:	mov	w9, #0x4cc                 	// #1228
   4a9f0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9f4:	mov	w9, #0x4cd                 	// #1229
   4a9f8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4a9fc:	mov	w9, #0x4ce                 	// #1230
   4aa00:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa04:	mov	w9, #0x4cf                 	// #1231
   4aa08:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa0c:	mov	w9, #0x4d0                 	// #1232
   4aa10:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa14:	mov	w9, #0x4d1                 	// #1233
   4aa18:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa1c:	mov	w9, #0x4d2                 	// #1234
   4aa20:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa24:	mov	w9, #0x58f                 	// #1423
   4aa28:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa2c:	mov	w9, #0x578                 	// #1400
   4aa30:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa34:	mov	w9, #0x6da                 	// #1754
   4aa38:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa3c:	mov	w9, #0x556                 	// #1366
   4aa40:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa44:	mov	w9, #0x555                 	// #1365
   4aa48:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa4c:	mov	w9, #0x6dd                 	// #1757
   4aa50:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa54:	mov	w9, #0x4e9                 	// #1257
   4aa58:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa5c:	mov	w9, #0x558                 	// #1368
   4aa60:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa64:	mov	w9, #0x557                 	// #1367
   4aa68:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa6c:	mov	w9, #0x547                 	// #1351
   4aa70:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa74:	mov	w9, #0x71c                 	// #1820
   4aa78:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa7c:	mov	w9, #0x548                 	// #1352
   4aa80:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa84:	mov	w9, #0x505                 	// #1285
   4aa88:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa8c:	mov	w9, #0x71d                 	// #1821
   4aa90:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa94:	mov	w9, #0x549                 	// #1353
   4aa98:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aa9c:	mov	w9, #0x6de                 	// #1758
   4aaa0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aaa4:	mov	w9, #0x506                 	// #1286
   4aaa8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aaac:	mov	w9, #0x55c                 	// #1372
   4aab0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aab4:	mov	w9, #0x55d                 	// #1373
   4aab8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aabc:	mov	w9, #0x529                 	// #1321
   4aac0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aac4:	mov	w9, #0x52e                 	// #1326
   4aac8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aacc:	mov	w9, #0x531                 	// #1329
   4aad0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aad4:	mov	w9, #0x52c                 	// #1324
   4aad8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aadc:	mov	w9, #0x55a                 	// #1370
   4aae0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aae4:	mov	w9, #0x562                 	// #1378
   4aae8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aaec:	mov	w9, #0x563                 	// #1379
   4aaf0:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aaf4:	mov	w9, #0x570                 	// #1392
   4aaf8:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4aafc:	mov	w9, #0x572                 	// #1394
   4ab00:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4ab04:	mov	w9, #0x4ee                 	// #1262
   4ab08:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4ab0c:	mov	w9, #0x4f4                 	// #1268
   4ab10:	b	4ab18 <aarch64_find_next_alias_opcode@@Base+0x5d8>
   4ab14:	mov	w9, #0x6db                 	// #1755
   4ab18:	mov	w10, #0x90                  	// #144
   4ab1c:	madd	x0, x9, x10, x8
   4ab20:	ret

000000000004ab24 <aarch64_extract_operand@@Base>:
   4ab24:	stp	x29, x30, [sp, #-16]!
   4ab28:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   4ab2c:	ldr	x8, [x8, #4032]
   4ab30:	mov	w9, #0xaaab                	// #43691
   4ab34:	movk	w9, #0xaaaa, lsl #16
   4ab38:	mov	x29, sp
   4ab3c:	sub	x8, x0, x8
   4ab40:	lsr	x8, x8, #4
   4ab44:	mul	w8, w8, w9
   4ab48:	sub	w8, w8, #0x1
   4ab4c:	cmp	w8, #0xce
   4ab50:	b.hi	4ae3c <aarch64_extract_operand@@Base+0x318>  // b.pmore
   4ab54:	adrp	x9, 5d000 <fields@@Base+0x6650>
   4ab58:	add	x9, x9, #0xea4
   4ab5c:	adr	x10, 4ab6c <aarch64_extract_operand@@Base+0x48>
   4ab60:	ldrb	w11, [x9, x8]
   4ab64:	add	x10, x10, x11, lsl #2
   4ab68:	br	x10
   4ab6c:	bl	35cf0 <aarch64_ext_regno@plt>
   4ab70:	ldp	x29, x30, [sp], #16
   4ab74:	ret
   4ab78:	bl	35b50 <aarch64_ext_imm@plt>
   4ab7c:	ldp	x29, x30, [sp], #16
   4ab80:	ret
   4ab84:	bl	35d30 <aarch64_ext_sve_addr_rr_lsl@plt>
   4ab88:	ldp	x29, x30, [sp], #16
   4ab8c:	ret
   4ab90:	bl	35e80 <aarch64_ext_sve_addr_rz_xtw@plt>
   4ab94:	ldp	x29, x30, [sp], #16
   4ab98:	ret
   4ab9c:	bl	356d0 <aarch64_ext_reglane@plt>
   4aba0:	ldp	x29, x30, [sp], #16
   4aba4:	ret
   4aba8:	bl	356c0 <aarch64_ext_addr_simm@plt>
   4abac:	ldp	x29, x30, [sp], #16
   4abb0:	ret
   4abb4:	bl	358f0 <aarch64_ext_sve_quad_index@plt>
   4abb8:	ldp	x29, x30, [sp], #16
   4abbc:	ret
   4abc0:	bl	35440 <aarch64_ext_sysins_op@plt>
   4abc4:	ldp	x29, x30, [sp], #16
   4abc8:	ret
   4abcc:	bl	35f90 <aarch64_ext_sve_addr_ri_u6@plt>
   4abd0:	ldp	x29, x30, [sp], #16
   4abd4:	ret
   4abd8:	bl	354b0 <aarch64_ext_sve_addr_zi_u5@plt>
   4abdc:	ldp	x29, x30, [sp], #16
   4abe0:	ret
   4abe4:	bl	35880 <aarch64_ext_sve_addr_ri_s4xvl@plt>
   4abe8:	ldp	x29, x30, [sp], #16
   4abec:	ret
   4abf0:	bl	359f0 <aarch64_ext_imm_rotate2@plt>
   4abf4:	ldp	x29, x30, [sp], #16
   4abf8:	ret
   4abfc:	bl	35f20 <aarch64_ext_imm_rotate1@plt>
   4ac00:	ldp	x29, x30, [sp], #16
   4ac04:	ret
   4ac08:	bl	355a0 <aarch64_ext_sve_shrimm@plt>
   4ac0c:	ldp	x29, x30, [sp], #16
   4ac10:	ret
   4ac14:	bl	355b0 <aarch64_ext_sve_shlimm@plt>
   4ac18:	ldp	x29, x30, [sp], #16
   4ac1c:	ret
   4ac20:	bl	35f40 <aarch64_ext_advsimd_imm_modified@plt>
   4ac24:	ldp	x29, x30, [sp], #16
   4ac28:	ret
   4ac2c:	bl	35fc0 <aarch64_ext_cond@plt>
   4ac30:	ldp	x29, x30, [sp], #16
   4ac34:	ret
   4ac38:	bl	35cd0 <aarch64_ext_addr_simple@plt>
   4ac3c:	ldp	x29, x30, [sp], #16
   4ac40:	ret
   4ac44:	bl	35a00 <aarch64_ext_hint@plt>
   4ac48:	ldp	x29, x30, [sp], #16
   4ac4c:	ret
   4ac50:	bl	35790 <aarch64_ext_fpimm@plt>
   4ac54:	ldp	x29, x30, [sp], #16
   4ac58:	ret
   4ac5c:	bl	35840 <aarch64_ext_limm@plt>
   4ac60:	ldp	x29, x30, [sp], #16
   4ac64:	ret
   4ac68:	bl	35e00 <aarch64_ext_barrier@plt>
   4ac6c:	ldp	x29, x30, [sp], #16
   4ac70:	ret
   4ac74:	bl	35d40 <aarch64_ext_sve_addr_ri_s4@plt>
   4ac78:	ldp	x29, x30, [sp], #16
   4ac7c:	ret
   4ac80:	bl	358e0 <aarch64_ext_sve_reglist@plt>
   4ac84:	ldp	x29, x30, [sp], #16
   4ac88:	ret
   4ac8c:	bl	35c30 <aarch64_ext_advsimd_imm_shift@plt>
   4ac90:	ldp	x29, x30, [sp], #16
   4ac94:	ret
   4ac98:	bl	35770 <aarch64_ext_addr_offset@plt>
   4ac9c:	ldp	x29, x30, [sp], #16
   4aca0:	ret
   4aca4:	bl	354e0 <aarch64_ext_sysreg@plt>
   4aca8:	ldp	x29, x30, [sp], #16
   4acac:	ret
   4acb0:	bl	359e0 <aarch64_ext_sve_index@plt>
   4acb4:	ldp	x29, x30, [sp], #16
   4acb8:	ret
   4acbc:	bl	35d90 <aarch64_ext_imm_half@plt>
   4acc0:	ldp	x29, x30, [sp], #16
   4acc4:	ret
   4acc8:	bl	35540 <aarch64_ext_fbits@plt>
   4accc:	ldp	x29, x30, [sp], #16
   4acd0:	ret
   4acd4:	bl	35bf0 <aarch64_ext_addr_regoff@plt>
   4acd8:	ldp	x29, x30, [sp], #16
   4acdc:	ret
   4ace0:	bl	35740 <aarch64_ext_addr_simm10@plt>
   4ace4:	ldp	x29, x30, [sp], #16
   4ace8:	ret
   4acec:	bl	355c0 <aarch64_ext_addr_uimm12@plt>
   4acf0:	ldp	x29, x30, [sp], #16
   4acf4:	ret
   4acf8:	bl	35f70 <aarch64_ext_simd_addr_post@plt>
   4acfc:	ldp	x29, x30, [sp], #16
   4ad00:	ret
   4ad04:	bl	356a0 <aarch64_ext_sve_addr_zz_sxtw@plt>
   4ad08:	ldp	x29, x30, [sp], #16
   4ad0c:	ret
   4ad10:	bl	35b20 <aarch64_ext_sve_aimm@plt>
   4ad14:	ldp	x29, x30, [sp], #16
   4ad18:	ret
   4ad1c:	bl	35920 <aarch64_ext_inv_limm@plt>
   4ad20:	ldp	x29, x30, [sp], #16
   4ad24:	ret
   4ad28:	bl	35ee0 <aarch64_ext_sve_limm_mov@plt>
   4ad2c:	ldp	x29, x30, [sp], #16
   4ad30:	ret
   4ad34:	bl	35d60 <aarch64_ext_sve_scale@plt>
   4ad38:	ldp	x29, x30, [sp], #16
   4ad3c:	ret
   4ad40:	bl	35530 <aarch64_ext_regrt_sysins@plt>
   4ad44:	ldp	x29, x30, [sp], #16
   4ad48:	ret
   4ad4c:	bl	35e90 <aarch64_ext_regno_pair@plt>
   4ad50:	ldp	x29, x30, [sp], #16
   4ad54:	ret
   4ad58:	bl	357e0 <aarch64_ext_reg_extended@plt>
   4ad5c:	ldp	x29, x30, [sp], #16
   4ad60:	ret
   4ad64:	bl	35ec0 <aarch64_ext_reg_shifted@plt>
   4ad68:	ldp	x29, x30, [sp], #16
   4ad6c:	ret
   4ad70:	bl	35ea0 <aarch64_ext_ft@plt>
   4ad74:	ldp	x29, x30, [sp], #16
   4ad78:	ret
   4ad7c:	bl	35b80 <aarch64_ext_reglist@plt>
   4ad80:	ldp	x29, x30, [sp], #16
   4ad84:	ret
   4ad88:	bl	359b0 <aarch64_ext_ldst_reglist@plt>
   4ad8c:	ldp	x29, x30, [sp], #16
   4ad90:	ret
   4ad94:	bl	35570 <aarch64_ext_ldst_reglist_r@plt>
   4ad98:	ldp	x29, x30, [sp], #16
   4ad9c:	ret
   4ada0:	bl	35af0 <aarch64_ext_ldst_elemlist@plt>
   4ada4:	ldp	x29, x30, [sp], #16
   4ada8:	ret
   4adac:	bl	35ba0 <aarch64_ext_shll_imm@plt>
   4adb0:	ldp	x29, x30, [sp], #16
   4adb4:	ret
   4adb8:	bl	355e0 <aarch64_ext_aimm@plt>
   4adbc:	ldp	x29, x30, [sp], #16
   4adc0:	ret
   4adc4:	bl	35cb0 <aarch64_ext_prfop@plt>
   4adc8:	ldp	x29, x30, [sp], #16
   4adcc:	ret
   4add0:	bl	35df0 <aarch64_ext_sve_addr_ri_s6xvl@plt>
   4add4:	ldp	x29, x30, [sp], #16
   4add8:	ret
   4addc:	bl	35a90 <aarch64_ext_sve_addr_zz_lsl@plt>
   4ade0:	ldp	x29, x30, [sp], #16
   4ade4:	ret
   4ade8:	bl	35c00 <aarch64_ext_sve_addr_zz_uxtw@plt>
   4adec:	ldp	x29, x30, [sp], #16
   4adf0:	ret
   4adf4:	bl	35600 <aarch64_ext_sve_asimm@plt>
   4adf8:	ldp	x29, x30, [sp], #16
   4adfc:	ret
   4ae00:	bl	35e20 <aarch64_ext_sve_float_half_one@plt>
   4ae04:	ldp	x29, x30, [sp], #16
   4ae08:	ret
   4ae0c:	bl	35bd0 <aarch64_ext_sve_float_zero_one@plt>
   4ae10:	ldp	x29, x30, [sp], #16
   4ae14:	ret
   4ae18:	bl	35f50 <aarch64_ext_pstatefield@plt>
   4ae1c:	ldp	x29, x30, [sp], #16
   4ae20:	ret
   4ae24:	bl	35680 <aarch64_ext_sve_addr_ri_s9xvl@plt>
   4ae28:	ldp	x29, x30, [sp], #16
   4ae2c:	ret
   4ae30:	bl	35930 <aarch64_ext_sve_float_half_two@plt>
   4ae34:	ldp	x29, x30, [sp], #16
   4ae38:	ret
   4ae3c:	adrp	x0, 58000 <fields@@Base+0x1650>
   4ae40:	adrp	x1, 5d000 <fields@@Base+0x6650>
   4ae44:	adrp	x3, 5d000 <fields@@Base+0x6650>
   4ae48:	add	x0, x0, #0xd9c
   4ae4c:	add	x1, x1, #0xf73
   4ae50:	add	x3, x3, #0xf91
   4ae54:	mov	w2, #0x5dcb                	// #24011
   4ae58:	bl	35ef0 <__assert_fail@plt>

000000000004ae5c <aarch64_get_opcode@@Base>:
   4ae5c:	adrp	x8, 5f000 <fields@@Base+0x8650>
   4ae60:	add	x8, x8, #0x998
   4ae64:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   4ae68:	ldr	w8, [x8, w0, uxtw #2]
   4ae6c:	ldr	x10, [x10, #3848]
   4ae70:	mov	w9, #0x90                  	// #144
   4ae74:	madd	x0, x8, x9, x10
   4ae78:	ret

000000000004ae7c <arm_symbol_is_valid@@Base>:
   4ae7c:	stp	x29, x30, [sp, #-16]!
   4ae80:	mov	x29, sp
   4ae84:	cbz	x0, 4aec0 <arm_symbol_is_valid@@Base+0x44>
   4ae88:	bl	4aec8 <arm_symbol_is_valid@@Base+0x4c>
   4ae8c:	cbz	x0, 4aec0 <arm_symbol_is_valid@@Base+0x44>
   4ae90:	ldrb	w8, [x0]
   4ae94:	cmp	w8, #0x24
   4ae98:	b.ne	4aea8 <arm_symbol_is_valid@@Base+0x2c>  // b.any
   4ae9c:	mov	w0, wzr
   4aea0:	ldp	x29, x30, [sp], #16
   4aea4:	ret
   4aea8:	adrp	x1, 60000 <fields@@Base+0x9650>
   4aeac:	add	x1, x1, #0x8d0
   4aeb0:	mov	w2, #0xa                   	// #10
   4aeb4:	bl	35860 <strncmp@plt>
   4aeb8:	cmp	w0, #0x0
   4aebc:	cset	w0, ne  // ne = any
   4aec0:	ldp	x29, x30, [sp], #16
   4aec4:	ret
   4aec8:	ldr	x0, [x0, #8]
   4aecc:	ret

000000000004aed0 <print_insn_big_arm@@Base>:
   4aed0:	stp	x29, x30, [sp, #-16]!
   4aed4:	ldr	w8, [x1, #24]
   4aed8:	mov	x29, sp
   4aedc:	cmp	w8, #0x5
   4aee0:	b.ne	4af04 <print_insn_big_arm@@Base+0x34>  // b.any
   4aee4:	ldr	x8, [x1, #48]
   4aee8:	cbz	x8, 4af04 <print_insn_big_arm@@Base+0x34>
   4aeec:	ldr	x8, [x8, #240]
   4aef0:	ldr	x8, [x8, #248]
   4aef4:	ldrb	w8, [x8, #50]
   4aef8:	tbz	w8, #7, 4af04 <print_insn_big_arm@@Base+0x34>
   4aefc:	mov	w8, #0x1                   	// #1
   4af00:	str	w8, [x1, #44]
   4af04:	mov	w2, wzr
   4af08:	bl	4af14 <print_insn_big_arm@@Base+0x44>
   4af0c:	ldp	x29, x30, [sp], #16
   4af10:	ret
   4af14:	sub	sp, sp, #0x70
   4af18:	stp	x29, x30, [sp, #16]
   4af1c:	stp	x28, x27, [sp, #32]
   4af20:	stp	x26, x25, [sp, #48]
   4af24:	stp	x24, x23, [sp, #64]
   4af28:	stp	x22, x21, [sp, #80]
   4af2c:	stp	x20, x19, [sp, #96]
   4af30:	mov	x20, x0
   4af34:	ldr	x0, [x1, #224]
   4af38:	mov	w22, w2
   4af3c:	mov	x19, x1
   4af40:	add	x29, sp, #0x10
   4af44:	strh	wzr, [x1, #196]
   4af48:	strb	wzr, [x1, #198]
   4af4c:	str	wzr, [x1, #200]
   4af50:	stp	xzr, xzr, [x1, #208]
   4af54:	cbz	x0, 4af60 <print_insn_big_arm@@Base+0x90>
   4af58:	bl	4b5f0 <print_arm_disassembler_options@@Base+0xe8>
   4af5c:	str	xzr, [x19, #224]
   4af60:	ldr	x8, [x19, #96]
   4af64:	cbnz	x8, 4af94 <print_insn_big_arm@@Base+0xc4>
   4af68:	ldrb	w8, [x19, #91]
   4af6c:	tbnz	w8, #5, 4af74 <print_insn_big_arm@@Base+0xa4>
   4af70:	str	xzr, [x19, #32]
   4af74:	ldr	x0, [x19, #32]
   4af78:	bl	4b738 <print_arm_disassembler_options@@Base+0x230>
   4af7c:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4af80:	add	x8, x8, #0x418
   4af84:	mov	w9, #0xffffffff            	// #-1
   4af88:	str	w9, [x8, #28]
   4af8c:	stp	xzr, xzr, [x8, #32]
   4af90:	str	x8, [x19, #96]
   4af94:	ldr	w8, [x19, #44]
   4af98:	ldr	w9, [x19, #84]
   4af9c:	cmp	w8, #0x1
   4afa0:	cset	w27, eq  // eq = none
   4afa4:	cmp	w22, #0x0
   4afa8:	cset	w28, ne  // ne = any
   4afac:	cbz	w9, 4b090 <print_insn_big_arm@@Base+0x1c0>
   4afb0:	ldr	x8, [x19, #72]
   4afb4:	ldr	x23, [x19, #96]
   4afb8:	ldr	x0, [x8]
   4afbc:	bl	4b8f8 <print_arm_disassembler_options@@Base+0x3f0>
   4afc0:	cmp	w0, #0x5
   4afc4:	b.ne	4b090 <print_insn_big_arm@@Base+0x1c0>  // b.any
   4afc8:	add	x2, sp, #0x8
   4afcc:	mov	x0, x20
   4afd0:	mov	x1, x19
   4afd4:	str	wzr, [sp, #8]
   4afd8:	bl	4b918 <print_arm_disassembler_options@@Base+0x410>
   4afdc:	ldr	w8, [x23, #24]
   4afe0:	mov	w21, #0x4                   	// #4
   4afe4:	str	w0, [sp, #4]
   4afe8:	cmp	w8, #0x1
   4afec:	cset	w25, eq  // eq = none
   4aff0:	cmp	w8, #0x2
   4aff4:	cset	w26, eq  // eq = none
   4aff8:	b.ne	4b088 <print_insn_big_arm@@Base+0x1b8>  // b.any
   4affc:	ldr	w8, [x23, #28]
   4b000:	ldr	w9, [x19, #84]
   4b004:	and	w10, w20, #0x3
   4b008:	sub	w21, w21, w10
   4b00c:	add	w8, w8, #0x1
   4b010:	cmp	w8, w9
   4b014:	b.ge	4b074 <print_insn_big_arm@@Base+0x1a4>  // b.tcont
   4b018:	ldr	x23, [x19, #72]
   4b01c:	str	w22, [sp]
   4b020:	mov	x22, x20
   4b024:	sxtw	x20, w8
   4b028:	b	4b03c <print_insn_big_arm@@Base+0x16c>
   4b02c:	ldrsw	x8, [x19, #84]
   4b030:	add	x20, x20, #0x1
   4b034:	cmp	x20, x8
   4b038:	b.ge	4b06c <print_insn_big_arm@@Base+0x19c>  // b.tcont
   4b03c:	ldr	x24, [x23, x20, lsl #3]
   4b040:	mov	x0, x24
   4b044:	bl	4bb4c <print_arm_disassembler_options@@Base+0x644>
   4b048:	subs	x8, x0, x22
   4b04c:	b.ls	4b02c <print_insn_big_arm@@Base+0x15c>  // b.plast
   4b050:	ldr	x9, [x19, #48]
   4b054:	cbz	x9, 4b064 <print_insn_big_arm@@Base+0x194>
   4b058:	ldr	x10, [x24, #32]
   4b05c:	cmp	x9, x10
   4b060:	b.ne	4b02c <print_insn_big_arm@@Base+0x15c>  // b.any
   4b064:	cmp	x8, x21
   4b068:	csel	w21, w8, w21, cc  // cc = lo, ul, last
   4b06c:	mov	x20, x22
   4b070:	ldr	w22, [sp]
   4b074:	cmp	w21, #0x3
   4b078:	b.ne	4b088 <print_insn_big_arm@@Base+0x1b8>  // b.any
   4b07c:	tst	x20, #0x1
   4b080:	mov	w8, #0x1                   	// #1
   4b084:	cinc	w21, w8, eq  // eq = none
   4b088:	ldr	w23, [sp, #4]
   4b08c:	b	4b0a0 <print_insn_big_arm@@Base+0x1d0>
   4b090:	mov	w23, wzr
   4b094:	mov	w26, wzr
   4b098:	mov	w25, wzr
   4b09c:	mov	w21, #0x4                   	// #4
   4b0a0:	ldr	x8, [x19, #56]
   4b0a4:	orr	w24, w28, w27
   4b0a8:	cbz	x8, 4b14c <print_insn_big_arm@@Base+0x27c>
   4b0ac:	ldr	x0, [x8]
   4b0b0:	bl	4b8f8 <print_arm_disassembler_options@@Base+0x3f0>
   4b0b4:	cmp	w0, #0x2
   4b0b8:	b.ne	4b0f8 <print_insn_big_arm@@Base+0x228>  // b.any
   4b0bc:	ldr	x8, [x19, #56]
   4b0c0:	ldr	x8, [x8]
   4b0c4:	ldr	x8, [x8, #48]
   4b0c8:	ldrb	w8, [x8, #40]
   4b0cc:	sub	w8, w8, #0x82
   4b0d0:	cmp	w8, #0x15
   4b0d4:	b.hi	4b0f0 <print_insn_big_arm@@Base+0x220>  // b.pmore
   4b0d8:	mov	w25, #0x1                   	// #1
   4b0dc:	mov	w9, #0x13                  	// #19
   4b0e0:	lsl	w8, w25, w8
   4b0e4:	movk	w9, #0x30, lsl #16
   4b0e8:	tst	w8, w9
   4b0ec:	b.ne	4b14c <print_insn_big_arm@@Base+0x27c>  // b.any
   4b0f0:	mov	w25, wzr
   4b0f4:	b	4b14c <print_insn_big_arm@@Base+0x27c>
   4b0f8:	cbnz	w23, 4b134 <print_insn_big_arm@@Base+0x264>
   4b0fc:	cmp	w0, #0x5
   4b100:	b.ne	4b134 <print_insn_big_arm@@Base+0x264>  // b.any
   4b104:	ldr	x8, [x19, #56]
   4b108:	mov	w10, #0xf                   	// #15
   4b10c:	ldr	x8, [x8]
   4b110:	ldrb	w9, [x8, #74]
   4b114:	ldrb	w8, [x8, #72]
   4b118:	and	w9, w9, #0x3
   4b11c:	cmp	w9, #0x1
   4b120:	cset	w9, eq  // eq = none
   4b124:	bics	wzr, w10, w8
   4b128:	cset	w8, eq  // eq = none
   4b12c:	orr	w25, w8, w9
   4b130:	b	4b14c <print_insn_big_arm@@Base+0x27c>
   4b134:	cmp	w0, #0x11
   4b138:	b.ne	4b14c <print_insn_big_arm@@Base+0x27c>  // b.any
   4b13c:	ldr	x8, [x19, #56]
   4b140:	ldr	x8, [x8]
   4b144:	ldrh	w8, [x8, #50]
   4b148:	and	w25, w8, #0x8
   4b14c:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b150:	ldrb	w8, [x8, #1096]
   4b154:	cmp	w22, #0x0
   4b158:	cset	w10, ne  // ne = any
   4b15c:	mov	w9, #0x4                   	// #4
   4b160:	cmp	w8, #0x0
   4b164:	csinc	w25, w25, wzr, eq  // eq = none
   4b168:	cmp	w26, #0x0
   4b16c:	csel	w8, w10, w24, ne  // ne = any
   4b170:	str	w8, [x19, #176]
   4b174:	str	w9, [x19, #168]
   4b178:	cbz	w26, 4b1dc <print_insn_big_arm@@Base+0x30c>
   4b17c:	ldrb	w8, [x19, #91]
   4b180:	tbnz	w8, #6, 4b1dc <print_insn_big_arm@@Base+0x30c>
   4b184:	ldr	x8, [x19, #104]
   4b188:	sub	x1, x29, #0x4
   4b18c:	mov	x0, x20
   4b190:	mov	w2, w21
   4b194:	mov	x3, x19
   4b198:	str	w21, [x19, #172]
   4b19c:	blr	x8
   4b1a0:	mov	w23, w0
   4b1a4:	cbz	w22, 4b2e8 <print_insn_big_arm@@Base+0x418>
   4b1a8:	subs	w8, w21, #0x1
   4b1ac:	b.mi	4b31c <print_insn_big_arm@@Base+0x44c>  // b.first
   4b1b0:	adrp	x26, 4b000 <print_insn_big_arm@@Base+0x130>
   4b1b4:	mov	x22, xzr
   4b1b8:	sxtw	x8, w8
   4b1bc:	sub	x9, x29, #0x4
   4b1c0:	add	x26, x26, #0xb60
   4b1c4:	ldrb	w10, [x9, x8]
   4b1c8:	sub	x8, x8, #0x1
   4b1cc:	bfi	x10, x22, #8, #56
   4b1d0:	mov	x22, x10
   4b1d4:	tbz	w8, #31, 4b1c4 <print_insn_big_arm@@Base+0x2f4>
   4b1d8:	b	4b3a4 <print_insn_big_arm@@Base+0x4d4>
   4b1dc:	cbz	w25, 4b234 <print_insn_big_arm@@Base+0x364>
   4b1e0:	ldr	x8, [x19, #104]
   4b1e4:	mov	w21, #0x2                   	// #2
   4b1e8:	sub	x1, x29, #0x4
   4b1ec:	mov	w2, #0x2                   	// #2
   4b1f0:	mov	x0, x20
   4b1f4:	mov	x3, x19
   4b1f8:	str	w21, [x19, #172]
   4b1fc:	blr	x8
   4b200:	ldurb	w8, [x29, #-3]
   4b204:	ldurb	w9, [x29, #-4]
   4b208:	cmp	w24, #0x0
   4b20c:	csel	w10, w8, w9, ne  // ne = any
   4b210:	csel	w8, w9, w8, ne  // ne = any
   4b214:	and	x22, x8, #0xff
   4b218:	and	x8, x10, #0xff
   4b21c:	bfi	x22, x8, #8, #8
   4b220:	cbz	w0, 4b274 <print_insn_big_arm@@Base+0x3a4>
   4b224:	adrp	x26, 4c000 <print_arm_disassembler_options@@Base+0xaf8>
   4b228:	mov	w23, w0
   4b22c:	add	x26, x26, #0x8b4
   4b230:	b	4b364 <print_insn_big_arm@@Base+0x494>
   4b234:	ldr	x8, [x19, #104]
   4b238:	mov	w9, #0x4                   	// #4
   4b23c:	sub	x1, x29, #0x4
   4b240:	mov	w2, #0x4                   	// #4
   4b244:	mov	x0, x20
   4b248:	mov	x3, x19
   4b24c:	str	w9, [x19, #172]
   4b250:	blr	x8
   4b254:	mov	w23, w0
   4b258:	cbz	w24, 4b2c8 <print_insn_big_arm@@Base+0x3f8>
   4b25c:	ldur	w22, [x29, #-4]
   4b260:	adrp	x26, 4b000 <print_insn_big_arm@@Base+0x130>
   4b264:	add	x26, x26, #0xbc0
   4b268:	mov	w21, #0x4                   	// #4
   4b26c:	cbnz	w23, 4b3a8 <print_insn_big_arm@@Base+0x4d8>
   4b270:	b	4b3d8 <print_insn_big_arm@@Base+0x508>
   4b274:	lsl	x8, x8, #8
   4b278:	and	w8, w8, #0xf800
   4b27c:	mov	w9, #0xe800                	// #59392
   4b280:	cmp	w8, w9
   4b284:	b.eq	4b29c <print_insn_big_arm@@Base+0x3cc>  // b.none
   4b288:	mov	w9, #0xf800                	// #63488
   4b28c:	cmp	w8, w9
   4b290:	b.eq	4b29c <print_insn_big_arm@@Base+0x3cc>  // b.none
   4b294:	cmp	w8, #0xf, lsl #12
   4b298:	b.ne	4b354 <print_insn_big_arm@@Base+0x484>  // b.any
   4b29c:	ldr	x8, [x19, #104]
   4b2a0:	add	x0, x20, #0x2
   4b2a4:	sub	x1, x29, #0x4
   4b2a8:	mov	w2, #0x2                   	// #2
   4b2ac:	mov	x3, x19
   4b2b0:	blr	x8
   4b2b4:	mov	w23, w0
   4b2b8:	cbz	w24, 4b330 <print_insn_big_arm@@Base+0x460>
   4b2bc:	ldurb	w8, [x29, #-4]
   4b2c0:	ldurb	w9, [x29, #-3]
   4b2c4:	b	4b338 <print_insn_big_arm@@Base+0x468>
   4b2c8:	ldur	w8, [x29, #-4]
   4b2cc:	adrp	x26, 4b000 <print_insn_big_arm@@Base+0x130>
   4b2d0:	add	x26, x26, #0xbc0
   4b2d4:	mov	w21, #0x4                   	// #4
   4b2d8:	lsl	x8, x8, #32
   4b2dc:	rev	x22, x8
   4b2e0:	cbnz	w23, 4b3a8 <print_insn_big_arm@@Base+0x4d8>
   4b2e4:	b	4b3d8 <print_insn_big_arm@@Base+0x508>
   4b2e8:	cmp	w21, #0x1
   4b2ec:	b.lt	4b31c <print_insn_big_arm@@Base+0x44c>  // b.tstop
   4b2f0:	adrp	x26, 4b000 <print_insn_big_arm@@Base+0x130>
   4b2f4:	mov	x22, xzr
   4b2f8:	mov	w8, w21
   4b2fc:	sub	x9, x29, #0x4
   4b300:	add	x26, x26, #0xb60
   4b304:	ldrb	w10, [x9], #1
   4b308:	subs	x8, x8, #0x1
   4b30c:	bfi	x10, x22, #8, #56
   4b310:	mov	x22, x10
   4b314:	b.ne	4b304 <print_insn_big_arm@@Base+0x434>  // b.any
   4b318:	b	4b3a4 <print_insn_big_arm@@Base+0x4d4>
   4b31c:	adrp	x26, 4b000 <print_insn_big_arm@@Base+0x130>
   4b320:	mov	x22, xzr
   4b324:	add	x26, x26, #0xb60
   4b328:	cbnz	w23, 4b3a8 <print_insn_big_arm@@Base+0x4d8>
   4b32c:	b	4b3d8 <print_insn_big_arm@@Base+0x508>
   4b330:	ldurb	w8, [x29, #-3]
   4b334:	ldurb	w9, [x29, #-4]
   4b338:	bfi	x8, x22, #16, #16
   4b33c:	bfi	x8, x9, #8, #8
   4b340:	adrp	x26, 4c000 <print_arm_disassembler_options@@Base+0xaf8>
   4b344:	add	x26, x26, #0xfd4
   4b348:	mov	w21, #0x4                   	// #4
   4b34c:	mov	x22, x8
   4b350:	b	4b364 <print_insn_big_arm@@Base+0x494>
   4b354:	adrp	x26, 4c000 <print_arm_disassembler_options@@Base+0xaf8>
   4b358:	mov	w23, wzr
   4b35c:	add	x26, x26, #0x8b4
   4b360:	mov	w21, #0x2                   	// #2
   4b364:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b368:	ldr	x8, [x8, #1104]
   4b36c:	cmp	x8, x20
   4b370:	b.eq	4b384 <print_insn_big_arm@@Base+0x4b4>  // b.none
   4b374:	mov	x0, x20
   4b378:	mov	x1, x19
   4b37c:	mov	w2, w24
   4b380:	bl	4df38 <print_arm_disassembler_options@@Base+0x2a30>
   4b384:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b388:	ldr	w8, [x8, #1112]
   4b38c:	cbz	w8, 4b3a4 <print_insn_big_arm@@Base+0x4d4>
   4b390:	and	w9, w8, #0xf
   4b394:	cmp	w9, #0x8
   4b398:	b.ne	4b3c4 <print_insn_big_arm@@Base+0x4f4>  // b.any
   4b39c:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b3a0:	str	wzr, [x8, #1116]
   4b3a4:	cbz	w23, 4b3d8 <print_insn_big_arm@@Base+0x508>
   4b3a8:	ldr	x8, [x19, #112]
   4b3ac:	mov	w0, w23
   4b3b0:	mov	x1, x20
   4b3b4:	mov	x2, x19
   4b3b8:	blr	x8
   4b3bc:	mov	w21, #0xffffffff            	// #-1
   4b3c0:	b	4b414 <print_insn_big_arm@@Base+0x544>
   4b3c4:	and	w8, w8, #0xe0
   4b3c8:	bfi	w8, w9, #1, #4
   4b3cc:	adrp	x9, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b3d0:	str	w8, [x9, #1116]
   4b3d4:	cbnz	w23, 4b3a8 <print_insn_big_arm@@Base+0x4d8>
   4b3d8:	ldr	w8, [x19, #88]
   4b3dc:	mov	x1, x19
   4b3e0:	mov	x2, x22
   4b3e4:	cmp	w8, #0x0
   4b3e8:	csel	x0, xzr, x20, lt  // lt = tstop
   4b3ec:	blr	x26
   4b3f0:	cbz	w25, 4b414 <print_insn_big_arm@@Base+0x544>
   4b3f4:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b3f8:	adrp	x9, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b3fc:	ldr	w8, [x8, #1116]
   4b400:	ldr	x10, [x9, #1104]
   4b404:	adrp	x11, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b408:	str	w8, [x11, #1112]
   4b40c:	add	x8, x10, w21, uxtw
   4b410:	str	x8, [x9, #1104]
   4b414:	mov	w0, w21
   4b418:	ldp	x20, x19, [sp, #96]
   4b41c:	ldp	x22, x21, [sp, #80]
   4b420:	ldp	x24, x23, [sp, #64]
   4b424:	ldp	x26, x25, [sp, #48]
   4b428:	ldp	x28, x27, [sp, #32]
   4b42c:	ldp	x29, x30, [sp, #16]
   4b430:	add	sp, sp, #0x70
   4b434:	ret

000000000004b438 <print_insn_little_arm@@Base>:
   4b438:	stp	x29, x30, [sp, #-16]!
   4b43c:	mov	w2, #0x1                   	// #1
   4b440:	mov	x29, sp
   4b444:	bl	4af14 <print_insn_big_arm@@Base+0x44>
   4b448:	ldp	x29, x30, [sp], #16
   4b44c:	ret

000000000004b450 <disassembler_options_arm@@Base>:
   4b450:	stp	x29, x30, [sp, #-64]!
   4b454:	stp	x22, x21, [sp, #32]
   4b458:	adrp	x21, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b45c:	ldr	x8, [x21, #1040]
   4b460:	str	x23, [sp, #16]
   4b464:	stp	x20, x19, [sp, #48]
   4b468:	mov	x29, sp
   4b46c:	cbnz	x8, 4b4f0 <disassembler_options_arm@@Base+0xa0>
   4b470:	mov	w0, #0x20                  	// #32
   4b474:	bl	358a0 <xmalloc@plt>
   4b478:	mov	x19, x0
   4b47c:	str	x0, [x21, #1040]
   4b480:	str	xzr, [x0, #24]
   4b484:	mov	w0, #0x48                  	// #72
   4b488:	bl	358a0 <xmalloc@plt>
   4b48c:	str	x0, [x19]
   4b490:	mov	w0, #0x48                  	// #72
   4b494:	bl	358a0 <xmalloc@plt>
   4b498:	adrp	x23, 84000 <aarch64_operands@@Base+0x1d20>
   4b49c:	adrp	x20, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   4b4a0:	mov	x22, xzr
   4b4a4:	add	x23, x23, #0xa18
   4b4a8:	add	x20, x20, #0xe80
   4b4ac:	stp	x0, xzr, [x19, #8]
   4b4b0:	ldur	x8, [x23, #-8]
   4b4b4:	ldr	x9, [x19]
   4b4b8:	mov	w2, #0x5                   	// #5
   4b4bc:	mov	x0, x20
   4b4c0:	str	x8, [x9, x22]
   4b4c4:	ldr	x1, [x23], #144
   4b4c8:	bl	35e10 <dcgettext@plt>
   4b4cc:	ldr	x8, [x19, #8]
   4b4d0:	str	x0, [x8, x22]
   4b4d4:	add	x22, x22, #0x8
   4b4d8:	cmp	x22, #0x40
   4b4dc:	b.ne	4b4b0 <disassembler_options_arm@@Base+0x60>  // b.any
   4b4e0:	ldr	x8, [x19]
   4b4e4:	str	xzr, [x8, #64]
   4b4e8:	ldr	x8, [x19, #8]
   4b4ec:	str	xzr, [x8, #64]
   4b4f0:	ldr	x0, [x21, #1040]
   4b4f4:	ldp	x20, x19, [sp, #48]
   4b4f8:	ldp	x22, x21, [sp, #32]
   4b4fc:	ldr	x23, [sp, #16]
   4b500:	ldp	x29, x30, [sp], #64
   4b504:	ret

000000000004b508 <print_arm_disassembler_options@@Base>:
   4b508:	stp	x29, x30, [sp, #-80]!
   4b50c:	stp	x20, x19, [sp, #64]
   4b510:	mov	x19, x0
   4b514:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   4b518:	adrp	x1, 60000 <fields@@Base+0x9650>
   4b51c:	add	x0, x0, #0xe80
   4b520:	add	x1, x1, #0x8db
   4b524:	mov	w2, #0x5                   	// #5
   4b528:	stp	x26, x25, [sp, #16]
   4b52c:	stp	x24, x23, [sp, #32]
   4b530:	stp	x22, x21, [sp, #48]
   4b534:	mov	x29, sp
   4b538:	bl	35e10 <dcgettext@plt>
   4b53c:	mov	x1, x0
   4b540:	mov	x0, x19
   4b544:	bl	35fb0 <fprintf@plt>
   4b548:	adrp	x24, 84000 <aarch64_operands@@Base+0x1d20>
   4b54c:	mov	x21, xzr
   4b550:	mov	w20, wzr
   4b554:	add	x24, x24, #0xa10
   4b558:	ldr	x0, [x24, x21]
   4b55c:	bl	354c0 <strlen@plt>
   4b560:	cmp	w20, w0
   4b564:	add	x21, x21, #0x90
   4b568:	csel	w20, w0, w20, cc  // cc = lo, ul, last
   4b56c:	cmp	x21, #0x480
   4b570:	b.ne	4b558 <print_arm_disassembler_options@@Base+0x50>  // b.any
   4b574:	add	w26, w20, #0x1
   4b578:	adrp	x20, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   4b57c:	adrp	x21, 60000 <fields@@Base+0x9650>
   4b580:	mov	x25, xzr
   4b584:	add	x20, x20, #0xe80
   4b588:	add	x21, x21, #0x937
   4b58c:	add	x23, x24, x25
   4b590:	ldr	x22, [x23]
   4b594:	mov	x0, x22
   4b598:	bl	354c0 <strlen@plt>
   4b59c:	ldr	x1, [x23, #8]
   4b5a0:	sub	w23, w26, w0
   4b5a4:	mov	w2, #0x5                   	// #5
   4b5a8:	mov	x0, x20
   4b5ac:	bl	35e10 <dcgettext@plt>
   4b5b0:	mov	x5, x0
   4b5b4:	mov	w4, #0x20                  	// #32
   4b5b8:	mov	x0, x19
   4b5bc:	mov	x1, x21
   4b5c0:	mov	x2, x22
   4b5c4:	mov	w3, w23
   4b5c8:	bl	35fb0 <fprintf@plt>
   4b5cc:	add	x25, x25, #0x90
   4b5d0:	cmp	x25, #0x480
   4b5d4:	b.ne	4b58c <print_arm_disassembler_options@@Base+0x84>  // b.any
   4b5d8:	ldp	x20, x19, [sp, #64]
   4b5dc:	ldp	x22, x21, [sp, #48]
   4b5e0:	ldp	x24, x23, [sp, #32]
   4b5e4:	ldp	x26, x25, [sp, #16]
   4b5e8:	ldp	x29, x30, [sp], #80
   4b5ec:	ret
   4b5f0:	stp	x29, x30, [sp, #-96]!
   4b5f4:	stp	x28, x27, [sp, #16]
   4b5f8:	stp	x26, x25, [sp, #32]
   4b5fc:	stp	x24, x23, [sp, #48]
   4b600:	stp	x22, x21, [sp, #64]
   4b604:	stp	x20, x19, [sp, #80]
   4b608:	mov	x29, sp
   4b60c:	cbz	x0, 4b71c <print_arm_disassembler_options@@Base+0x214>
   4b610:	adrp	x20, 60000 <fields@@Base+0x9650>
   4b614:	adrp	x27, 84000 <aarch64_operands@@Base+0x1d20>
   4b618:	adrp	x21, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   4b61c:	adrp	x23, 60000 <fields@@Base+0x9650>
   4b620:	adrp	x24, 60000 <fields@@Base+0x9650>
   4b624:	adrp	x25, 56000 <xexit@@Base+0x21bc>
   4b628:	mov	x19, x0
   4b62c:	add	x20, x20, #0x943
   4b630:	add	x27, x27, #0xa10
   4b634:	add	x21, x21, #0xe80
   4b638:	add	x23, x23, #0x974
   4b63c:	adrp	x28, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b640:	add	x24, x24, #0x971
   4b644:	add	x25, x25, #0x23b
   4b648:	b	4b664 <print_arm_disassembler_options@@Base+0x15c>
   4b64c:	mov	w8, #0x1                   	// #1
   4b650:	strb	w8, [x28, #1096]
   4b654:	mov	x0, x19
   4b658:	bl	4e094 <print_arm_disassembler_options@@Base+0x2b8c>
   4b65c:	mov	x19, x0
   4b660:	cbz	x0, 4b71c <print_arm_disassembler_options@@Base+0x214>
   4b664:	mov	w2, #0xa                   	// #10
   4b668:	mov	x0, x19
   4b66c:	mov	x1, x20
   4b670:	bl	35860 <strncmp@plt>
   4b674:	cbz	w0, 4b6b0 <print_arm_disassembler_options@@Base+0x1a8>
   4b678:	mov	w2, #0xb                   	// #11
   4b67c:	mov	x0, x19
   4b680:	mov	x1, x23
   4b684:	bl	35860 <strncmp@plt>
   4b688:	cbz	w0, 4b64c <print_arm_disassembler_options@@Base+0x144>
   4b68c:	mov	w2, #0xe                   	// #14
   4b690:	mov	x0, x19
   4b694:	mov	x1, x24
   4b698:	bl	35860 <strncmp@plt>
   4b69c:	cbz	w0, 4b714 <print_arm_disassembler_options@@Base+0x20c>
   4b6a0:	mov	w2, #0x5                   	// #5
   4b6a4:	mov	x0, x21
   4b6a8:	mov	x1, x25
   4b6ac:	b	4b704 <print_arm_disassembler_options@@Base+0x1fc>
   4b6b0:	mov	x22, xzr
   4b6b4:	mov	x26, x27
   4b6b8:	ldr	x1, [x26]
   4b6bc:	mov	x0, x19
   4b6c0:	bl	35da0 <disassembler_options_cmp@plt>
   4b6c4:	cbz	w0, 4b6e4 <print_arm_disassembler_options@@Base+0x1dc>
   4b6c8:	add	x22, x22, #0x1
   4b6cc:	cmp	x22, #0x8
   4b6d0:	add	x26, x26, #0x90
   4b6d4:	b.ne	4b6b8 <print_arm_disassembler_options@@Base+0x1b0>  // b.any
   4b6d8:	cmp	w22, #0x8
   4b6dc:	b.cc	4b654 <print_arm_disassembler_options@@Base+0x14c>  // b.lo, b.ul, b.last
   4b6e0:	b	4b6f4 <print_arm_disassembler_options@@Base+0x1ec>
   4b6e4:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4b6e8:	str	w22, [x8, #1624]
   4b6ec:	cmp	w22, #0x8
   4b6f0:	b.cc	4b654 <print_arm_disassembler_options@@Base+0x14c>  // b.lo, b.ul, b.last
   4b6f4:	adrp	x1, 60000 <fields@@Base+0x9650>
   4b6f8:	mov	w2, #0x5                   	// #5
   4b6fc:	mov	x0, x21
   4b700:	add	x1, x1, #0x94e
   4b704:	bl	35e10 <dcgettext@plt>
   4b708:	mov	x1, x19
   4b70c:	bl	35e40 <_bfd_error_handler@plt>
   4b710:	b	4b654 <print_arm_disassembler_options@@Base+0x14c>
   4b714:	strb	wzr, [x28, #1096]
   4b718:	b	4b654 <print_arm_disassembler_options@@Base+0x14c>
   4b71c:	ldp	x20, x19, [sp, #80]
   4b720:	ldp	x22, x21, [sp, #64]
   4b724:	ldp	x24, x23, [sp, #48]
   4b728:	ldp	x26, x25, [sp, #32]
   4b72c:	ldp	x28, x27, [sp, #16]
   4b730:	ldp	x29, x30, [sp], #96
   4b734:	ret
   4b738:	stp	x29, x30, [sp, #-16]!
   4b73c:	cmp	x0, #0x1b
   4b740:	mov	x29, sp
   4b744:	b.hi	4b8f4 <print_arm_disassembler_options@@Base+0x3ec>  // b.pmore
   4b748:	adrp	x9, 5f000 <fields@@Base+0x8650>
   4b74c:	add	x9, x9, #0xadc
   4b750:	adr	x10, 4b768 <print_arm_disassembler_options@@Base+0x260>
   4b754:	ldrb	w11, [x9, x0]
   4b758:	add	x10, x10, x11, lsl #2
   4b75c:	mov	x8, xzr
   4b760:	mov	w9, #0x3                   	// #3
   4b764:	br	x10
   4b768:	mov	w9, #0x7ff                 	// #2047
   4b76c:	mov	x8, xzr
   4b770:	movk	w9, #0x2000, lsl #16
   4b774:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b778:	mov	w9, #0x7ff                 	// #2047
   4b77c:	movk	w9, #0x2000, lsl #16
   4b780:	mov	x8, xzr
   4b784:	sub	x9, x9, #0x780
   4b788:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b78c:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b790:	mov	w10, #0x1                   	// #1
   4b794:	mov	w9, #0xb5c0                	// #46528
   4b798:	strb	w10, [x8, #1096]
   4b79c:	mov	w8, #0x807c                	// #32892
   4b7a0:	movk	w9, #0x23c9, lsl #16
   4b7a4:	movk	w8, #0x30, lsl #16
   4b7a8:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b7ac:	mov	w9, #0x7ff                 	// #2047
   4b7b0:	movk	w9, #0x2000, lsl #16
   4b7b4:	mov	x8, xzr
   4b7b8:	orr	x9, x9, #0x800
   4b7bc:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b7c0:	mov	w9, #0x3fff                	// #16383
   4b7c4:	mov	x8, xzr
   4b7c8:	movk	w9, #0x3000, lsl #16
   4b7cc:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b7d0:	mov	x8, xzr
   4b7d4:	mov	w9, #0x7                   	// #7
   4b7d8:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b7dc:	mov	x8, xzr
   4b7e0:	mov	w9, #0xf                   	// #15
   4b7e4:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b7e8:	mov	x8, xzr
   4b7ec:	mov	w9, #0x1f                  	// #31
   4b7f0:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b7f4:	mov	w9, #0x7ff                 	// #2047
   4b7f8:	movk	w9, #0x2000, lsl #16
   4b7fc:	mov	x8, xzr
   4b800:	sub	x9, x9, #0x600
   4b804:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b808:	mov	w9, #0x1fff                	// #8191
   4b80c:	b	4b76c <print_arm_disassembler_options@@Base+0x264>
   4b810:	mov	w8, #0x18                  	// #24
   4b814:	mov	w9, #0xff1dffff            	// #-14811137
   4b818:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b81c:	mov	w8, #0xb5c0                	// #46528
   4b820:	movk	w8, #0x23c9, lsl #16
   4b824:	sub	x9, x8, #0x488, lsl #12
   4b828:	mov	w8, #0x1c                  	// #28
   4b82c:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b830:	mov	x8, #0xffffffffffcfffff    	// #-3145729
   4b834:	mov	x9, #0xffffffffffffffff    	// #-1
   4b838:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b83c:	mov	x8, xzr
   4b840:	mov	w9, #0x3f                  	// #63
   4b844:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b848:	mov	x8, xzr
   4b84c:	mov	w9, #0xbf                  	// #191
   4b850:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b854:	mov	w9, #0xbfff                	// #49151
   4b858:	mov	w8, #0x10                  	// #16
   4b85c:	movk	w9, #0x3604, lsl #16
   4b860:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b864:	mov	w9, #0x1fff                	// #8191
   4b868:	movk	w9, #0x2000, lsl #16
   4b86c:	mov	x8, xzr
   4b870:	orr	x9, x9, #0x2000
   4b874:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b878:	mov	w9, #0x35c0                	// #13760
   4b87c:	mov	x8, xzr
   4b880:	movk	w9, #0x380, lsl #16
   4b884:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b888:	mov	w9, #0xb5c0                	// #46528
   4b88c:	movk	w9, #0x23c9, lsl #16
   4b890:	mov	x8, xzr
   4b894:	sub	x9, x9, #0x498, lsl #12
   4b898:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b89c:	mov	w8, #0xff1dffff            	// #-14811137
   4b8a0:	sub	x9, x8, #0x4, lsl #12
   4b8a4:	mov	w8, #0x10                  	// #16
   4b8a8:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b8ac:	mov	w9, #0xb7c0                	// #47040
   4b8b0:	mov	w8, #0x10                  	// #16
   4b8b4:	movk	w9, #0x27c9, lsl #16
   4b8b8:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b8bc:	mov	w8, #0x7fbb                	// #32699
   4b8c0:	movk	w8, #0xb, lsl #16
   4b8c4:	mov	w9, #0xff1dffff            	// #-14811137
   4b8c8:	b	4b8d8 <print_arm_disassembler_options@@Base+0x3d0>
   4b8cc:	mov	w9, #0xb5c0                	// #46528
   4b8d0:	mov	w8, #0x5c                  	// #92
   4b8d4:	movk	w9, #0x23c9, lsl #16
   4b8d8:	adrp	x10, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4b8dc:	add	x10, x10, #0x418
   4b8e0:	mov	x11, #0xffffffffffffffff    	// #-1
   4b8e4:	stp	x9, x8, [x10]
   4b8e8:	str	x11, [x10, #16]
   4b8ec:	ldp	x29, x30, [sp], #16
   4b8f0:	ret
   4b8f4:	bl	35aa0 <abort@plt>
   4b8f8:	ldrb	w8, [x0, #26]
   4b8fc:	tbnz	w8, #5, 4b910 <print_arm_disassembler_options@@Base+0x408>
   4b900:	ldr	x8, [x0]
   4b904:	ldr	x8, [x8, #8]
   4b908:	ldr	w0, [x8, #8]
   4b90c:	ret
   4b910:	mov	w0, wzr
   4b914:	ret
   4b918:	sub	sp, sp, #0x60
   4b91c:	stp	x29, x30, [sp, #16]
   4b920:	add	x29, sp, #0x10
   4b924:	mov	w8, #0x2                   	// #2
   4b928:	stp	x26, x25, [sp, #32]
   4b92c:	stp	x24, x23, [sp, #48]
   4b930:	stp	x22, x21, [sp, #64]
   4b934:	stp	x20, x19, [sp, #80]
   4b938:	stur	w8, [x29, #-4]
   4b93c:	ldr	x8, [x1, #48]
   4b940:	mov	x19, x2
   4b944:	mov	x20, x1
   4b948:	mov	x22, x0
   4b94c:	cbz	x8, 4b968 <print_arm_disassembler_options@@Base+0x460>
   4b950:	cbz	x8, 4b968 <print_arm_disassembler_options@@Base+0x460>
   4b954:	ldr	w8, [x8, #32]
   4b958:	tbnz	w8, #4, 4b968 <print_arm_disassembler_options@@Base+0x460>
   4b95c:	ldr	x8, [x20, #96]
   4b960:	cbnz	x8, 4b974 <print_arm_disassembler_options@@Base+0x46c>
   4b964:	b	4b9cc <print_arm_disassembler_options@@Base+0x4c4>
   4b968:	stur	wzr, [x29, #-4]
   4b96c:	ldr	x8, [x20, #96]
   4b970:	cbz	x8, 4b9cc <print_arm_disassembler_options@@Base+0x4c4>
   4b974:	ldr	x8, [x20, #72]
   4b978:	ldr	x0, [x8]
   4b97c:	bl	4b8f8 <print_arm_disassembler_options@@Base+0x3f0>
   4b980:	cmp	w0, #0x5
   4b984:	b.ne	4b9cc <print_arm_disassembler_options@@Base+0x4c4>  // b.any
   4b988:	ldr	w8, [x20, #84]
   4b98c:	ldr	x24, [x20, #96]
   4b990:	cbz	w8, 4b9d4 <print_arm_disassembler_options@@Base+0x4cc>
   4b994:	ldr	x8, [x24, #40]
   4b998:	cmp	x8, x22
   4b99c:	b.cc	4b9a8 <print_arm_disassembler_options@@Base+0x4a0>  // b.lo, b.ul, b.last
   4b9a0:	mov	w8, #0xffffffff            	// #-1
   4b9a4:	str	w8, [x24, #28]
   4b9a8:	ldr	w9, [x20, #80]
   4b9ac:	ldr	w8, [x24, #28]
   4b9b0:	add	w9, w9, #0x1
   4b9b4:	tbnz	w8, #31, 4b9e4 <print_arm_disassembler_options@@Base+0x4dc>
   4b9b8:	ldr	x10, [x20, #240]
   4b9bc:	ldr	x11, [x24, #32]
   4b9c0:	cmp	x10, x11
   4b9c4:	cset	w26, eq  // eq = none
   4b9c8:	b	4b9e8 <print_arm_disassembler_options@@Base+0x4e0>
   4b9cc:	mov	w21, wzr
   4b9d0:	b	4bb2c <print_arm_disassembler_options@@Base+0x624>
   4b9d4:	mov	w21, wzr
   4b9d8:	mov	w25, #0xffffffff            	// #-1
   4b9dc:	cbnz	w21, 4bb18 <print_arm_disassembler_options@@Base+0x610>
   4b9e0:	b	4ba58 <print_arm_disassembler_options@@Base+0x550>
   4b9e4:	mov	w26, wzr
   4b9e8:	cmp	w9, w8
   4b9ec:	ldr	w10, [x20, #84]
   4b9f0:	cset	w11, ge  // ge = tcont
   4b9f4:	tst	w11, w26
   4b9f8:	csel	w8, w8, w9, ne  // ne = any
   4b9fc:	cmp	w8, w10
   4ba00:	b.ge	4ba80 <print_arm_disassembler_options@@Base+0x578>  // b.tcont
   4ba04:	mov	w21, wzr
   4ba08:	sxtw	x23, w8
   4ba0c:	mov	w25, #0xffffffff            	// #-1
   4ba10:	ldr	x8, [x20, #72]
   4ba14:	ldr	x0, [x8, x23, lsl #3]
   4ba18:	bl	4bb4c <print_arm_disassembler_options@@Base+0x644>
   4ba1c:	cmp	x0, x22
   4ba20:	b.hi	4ba50 <print_arm_disassembler_options@@Base+0x548>  // b.pmore
   4ba24:	sub	x2, x29, #0x4
   4ba28:	mov	x0, x20
   4ba2c:	mov	w1, w23
   4ba30:	bl	4e0b4 <print_arm_disassembler_options@@Base+0x2bac>
   4ba34:	ldrsw	x8, [x20, #84]
   4ba38:	cmp	w0, #0x0
   4ba3c:	csel	w25, w25, w23, eq  // eq = none
   4ba40:	add	x23, x23, #0x1
   4ba44:	csinc	w21, w21, wzr, eq  // eq = none
   4ba48:	cmp	x23, x8
   4ba4c:	b.lt	4ba10 <print_arm_disassembler_options@@Base+0x508>  // b.tstop
   4ba50:	cbz	w21, 4ba8c <print_arm_disassembler_options@@Base+0x584>
   4ba54:	cbnz	w21, 4bb18 <print_arm_disassembler_options@@Base+0x610>
   4ba58:	ldr	w22, [x20, #80]
   4ba5c:	tbnz	w22, #31, 4bab8 <print_arm_disassembler_options@@Base+0x5b0>
   4ba60:	sub	x2, x29, #0x4
   4ba64:	mov	x0, x20
   4ba68:	mov	w1, w22
   4ba6c:	bl	4e0f0 <print_arm_disassembler_options@@Base+0x2be8>
   4ba70:	cmp	w0, #0x0
   4ba74:	cset	w21, ne  // ne = any
   4ba78:	csel	w25, w25, w22, eq  // eq = none
   4ba7c:	b	4bb18 <print_arm_disassembler_options@@Base+0x610>
   4ba80:	mov	w21, wzr
   4ba84:	mov	w25, #0xffffffff            	// #-1
   4ba88:	cbnz	w21, 4ba54 <print_arm_disassembler_options@@Base+0x54c>
   4ba8c:	ldr	w8, [x20, #80]
   4ba90:	ldr	w10, [x24, #28]
   4ba94:	ldr	x9, [x20, #48]
   4ba98:	cmp	w8, w10
   4ba9c:	cset	w11, ge  // ge = tcont
   4baa0:	tst	w26, w11
   4baa4:	csel	w8, w10, w8, ne  // ne = any
   4baa8:	cbz	x9, 4bac0 <print_arm_disassembler_options@@Base+0x5b8>
   4baac:	ldr	x21, [x9, #40]
   4bab0:	tbz	w8, #31, 4bac8 <print_arm_disassembler_options@@Base+0x5c0>
   4bab4:	b	4bb00 <print_arm_disassembler_options@@Base+0x5f8>
   4bab8:	mov	w21, wzr
   4babc:	b	4bb18 <print_arm_disassembler_options@@Base+0x610>
   4bac0:	mov	x21, xzr
   4bac4:	tbnz	w8, #31, 4bb00 <print_arm_disassembler_options@@Base+0x5f8>
   4bac8:	sxtw	x22, w8
   4bacc:	ldr	x8, [x20, #72]
   4bad0:	ldr	x0, [x8, x22, lsl #3]
   4bad4:	bl	4bb4c <print_arm_disassembler_options@@Base+0x644>
   4bad8:	cmp	x0, x21
   4badc:	b.cc	4bb00 <print_arm_disassembler_options@@Base+0x5f8>  // b.lo, b.ul, b.last
   4bae0:	sub	x2, x29, #0x4
   4bae4:	mov	x0, x20
   4bae8:	mov	w1, w22
   4baec:	bl	4e0b4 <print_arm_disassembler_options@@Base+0x2bac>
   4baf0:	cbnz	w0, 4bb0c <print_arm_disassembler_options@@Base+0x604>
   4baf4:	cmp	x22, #0x0
   4baf8:	sub	x22, x22, #0x1
   4bafc:	b.gt	4bacc <print_arm_disassembler_options@@Base+0x5c4>
   4bb00:	mov	w21, wzr
   4bb04:	cbnz	w21, 4bb18 <print_arm_disassembler_options@@Base+0x610>
   4bb08:	b	4ba58 <print_arm_disassembler_options@@Base+0x550>
   4bb0c:	mov	w21, #0x1                   	// #1
   4bb10:	mov	w25, w22
   4bb14:	cbz	w21, 4ba58 <print_arm_disassembler_options@@Base+0x550>
   4bb18:	ldur	w8, [x29, #-4]
   4bb1c:	stp	w8, w25, [x24, #24]
   4bb20:	ldr	x9, [x20, #240]
   4bb24:	str	x9, [x24, #32]
   4bb28:	str	w8, [x19]
   4bb2c:	mov	w0, w21
   4bb30:	ldp	x20, x19, [sp, #80]
   4bb34:	ldp	x22, x21, [sp, #64]
   4bb38:	ldp	x24, x23, [sp, #48]
   4bb3c:	ldp	x26, x25, [sp, #32]
   4bb40:	ldp	x29, x30, [sp, #16]
   4bb44:	add	sp, sp, #0x60
   4bb48:	ret
   4bb4c:	ldr	x8, [x0, #32]
   4bb50:	ldr	x9, [x0, #16]
   4bb54:	ldr	x8, [x8, #40]
   4bb58:	add	x0, x9, x8
   4bb5c:	ret
   4bb60:	stp	x29, x30, [sp, #-16]!
   4bb64:	ldr	w8, [x1, #172]
   4bb68:	mov	x29, sp
   4bb6c:	cmp	w8, #0x4
   4bb70:	b.eq	4bba4 <print_arm_disassembler_options@@Base+0x69c>  // b.none
   4bb74:	cmp	w8, #0x2
   4bb78:	b.eq	4bb94 <print_arm_disassembler_options@@Base+0x68c>  // b.none
   4bb7c:	cmp	w8, #0x1
   4bb80:	b.ne	4bbbc <print_arm_disassembler_options@@Base+0x6b4>  // b.any
   4bb84:	ldp	x8, x0, [x1]
   4bb88:	adrp	x1, 60000 <fields@@Base+0x9650>
   4bb8c:	add	x1, x1, #0x980
   4bb90:	b	4bbb0 <print_arm_disassembler_options@@Base+0x6a8>
   4bb94:	ldp	x8, x0, [x1]
   4bb98:	adrp	x1, 60000 <fields@@Base+0x9650>
   4bb9c:	add	x1, x1, #0x98e
   4bba0:	b	4bbb0 <print_arm_disassembler_options@@Base+0x6a8>
   4bba4:	ldp	x8, x0, [x1]
   4bba8:	adrp	x1, 60000 <fields@@Base+0x9650>
   4bbac:	add	x1, x1, #0x99d
   4bbb0:	blr	x8
   4bbb4:	ldp	x29, x30, [sp], #16
   4bbb8:	ret
   4bbbc:	bl	35aa0 <abort@plt>
   4bbc0:	sub	sp, sp, #0x1b0
   4bbc4:	stp	x29, x30, [sp, #336]
   4bbc8:	stp	x28, x27, [sp, #352]
   4bbcc:	stp	x26, x25, [sp, #368]
   4bbd0:	stp	x24, x23, [sp, #384]
   4bbd4:	stp	x22, x21, [sp, #400]
   4bbd8:	stp	x20, x19, [sp, #416]
   4bbdc:	ldp	x19, x20, [x1]
   4bbe0:	ldr	x26, [x1, #96]
   4bbe4:	mov	w3, wzr
   4bbe8:	add	x29, sp, #0x150
   4bbec:	mov	x21, x2
   4bbf0:	mov	x22, x1
   4bbf4:	mov	x23, x0
   4bbf8:	bl	4e1e0 <print_arm_disassembler_options@@Base+0x2cd8>
   4bbfc:	cbnz	w0, 4c890 <print_arm_disassembler_options@@Base+0x1388>
   4bc00:	mov	x0, x22
   4bc04:	mov	x1, x21
   4bc08:	mov	w2, wzr
   4bc0c:	bl	4e20c <print_arm_disassembler_options@@Base+0x2d04>
   4bc10:	cbnz	w0, 4c890 <print_arm_disassembler_options@@Base+0x1388>
   4bc14:	mov	x0, x23
   4bc18:	mov	x1, x22
   4bc1c:	mov	x2, x21
   4bc20:	mov	w3, wzr
   4bc24:	bl	4efa0 <print_arm_disassembler_options@@Base+0x3a98>
   4bc28:	cbnz	w0, 4c890 <print_arm_disassembler_options@@Base+0x1388>
   4bc2c:	adrp	x9, 84000 <aarch64_operands@@Base+0x1d20>
   4bc30:	adrp	x24, 67000 <fields@@Base+0x10650>
   4bc34:	and	x8, x21, #0xf0000000
   4bc38:	add	x9, x9, #0xe90
   4bc3c:	add	x24, x24, #0x175
   4bc40:	mov	w10, #0xf0000000            	// #-268435456
   4bc44:	b	4bc54 <print_arm_disassembler_options@@Base+0x74c>
   4bc48:	ldr	x24, [x9, #88]
   4bc4c:	add	x9, x9, #0x30
   4bc50:	cbz	x24, 4be7c <print_arm_disassembler_options@@Base+0x974>
   4bc54:	ldp	x12, x11, [x9, #24]
   4bc58:	and	x13, x11, x21
   4bc5c:	cmp	x13, x12
   4bc60:	b.ne	4bc48 <print_arm_disassembler_options@@Base+0x740>  // b.any
   4bc64:	ldr	x13, [x9]
   4bc68:	ldr	x14, [x26]
   4bc6c:	tst	x14, x13
   4bc70:	b.ne	4bc94 <print_arm_disassembler_options@@Base+0x78c>  // b.any
   4bc74:	ldr	x13, [x9, #8]
   4bc78:	ldr	x14, [x26, #8]
   4bc7c:	tst	x14, x13
   4bc80:	b.ne	4bc94 <print_arm_disassembler_options@@Base+0x78c>  // b.any
   4bc84:	ldr	x13, [x9, #16]
   4bc88:	ldr	x14, [x26, #16]
   4bc8c:	tst	x14, x13
   4bc90:	b.eq	4bc48 <print_arm_disassembler_options@@Base+0x740>  // b.none
   4bc94:	cmp	x8, x10
   4bc98:	b.ne	4bcb0 <print_arm_disassembler_options@@Base+0x7a8>  // b.any
   4bc9c:	and	x13, x11, #0xf0000000
   4bca0:	cmp	x13, x10
   4bca4:	b.eq	4bcb0 <print_arm_disassembler_options@@Base+0x7a8>  // b.none
   4bca8:	orr	x11, x12, x11
   4bcac:	cbnz	x11, 4bc48 <print_arm_disassembler_options@@Base+0x740>
   4bcb0:	lsr	x8, x21, #4
   4bcb4:	lsr	x10, x21, #16
   4bcb8:	mov	w11, #0x4f                  	// #79
   4bcbc:	and	x12, x21, #0xf0
   4bcc0:	stur	x12, [x29, #-120]
   4bcc4:	and	w12, w21, #0xf
   4bcc8:	tst	x21, #0x400000
   4bccc:	mov	w13, #0x53                  	// #83
   4bcd0:	mov	w14, #0x43                  	// #67
   4bcd4:	and	x10, x10, x11
   4bcd8:	and	x11, x8, #0x30
   4bcdc:	str	w12, [sp, #116]
   4bce0:	sbfx	x15, x21, #23, #1
   4bce4:	mov	w12, #0xa                   	// #10
   4bce8:	mov	w18, #0x8                   	// #8
   4bcec:	cset	w7, eq  // eq = none
   4bcf0:	csel	w13, w14, w13, eq  // eq = none
   4bcf4:	tst	x21, #0x1000000
   4bcf8:	orr	x10, x10, x11
   4bcfc:	adrp	x0, 67000 <fields@@Base+0x10650>
   4bd00:	adrp	x17, 56000 <xexit@@Base+0x21bc>
   4bd04:	str	w13, [sp, #84]
   4bd08:	and	x13, x15, #0x3fffffffff000000
   4bd0c:	stur	x10, [x29, #-88]
   4bd10:	csel	x10, x18, x12, eq  // eq = none
   4bd14:	add	x0, x0, #0xcd2
   4bd18:	add	x17, x17, #0x3f7
   4bd1c:	and	w27, w21, #0xff
   4bd20:	tst	x21, #0x200000
   4bd24:	bfxil	x13, x21, #0, #24
   4bd28:	add	x10, x10, x23
   4bd2c:	adrp	x5, 60000 <fields@@Base+0x9650>
   4bd30:	lsl	w14, w27, #2
   4bd34:	and	x15, x8, #0xf0
   4bd38:	csel	x11, x17, x0, eq  // eq = none
   4bd3c:	tst	x21, #0x800000
   4bd40:	add	x10, x10, x13, lsl #2
   4bd44:	and	x30, x21, #0xf
   4bd48:	add	x5, x5, #0x94c
   4bd4c:	bfxil	x15, x21, #0, #4
   4bd50:	stur	x10, [x29, #-136]
   4bd54:	cneg	x10, x14, eq  // eq = none
   4bd58:	str	x11, [sp, #120]
   4bd5c:	cset	w11, eq  // eq = none
   4bd60:	str	x10, [sp, #104]
   4bd64:	csel	x10, x5, x17, eq  // eq = none
   4bd68:	cneg	x12, x15, eq  // eq = none
   4bd6c:	cmp	x30, #0xf
   4bd70:	stur	x10, [x29, #-80]
   4bd74:	cset	w10, eq  // eq = none
   4bd78:	cmp	x15, #0x0
   4bd7c:	and	w10, w10, w7
   4bd80:	str	w10, [sp, #68]
   4bd84:	cset	w10, ne  // ne = any
   4bd88:	orr	w10, w11, w10
   4bd8c:	and	x2, x21, #0xf000
   4bd90:	str	w10, [sp, #64]
   4bd94:	and	x10, x8, #0xf000
   4bd98:	and	x8, x8, #0xfff0
   4bd9c:	stur	x2, [x29, #-128]
   4bda0:	add	x2, x23, #0x8
   4bda4:	bfxil	x10, x21, #0, #12
   4bda8:	bfxil	x8, x21, #0, #4
   4bdac:	stp	x8, x10, [x29, #-152]
   4bdb0:	add	x8, x2, x12
   4bdb4:	str	x8, [sp, #48]
   4bdb8:	ubfx	x8, x21, #28, #4
   4bdbc:	str	x8, [sp, #152]
   4bdc0:	ubfx	x8, x21, #12, #4
   4bdc4:	ubfx	x1, x21, #16, #4
   4bdc8:	mov	w11, #0x2000200             	// #33554944
   4bdcc:	str	x8, [sp, #32]
   4bdd0:	orr	x8, x21, #0x1000000
   4bdd4:	ubfx	x25, x21, #16, #5
   4bdd8:	ubfx	x28, x21, #7, #5
   4bddc:	stur	x1, [x29, #-64]
   4bde0:	mov	w1, #0x1200000             	// #18874368
   4bde4:	and	x11, x21, x11
   4bde8:	str	x8, [sp, #144]
   4bdec:	mov	w8, #0x10                  	// #16
   4bdf0:	lsr	x9, x21, #7
   4bdf4:	lsl	x3, x21, #40
   4bdf8:	stur	x11, [x29, #-160]
   4bdfc:	and	x11, x21, x1
   4be00:	stur	x8, [x29, #-48]
   4be04:	sub	x8, x25, x28
   4be08:	mov	w4, #0x4f0000              	// #5177344
   4be0c:	str	x11, [sp, #168]
   4be10:	and	w9, w9, #0x1e
   4be14:	add	x11, x2, x3, asr #38
   4be18:	str	x8, [sp, #136]
   4be1c:	add	x8, x8, #0x1
   4be20:	and	x16, x21, #0xfffffff
   4be24:	mov	w6, #0xa00000              	// #10485760
   4be28:	str	x11, [sp, #160]
   4be2c:	and	x11, x21, x4
   4be30:	str	x8, [sp, #96]
   4be34:	ror	w8, w27, w9
   4be38:	stur	x11, [x29, #-72]
   4be3c:	and	x11, x21, x6
   4be40:	stur	x27, [x29, #-104]
   4be44:	str	x8, [sp, #40]
   4be48:	mov	x27, x28
   4be4c:	mov	x28, x16
   4be50:	mov	w8, #0x10                  	// #16
   4be54:	stur	xzr, [x29, #-40]
   4be58:	stur	wzr, [x29, #-28]
   4be5c:	str	x30, [sp, #128]
   4be60:	stur	x15, [x29, #-96]
   4be64:	str	x11, [sp, #16]
   4be68:	str	x12, [sp, #72]
   4be6c:	str	x25, [sp, #24]
   4be70:	str	w9, [sp, #60]
   4be74:	stur	x8, [x29, #-56]
   4be78:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4be7c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4be80:	add	x1, x1, #0xa47
   4be84:	mov	x0, x20
   4be88:	mov	w2, w21
   4be8c:	blr	x19
   4be90:	b	4c890 <print_arm_disassembler_options@@Base+0x1388>
   4be94:	ldur	x25, [x29, #-144]
   4be98:	adrp	x1, 60000 <fields@@Base+0x9650>
   4be9c:	mov	x0, x20
   4bea0:	add	x1, x1, #0xa26
   4bea4:	mov	x2, x25
   4bea8:	blr	x19
   4beac:	stur	x25, [x29, #-40]
   4beb0:	add	x24, x24, #0x1
   4beb4:	ldrb	w2, [x24]
   4beb8:	cmp	w2, #0x25
   4bebc:	b.eq	4bedc <print_arm_disassembler_options@@Base+0x9d4>  // b.none
   4bec0:	cbz	w2, 4c854 <print_arm_disassembler_options@@Base+0x134c>
   4bec4:	adrp	x1, 67000 <fields@@Base+0x10650>
   4bec8:	mov	x0, x20
   4becc:	add	x1, x1, #0x769
   4bed0:	blr	x19
   4bed4:	add	x24, x24, #0x1
   4bed8:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4bedc:	ldrb	w8, [x24, #1]!
   4bee0:	sub	w8, w8, #0x25
   4bee4:	cmp	w8, #0x4f
   4bee8:	b.hi	4c8b0 <print_arm_disassembler_options@@Base+0x13a8>  // b.pmore
   4beec:	adrp	x11, 5f000 <fields@@Base+0x8650>
   4bef0:	add	x11, x11, #0xaf8
   4bef4:	adr	x9, 4be94 <print_arm_disassembler_options@@Base+0x98c>
   4bef8:	ldrh	w10, [x11, x8, lsl #1]
   4befc:	add	x9, x9, x10, lsl #2
   4bf00:	mov	w25, wzr
   4bf04:	br	x9
   4bf08:	sub	x2, x29, #0x18
   4bf0c:	sub	x3, x29, #0xc
   4bf10:	mov	x0, x24
   4bf14:	mov	x1, x21
   4bf18:	bl	4f5b8 <print_arm_disassembler_options@@Base+0x40b0>
   4bf1c:	ldrb	w8, [x0]
   4bf20:	sub	w9, w8, #0x27
   4bf24:	cmp	w9, #0x51
   4bf28:	b.hi	4c8b0 <print_arm_disassembler_options@@Base+0x13a8>  // b.pmore
   4bf2c:	adrp	x12, 5f000 <fields@@Base+0x8650>
   4bf30:	add	x12, x12, #0xb98
   4bf34:	adr	x10, 4bf48 <print_arm_disassembler_options@@Base+0xa40>
   4bf38:	ldrh	w11, [x12, x9, lsl #1]
   4bf3c:	add	x10, x10, x11, lsl #2
   4bf40:	mov	x24, x0
   4bf44:	br	x10
   4bf48:	ldur	w8, [x29, #-12]
   4bf4c:	ldur	x9, [x29, #-24]
   4bf50:	mov	x10, #0xffffffffffffffff    	// #-1
   4bf54:	add	x24, x24, #0x1
   4bf58:	lsl	x8, x10, x8
   4bf5c:	mvn	x8, x8
   4bf60:	cmp	x9, x8
   4bf64:	b.ne	4beb0 <print_arm_disassembler_options@@Base+0x9a8>  // b.any
   4bf68:	b	4c440 <print_arm_disassembler_options@@Base+0xf38>
   4bf6c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4bf70:	mov	x0, x20
   4bf74:	add	x1, x1, #0x9ab
   4bf78:	blr	x19
   4bf7c:	add	x24, x24, #0x1
   4bf80:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4bf84:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4bf88:	ldr	w8, [x8, #1624]
   4bf8c:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4bf90:	mov	w9, #0x90                  	// #144
   4bf94:	add	x10, x10, #0xa10
   4bf98:	madd	x8, x8, x9, x10
   4bf9c:	ldur	x9, [x29, #-64]
   4bfa0:	adrp	x1, 63000 <fields@@Base+0xc650>
   4bfa4:	mov	x0, x20
   4bfa8:	add	x1, x1, #0xd27
   4bfac:	add	x8, x8, x9, lsl #3
   4bfb0:	ldr	x2, [x8, #16]
   4bfb4:	blr	x19
   4bfb8:	tbnz	w21, #24, 4c4c4 <print_arm_disassembler_options@@Base+0xfbc>
   4bfbc:	adrp	x1, 60000 <fields@@Base+0x9650>
   4bfc0:	mov	x0, x20
   4bfc4:	add	x1, x1, #0xa6e
   4bfc8:	blr	x19
   4bfcc:	tbnz	w21, #21, 4c62c <print_arm_disassembler_options@@Base+0x1124>
   4bfd0:	ldur	x25, [x29, #-104]
   4bfd4:	adrp	x1, 60000 <fields@@Base+0x9650>
   4bfd8:	mov	x0, x20
   4bfdc:	add	x1, x1, #0x9ec
   4bfe0:	b	4c0ec <print_arm_disassembler_options@@Base+0xbe4>
   4bfe4:	ldr	x8, [x22, #120]
   4bfe8:	ldur	x25, [x29, #-136]
   4bfec:	b	4c0b4 <print_arm_disassembler_options@@Base+0xbac>
   4bff0:	ldur	x8, [x29, #-160]
   4bff4:	cmp	x8, #0x200
   4bff8:	b.ne	4c4ec <print_arm_disassembler_options@@Base+0xfe4>  // b.any
   4bffc:	ldur	x25, [x29, #-88]
   4c000:	mov	w0, w25
   4c004:	bl	4f3c4 <print_arm_disassembler_options@@Base+0x3ebc>
   4c008:	cbnz	x0, 4c548 <print_arm_disassembler_options@@Base+0x1040>
   4c00c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c010:	mov	x0, x20
   4c014:	add	x1, x1, #0x9f3
   4c018:	mov	x2, x25
   4c01c:	blr	x19
   4c020:	add	x24, x24, #0x1
   4c024:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c028:	mov	w25, #0x1                   	// #1
   4c02c:	ldur	x8, [x29, #-72]
   4c030:	cmp	x8, #0x4f0, lsl #12
   4c034:	b.ne	4c18c <print_arm_disassembler_options@@Base+0xc84>  // b.any
   4c038:	tbnz	w21, #24, 4c514 <print_arm_disassembler_options@@Base+0x100c>
   4c03c:	ldur	x2, [x29, #-80]
   4c040:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c044:	mov	x0, x20
   4c048:	add	x1, x1, #0x9c5
   4c04c:	ldur	x3, [x29, #-96]
   4c050:	blr	x19
   4c054:	ldur	w8, [x29, #-28]
   4c058:	cmp	w25, #0x0
   4c05c:	add	x24, x24, #0x1
   4c060:	csinc	w8, w8, wzr, ne  // ne = any
   4c064:	stur	w8, [x29, #-28]
   4c068:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c06c:	ldur	x8, [x29, #-120]
   4c070:	cmp	x8, #0x60
   4c074:	b.ne	4c538 <print_arm_disassembler_options@@Base+0x1030>  // b.any
   4c078:	ldr	x8, [sp, #128]
   4c07c:	mov	x0, x20
   4c080:	cmp	x8, #0xf
   4c084:	b.ne	4c648 <print_arm_disassembler_options@@Base+0x1140>  // b.any
   4c088:	adrp	x1, 57000 <fields@@Base+0x650>
   4c08c:	add	x1, x1, #0xcb
   4c090:	blr	x19
   4c094:	add	x24, x24, #0x1
   4c098:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c09c:	mov	x0, x23
   4c0a0:	mov	x1, x22
   4c0a4:	mov	x2, x21
   4c0a8:	b	4c250 <print_arm_disassembler_options@@Base+0xd48>
   4c0ac:	ldr	x8, [x22, #120]
   4c0b0:	ldr	x25, [sp, #160]
   4c0b4:	mov	x0, x25
   4c0b8:	mov	x1, x22
   4c0bc:	blr	x8
   4c0c0:	mov	w8, #0x1                   	// #1
   4c0c4:	strb	w8, [x22, #196]
   4c0c8:	mov	w8, #0x2                   	// #2
   4c0cc:	str	w8, [x22, #200]
   4c0d0:	str	x25, [x22, #208]
   4c0d4:	add	x24, x24, #0x1
   4c0d8:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c0dc:	ldur	x25, [x29, #-152]
   4c0e0:	adrp	x1, 6b000 <fields@@Base+0x14650>
   4c0e4:	mov	x0, x20
   4c0e8:	add	x1, x1, #0x984
   4c0ec:	mov	w2, w25
   4c0f0:	blr	x19
   4c0f4:	b	4beac <print_arm_disassembler_options@@Base+0x9a4>
   4c0f8:	stur	x27, [x29, #-112]
   4c0fc:	ldur	w27, [x29, #-28]
   4c100:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c104:	mov	x0, x20
   4c108:	add	x1, x1, #0x9d9
   4c10c:	str	x28, [sp, #88]
   4c110:	blr	x19
   4c114:	mov	x25, xzr
   4c118:	mov	w28, wzr
   4c11c:	b	4c160 <print_arm_disassembler_options@@Base+0xc58>
   4c120:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4c124:	ldr	w8, [x8, #1624]
   4c128:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4c12c:	mov	w9, #0x90                  	// #144
   4c130:	add	x10, x10, #0xa10
   4c134:	madd	x8, x8, x9, x10
   4c138:	add	x8, x8, x25, lsl #3
   4c13c:	ldr	x2, [x8, #16]
   4c140:	adrp	x1, 69000 <fields@@Base+0x12650>
   4c144:	mov	x0, x20
   4c148:	add	x1, x1, #0x199
   4c14c:	blr	x19
   4c150:	mov	w28, #0x1                   	// #1
   4c154:	add	x25, x25, #0x1
   4c158:	cmp	x25, #0x10
   4c15c:	b.eq	4c1f0 <print_arm_disassembler_options@@Base+0xce8>  // b.none
   4c160:	mov	w8, #0x1                   	// #1
   4c164:	lsl	w8, w8, w25
   4c168:	sxtw	x8, w8
   4c16c:	tst	x8, x21
   4c170:	b.eq	4c154 <print_arm_disassembler_options@@Base+0xc4c>  // b.none
   4c174:	cbz	w28, 4c120 <print_arm_disassembler_options@@Base+0xc18>
   4c178:	adrp	x1, 69000 <fields@@Base+0x12650>
   4c17c:	mov	x0, x20
   4c180:	add	x1, x1, #0x8cb
   4c184:	blr	x19
   4c188:	b	4c120 <print_arm_disassembler_options@@Base+0xc18>
   4c18c:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4c190:	ldr	w8, [x8, #1624]
   4c194:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4c198:	mov	w9, #0x90                  	// #144
   4c19c:	add	x10, x10, #0xa10
   4c1a0:	madd	x8, x8, x9, x10
   4c1a4:	ldur	x9, [x29, #-64]
   4c1a8:	adrp	x1, 63000 <fields@@Base+0xc650>
   4c1ac:	mov	x0, x20
   4c1b0:	add	x1, x1, #0xd27
   4c1b4:	add	x8, x8, x9, lsl #3
   4c1b8:	ldr	x2, [x8, #16]
   4c1bc:	blr	x19
   4c1c0:	tbnz	w21, #24, 4c564 <print_arm_disassembler_options@@Base+0x105c>
   4c1c4:	tbz	w21, #22, 4c660 <print_arm_disassembler_options@@Base+0x1158>
   4c1c8:	ldur	x2, [x29, #-80]
   4c1cc:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c1d0:	mov	x0, x20
   4c1d4:	add	x1, x1, #0x9c8
   4c1d8:	ldur	x3, [x29, #-96]
   4c1dc:	blr	x19
   4c1e0:	ldr	x8, [sp, #72]
   4c1e4:	ldur	w10, [x29, #-28]
   4c1e8:	stur	x8, [x29, #-40]
   4c1ec:	b	4c6bc <print_arm_disassembler_options@@Base+0x11b4>
   4c1f0:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c1f4:	mov	x0, x20
   4c1f8:	add	x1, x1, #0xa9c
   4c1fc:	blr	x19
   4c200:	cmp	w28, #0x0
   4c204:	csinc	w27, w27, wzr, ne  // ne = any
   4c208:	stur	w27, [x29, #-28]
   4c20c:	ldur	x27, [x29, #-112]
   4c210:	ldr	x28, [sp, #88]
   4c214:	add	x24, x24, #0x1
   4c218:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c21c:	ldr	x8, [sp, #136]
   4c220:	tbnz	x8, #63, 4c5f4 <print_arm_disassembler_options@@Base+0x10ec>
   4c224:	ldr	x3, [sp, #96]
   4c228:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c22c:	mov	x0, x20
   4c230:	add	x1, x1, #0xa20
   4c234:	mov	x2, x27
   4c238:	blr	x19
   4c23c:	add	x24, x24, #0x1
   4c240:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c244:	ldr	x2, [sp, #144]
   4c248:	mov	x0, x23
   4c24c:	mov	x1, x22
   4c250:	bl	4efcc <print_arm_disassembler_options@@Base+0x3ac4>
   4c254:	stur	x0, [x29, #-40]
   4c258:	add	x24, x24, #0x1
   4c25c:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c260:	ldr	x8, [sp, #152]
   4c264:	cmp	x8, #0xe
   4c268:	b.eq	4beb0 <print_arm_disassembler_options@@Base+0x9a8>  // b.none
   4c26c:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   4c270:	add	x9, x9, #0xe50
   4c274:	ldr	x2, [x9, x8, lsl #3]
   4c278:	b	4c54c <print_arm_disassembler_options@@Base+0x1044>
   4c27c:	tbnz	w21, #25, 4c5a0 <print_arm_disassembler_options@@Base+0x1098>
   4c280:	mov	w3, #0x1                   	// #1
   4c284:	mov	x0, x21
   4c288:	mov	x1, x19
   4c28c:	mov	x2, x20
   4c290:	bl	4f268 <print_arm_disassembler_options@@Base+0x3d60>
   4c294:	add	x24, x24, #0x1
   4c298:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c29c:	ldur	x8, [x29, #-128]
   4c2a0:	cmp	x8, #0xf, lsl #12
   4c2a4:	b.ne	4beb0 <print_arm_disassembler_options@@Base+0x9a8>  // b.any
   4c2a8:	ldrb	w8, [x26, #1]
   4c2ac:	tbnz	w8, #4, 4c7f4 <print_arm_disassembler_options@@Base+0x12ec>
   4c2b0:	adrp	x1, 59000 <fields@@Base+0x2650>
   4c2b4:	mov	x0, x20
   4c2b8:	add	x1, x1, #0x618
   4c2bc:	blr	x19
   4c2c0:	add	x24, x24, #0x1
   4c2c4:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c2c8:	mov	x0, x21
   4c2cc:	mov	x1, x19
   4c2d0:	mov	x2, x20
   4c2d4:	mov	w3, wzr
   4c2d8:	bl	4f268 <print_arm_disassembler_options@@Base+0x3d60>
   4c2dc:	add	x24, x24, #0x1
   4c2e0:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c2e4:	ldr	x8, [sp, #168]
   4c2e8:	cmp	x8, #0x200, lsl #12
   4c2ec:	b.ne	4beb0 <print_arm_disassembler_options@@Base+0x9a8>  // b.any
   4c2f0:	adrp	x1, 5e000 <fields@@Base+0x7650>
   4c2f4:	mov	x0, x20
   4c2f8:	add	x1, x1, #0x21b
   4c2fc:	blr	x19
   4c300:	add	x24, x24, #0x1
   4c304:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c308:	ldur	x2, [x29, #-24]
   4c30c:	b	4c460 <print_arm_disassembler_options@@Base+0xf58>
   4c310:	ldur	w8, [x29, #-12]
   4c314:	ldur	w9, [x29, #-24]
   4c318:	mov	w25, #0x1                   	// #1
   4c31c:	adrp	x1, 67000 <fields@@Base+0x10650>
   4c320:	lsl	w8, w25, w8
   4c324:	sub	w8, w8, w9
   4c328:	ldrb	w2, [x24, w8, sxtw]
   4c32c:	mov	x0, x20
   4c330:	add	x1, x1, #0x769
   4c334:	blr	x19
   4c338:	ldur	w8, [x29, #-12]
   4c33c:	lsl	w8, w25, w8
   4c340:	add	x24, x24, w8, sxtw
   4c344:	add	x24, x24, #0x1
   4c348:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c34c:	ldur	x9, [x29, #-24]
   4c350:	cmp	x9, #0xf
   4c354:	ldur	w9, [x29, #-28]
   4c358:	csinc	w9, w9, wzr, ne  // ne = any
   4c35c:	stur	w9, [x29, #-28]
   4c360:	cmp	w8, #0x54
   4c364:	b.ne	4c374 <print_arm_disassembler_options@@Base+0xe6c>  // b.any
   4c368:	ldur	x8, [x29, #-24]
   4c36c:	add	x8, x8, #0x1
   4c370:	stur	x8, [x29, #-24]
   4c374:	mov	x8, x24
   4c378:	ldrb	w9, [x8, #1]!
   4c37c:	ldur	x10, [x29, #-24]
   4c380:	ldp	x12, x15, [x29, #-56]
   4c384:	adrp	x14, f0000 <aarch64_opcode_table@@Base+0x55598>
   4c388:	adrp	x16, 84000 <aarch64_operands@@Base+0x1d20>
   4c38c:	add	x16, x16, #0xa10
   4c390:	cmp	x12, x10
   4c394:	cset	w11, eq  // eq = none
   4c398:	cmp	w9, #0x75
   4c39c:	csel	x8, x8, x24, eq  // eq = none
   4c3a0:	csel	x12, x10, x12, eq  // eq = none
   4c3a4:	stur	x12, [x29, #-56]
   4c3a8:	mov	x12, x8
   4c3ac:	ldrb	w13, [x12, #1]!
   4c3b0:	cset	w9, eq  // eq = none
   4c3b4:	cmp	x15, x10
   4c3b8:	ldr	w14, [x14, #1624]
   4c3bc:	and	w9, w9, w11
   4c3c0:	cset	w11, eq  // eq = none
   4c3c4:	cmp	w13, #0x55
   4c3c8:	csel	x24, x12, x8, eq  // eq = none
   4c3cc:	cset	w8, eq  // eq = none
   4c3d0:	and	w8, w11, w8
   4c3d4:	mov	w13, #0x90                  	// #144
   4c3d8:	orr	w8, w9, w8
   4c3dc:	madd	x13, x14, x13, x16
   4c3e0:	csel	x15, x10, x15, eq  // eq = none
   4c3e4:	cmp	w8, #0x0
   4c3e8:	ldur	w8, [x29, #-28]
   4c3ec:	add	x12, x13, x10, lsl #3
   4c3f0:	ldr	x2, [x12, #16]
   4c3f4:	stur	x15, [x29, #-48]
   4c3f8:	csinc	w8, w8, wzr, eq  // eq = none
   4c3fc:	stur	w8, [x29, #-28]
   4c400:	b	4c54c <print_arm_disassembler_options@@Base+0x1044>
   4c404:	ldur	x8, [x29, #-24]
   4c408:	add	x2, x8, #0x1
   4c40c:	b	4c460 <print_arm_disassembler_options@@Base+0xf58>
   4c410:	ldur	x8, [x29, #-24]
   4c414:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c418:	mov	x0, x20
   4c41c:	add	x1, x1, #0xa1a
   4c420:	and	x2, x8, #0xf
   4c424:	stur	x8, [x29, #-40]
   4c428:	blr	x19
   4c42c:	add	x24, x24, #0x1
   4c430:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c434:	ldur	x8, [x29, #-24]
   4c438:	add	x24, x24, #0x1
   4c43c:	cbnz	x8, 4beb0 <print_arm_disassembler_options@@Base+0x9a8>
   4c440:	ldrb	w2, [x24], #1
   4c444:	adrp	x1, 67000 <fields@@Base+0x10650>
   4c448:	mov	x0, x20
   4c44c:	add	x1, x1, #0x769
   4c450:	blr	x19
   4c454:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c458:	ldur	x8, [x29, #-24]
   4c45c:	lsl	x2, x8, #3
   4c460:	adrp	x1, 69000 <fields@@Base+0x12650>
   4c464:	mov	x0, x20
   4c468:	add	x1, x1, #0x1db
   4c46c:	stur	x2, [x29, #-40]
   4c470:	blr	x19
   4c474:	add	x24, x24, #0x1
   4c478:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c47c:	ldur	x2, [x29, #-24]
   4c480:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c484:	mov	x0, x20
   4c488:	add	x1, x1, #0x9a3
   4c48c:	blr	x19
   4c490:	mov	w8, #0x1                   	// #1
   4c494:	movk	w8, #0xff0, lsl #16
   4c498:	cmp	x28, x8
   4c49c:	b.eq	4c614 <print_arm_disassembler_options@@Base+0x110c>  // b.none
   4c4a0:	mov	w8, #0xff00000             	// #267386880
   4c4a4:	cmp	x28, x8
   4c4a8:	b.ne	4beb0 <print_arm_disassembler_options@@Base+0x9a8>  // b.any
   4c4ac:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c4b0:	mov	x0, x20
   4c4b4:	add	x1, x1, #0xa07
   4c4b8:	blr	x19
   4c4bc:	add	x24, x24, #0x1
   4c4c0:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c4c4:	ldur	x8, [x29, #-104]
   4c4c8:	cbz	w8, 4c818 <print_arm_disassembler_options@@Base+0x1310>
   4c4cc:	ldr	x25, [sp, #104]
   4c4d0:	ldr	x3, [sp, #120]
   4c4d4:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c4d8:	mov	x0, x20
   4c4dc:	add	x1, x1, #0x9e3
   4c4e0:	mov	w2, w25
   4c4e4:	blr	x19
   4c4e8:	b	4beac <print_arm_disassembler_options@@Base+0x9a4>
   4c4ec:	ldr	w2, [sp, #84]
   4c4f0:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c4f4:	mov	x0, x20
   4c4f8:	add	x1, x1, #0xa00
   4c4fc:	blr	x19
   4c500:	tbnz	w21, #19, 4c6e4 <print_arm_disassembler_options@@Base+0x11dc>
   4c504:	tbnz	w21, #18, 4c6f8 <print_arm_disassembler_options@@Base+0x11f0>
   4c508:	tbnz	w21, #17, 4c70c <print_arm_disassembler_options@@Base+0x1204>
   4c50c:	tbz	w21, #16, 4beb0 <print_arm_disassembler_options@@Base+0x9a8>
   4c510:	b	4c720 <print_arm_disassembler_options@@Base+0x1218>
   4c514:	ldr	w8, [sp, #64]
   4c518:	cbz	w8, 4c738 <print_arm_disassembler_options@@Base+0x1230>
   4c51c:	ldur	x2, [x29, #-80]
   4c520:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c524:	mov	x0, x20
   4c528:	add	x1, x1, #0x9ae
   4c52c:	ldur	x3, [x29, #-96]
   4c530:	blr	x19
   4c534:	b	4c748 <print_arm_disassembler_options@@Base+0x1240>
   4c538:	ldr	w25, [sp, #116]
   4c53c:	mov	w0, w25
   4c540:	bl	4f590 <print_arm_disassembler_options@@Base+0x4088>
   4c544:	cbz	x0, 4c838 <print_arm_disassembler_options@@Base+0x1330>
   4c548:	mov	x2, x0
   4c54c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4c550:	mov	x0, x20
   4c554:	add	x1, x1, #0x199
   4c558:	blr	x19
   4c55c:	add	x24, x24, #0x1
   4c560:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c564:	tbz	w21, #22, 4c760 <print_arm_disassembler_options@@Base+0x1258>
   4c568:	ldr	x8, [sp, #16]
   4c56c:	cmp	x8, #0x800, lsl #12
   4c570:	b.ne	4c57c <print_arm_disassembler_options@@Base+0x1074>  // b.any
   4c574:	ldur	x8, [x29, #-96]
   4c578:	cbz	w8, 4c594 <print_arm_disassembler_options@@Base+0x108c>
   4c57c:	ldur	x2, [x29, #-80]
   4c580:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c584:	mov	x0, x20
   4c588:	add	x1, x1, #0x9c9
   4c58c:	ldur	x3, [x29, #-96]
   4c590:	blr	x19
   4c594:	ldr	x8, [sp, #72]
   4c598:	stur	x8, [x29, #-40]
   4c59c:	b	4c7d8 <print_arm_disassembler_options@@Base+0x12d0>
   4c5a0:	ldr	w3, [sp, #60]
   4c5a4:	ldr	x25, [sp, #40]
   4c5a8:	mov	w9, wzr
   4c5ac:	mov	w8, #0xfffffffe            	// #-2
   4c5b0:	add	w8, w8, #0x2
   4c5b4:	and	w10, w9, #0x1e
   4c5b8:	lsl	w11, w25, w8
   4c5bc:	lsr	w10, w25, w10
   4c5c0:	orr	w10, w10, w11
   4c5c4:	cmp	w10, #0x100
   4c5c8:	b.cc	4c5dc <print_arm_disassembler_options@@Base+0x10d4>  // b.lo, b.ul, b.last
   4c5cc:	cmp	w8, #0x1e
   4c5d0:	sub	w9, w9, #0x2
   4c5d4:	b.cc	4c5b0 <print_arm_disassembler_options@@Base+0x10a8>  // b.lo, b.ul, b.last
   4c5d8:	mov	w8, #0x20                  	// #32
   4c5dc:	mov	x0, x20
   4c5e0:	cmp	w8, w3
   4c5e4:	b.ne	4c804 <print_arm_disassembler_options@@Base+0x12fc>  // b.any
   4c5e8:	adrp	x1, 57000 <fields@@Base+0x650>
   4c5ec:	add	x1, x1, #0x656
   4c5f0:	b	4c0ec <print_arm_disassembler_options@@Base+0xbe4>
   4c5f4:	ldr	x3, [sp, #24]
   4c5f8:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c5fc:	mov	x0, x20
   4c600:	add	x1, x1, #0xa2b
   4c604:	mov	x2, x27
   4c608:	blr	x19
   4c60c:	add	x24, x24, #0x1
   4c610:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c614:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c618:	mov	x0, x20
   4c61c:	add	x1, x1, #0xa0e
   4c620:	blr	x19
   4c624:	add	x24, x24, #0x1
   4c628:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c62c:	ldur	x8, [x29, #-104]
   4c630:	cbz	w8, 4c828 <print_arm_disassembler_options@@Base+0x1320>
   4c634:	ldr	x25, [sp, #104]
   4c638:	adrp	x1, 57000 <fields@@Base+0x650>
   4c63c:	mov	x0, x20
   4c640:	add	x1, x1, #0x654
   4c644:	b	4c0ec <print_arm_disassembler_options@@Base+0xbe4>
   4c648:	ldr	w2, [sp, #116]
   4c64c:	adrp	x1, 57000 <fields@@Base+0x650>
   4c650:	add	x1, x1, #0x656
   4c654:	blr	x19
   4c658:	add	x24, x24, #0x1
   4c65c:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c660:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4c664:	ldr	w8, [x8, #1624]
   4c668:	stur	x27, [x29, #-112]
   4c66c:	mov	x27, x28
   4c670:	ldr	x28, [sp, #128]
   4c674:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4c678:	mov	w9, #0x90                  	// #144
   4c67c:	add	x10, x10, #0xa10
   4c680:	madd	x8, x8, x9, x10
   4c684:	add	x8, x8, x28, lsl #3
   4c688:	ldr	x3, [x8, #16]
   4c68c:	ldur	x2, [x29, #-80]
   4c690:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c694:	mov	x0, x20
   4c698:	add	x1, x1, #0x9d1
   4c69c:	blr	x19
   4c6a0:	ldr	x8, [sp, #32]
   4c6a4:	ldur	w10, [x29, #-28]
   4c6a8:	cmp	x28, x8
   4c6ac:	mov	x28, x27
   4c6b0:	ldur	x27, [x29, #-112]
   4c6b4:	ccmp	w25, #0x0, #0x0, eq  // eq = none
   4c6b8:	csinc	w10, w10, wzr, ne  // ne = any
   4c6bc:	ldr	w11, [sp, #68]
   4c6c0:	ubfx	x8, x21, #21, #1
   4c6c4:	cmp	w25, #0x0
   4c6c8:	cset	w9, eq  // eq = none
   4c6cc:	orr	w8, w8, w11
   4c6d0:	tst	w9, w8
   4c6d4:	csinc	w10, w10, wzr, eq  // eq = none
   4c6d8:	stur	w10, [x29, #-28]
   4c6dc:	add	x24, x24, #0x1
   4c6e0:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c6e4:	adrp	x1, 67000 <fields@@Base+0x10650>
   4c6e8:	mov	x0, x20
   4c6ec:	add	x1, x1, #0x7bc
   4c6f0:	blr	x19
   4c6f4:	tbz	w21, #18, 4c508 <print_arm_disassembler_options@@Base+0x1000>
   4c6f8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4c6fc:	mov	x0, x20
   4c700:	add	x1, x1, #0x19a
   4c704:	blr	x19
   4c708:	tbz	w21, #17, 4c50c <print_arm_disassembler_options@@Base+0x1004>
   4c70c:	adrp	x1, 6d000 <fields@@Base+0x16650>
   4c710:	mov	x0, x20
   4c714:	add	x1, x1, #0x952
   4c718:	blr	x19
   4c71c:	tbz	w21, #16, 4beb0 <print_arm_disassembler_options@@Base+0x9a8>
   4c720:	adrp	x1, 67000 <fields@@Base+0x10650>
   4c724:	mov	x0, x20
   4c728:	add	x1, x1, #0x76a
   4c72c:	blr	x19
   4c730:	add	x24, x24, #0x1
   4c734:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c738:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c73c:	mov	x0, x20
   4c740:	add	x1, x1, #0x9bd
   4c744:	blr	x19
   4c748:	ldr	x8, [x22, #120]
   4c74c:	ldr	x0, [sp, #48]
   4c750:	mov	x1, x22
   4c754:	blr	x8
   4c758:	add	x24, x24, #0x1
   4c75c:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c760:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4c764:	ldr	w8, [x8, #1624]
   4c768:	str	x28, [sp, #88]
   4c76c:	ldr	x28, [sp, #128]
   4c770:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4c774:	mov	w9, #0x90                  	// #144
   4c778:	add	x10, x10, #0xa10
   4c77c:	madd	x8, x8, x9, x10
   4c780:	add	x8, x8, x28, lsl #3
   4c784:	ldr	x3, [x8, #16]
   4c788:	ldur	x2, [x29, #-80]
   4c78c:	stur	x27, [x29, #-112]
   4c790:	ldur	w27, [x29, #-28]
   4c794:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c798:	and	x8, x21, #0x200000
   4c79c:	mov	x0, x20
   4c7a0:	add	x1, x1, #0x9d2
   4c7a4:	str	x8, [sp, #8]
   4c7a8:	blr	x19
   4c7ac:	ldr	x8, [sp, #32]
   4c7b0:	ldr	x9, [sp, #8]
   4c7b4:	cmp	x28, x8
   4c7b8:	csinc	w8, w27, wzr, ne  // ne = any
   4c7bc:	cmp	w25, #0x0
   4c7c0:	ldr	x28, [sp, #88]
   4c7c4:	ccmp	x9, #0x0, #0x4, eq  // eq = none
   4c7c8:	mov	w9, w27
   4c7cc:	ldur	x27, [x29, #-112]
   4c7d0:	csel	w9, w9, w8, eq  // eq = none
   4c7d4:	stur	w9, [x29, #-28]
   4c7d8:	ldr	x2, [sp, #120]
   4c7dc:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c7e0:	mov	x0, x20
   4c7e4:	add	x1, x1, #0x9e8
   4c7e8:	blr	x19
   4c7ec:	add	x24, x24, #0x1
   4c7f0:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c7f4:	mov	w8, #0x1                   	// #1
   4c7f8:	stur	w8, [x29, #-28]
   4c7fc:	add	x24, x24, #0x1
   4c800:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c804:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c808:	add	x1, x1, #0x9db
   4c80c:	ldur	x2, [x29, #-104]
   4c810:	blr	x19
   4c814:	b	4beac <print_arm_disassembler_options@@Base+0x9a4>
   4c818:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c81c:	mov	x0, x20
   4c820:	add	x1, x1, #0xa6e
   4c824:	blr	x19
   4c828:	ldr	x8, [sp, #104]
   4c82c:	add	x24, x24, #0x1
   4c830:	stur	x8, [x29, #-40]
   4c834:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c838:	adrp	x1, 57000 <fields@@Base+0x650>
   4c83c:	mov	x0, x20
   4c840:	add	x1, x1, #0x656
   4c844:	mov	w2, w25
   4c848:	blr	x19
   4c84c:	add	x24, x24, #0x1
   4c850:	b	4beb4 <print_arm_disassembler_options@@Base+0x9ac>
   4c854:	ldur	x9, [x29, #-40]
   4c858:	add	x8, x9, #0x10
   4c85c:	cmp	x8, #0x31
   4c860:	b.cc	4c878 <print_arm_disassembler_options@@Base+0x1370>  // b.lo, b.ul, b.last
   4c864:	adrp	x1, 60000 <fields@@Base+0x9650>
   4c868:	and	x2, x9, #0xffffffff
   4c86c:	add	x1, x1, #0xa3e
   4c870:	mov	x0, x20
   4c874:	blr	x19
   4c878:	ldur	w8, [x29, #-28]
   4c87c:	cbz	w8, 4c890 <print_arm_disassembler_options@@Base+0x1388>
   4c880:	adrp	x1, 69000 <fields@@Base+0x12650>
   4c884:	add	x1, x1, #0x36
   4c888:	mov	x0, x20
   4c88c:	blr	x19
   4c890:	ldp	x20, x19, [sp, #416]
   4c894:	ldp	x22, x21, [sp, #400]
   4c898:	ldp	x24, x23, [sp, #384]
   4c89c:	ldp	x26, x25, [sp, #368]
   4c8a0:	ldp	x28, x27, [sp, #352]
   4c8a4:	ldp	x29, x30, [sp, #336]
   4c8a8:	add	sp, sp, #0x1b0
   4c8ac:	ret
   4c8b0:	bl	35aa0 <abort@plt>
   4c8b4:	sub	sp, sp, #0xc0
   4c8b8:	stp	x29, x30, [sp, #96]
   4c8bc:	stp	x28, x27, [sp, #112]
   4c8c0:	stp	x26, x25, [sp, #128]
   4c8c4:	stp	x24, x23, [sp, #144]
   4c8c8:	stp	x22, x21, [sp, #160]
   4c8cc:	stp	x20, x19, [sp, #176]
   4c8d0:	ldp	x28, x19, [x1]
   4c8d4:	mov	w8, #0xff87                	// #65415
   4c8d8:	and	x8, x2, x8
   4c8dc:	mov	w9, #0x4784                	// #18308
   4c8e0:	add	x29, sp, #0x60
   4c8e4:	mov	x20, x2
   4c8e8:	cmp	x8, x9
   4c8ec:	stur	x1, [x29, #-16]
   4c8f0:	b.ne	4c900 <print_arm_disassembler_options@@Base+0x13f8>  // b.any
   4c8f4:	adrp	x22, 69000 <fields@@Base+0x12650>
   4c8f8:	add	x22, x22, #0x201
   4c8fc:	b	4c924 <print_arm_disassembler_options@@Base+0x141c>
   4c900:	adrp	x8, 92000 <aarch64_operands@@Base+0xfd20>
   4c904:	add	x8, x8, #0x630
   4c908:	ldr	x22, [x8, #8]
   4c90c:	cbz	x22, 4cf9c <print_arm_disassembler_options@@Base+0x1a94>
   4c910:	ldrh	w9, [x8, #2]
   4c914:	ldrh	w10, [x8], #40
   4c918:	and	x9, x9, x20
   4c91c:	cmp	x9, x10
   4c920:	b.ne	4c908 <print_arm_disassembler_options@@Base+0x1400>  // b.any
   4c924:	ubfx	x16, x20, #3, #4
   4c928:	mov	w9, #0x1f                  	// #31
   4c92c:	stur	x16, [x29, #-32]
   4c930:	and	w16, w20, #0xff
   4c934:	ubfx	x8, x20, #6, #5
   4c938:	mov	w10, #0x20                  	// #32
   4c93c:	stur	w16, [x29, #-36]
   4c940:	and	w16, w20, #0x7
   4c944:	tst	x9, x20, lsr #6
   4c948:	lsr	x11, x20, #2
   4c94c:	stur	w16, [x29, #-40]
   4c950:	ubfx	x16, x20, #4, #4
   4c954:	csel	x8, x10, x8, eq  // eq = none
   4c958:	add	x15, x0, #0x4
   4c95c:	lsr	x12, x20, #3
   4c960:	stp	x8, x16, [sp, #40]
   4c964:	and	x8, x11, #0x3e
   4c968:	ubfx	x14, x20, #8, #1
   4c96c:	and	x9, x12, #0x40
   4c970:	add	x8, x15, x8
   4c974:	ubfx	x13, x20, #8, #3
   4c978:	mov	w17, #0x1                   	// #1
   4c97c:	stur	x14, [x29, #-24]
   4c980:	lsr	x14, x20, #4
   4c984:	add	x8, x8, x9
   4c988:	str	x8, [sp, #32]
   4c98c:	lsl	w8, w17, w13
   4c990:	and	x9, x14, #0x8
   4c994:	adrp	x27, 67000 <fields@@Base+0x10650>
   4c998:	and	x8, x8, x20
   4c99c:	bfxil	x9, x20, #0, #3
   4c9a0:	adrp	x23, 5e000 <fields@@Base+0x7650>
   4c9a4:	add	x27, x27, #0x6a5
   4c9a8:	mov	w25, #0x1                   	// #1
   4c9ac:	stp	x8, x9, [sp, #16]
   4c9b0:	add	x23, x23, #0x21b
   4c9b4:	and	x8, x15, #0xfffffffffffffffc
   4c9b8:	stur	xzr, [x29, #-8]
   4c9bc:	stp	x8, x15, [sp]
   4c9c0:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4c9c4:	lsl	w8, w25, w8
   4c9c8:	sxtw	x8, w8
   4c9cc:	tst	x8, x20
   4c9d0:	add	x21, x22, #0x1
   4c9d4:	mov	x27, x26
   4c9d8:	b.eq	4cea4 <print_arm_disassembler_options@@Base+0x199c>  // b.none
   4c9dc:	ldrb	w2, [x21]
   4c9e0:	adrp	x1, 67000 <fields@@Base+0x10650>
   4c9e4:	mov	x0, x19
   4c9e8:	add	x1, x1, #0x769
   4c9ec:	blr	x28
   4c9f0:	add	x22, x21, #0x1
   4c9f4:	ldrb	w2, [x22]
   4c9f8:	cmp	w2, #0x25
   4c9fc:	b.eq	4ca20 <print_arm_disassembler_options@@Base+0x1518>  // b.none
   4ca00:	cbz	w2, 4cf78 <print_arm_disassembler_options@@Base+0x1a70>
   4ca04:	adrp	x1, 67000 <fields@@Base+0x10650>
   4ca08:	mov	x0, x19
   4ca0c:	add	x1, x1, #0x769
   4ca10:	blr	x28
   4ca14:	mov	x21, x22
   4ca18:	add	x22, x22, #0x1
   4ca1c:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4ca20:	mov	x21, x22
   4ca24:	ldrb	w8, [x21, #1]!
   4ca28:	sub	w9, w8, #0x25
   4ca2c:	cmp	w9, #0x53
   4ca30:	b.hi	4cfd0 <print_arm_disassembler_options@@Base+0x1ac8>  // b.pmore
   4ca34:	adrp	x12, 5f000 <fields@@Base+0x8650>
   4ca38:	add	x12, x12, #0xc3c
   4ca3c:	adr	x10, 4ca5c <print_arm_disassembler_options@@Base+0x1554>
   4ca40:	ldrh	w11, [x12, x9, lsl #1]
   4ca44:	add	x10, x10, x11, lsl #2
   4ca48:	mov	x26, x27
   4ca4c:	mov	w0, wzr
   4ca50:	mov	w24, wzr
   4ca54:	mov	w27, wzr
   4ca58:	br	x10
   4ca5c:	ldrb	w9, [x22, #2]!
   4ca60:	sub	w8, w8, #0x30
   4ca64:	sub	w10, w9, #0x30
   4ca68:	cmp	w10, #0x9
   4ca6c:	b.hi	4caa0 <print_arm_disassembler_options@@Base+0x1598>  // b.pmore
   4ca70:	mov	w12, #0xa                   	// #10
   4ca74:	ldrb	w10, [x22, #1]!
   4ca78:	mul	w8, w8, w12
   4ca7c:	add	w8, w8, w9, uxtb
   4ca80:	sub	w8, w8, #0x30
   4ca84:	sub	w9, w10, #0x30
   4ca88:	cmp	w9, #0xa
   4ca8c:	mov	w9, w10
   4ca90:	b.cc	4ca74 <print_arm_disassembler_options@@Base+0x156c>  // b.lo, b.ul, b.last
   4ca94:	cmp	w10, #0x27
   4ca98:	b.ne	4cab0 <print_arm_disassembler_options@@Base+0x15a8>  // b.any
   4ca9c:	b	4c9c4 <print_arm_disassembler_options@@Base+0x14bc>
   4caa0:	mov	w10, w9
   4caa4:	mov	w12, #0xa                   	// #10
   4caa8:	cmp	w10, #0x27
   4caac:	b.eq	4c9c4 <print_arm_disassembler_options@@Base+0x14bc>  // b.none
   4cab0:	cmp	w10, #0x3f
   4cab4:	mov	x27, x26
   4cab8:	b.eq	4cb8c <print_arm_disassembler_options@@Base+0x1684>  // b.none
   4cabc:	cmp	w10, #0x2d
   4cac0:	b.ne	4cfd0 <print_arm_disassembler_options@@Base+0x1ac8>  // b.any
   4cac4:	ldrb	w9, [x22, #1]!
   4cac8:	sub	w10, w9, #0x30
   4cacc:	cmp	w10, #0x9
   4cad0:	mov	x21, x22
   4cad4:	mov	w10, wzr
   4cad8:	b.hi	4caf8 <print_arm_disassembler_options@@Base+0x15f0>  // b.pmore
   4cadc:	mul	w10, w10, w12
   4cae0:	add	w10, w10, w9, uxtb
   4cae4:	ldrb	w9, [x21, #1]!
   4cae8:	sub	w10, w10, #0x30
   4caec:	sub	w11, w9, #0x30
   4caf0:	cmp	w11, #0xa
   4caf4:	b.cc	4cadc <print_arm_disassembler_options@@Base+0x15d4>  // b.lo, b.ul, b.last
   4caf8:	cbz	w10, 4cfd0 <print_arm_disassembler_options@@Base+0x1ac8>
   4cafc:	sub	w9, w9, #0x42
   4cb00:	cmp	w9, #0x36
   4cb04:	b.hi	4cfd0 <print_arm_disassembler_options@@Base+0x1ac8>  // b.pmore
   4cb08:	asr	x11, x20, x8
   4cb0c:	sub	w8, w10, w8
   4cb10:	mov	w12, #0x2                   	// #2
   4cb14:	lsl	w8, w12, w8
   4cb18:	adrp	x14, 5f000 <fields@@Base+0x8650>
   4cb1c:	sub	w8, w8, #0x1
   4cb20:	add	x14, x14, #0xce4
   4cb24:	sxtw	x8, w8
   4cb28:	adr	x12, 4cb3c <print_arm_disassembler_options@@Base+0x1634>
   4cb2c:	ldrh	w13, [x14, x9, lsl #1]
   4cb30:	add	x12, x12, x13, lsl #2
   4cb34:	and	x22, x11, x8
   4cb38:	br	x12
   4cb3c:	mov	w26, #0x1                   	// #1
   4cb40:	lsl	w8, w26, w10
   4cb44:	sxtw	x8, w8
   4cb48:	ldur	x24, [x29, #-16]
   4cb4c:	eor	x10, x22, x8
   4cb50:	sub	x8, x10, x8
   4cb54:	ldr	x10, [sp, #8]
   4cb58:	ldr	x9, [x24, #120]
   4cb5c:	mov	x1, x24
   4cb60:	add	x22, x10, x8, lsl #1
   4cb64:	mov	x0, x22
   4cb68:	blr	x9
   4cb6c:	mov	w8, #0x2                   	// #2
   4cb70:	stur	xzr, [x29, #-8]
   4cb74:	mov	w25, #0x1                   	// #1
   4cb78:	strb	w26, [x24, #196]
   4cb7c:	str	w8, [x24, #200]
   4cb80:	str	x22, [x24, #208]
   4cb84:	add	x22, x21, #0x1
   4cb88:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4cb8c:	lsl	w8, w25, w8
   4cb90:	sxtw	x8, w8
   4cb94:	tst	x8, x20
   4cb98:	add	x21, x22, #0x2
   4cb9c:	b.eq	4c9dc <print_arm_disassembler_options@@Base+0x14d4>  // b.none
   4cba0:	ldrb	w2, [x22, #1]
   4cba4:	b	4c9e0 <print_arm_disassembler_options@@Base+0x14d8>
   4cba8:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4cbac:	ldr	w8, [x8, #1112]
   4cbb0:	cbnz	w8, 4cc34 <print_arm_disassembler_options@@Base+0x172c>
   4cbb4:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cbb8:	mov	x0, x19
   4cbbc:	add	x1, x1, #0x19a
   4cbc0:	b	4ce9c <print_arm_disassembler_options@@Base+0x1994>
   4cbc4:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4cbc8:	ldr	w8, [x8, #1624]
   4cbcc:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4cbd0:	mov	w9, #0x90                  	// #144
   4cbd4:	add	x10, x10, #0xa10
   4cbd8:	madd	x8, x8, x9, x10
   4cbdc:	ldur	x9, [x29, #-32]
   4cbe0:	b	4cc74 <print_arm_disassembler_options@@Base+0x176c>
   4cbe4:	ldr	x8, [sp, #16]
   4cbe8:	cbnz	x8, 4cea0 <print_arm_disassembler_options@@Base+0x1998>
   4cbec:	adrp	x1, 67000 <fields@@Base+0x10650>
   4cbf0:	mov	x0, x19
   4cbf4:	add	x1, x1, #0xcd2
   4cbf8:	b	4ce9c <print_arm_disassembler_options@@Base+0x1994>
   4cbfc:	ldur	x22, [x29, #-16]
   4cc00:	ldr	x24, [sp, #32]
   4cc04:	ldr	x8, [x22, #120]
   4cc08:	mov	x0, x24
   4cc0c:	mov	x1, x22
   4cc10:	blr	x8
   4cc14:	mov	w8, #0x2                   	// #2
   4cc18:	strb	w25, [x22, #196]
   4cc1c:	str	w8, [x22, #200]
   4cc20:	str	x24, [x22, #208]
   4cc24:	b	4cea0 <print_arm_disassembler_options@@Base+0x1998>
   4cc28:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4cc2c:	ldr	w8, [x8, #1112]
   4cc30:	cbz	w8, 4cea0 <print_arm_disassembler_options@@Base+0x1998>
   4cc34:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   4cc38:	ubfx	x8, x8, #4, #4
   4cc3c:	add	x9, x9, #0xe50
   4cc40:	ldr	x2, [x9, x8, lsl #3]
   4cc44:	b	4cc7c <print_arm_disassembler_options@@Base+0x1774>
   4cc48:	adrp	x1, 60000 <fields@@Base+0x9650>
   4cc4c:	mov	x0, x19
   4cc50:	add	x1, x1, #0x9ab
   4cc54:	b	4ce9c <print_arm_disassembler_options@@Base+0x1994>
   4cc58:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4cc5c:	ldr	w8, [x8, #1624]
   4cc60:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4cc64:	mov	w9, #0x90                  	// #144
   4cc68:	add	x10, x10, #0xa10
   4cc6c:	madd	x8, x8, x9, x10
   4cc70:	ldr	x9, [sp, #24]
   4cc74:	add	x8, x8, x9, lsl #3
   4cc78:	ldr	x2, [x8, #16]
   4cc7c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cc80:	mov	x0, x19
   4cc84:	add	x1, x1, #0x199
   4cc88:	blr	x28
   4cc8c:	b	4cea0 <print_arm_disassembler_options@@Base+0x1998>
   4cc90:	ldur	w8, [x29, #-36]
   4cc94:	adrp	x9, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4cc98:	mov	x27, x26
   4cc9c:	str	w8, [x9, #1116]
   4cca0:	ldur	w8, [x29, #-40]
   4cca4:	cbz	w8, 4ccd0 <print_arm_disassembler_options@@Base+0x17c8>
   4cca8:	mov	w22, w20
   4ccac:	lsl	w24, w22, #1
   4ccb0:	eor	w8, w24, w20
   4ccb4:	tst	x8, #0x10
   4ccb8:	csel	x1, x23, x27, eq  // eq = none
   4ccbc:	mov	x0, x19
   4ccc0:	blr	x28
   4ccc4:	tst	w22, #0x3
   4ccc8:	mov	w22, w24
   4cccc:	b.ne	4ccac <print_arm_disassembler_options@@Base+0x17a4>  // b.any
   4ccd0:	ldr	x8, [sp, #48]
   4ccd4:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   4ccd8:	add	x9, x9, #0xe50
   4ccdc:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cce0:	ldr	x2, [x9, x8, lsl #3]
   4cce4:	mov	x0, x19
   4cce8:	add	x1, x1, #0x198
   4ccec:	blr	x28
   4ccf0:	add	x22, x21, #0x1
   4ccf4:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4ccf8:	ldur	x9, [x29, #-24]
   4ccfc:	mov	w0, w9
   4cd00:	cmp	w8, #0x4f
   4cd04:	cset	w8, eq  // eq = none
   4cd08:	and	w24, w8, w20, lsr #8
   4cd0c:	mov	w27, w0
   4cd10:	adrp	x1, 60000 <fields@@Base+0x9650>
   4cd14:	mov	x0, x19
   4cd18:	add	x1, x1, #0x9d9
   4cd1c:	blr	x28
   4cd20:	mov	x22, xzr
   4cd24:	mov	w8, wzr
   4cd28:	b	4cd6c <print_arm_disassembler_options@@Base+0x1864>
   4cd2c:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4cd30:	ldr	w8, [x8, #1624]
   4cd34:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4cd38:	mov	w9, #0x90                  	// #144
   4cd3c:	add	x10, x10, #0xa10
   4cd40:	madd	x8, x8, x9, x10
   4cd44:	add	x8, x8, x22, lsl #3
   4cd48:	ldr	x2, [x8, #16]
   4cd4c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cd50:	mov	x0, x19
   4cd54:	add	x1, x1, #0x199
   4cd58:	blr	x28
   4cd5c:	mov	w8, #0x1                   	// #1
   4cd60:	add	x22, x22, #0x1
   4cd64:	cmp	x22, #0x8
   4cd68:	b.eq	4cd94 <print_arm_disassembler_options@@Base+0x188c>  // b.none
   4cd6c:	lsl	w9, w25, w22
   4cd70:	sxtw	x9, w9
   4cd74:	tst	x9, x20
   4cd78:	b.eq	4cd60 <print_arm_disassembler_options@@Base+0x1858>  // b.none
   4cd7c:	cbz	w8, 4cd2c <print_arm_disassembler_options@@Base+0x1824>
   4cd80:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cd84:	mov	x0, x19
   4cd88:	add	x1, x1, #0x8cb
   4cd8c:	blr	x28
   4cd90:	b	4cd2c <print_arm_disassembler_options@@Base+0x1824>
   4cd94:	cbz	w27, 4cddc <print_arm_disassembler_options@@Base+0x18d4>
   4cd98:	cbz	w8, 4cdac <print_arm_disassembler_options@@Base+0x18a4>
   4cd9c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cda0:	mov	x0, x19
   4cda4:	add	x1, x1, #0x8cb
   4cda8:	blr	x28
   4cdac:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4cdb0:	ldr	w8, [x8, #1624]
   4cdb4:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4cdb8:	mov	w9, #0x90                  	// #144
   4cdbc:	add	x10, x10, #0xa10
   4cdc0:	madd	x8, x8, x9, x10
   4cdc4:	ldr	x2, [x8, #128]
   4cdc8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cdcc:	mov	x0, x19
   4cdd0:	add	x1, x1, #0x199
   4cdd4:	blr	x28
   4cdd8:	mov	w8, #0x1                   	// #1
   4cddc:	mov	x27, x26
   4cde0:	cbz	w24, 4ce24 <print_arm_disassembler_options@@Base+0x191c>
   4cde4:	cbz	w8, 4cdf8 <print_arm_disassembler_options@@Base+0x18f0>
   4cde8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cdec:	mov	x0, x19
   4cdf0:	add	x1, x1, #0x8cb
   4cdf4:	blr	x28
   4cdf8:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4cdfc:	ldr	w8, [x8, #1624]
   4ce00:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4ce04:	mov	w9, #0x90                  	// #144
   4ce08:	add	x10, x10, #0xa10
   4ce0c:	madd	x8, x8, x9, x10
   4ce10:	ldr	x2, [x8, #136]
   4ce14:	adrp	x1, 69000 <fields@@Base+0x12650>
   4ce18:	mov	x0, x19
   4ce1c:	add	x1, x1, #0x199
   4ce20:	blr	x28
   4ce24:	adrp	x1, 60000 <fields@@Base+0x9650>
   4ce28:	mov	x0, x19
   4ce2c:	add	x1, x1, #0xa9c
   4ce30:	blr	x28
   4ce34:	add	x22, x21, #0x1
   4ce38:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4ce3c:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4ce40:	ldr	w8, [x8, #1112]
   4ce44:	cbz	w8, 4cea0 <print_arm_disassembler_options@@Base+0x1998>
   4ce48:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   4ce4c:	ubfx	x8, x8, #4, #4
   4ce50:	add	x9, x9, #0xe50
   4ce54:	ldr	x2, [x9, x8, lsl #3]
   4ce58:	adrp	x1, 69000 <fields@@Base+0x12650>
   4ce5c:	mov	x0, x19
   4ce60:	add	x1, x1, #0x1c1
   4ce64:	blr	x28
   4ce68:	b	4cea0 <print_arm_disassembler_options@@Base+0x1998>
   4ce6c:	ldr	x2, [sp, #40]
   4ce70:	adrp	x1, 69000 <fields@@Base+0x12650>
   4ce74:	mov	x0, x19
   4ce78:	add	x1, x1, #0x1da
   4ce7c:	blr	x28
   4ce80:	b	4cea0 <print_arm_disassembler_options@@Base+0x1998>
   4ce84:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4ce88:	ldr	w8, [x8, #1116]
   4ce8c:	cbz	w8, 4cea0 <print_arm_disassembler_options@@Base+0x1998>
   4ce90:	adrp	x1, 69000 <fields@@Base+0x12650>
   4ce94:	mov	x0, x19
   4ce98:	add	x1, x1, #0x19c
   4ce9c:	blr	x28
   4cea0:	mov	x27, x26
   4cea4:	add	x22, x21, #0x1
   4cea8:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4ceac:	lsl	x2, x22, #1
   4ceb0:	b	4ceb8 <print_arm_disassembler_options@@Base+0x19b0>
   4ceb4:	lsl	x2, x22, #2
   4ceb8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cebc:	mov	x0, x19
   4cec0:	add	x1, x1, #0x1db
   4cec4:	stur	x2, [x29, #-8]
   4cec8:	blr	x28
   4cecc:	add	x22, x21, #0x1
   4ced0:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4ced4:	ldur	x1, [x29, #-16]
   4ced8:	ldr	x9, [sp]
   4cedc:	ldr	x8, [x1, #120]
   4cee0:	add	x0, x9, x22, lsl #2
   4cee4:	blr	x8
   4cee8:	stur	xzr, [x29, #-8]
   4ceec:	add	x22, x21, #0x1
   4cef0:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4cef4:	adrp	x8, 88000 <aarch64_operands@@Base+0x5d20>
   4cef8:	add	x8, x8, #0xe50
   4cefc:	ldr	x2, [x8, x22, lsl #3]
   4cf00:	b	4cf44 <print_arm_disassembler_options@@Base+0x1a3c>
   4cf04:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cf08:	mov	x0, x19
   4cf0c:	add	x1, x1, #0x1db
   4cf10:	mov	x2, x22
   4cf14:	blr	x28
   4cf18:	stur	x22, [x29, #-8]
   4cf1c:	add	x22, x21, #0x1
   4cf20:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4cf24:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4cf28:	ldr	w8, [x8, #1624]
   4cf2c:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4cf30:	mov	w9, #0x90                  	// #144
   4cf34:	add	x10, x10, #0xa10
   4cf38:	madd	x8, x8, x9, x10
   4cf3c:	add	x8, x8, x22, lsl #3
   4cf40:	ldr	x2, [x8, #16]
   4cf44:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cf48:	mov	x0, x19
   4cf4c:	add	x1, x1, #0x199
   4cf50:	blr	x28
   4cf54:	add	x22, x21, #0x1
   4cf58:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4cf5c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4cf60:	mov	x0, x19
   4cf64:	add	x1, x1, #0x995
   4cf68:	mov	x2, x22
   4cf6c:	blr	x28
   4cf70:	add	x22, x21, #0x1
   4cf74:	b	4c9f4 <print_arm_disassembler_options@@Base+0x14ec>
   4cf78:	ldur	x2, [x29, #-8]
   4cf7c:	add	x8, x2, #0x10
   4cf80:	cmp	x8, #0x31
   4cf84:	b.cc	4cfb0 <print_arm_disassembler_options@@Base+0x1aa8>  // b.lo, b.ul, b.last
   4cf88:	adrp	x1, 60000 <fields@@Base+0x9650>
   4cf8c:	add	x1, x1, #0xa3e
   4cf90:	mov	x0, x19
   4cf94:	blr	x28
   4cf98:	b	4cfb0 <print_arm_disassembler_options@@Base+0x1aa8>
   4cf9c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4cfa0:	add	x1, x1, #0x1df
   4cfa4:	mov	x0, x19
   4cfa8:	mov	w2, w20
   4cfac:	blr	x28
   4cfb0:	ldp	x20, x19, [sp, #176]
   4cfb4:	ldp	x22, x21, [sp, #160]
   4cfb8:	ldp	x24, x23, [sp, #144]
   4cfbc:	ldp	x26, x25, [sp, #128]
   4cfc0:	ldp	x28, x27, [sp, #112]
   4cfc4:	ldp	x29, x30, [sp, #96]
   4cfc8:	add	sp, sp, #0xc0
   4cfcc:	ret
   4cfd0:	bl	35aa0 <abort@plt>
   4cfd4:	sub	sp, sp, #0x1f0
   4cfd8:	stp	x29, x30, [sp, #400]
   4cfdc:	stp	x28, x27, [sp, #416]
   4cfe0:	stp	x26, x25, [sp, #432]
   4cfe4:	stp	x24, x23, [sp, #448]
   4cfe8:	stp	x22, x21, [sp, #464]
   4cfec:	stp	x20, x19, [sp, #480]
   4cff0:	ldp	x24, x19, [x1]
   4cff4:	mov	x25, x0
   4cff8:	mov	x0, x1
   4cffc:	add	x29, sp, #0x190
   4d000:	mov	x20, x2
   4d004:	mov	x21, x1
   4d008:	bl	50a98 <print_arm_disassembler_options@@Base+0x5590>
   4d00c:	mov	w22, w0
   4d010:	mov	w3, #0x1                   	// #1
   4d014:	mov	x0, x25
   4d018:	mov	x1, x21
   4d01c:	mov	x2, x20
   4d020:	bl	4e1e0 <print_arm_disassembler_options@@Base+0x2cd8>
   4d024:	cbz	w0, 4d048 <print_arm_disassembler_options@@Base+0x1b40>
   4d028:	ldp	x20, x19, [sp, #480]
   4d02c:	ldp	x22, x21, [sp, #464]
   4d030:	ldp	x24, x23, [sp, #448]
   4d034:	ldp	x26, x25, [sp, #432]
   4d038:	ldp	x28, x27, [sp, #416]
   4d03c:	ldp	x29, x30, [sp, #400]
   4d040:	add	sp, sp, #0x1f0
   4d044:	ret
   4d048:	cbz	w22, 4d060 <print_arm_disassembler_options@@Base+0x1b58>
   4d04c:	mov	x0, x21
   4d050:	mov	x1, x20
   4d054:	bl	50ac8 <print_arm_disassembler_options@@Base+0x55c0>
   4d058:	cbnz	w0, 4d028 <print_arm_disassembler_options@@Base+0x1b20>
   4d05c:	b	4d074 <print_arm_disassembler_options@@Base+0x1b6c>
   4d060:	mov	w2, #0x1                   	// #1
   4d064:	mov	x0, x21
   4d068:	mov	x1, x20
   4d06c:	bl	4e20c <print_arm_disassembler_options@@Base+0x2d04>
   4d070:	cbnz	w0, 4d028 <print_arm_disassembler_options@@Base+0x1b20>
   4d074:	mov	w3, #0x1                   	// #1
   4d078:	mov	x0, x25
   4d07c:	mov	x1, x21
   4d080:	mov	x2, x20
   4d084:	bl	4efa0 <print_arm_disassembler_options@@Base+0x3a98>
   4d088:	cbnz	w0, 4d028 <print_arm_disassembler_options@@Base+0x1b20>
   4d08c:	mov	w8, #0xe001                	// #57345
   4d090:	movk	w8, #0xf00f, lsl #16
   4d094:	cmp	w20, w8
   4d098:	b.ne	4d0a8 <print_arm_disassembler_options@@Base+0x1ba0>  // b.any
   4d09c:	adrp	x22, 6c000 <fields@@Base+0x15650>
   4d0a0:	add	x22, x22, #0x167
   4d0a4:	b	4d0cc <print_arm_disassembler_options@@Base+0x1bc4>
   4d0a8:	adrp	x8, 93000 <aarch64_operands@@Base+0x10d20>
   4d0ac:	add	x8, x8, #0x430
   4d0b0:	ldr	x22, [x8]
   4d0b4:	cbz	x22, 4df1c <print_arm_disassembler_options@@Base+0x2a14>
   4d0b8:	ldp	x10, x9, [x8, #-16]
   4d0bc:	add	x8, x8, #0x30
   4d0c0:	and	x9, x9, x20
   4d0c4:	cmp	x9, x10
   4d0c8:	b.ne	4d0b0 <print_arm_disassembler_options@@Base+0x1ba8>  // b.any
   4d0cc:	ubfx	w0, w20, #26, #1
   4d0d0:	ubfx	w1, w20, #13, #1
   4d0d4:	ubfx	w2, w20, #11, #1
   4d0d8:	lsr	x16, x20, #10
   4d0dc:	eor	w1, w1, w0
   4d0e0:	eor	w2, w2, w0
   4d0e4:	lsl	w0, w0, #24
   4d0e8:	tst	x20, #0xff
   4d0ec:	ubfx	x5, x20, #6, #2
   4d0f0:	lsr	x23, x20, #6
   4d0f4:	bfi	w0, w1, #23, #1
   4d0f8:	and	w1, w16, #0x1c
   4d0fc:	and	x26, x20, #0xff0
   4d100:	lsl	w8, w20, #12
   4d104:	orr	w13, w5, w1
   4d108:	and	w5, w23, #0x100000
   4d10c:	cset	w23, ne  // ne = any
   4d110:	tst	x20, #0x20
   4d114:	and	x6, x20, #0x30
   4d118:	lsr	x7, x20, #14
   4d11c:	bfxil	x26, x20, #16, #4
   4d120:	and	x8, x8, #0xf000
   4d124:	bfi	w0, w2, #22, #1
   4d128:	cset	w2, eq  // eq = none
   4d12c:	lsr	x10, x20, #4
   4d130:	orr	x8, x26, x8
   4d134:	mov	w26, w13
   4d138:	and	w13, w23, w2
   4d13c:	mov	x2, x6
   4d140:	and	x7, x7, #0x40
   4d144:	bfxil	x6, x20, #8, #4
   4d148:	lsr	w30, w20, #11
   4d14c:	lsr	x1, x20, #15
   4d150:	stur	w13, [x29, #-108]
   4d154:	orr	x13, x6, x7
   4d158:	and	x6, x10, #0x700
   4d15c:	lsr	w28, w20, #13
   4d160:	bfi	w5, w30, #19, #1
   4d164:	bfxil	x2, x20, #16, #4
   4d168:	and	x1, x1, #0x800
   4d16c:	bfxil	x6, x20, #0, #8
   4d170:	lsr	x11, x20, #1
   4d174:	stur	x8, [x29, #-104]
   4d178:	and	x8, x10, #0x1000
   4d17c:	orr	x23, x2, x7
   4d180:	and	x2, x10, #0x7f000
   4d184:	bfi	w5, w28, #18, #1
   4d188:	orr	x28, x6, x1
   4d18c:	and	x1, x10, #0x1f000
   4d190:	and	x16, x16, #0x2
   4d194:	bfi	x8, x11, #2, #10
   4d198:	bfi	x2, x11, #2, #10
   4d19c:	bfi	x1, x11, #2, #10
   4d1a0:	orr	x8, x8, x16
   4d1a4:	orr	x2, x2, x16
   4d1a8:	orr	x1, x1, x16
   4d1ac:	bfi	x16, x11, #2, #10
   4d1b0:	and	w11, w10, #0x3f000
   4d1b4:	orr	w11, w5, w11
   4d1b8:	and	x5, x10, #0x3ff000
   4d1bc:	bfi	x5, x20, #1, #11
   4d1c0:	eor	w0, w0, #0x1c00000
   4d1c4:	orr	x0, x5, x0
   4d1c8:	mov	w5, #0x80                  	// #128
   4d1cc:	ubfx	x6, x28, #7, #25
   4d1d0:	bfxil	w5, w28, #0, #7
   4d1d4:	str	x13, [sp, #80]
   4d1d8:	ror	w13, w5, w6
   4d1dc:	str	w13, [sp, #36]
   4d1e0:	mov	x13, #0xffffffffffff0004    	// #-65532
   4d1e4:	add	x0, x25, x0
   4d1e8:	movk	x13, #0xff00, lsl #16
   4d1ec:	add	x0, x0, x13
   4d1f0:	mov	w13, #0xfffffffd            	// #-3
   4d1f4:	tst	x20, #0x1000
   4d1f8:	and	x13, x0, x13
   4d1fc:	csel	x13, x13, x0, eq  // eq = none
   4d200:	mov	x14, xzr
   4d204:	stur	x13, [x29, #-120]
   4d208:	orr	x13, x8, #0xffffffffffffe000
   4d20c:	tst	x10, #0x1000
   4d210:	add	x9, x25, #0x4
   4d214:	mov	w15, #0x2                   	// #2
   4d218:	mov	x25, x14
   4d21c:	csel	x8, x8, x13, eq  // eq = none
   4d220:	tst	x20, #0x20000
   4d224:	mov	w14, #0x4                   	// #4
   4d228:	csel	w14, w15, w14, eq  // eq = none
   4d22c:	orr	x15, x2, #0xfffffffffff80000
   4d230:	tst	x20, #0x400000
   4d234:	mov	w17, #0x53                  	// #83
   4d238:	mov	w18, #0x43                  	// #67
   4d23c:	csel	x15, x2, x15, eq  // eq = none
   4d240:	tst	x20, #0x100000
   4d244:	csel	w17, w18, w17, eq  // eq = none
   4d248:	lsr	x12, x20, #24
   4d24c:	str	w17, [sp, #76]
   4d250:	orr	x17, x1, #0xfffffffffffe0000
   4d254:	adrp	x5, 54000 <xexit@@Base+0x1bc>
   4d258:	adrp	x6, 5a000 <fields@@Base+0x3650>
   4d25c:	adrp	x7, 69000 <fields@@Base+0x12650>
   4d260:	csel	x17, x1, x17, eq  // eq = none
   4d264:	str	x12, [sp, #64]
   4d268:	tst	w12, #0x1
   4d26c:	adrp	x12, 5a000 <fields@@Base+0x3650>
   4d270:	ubfiz	x27, x20, #1, #11
   4d274:	add	x5, x5, #0xc2e
   4d278:	add	x6, x6, #0x1ce
   4d27c:	add	x7, x7, #0x1a
   4d280:	add	x12, x12, #0x1d4
   4d284:	orr	w11, w11, w27
   4d288:	csel	x12, x5, x12, eq  // eq = none
   4d28c:	csel	x1, x7, x6, eq  // eq = none
   4d290:	tst	w20, #0xff
   4d294:	mov	w0, #0x2d                  	// #45
   4d298:	mov	w18, #0x2b                  	// #43
   4d29c:	str	x1, [sp, #48]
   4d2a0:	cset	w1, eq  // eq = none
   4d2a4:	tst	x20, #0x800000
   4d2a8:	lsl	x11, x11, #43
   4d2ac:	add	x8, x9, x8
   4d2b0:	and	w2, w20, #0xfff
   4d2b4:	csel	w18, w18, w0, ne  // ne = any
   4d2b8:	add	x11, x9, x11, asr #43
   4d2bc:	stur	x8, [x29, #-152]
   4d2c0:	add	x8, x9, x15
   4d2c4:	str	w18, [sp, #148]
   4d2c8:	sub	x18, x9, x16
   4d2cc:	add	x16, x9, x16
   4d2d0:	stur	x11, [x29, #-96]
   4d2d4:	stur	x8, [x29, #-160]
   4d2d8:	add	x8, x9, x17
   4d2dc:	and	x11, x9, #0xfffffffffffffffc
   4d2e0:	neg	w9, w2
   4d2e4:	stur	x8, [x29, #-168]
   4d2e8:	and	x8, x10, #0xf000
   4d2ec:	sxtw	x9, w9
   4d2f0:	str	x9, [sp, #40]
   4d2f4:	orr	x9, x28, x8
   4d2f8:	bfxil	x8, x20, #0, #12
   4d2fc:	stur	x8, [x29, #-72]
   4d300:	lsl	w8, w28, #24
   4d304:	stur	x9, [x29, #-184]
   4d308:	and	w9, w28, #0xff
   4d30c:	mov	w10, w8
   4d310:	bfi	w8, w9, #8, #8
   4d314:	bfxil	w10, w28, #0, #8
   4d318:	ubfx	x13, x20, #22, #10
   4d31c:	str	w8, [sp, #32]
   4d320:	mov	w8, w9
   4d324:	bfi	w10, w9, #16, #8
   4d328:	lsl	w4, w20, #2
   4d32c:	and	w13, w13, #0x1e
   4d330:	bfi	w8, w9, #16, #8
   4d334:	bfi	w10, w9, #8, #8
   4d338:	str	x12, [sp, #56]
   4d33c:	and	x12, x4, #0x3fc
   4d340:	str	w9, [sp, #164]
   4d344:	stp	w8, w10, [sp, #24]
   4d348:	add	w8, w13, w14
   4d34c:	and	w9, w1, w20, lsr #23
   4d350:	stur	w8, [x29, #-188]
   4d354:	cneg	x8, x12, eq  // eq = none
   4d358:	str	w9, [sp, #116]
   4d35c:	and	w9, w20, #0xff
   4d360:	lsl	w10, w9, #2
   4d364:	add	x8, x8, x11
   4d368:	str	w10, [sp, #144]
   4d36c:	cneg	w10, w10, eq  // eq = none
   4d370:	cmp	w26, #0x0
   4d374:	str	x8, [sp, #104]
   4d378:	mov	w8, #0x20                  	// #32
   4d37c:	csel	w8, w8, w26, eq  // eq = none
   4d380:	str	w8, [sp, #132]
   4d384:	and	x8, x20, #0xf0000
   4d388:	str	x8, [sp, #200]
   4d38c:	and	x8, x20, #0xff
   4d390:	stur	x8, [x29, #-80]
   4d394:	ubfx	x8, x20, #16, #4
   4d398:	stur	x8, [x29, #-56]
   4d39c:	and	x8, x20, #0xf0
   4d3a0:	str	x8, [sp, #192]
   4d3a4:	and	x8, x20, #0xf
   4d3a8:	stur	x8, [x29, #-88]
   4d3ac:	ubfx	x8, x20, #4, #2
   4d3b0:	and	w3, w20, #0x1f
   4d3b4:	stur	x8, [x29, #-64]
   4d3b8:	lsl	w8, w8, #3
   4d3bc:	add	w3, w3, #0x1
   4d3c0:	str	x10, [sp, #136]
   4d3c4:	ubfx	w10, w20, #21, #2
   4d3c8:	str	w8, [sp, #160]
   4d3cc:	neg	w8, w9
   4d3d0:	str	x10, [sp, #184]
   4d3d4:	ubfx	x10, x20, #8, #4
   4d3d8:	str	x8, [sp, #16]
   4d3dc:	sub	w8, w3, w26
   4d3e0:	and	w27, w20, #0xf
   4d3e4:	str	x10, [sp, #96]
   4d3e8:	ubfx	w10, w20, #4, #2
   4d3ec:	str	w8, [sp, #180]
   4d3f0:	ubfx	x8, x28, #8, #24
   4d3f4:	stur	wzr, [x29, #-28]
   4d3f8:	stur	wzr, [x29, #-44]
   4d3fc:	stp	x16, x18, [x29, #-144]
   4d400:	str	x2, [sp, #120]
   4d404:	stur	w13, [x29, #-172]
   4d408:	str	x11, [sp, #88]
   4d40c:	str	w10, [sp, #12]
   4d410:	str	x9, [sp, #152]
   4d414:	stur	w3, [x29, #-124]
   4d418:	str	x8, [sp, #168]
   4d41c:	stur	x23, [x29, #-40]
   4d420:	stur	w27, [x29, #-32]
   4d424:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d428:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d42c:	add	x1, x1, #0x8e6
   4d430:	mov	x0, x19
   4d434:	mov	w2, w28
   4d438:	blr	x24
   4d43c:	mov	x25, x28
   4d440:	add	x22, x22, #0x1
   4d444:	ldrb	w2, [x22]
   4d448:	cmp	w2, #0x25
   4d44c:	b.eq	4d46c <print_arm_disassembler_options@@Base+0x1f64>  // b.none
   4d450:	cbz	w2, 4dee0 <print_arm_disassembler_options@@Base+0x29d8>
   4d454:	adrp	x1, 67000 <fields@@Base+0x10650>
   4d458:	mov	x0, x19
   4d45c:	add	x1, x1, #0x769
   4d460:	blr	x24
   4d464:	add	x22, x22, #0x1
   4d468:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d46c:	ldrb	w8, [x22, #1]!
   4d470:	sub	w8, w8, #0x25
   4d474:	cmp	w8, #0x53
   4d478:	b.hi	4df34 <print_arm_disassembler_options@@Base+0x2a2c>  // b.pmore
   4d47c:	adrp	x11, 5f000 <fields@@Base+0x8650>
   4d480:	add	x11, x11, #0xd52
   4d484:	adr	x9, 4d428 <print_arm_disassembler_options@@Base+0x1f20>
   4d488:	ldrh	w10, [x11, x8, lsl #1]
   4d48c:	add	x9, x9, x10, lsl #2
   4d490:	br	x9
   4d494:	sub	x2, x29, #0x18
   4d498:	sub	x3, x29, #0xc
   4d49c:	mov	x0, x22
   4d4a0:	mov	x1, x20
   4d4a4:	bl	4f5b8 <print_arm_disassembler_options@@Base+0x40b0>
   4d4a8:	ldrb	w8, [x0]
   4d4ac:	sub	w8, w8, #0x27
   4d4b0:	cmp	w8, #0x51
   4d4b4:	b.hi	4df34 <print_arm_disassembler_options@@Base+0x2a2c>  // b.pmore
   4d4b8:	adrp	x9, 5f000 <fields@@Base+0x8650>
   4d4bc:	add	x9, x9, #0xdfa
   4d4c0:	adr	x10, 4d4d4 <print_arm_disassembler_options@@Base+0x1fcc>
   4d4c4:	ldrh	w11, [x9, x8, lsl #1]
   4d4c8:	add	x10, x10, x11, lsl #2
   4d4cc:	mov	x22, x0
   4d4d0:	br	x10
   4d4d4:	ldur	w8, [x29, #-12]
   4d4d8:	ldur	x9, [x29, #-24]
   4d4dc:	mov	x10, #0xffffffffffffffff    	// #-1
   4d4e0:	add	x22, x22, #0x1
   4d4e4:	lsl	x8, x10, x8
   4d4e8:	mvn	x8, x8
   4d4ec:	cmp	x9, x8
   4d4f0:	b.ne	4d440 <print_arm_disassembler_options@@Base+0x1f38>  // b.any
   4d4f4:	b	4da30 <print_arm_disassembler_options@@Base+0x2528>
   4d4f8:	ldur	x25, [x29, #-72]
   4d4fc:	b	4d838 <print_arm_disassembler_options@@Base+0x2330>
   4d500:	ldr	x8, [sp, #192]
   4d504:	cmp	x8, #0x60
   4d508:	b.ne	4db10 <print_arm_disassembler_options@@Base+0x2608>  // b.any
   4d50c:	ldur	x8, [x29, #-88]
   4d510:	cmp	x8, #0xf
   4d514:	b.ne	4db1c <print_arm_disassembler_options@@Base+0x2614>  // b.any
   4d518:	adrp	x1, 57000 <fields@@Base+0x650>
   4d51c:	add	x1, x1, #0xcb
   4d520:	b	4de6c <print_arm_disassembler_options@@Base+0x2964>
   4d524:	ldr	x8, [x21, #120]
   4d528:	ldur	x0, [x29, #-152]
   4d52c:	mov	x1, x21
   4d530:	blr	x8
   4d534:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d538:	add	x1, x1, #0x8cb
   4d53c:	mov	x0, x19
   4d540:	blr	x24
   4d544:	ldur	w2, [x29, #-188]
   4d548:	adrp	x1, 6d000 <fields@@Base+0x16650>
   4d54c:	add	x1, x1, #0x951
   4d550:	mov	x0, x19
   4d554:	blr	x24
   4d558:	add	x22, x22, #0x1
   4d55c:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d560:	adrp	x23, f0000 <aarch64_opcode_table@@Base+0x55598>
   4d564:	ldr	w8, [x23, #1624]
   4d568:	ldur	x27, [x29, #-56]
   4d56c:	str	w26, [sp, #8]
   4d570:	mov	x26, x25
   4d574:	adrp	x25, 84000 <aarch64_operands@@Base+0x1d20>
   4d578:	mov	w9, #0x90                  	// #144
   4d57c:	add	x25, x25, #0xa10
   4d580:	madd	x8, x8, x9, x25
   4d584:	add	x8, x8, x27, lsl #3
   4d588:	ldr	x2, [x8, #16]
   4d58c:	adrp	x1, 63000 <fields@@Base+0xc650>
   4d590:	add	x1, x1, #0xd27
   4d594:	mov	x0, x19
   4d598:	blr	x24
   4d59c:	tbnz	w20, #23, 4db38 <print_arm_disassembler_options@@Base+0x2630>
   4d5a0:	cmp	w27, #0xf
   4d5a4:	b.ne	4dcb4 <print_arm_disassembler_options@@Base+0x27ac>  // b.any
   4d5a8:	ldr	x27, [sp, #40]
   4d5ac:	mov	w8, wzr
   4d5b0:	mov	w13, wzr
   4d5b4:	b	4db4c <print_arm_disassembler_options@@Base+0x2644>
   4d5b8:	ldr	x8, [x21, #120]
   4d5bc:	ldur	x27, [x29, #-96]
   4d5c0:	b	4d64c <print_arm_disassembler_options@@Base+0x2144>
   4d5c4:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4d5c8:	ldr	w8, [x8, #1112]
   4d5cc:	cbz	w8, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4d5d0:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   4d5d4:	ubfx	x8, x8, #4, #4
   4d5d8:	b	4dae8 <print_arm_disassembler_options@@Base+0x25e0>
   4d5dc:	adrp	x1, 60000 <fields@@Base+0x9650>
   4d5e0:	add	x1, x1, #0x9ab
   4d5e4:	b	4de6c <print_arm_disassembler_options@@Base+0x2964>
   4d5e8:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4d5ec:	ldr	w8, [x8, #1624]
   4d5f0:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4d5f4:	mov	w9, #0x90                  	// #144
   4d5f8:	add	x10, x10, #0xa10
   4d5fc:	madd	x8, x8, x9, x10
   4d600:	ldur	x9, [x29, #-56]
   4d604:	adrp	x1, 63000 <fields@@Base+0xc650>
   4d608:	add	x1, x1, #0xd27
   4d60c:	mov	x0, x19
   4d610:	add	x8, x8, x9, lsl #3
   4d614:	ldr	x2, [x8, #16]
   4d618:	blr	x24
   4d61c:	tbnz	w20, #24, 4db68 <print_arm_disassembler_options@@Base+0x2660>
   4d620:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d624:	add	x1, x1, #0x8ca
   4d628:	mov	x0, x19
   4d62c:	blr	x24
   4d630:	tbnz	w20, #21, 4dd44 <print_arm_disassembler_options@@Base+0x283c>
   4d634:	ldr	x25, [sp, #152]
   4d638:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d63c:	add	x1, x1, #0x8ce
   4d640:	b	4d840 <print_arm_disassembler_options@@Base+0x2338>
   4d644:	ldr	x8, [x21, #120]
   4d648:	ldur	x27, [x29, #-120]
   4d64c:	mov	x0, x27
   4d650:	mov	x1, x21
   4d654:	blr	x8
   4d658:	mov	w8, #0x1                   	// #1
   4d65c:	mov	w9, #0x2                   	// #2
   4d660:	strb	w8, [x21, #196]
   4d664:	str	w9, [x21, #200]
   4d668:	str	x27, [x21, #208]
   4d66c:	ldur	w27, [x29, #-32]
   4d670:	add	x22, x22, #0x1
   4d674:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d678:	ldur	x8, [x29, #-80]
   4d67c:	cbz	x8, 4dc8c <print_arm_disassembler_options@@Base+0x2784>
   4d680:	tbz	w20, #5, 4d808 <print_arm_disassembler_options@@Base+0x2300>
   4d684:	ldr	x0, [sp, #80]
   4d688:	bl	4f3c4 <print_arm_disassembler_options@@Base+0x3ebc>
   4d68c:	cbnz	x0, 4dbb4 <print_arm_disassembler_options@@Base+0x26ac>
   4d690:	ldr	x2, [sp, #80]
   4d694:	adrp	x1, 60000 <fields@@Base+0x9650>
   4d698:	add	x1, x1, #0x9f3
   4d69c:	mov	x0, x19
   4d6a0:	blr	x24
   4d6a4:	add	x22, x22, #0x1
   4d6a8:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d6ac:	ldr	w3, [sp, #180]
   4d6b0:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d6b4:	add	x1, x1, #0x8e1
   4d6b8:	mov	x0, x19
   4d6bc:	mov	w2, w26
   4d6c0:	blr	x24
   4d6c4:	add	x22, x22, #0x1
   4d6c8:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d6cc:	ldur	w2, [x29, #-172]
   4d6d0:	adrp	x1, 6d000 <fields@@Base+0x16650>
   4d6d4:	add	x1, x1, #0x951
   4d6d8:	mov	x0, x19
   4d6dc:	blr	x24
   4d6e0:	add	x22, x22, #0x1
   4d6e4:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d6e8:	ldur	x25, [x29, #-104]
   4d6ec:	b	4d838 <print_arm_disassembler_options@@Base+0x2330>
   4d6f0:	ldr	x8, [sp, #200]
   4d6f4:	cmp	x8, #0xf0, lsl #12
   4d6f8:	b.ne	4d440 <print_arm_disassembler_options@@Base+0x1f38>  // b.any
   4d6fc:	adrp	x1, 60000 <fields@@Base+0x9650>
   4d700:	add	x1, x1, #0x9c1
   4d704:	mov	x0, x19
   4d708:	blr	x24
   4d70c:	ldr	x8, [x21, #120]
   4d710:	ldr	x0, [sp, #104]
   4d714:	b	4d85c <print_arm_disassembler_options@@Base+0x2354>
   4d718:	ldr	x11, [sp, #168]
   4d71c:	cmp	w11, #0x3
   4d720:	b.hi	4ddc8 <print_arm_disassembler_options@@Base+0x28c0>  // b.pmore
   4d724:	adrp	x8, 5f000 <fields@@Base+0x8650>
   4d728:	add	x8, x8, #0xebe
   4d72c:	adr	x9, 4d740 <print_arm_disassembler_options@@Base+0x2238>
   4d730:	ldrh	w10, [x8, x11, lsl #1]
   4d734:	add	x9, x9, x10, lsl #2
   4d738:	ldr	w23, [sp, #164]
   4d73c:	br	x9
   4d740:	ldr	w23, [sp, #24]
   4d744:	b	4dddc <print_arm_disassembler_options@@Base+0x28d4>
   4d748:	ldr	x8, [x21, #120]
   4d74c:	ldur	x0, [x29, #-144]
   4d750:	b	4d85c <print_arm_disassembler_options@@Base+0x2354>
   4d754:	ldur	x8, [x29, #-64]
   4d758:	cbz	w8, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4d75c:	ldr	w2, [sp, #160]
   4d760:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d764:	add	x1, x1, #0x8a9
   4d768:	mov	x0, x19
   4d76c:	blr	x24
   4d770:	add	x22, x22, #0x1
   4d774:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d778:	ldr	x8, [x21, #120]
   4d77c:	ldur	x0, [x29, #-168]
   4d780:	b	4d85c <print_arm_disassembler_options@@Base+0x2354>
   4d784:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4d788:	ldr	w8, [x8, #1112]
   4d78c:	cbz	w8, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4d790:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   4d794:	ubfx	x8, x8, #4, #4
   4d798:	add	x9, x9, #0xe50
   4d79c:	ldr	x2, [x9, x8, lsl #3]
   4d7a0:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d7a4:	add	x1, x1, #0x1c1
   4d7a8:	b	4dbc0 <print_arm_disassembler_options@@Base+0x26b8>
   4d7ac:	ldr	x8, [x21, #120]
   4d7b0:	ldur	x0, [x29, #-160]
   4d7b4:	b	4d85c <print_arm_disassembler_options@@Base+0x2354>
   4d7b8:	ldr	x11, [sp, #184]
   4d7bc:	adrp	x8, 5f000 <fields@@Base+0x8650>
   4d7c0:	add	x8, x8, #0xe9e
   4d7c4:	adr	x9, 4d7d4 <print_arm_disassembler_options@@Base+0x22cc>
   4d7c8:	ldrh	w10, [x8, x11, lsl #1]
   4d7cc:	add	x9, x9, x10, lsl #2
   4d7d0:	br	x9
   4d7d4:	ldr	x1, [sp, #48]
   4d7d8:	mov	x0, x19
   4d7dc:	blr	x24
   4d7e0:	add	x22, x22, #0x1
   4d7e4:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d7e8:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4d7ec:	ldr	w8, [x8, #1116]
   4d7f0:	cbz	w8, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4d7f4:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d7f8:	add	x1, x1, #0x19c
   4d7fc:	b	4de6c <print_arm_disassembler_options@@Base+0x2964>
   4d800:	ldur	w8, [x29, #-108]
   4d804:	tbz	w8, #0, 4dba8 <print_arm_disassembler_options@@Base+0x26a0>
   4d808:	ldur	x0, [x29, #-80]
   4d80c:	bl	51460 <print_arm_disassembler_options@@Base+0x5f58>
   4d810:	b	4dbb4 <print_arm_disassembler_options@@Base+0x26ac>
   4d814:	ldur	w3, [x29, #-124]
   4d818:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d81c:	add	x1, x1, #0x8e1
   4d820:	mov	x0, x19
   4d824:	mov	w2, w26
   4d828:	blr	x24
   4d82c:	add	x22, x22, #0x1
   4d830:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d834:	ldur	x25, [x29, #-184]
   4d838:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d83c:	add	x1, x1, #0x8e6
   4d840:	mov	x0, x19
   4d844:	mov	w2, w25
   4d848:	blr	x24
   4d84c:	add	x22, x22, #0x1
   4d850:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d854:	ldr	x8, [x21, #120]
   4d858:	ldur	x0, [x29, #-136]
   4d85c:	mov	x1, x21
   4d860:	blr	x8
   4d864:	add	x22, x22, #0x1
   4d868:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d86c:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4d870:	ldr	w8, [x8, #1624]
   4d874:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4d878:	mov	w9, #0x90                  	// #144
   4d87c:	add	x10, x10, #0xa10
   4d880:	madd	x8, x8, x9, x10
   4d884:	ldur	x9, [x29, #-88]
   4d888:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d88c:	add	x1, x1, #0x199
   4d890:	mov	x0, x19
   4d894:	add	x8, x8, x9, lsl #3
   4d898:	ldr	x2, [x8, #16]
   4d89c:	blr	x24
   4d8a0:	ldur	x11, [x29, #-64]
   4d8a4:	adrp	x8, 5f000 <fields@@Base+0x8650>
   4d8a8:	add	x8, x8, #0xeb6
   4d8ac:	adr	x9, 4d8bc <print_arm_disassembler_options@@Base+0x23b4>
   4d8b0:	ldrh	w10, [x8, x11, lsl #1]
   4d8b4:	add	x9, x9, x10, lsl #2
   4d8b8:	br	x9
   4d8bc:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d8c0:	add	x1, x1, #0x895
   4d8c4:	b	4dd94 <print_arm_disassembler_options@@Base+0x288c>
   4d8c8:	mov	w8, #0x1                   	// #1
   4d8cc:	stur	w8, [x29, #-44]
   4d8d0:	adrp	x1, 60000 <fields@@Base+0x9650>
   4d8d4:	add	x1, x1, #0x9d9
   4d8d8:	mov	x0, x19
   4d8dc:	blr	x24
   4d8e0:	ldur	w23, [x29, #-44]
   4d8e4:	mov	x27, xzr
   4d8e8:	mov	w8, wzr
   4d8ec:	b	4d930 <print_arm_disassembler_options@@Base+0x2428>
   4d8f0:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4d8f4:	ldr	w8, [x8, #1624]
   4d8f8:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4d8fc:	mov	w9, #0x90                  	// #144
   4d900:	add	x10, x10, #0xa10
   4d904:	madd	x8, x8, x9, x10
   4d908:	add	x8, x8, x27, lsl #3
   4d90c:	ldr	x2, [x8, #16]
   4d910:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d914:	add	x1, x1, #0x8d3
   4d918:	mov	x0, x19
   4d91c:	blr	x24
   4d920:	mov	w8, #0x1                   	// #1
   4d924:	add	x27, x27, #0x1
   4d928:	cmp	x27, #0x10
   4d92c:	b.eq	4d9b0 <print_arm_disassembler_options@@Base+0x24a8>  // b.none
   4d930:	mov	w9, #0x1                   	// #1
   4d934:	lsl	w9, w9, w27
   4d938:	sxtw	x9, w9
   4d93c:	tst	x9, x20
   4d940:	b.eq	4d924 <print_arm_disassembler_options@@Base+0x241c>  // b.none
   4d944:	cbz	w8, 4d958 <print_arm_disassembler_options@@Base+0x2450>
   4d948:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d94c:	add	x1, x1, #0x8cb
   4d950:	mov	x0, x19
   4d954:	blr	x24
   4d958:	cbz	w23, 4d964 <print_arm_disassembler_options@@Base+0x245c>
   4d95c:	cmp	x27, #0xd
   4d960:	b.eq	4d8f0 <print_arm_disassembler_options@@Base+0x23e8>  // b.none
   4d964:	cbz	w23, 4d984 <print_arm_disassembler_options@@Base+0x247c>
   4d968:	cmp	x27, #0xf
   4d96c:	b.ne	4d984 <print_arm_disassembler_options@@Base+0x247c>  // b.any
   4d970:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d974:	adrp	x2, 6d000 <fields@@Base+0x16650>
   4d978:	add	x1, x1, #0x199
   4d97c:	add	x2, x2, #0x95b
   4d980:	b	4d918 <print_arm_disassembler_options@@Base+0x2410>
   4d984:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4d988:	ldr	w8, [x8, #1624]
   4d98c:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4d990:	mov	w9, #0x90                  	// #144
   4d994:	add	x10, x10, #0xa10
   4d998:	madd	x8, x8, x9, x10
   4d99c:	add	x8, x8, x27, lsl #3
   4d9a0:	ldr	x2, [x8, #16]
   4d9a4:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d9a8:	add	x1, x1, #0x199
   4d9ac:	b	4d918 <print_arm_disassembler_options@@Base+0x2410>
   4d9b0:	adrp	x1, 60000 <fields@@Base+0x9650>
   4d9b4:	add	x1, x1, #0xa9c
   4d9b8:	mov	x0, x19
   4d9bc:	blr	x24
   4d9c0:	ldur	x23, [x29, #-40]
   4d9c4:	ldur	w27, [x29, #-32]
   4d9c8:	add	x22, x22, #0x1
   4d9cc:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4d9d0:	tbnz	w20, #21, 4dbd0 <print_arm_disassembler_options@@Base+0x26c8>
   4d9d4:	cbz	w26, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4d9d8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4d9dc:	add	x1, x1, #0x88b
   4d9e0:	b	4ddb4 <print_arm_disassembler_options@@Base+0x28ac>
   4d9e4:	ldur	w8, [x29, #-12]
   4d9e8:	ldur	w9, [x29, #-24]
   4d9ec:	mov	w23, #0x1                   	// #1
   4d9f0:	adrp	x1, 67000 <fields@@Base+0x10650>
   4d9f4:	lsl	w8, w23, w8
   4d9f8:	sub	w8, w8, w9
   4d9fc:	ldrb	w2, [x22, w8, sxtw]
   4da00:	add	x1, x1, #0x769
   4da04:	mov	x0, x19
   4da08:	blr	x24
   4da0c:	ldur	w8, [x29, #-12]
   4da10:	lsl	w8, w23, w8
   4da14:	ldur	x23, [x29, #-40]
   4da18:	add	x22, x22, w8, sxtw
   4da1c:	add	x22, x22, #0x1
   4da20:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4da24:	ldur	x8, [x29, #-24]
   4da28:	add	x22, x22, #0x1
   4da2c:	cbnz	x8, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4da30:	ldrb	w2, [x22], #1
   4da34:	adrp	x1, 67000 <fields@@Base+0x10650>
   4da38:	add	x1, x1, #0x769
   4da3c:	mov	x0, x19
   4da40:	blr	x24
   4da44:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4da48:	ldur	x25, [x29, #-24]
   4da4c:	b	4dac4 <print_arm_disassembler_options@@Base+0x25bc>
   4da50:	ldur	w2, [x29, #-24]
   4da54:	adrp	x1, 60000 <fields@@Base+0x9650>
   4da58:	add	x1, x1, #0xa41
   4da5c:	b	4dbc0 <print_arm_disassembler_options@@Base+0x26b8>
   4da60:	ldur	x8, [x29, #-24]
   4da64:	add	x25, x8, #0x1
   4da68:	b	4dac4 <print_arm_disassembler_options@@Base+0x25bc>
   4da6c:	ldur	x8, [x29, #-24]
   4da70:	cmp	x8, #0xd
   4da74:	ldur	w8, [x29, #-28]
   4da78:	csinc	w8, w8, wzr, ne  // ne = any
   4da7c:	stur	w8, [x29, #-28]
   4da80:	ldur	x8, [x29, #-24]
   4da84:	cmp	x8, #0xf
   4da88:	ldur	w8, [x29, #-28]
   4da8c:	csinc	w8, w8, wzr, ne  // ne = any
   4da90:	stur	w8, [x29, #-28]
   4da94:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4da98:	ldr	w8, [x8, #1624]
   4da9c:	ldur	x9, [x29, #-24]
   4daa0:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   4daa4:	mov	w10, #0x90                  	// #144
   4daa8:	add	x11, x11, #0xa10
   4daac:	madd	x8, x8, x10, x11
   4dab0:	add	x8, x8, x9, lsl #3
   4dab4:	ldr	x2, [x8, #16]
   4dab8:	b	4dbb8 <print_arm_disassembler_options@@Base+0x26b0>
   4dabc:	ldur	x8, [x29, #-24]
   4dac0:	lsl	x25, x8, #2
   4dac4:	adrp	x1, 60000 <fields@@Base+0x9650>
   4dac8:	add	x1, x1, #0xa27
   4dacc:	mov	x0, x19
   4dad0:	mov	x2, x25
   4dad4:	blr	x24
   4dad8:	add	x22, x22, #0x1
   4dadc:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4dae0:	ldur	x8, [x29, #-24]
   4dae4:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   4dae8:	add	x9, x9, #0xe50
   4daec:	ldr	x2, [x9, x8, lsl #3]
   4daf0:	b	4dbb8 <print_arm_disassembler_options@@Base+0x26b0>
   4daf4:	ldur	x8, [x29, #-24]
   4daf8:	cmp	x8, #0x3
   4dafc:	b.hi	4dc80 <print_arm_disassembler_options@@Base+0x2778>  // b.pmore
   4db00:	adrp	x9, 96000 <aarch64_operands@@Base+0x13d20>
   4db04:	add	x9, x9, #0x198
   4db08:	ldr	x2, [x9, x8, lsl #3]
   4db0c:	b	4dbb8 <print_arm_disassembler_options@@Base+0x26b0>
   4db10:	mov	w0, w27
   4db14:	bl	4f590 <print_arm_disassembler_options@@Base+0x4088>
   4db18:	cbnz	x0, 4dbb4 <print_arm_disassembler_options@@Base+0x26ac>
   4db1c:	adrp	x1, 57000 <fields@@Base+0x650>
   4db20:	add	x1, x1, #0x656
   4db24:	mov	x0, x19
   4db28:	mov	w2, w27
   4db2c:	blr	x24
   4db30:	add	x22, x22, #0x1
   4db34:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4db38:	cmp	w27, #0xf
   4db3c:	ldr	x27, [sp, #120]
   4db40:	mov	w8, wzr
   4db44:	mov	w13, wzr
   4db48:	csel	x26, x26, x27, eq  // eq = none
   4db4c:	cbz	w8, 4dbdc <print_arm_disassembler_options@@Base+0x26d4>
   4db50:	adrp	x1, 57000 <fields@@Base+0x650>
   4db54:	add	x1, x1, #0x653
   4db58:	mov	x0, x19
   4db5c:	mov	w2, w27
   4db60:	blr	x24
   4db64:	b	4dc1c <print_arm_disassembler_options@@Base+0x2714>
   4db68:	ldr	w8, [sp, #116]
   4db6c:	tbnz	w8, #0, 4db88 <print_arm_disassembler_options@@Base+0x2680>
   4db70:	ldp	w3, w2, [sp, #144]
   4db74:	adrp	x1, 69000 <fields@@Base+0x12650>
   4db78:	add	x1, x1, #0x8c2
   4db7c:	mov	x0, x19
   4db80:	blr	x24
   4db84:	ldr	x25, [sp, #136]
   4db88:	adrp	x1, 60000 <fields@@Base+0x9650>
   4db8c:	add	x1, x1, #0xa6e
   4db90:	mov	x0, x19
   4db94:	blr	x24
   4db98:	tbz	w20, #21, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4db9c:	adrp	x1, 67000 <fields@@Base+0x10650>
   4dba0:	add	x1, x1, #0xcd2
   4dba4:	b	4de6c <print_arm_disassembler_options@@Base+0x2964>
   4dba8:	mov	w0, w23
   4dbac:	bl	4f3c4 <print_arm_disassembler_options@@Base+0x3ebc>
   4dbb0:	cbz	x0, 4de00 <print_arm_disassembler_options@@Base+0x28f8>
   4dbb4:	mov	x2, x0
   4dbb8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4dbbc:	add	x1, x1, #0x199
   4dbc0:	mov	x0, x19
   4dbc4:	blr	x24
   4dbc8:	add	x22, x22, #0x1
   4dbcc:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4dbd0:	adrp	x1, 69000 <fields@@Base+0x12650>
   4dbd4:	add	x1, x1, #0x89f
   4dbd8:	b	4ddb4 <print_arm_disassembler_options@@Base+0x28ac>
   4dbdc:	cbz	x27, 4dbfc <print_arm_disassembler_options@@Base+0x26f4>
   4dbe0:	adrp	x1, 57000 <fields@@Base+0x650>
   4dbe4:	add	x1, x1, #0x654
   4dbe8:	mov	x0, x19
   4dbec:	mov	w2, w27
   4dbf0:	mov	w23, w13
   4dbf4:	blr	x24
   4dbf8:	mov	w13, w23
   4dbfc:	adrp	x8, 5b000 <fields@@Base+0x4650>
   4dc00:	adrp	x9, 60000 <fields@@Base+0x9650>
   4dc04:	add	x8, x8, #0x765
   4dc08:	add	x9, x9, #0xa6e
   4dc0c:	cmp	w13, #0x0
   4dc10:	csel	x1, x9, x8, eq  // eq = none
   4dc14:	mov	x0, x19
   4dc18:	blr	x24
   4dc1c:	ldur	x8, [x29, #-56]
   4dc20:	ldur	x23, [x29, #-40]
   4dc24:	cmp	w8, #0xf
   4dc28:	b.ne	4dc50 <print_arm_disassembler_options@@Base+0x2748>  // b.any
   4dc2c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4dc30:	add	x1, x1, #0x9c1
   4dc34:	mov	x0, x19
   4dc38:	blr	x24
   4dc3c:	ldr	x9, [sp, #88]
   4dc40:	ldr	x8, [x21, #120]
   4dc44:	mov	x1, x21
   4dc48:	add	x0, x27, x9
   4dc4c:	blr	x8
   4dc50:	mov	w8, wzr
   4dc54:	mov	x25, x26
   4dc58:	ldur	w27, [x29, #-32]
   4dc5c:	ldr	w26, [sp, #8]
   4dc60:	cmp	w8, #0xc
   4dc64:	b.hi	4d028 <print_arm_disassembler_options@@Base+0x1b20>  // b.pmore
   4dc68:	mov	w9, #0x1                   	// #1
   4dc6c:	lsl	w8, w9, w8
   4dc70:	mov	w9, #0x1101                	// #4353
   4dc74:	tst	w8, w9
   4dc78:	b.ne	4d440 <print_arm_disassembler_options@@Base+0x1f38>  // b.any
   4dc7c:	b	4d028 <print_arm_disassembler_options@@Base+0x1b20>
   4dc80:	adrp	x1, 69000 <fields@@Base+0x12650>
   4dc84:	add	x1, x1, #0x8ea
   4dc88:	b	4de6c <print_arm_disassembler_options@@Base+0x2964>
   4dc8c:	ldr	w2, [sp, #76]
   4dc90:	adrp	x1, 60000 <fields@@Base+0x9650>
   4dc94:	add	x1, x1, #0xa00
   4dc98:	mov	x0, x19
   4dc9c:	blr	x24
   4dca0:	tbnz	w20, #11, 4de1c <print_arm_disassembler_options@@Base+0x2914>
   4dca4:	tbnz	w20, #10, 4de30 <print_arm_disassembler_options@@Base+0x2928>
   4dca8:	tbnz	w20, #9, 4de44 <print_arm_disassembler_options@@Base+0x293c>
   4dcac:	tbz	w20, #8, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4dcb0:	b	4de58 <print_arm_disassembler_options@@Base+0x2950>
   4dcb4:	ldr	x8, [sp, #96]
   4dcb8:	cmp	w8, #0xf
   4dcbc:	b.hi	4de7c <print_arm_disassembler_options@@Base+0x2974>  // b.pmore
   4dcc0:	ldr	x12, [sp, #96]
   4dcc4:	adrp	x9, 5f000 <fields@@Base+0x8650>
   4dcc8:	add	x9, x9, #0xea6
   4dccc:	mov	w8, wzr
   4dcd0:	adr	x10, 4db4c <print_arm_disassembler_options@@Base+0x2644>
   4dcd4:	ldrb	w11, [x9, x12]
   4dcd8:	add	x10, x10, x11, lsl #2
   4dcdc:	ldr	x27, [sp, #152]
   4dce0:	mov	w13, wzr
   4dce4:	br	x10
   4dce8:	ldr	w8, [x23, #1624]
   4dcec:	mov	w9, #0x90                  	// #144
   4dcf0:	adrp	x1, 68000 <fields@@Base+0x11650>
   4dcf4:	add	x1, x1, #0xac1
   4dcf8:	madd	x8, x8, x9, x25
   4dcfc:	ldur	x9, [x29, #-88]
   4dd00:	mov	x0, x19
   4dd04:	add	x8, x8, x9, lsl #3
   4dd08:	ldr	x2, [x8, #16]
   4dd0c:	blr	x24
   4dd10:	ldr	w8, [sp, #12]
   4dd14:	cbz	w8, 4dd2c <print_arm_disassembler_options@@Base+0x2824>
   4dd18:	ldr	w2, [sp, #12]
   4dd1c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4dd20:	add	x1, x1, #0x88b
   4dd24:	mov	x0, x19
   4dd28:	blr	x24
   4dd2c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4dd30:	add	x1, x1, #0xa6e
   4dd34:	mov	x0, x19
   4dd38:	blr	x24
   4dd3c:	mov	w8, #0x8                   	// #8
   4dd40:	b	4de90 <print_arm_disassembler_options@@Base+0x2988>
   4dd44:	ldp	w3, w2, [sp, #144]
   4dd48:	adrp	x1, 69000 <fields@@Base+0x12650>
   4dd4c:	add	x1, x1, #0x8c4
   4dd50:	mov	x0, x19
   4dd54:	blr	x24
   4dd58:	ldr	x25, [sp, #136]
   4dd5c:	add	x22, x22, #0x1
   4dd60:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4dd64:	ldr	x1, [sp, #56]
   4dd68:	mov	x0, x19
   4dd6c:	blr	x24
   4dd70:	add	x22, x22, #0x1
   4dd74:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4dd78:	ldr	x8, [sp, #64]
   4dd7c:	tbz	w8, #0, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4dd80:	adrp	x1, 60000 <fields@@Base+0x9650>
   4dd84:	add	x1, x1, #0xba5
   4dd88:	b	4de6c <print_arm_disassembler_options@@Base+0x2964>
   4dd8c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4dd90:	add	x1, x1, #0x89f
   4dd94:	ldr	w2, [sp, #132]
   4dd98:	mov	x0, x19
   4dd9c:	blr	x24
   4dda0:	add	x22, x22, #0x1
   4dda4:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4dda8:	cbz	w26, 4de64 <print_arm_disassembler_options@@Base+0x295c>
   4ddac:	adrp	x1, 69000 <fields@@Base+0x12650>
   4ddb0:	add	x1, x1, #0x8a9
   4ddb4:	mov	x0, x19
   4ddb8:	mov	w2, w26
   4ddbc:	blr	x24
   4ddc0:	add	x22, x22, #0x1
   4ddc4:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4ddc8:	ldr	w23, [sp, #36]
   4ddcc:	b	4dddc <print_arm_disassembler_options@@Base+0x28d4>
   4ddd0:	ldr	w23, [sp, #32]
   4ddd4:	b	4dddc <print_arm_disassembler_options@@Base+0x28d4>
   4ddd8:	ldr	w23, [sp, #28]
   4dddc:	adrp	x1, 69000 <fields@@Base+0x12650>
   4dde0:	add	x1, x1, #0x8e6
   4dde4:	mov	x0, x19
   4dde8:	mov	w2, w23
   4ddec:	blr	x24
   4ddf0:	mov	w25, w23
   4ddf4:	ldur	x23, [x29, #-40]
   4ddf8:	add	x22, x22, #0x1
   4ddfc:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4de00:	adrp	x1, 60000 <fields@@Base+0x9650>
   4de04:	add	x1, x1, #0x9f3
   4de08:	mov	x0, x19
   4de0c:	mov	x2, x23
   4de10:	blr	x24
   4de14:	add	x22, x22, #0x1
   4de18:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4de1c:	adrp	x1, 67000 <fields@@Base+0x10650>
   4de20:	add	x1, x1, #0x7bc
   4de24:	mov	x0, x19
   4de28:	blr	x24
   4de2c:	tbz	w20, #10, 4dca8 <print_arm_disassembler_options@@Base+0x27a0>
   4de30:	adrp	x1, 69000 <fields@@Base+0x12650>
   4de34:	add	x1, x1, #0x19a
   4de38:	mov	x0, x19
   4de3c:	blr	x24
   4de40:	tbz	w20, #9, 4dcac <print_arm_disassembler_options@@Base+0x27a4>
   4de44:	adrp	x1, 6d000 <fields@@Base+0x16650>
   4de48:	add	x1, x1, #0x952
   4de4c:	mov	x0, x19
   4de50:	blr	x24
   4de54:	tbz	w20, #8, 4d440 <print_arm_disassembler_options@@Base+0x1f38>
   4de58:	adrp	x1, 67000 <fields@@Base+0x10650>
   4de5c:	add	x1, x1, #0x76a
   4de60:	b	4de6c <print_arm_disassembler_options@@Base+0x2964>
   4de64:	adrp	x1, 69000 <fields@@Base+0x12650>
   4de68:	add	x1, x1, #0x59
   4de6c:	mov	x0, x19
   4de70:	blr	x24
   4de74:	add	x22, x22, #0x1
   4de78:	b	4d444 <print_arm_disassembler_options@@Base+0x1f3c>
   4de7c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4de80:	add	x1, x1, #0x8b3
   4de84:	mov	x0, x19
   4de88:	blr	x24
   4de8c:	mov	w8, #0xc                   	// #12
   4de90:	ldur	x23, [x29, #-40]
   4de94:	b	4dc54 <print_arm_disassembler_options@@Base+0x274c>
   4de98:	mov	w13, wzr
   4de9c:	mov	w8, #0x1                   	// #1
   4dea0:	b	4dec8 <print_arm_disassembler_options@@Base+0x29c0>
   4dea4:	ldr	x27, [sp, #152]
   4dea8:	mov	w13, wzr
   4deac:	mov	w8, #0x1                   	// #1
   4deb0:	b	4db4c <print_arm_disassembler_options@@Base+0x2644>
   4deb4:	mov	w8, wzr
   4deb8:	mov	w13, wzr
   4debc:	b	4dec8 <print_arm_disassembler_options@@Base+0x29c0>
   4dec0:	mov	w8, wzr
   4dec4:	mov	w13, #0x1                   	// #1
   4dec8:	ldr	x27, [sp, #16]
   4decc:	b	4db4c <print_arm_disassembler_options@@Base+0x2644>
   4ded0:	ldr	x27, [sp, #152]
   4ded4:	mov	w8, wzr
   4ded8:	mov	w13, #0x1                   	// #1
   4dedc:	b	4db4c <print_arm_disassembler_options@@Base+0x2644>
   4dee0:	add	x8, x25, #0x10
   4dee4:	cmp	x8, #0x31
   4dee8:	b.cc	4df00 <print_arm_disassembler_options@@Base+0x29f8>  // b.lo, b.ul, b.last
   4deec:	adrp	x1, 60000 <fields@@Base+0x9650>
   4def0:	add	x1, x1, #0xa3e
   4def4:	mov	x0, x19
   4def8:	mov	x2, x25
   4defc:	blr	x24
   4df00:	ldur	w8, [x29, #-28]
   4df04:	cbz	w8, 4d028 <print_arm_disassembler_options@@Base+0x1b20>
   4df08:	adrp	x1, 69000 <fields@@Base+0x12650>
   4df0c:	add	x1, x1, #0x36
   4df10:	mov	x0, x19
   4df14:	blr	x24
   4df18:	b	4d028 <print_arm_disassembler_options@@Base+0x1b20>
   4df1c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4df20:	add	x1, x1, #0xa47
   4df24:	mov	x0, x19
   4df28:	mov	w2, w20
   4df2c:	blr	x24
   4df30:	b	4d028 <print_arm_disassembler_options@@Base+0x1b20>
   4df34:	bl	35aa0 <abort@plt>
   4df38:	stp	x29, x30, [sp, #-96]!
   4df3c:	stp	x26, x25, [sp, #32]
   4df40:	stp	x24, x23, [sp, #48]
   4df44:	stp	x22, x21, [sp, #64]
   4df48:	stp	x20, x19, [sp, #80]
   4df4c:	mov	w19, w2
   4df50:	mov	x20, x1
   4df54:	mov	x21, x0
   4df58:	mov	w23, wzr
   4df5c:	mov	w24, wzr
   4df60:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4df64:	adrp	x22, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4df68:	mov	w25, #0x1                   	// #1
   4df6c:	str	x27, [sp, #16]
   4df70:	mov	x29, sp
   4df74:	str	x0, [x8, #1104]
   4df78:	str	wzr, [x22, #1112]
   4df7c:	cbz	x21, 4e058 <print_arm_disassembler_options@@Base+0x2b50>
   4df80:	ldr	x8, [x20, #128]
   4df84:	mov	x0, x21
   4df88:	mov	x1, x20
   4df8c:	blr	x8
   4df90:	cbnz	w0, 4e058 <print_arm_disassembler_options@@Base+0x2b50>
   4df94:	ldr	x8, [x20, #104]
   4df98:	sub	x21, x21, #0x2
   4df9c:	add	x1, x29, #0x1c
   4dfa0:	mov	w2, #0x2                   	// #2
   4dfa4:	mov	x0, x21
   4dfa8:	mov	x3, x20
   4dfac:	blr	x8
   4dfb0:	cbnz	w0, 4e078 <print_arm_disassembler_options@@Base+0x2b70>
   4dfb4:	ldrb	w8, [x29, #29]
   4dfb8:	ldrb	w9, [x29, #28]
   4dfbc:	cmp	w19, #0x0
   4dfc0:	csel	w26, w9, w8, eq  // eq = none
   4dfc4:	csel	w9, w8, w9, eq  // eq = none
   4dfc8:	and	w8, w26, #0xff
   4dfcc:	cbz	w24, 4dfe0 <print_arm_disassembler_options@@Base+0x2ad8>
   4dfd0:	cmp	w8, #0xe7
   4dfd4:	b.hi	4dfe0 <print_arm_disassembler_options@@Base+0x2ad8>  // b.pmore
   4dfd8:	tbnz	w25, #0, 4e060 <print_arm_disassembler_options@@Base+0x2b58>
   4dfdc:	mov	w24, wzr
   4dfe0:	cmp	w8, #0xbf
   4dfe4:	b.ne	4e034 <print_arm_disassembler_options@@Base+0x2b2c>  // b.any
   4dfe8:	and	w27, w9, #0xff
   4dfec:	and	w9, w27, #0xf
   4dff0:	cbz	w9, 4e034 <print_arm_disassembler_options@@Base+0x2b2c>
   4dff4:	add	x2, x29, #0x18
   4dff8:	mov	x0, x21
   4dffc:	mov	x1, x20
   4e000:	bfi	w27, w8, #8, #8
   4e004:	str	wzr, [x29, #24]
   4e008:	bl	4b918 <print_arm_disassembler_options@@Base+0x410>
   4e00c:	ldr	w8, [x29, #24]
   4e010:	cmp	w0, #0x0
   4e014:	cset	w10, eq  // eq = none
   4e018:	asr	w9, w25, #1
   4e01c:	cmp	w8, #0x1
   4e020:	cset	w8, eq  // eq = none
   4e024:	orr	w8, w10, w8
   4e028:	cmp	w8, #0x0
   4e02c:	csel	w23, w9, w23, ne  // ne = any
   4e030:	csel	w24, w27, w24, ne  // ne = any
   4e034:	and	w8, w26, #0xff
   4e038:	add	w9, w25, #0x2
   4e03c:	orr	w9, w9, #0x1
   4e040:	cmp	w8, #0xe7
   4e044:	csinc	w25, w9, w25, ls  // ls = plast
   4e048:	cmp	w25, #0x8
   4e04c:	b.lt	4df7c <print_arm_disassembler_options@@Base+0x2a74>  // b.tstop
   4e050:	cbnz	w24, 4df7c <print_arm_disassembler_options@@Base+0x2a74>
   4e054:	b	4e078 <print_arm_disassembler_options@@Base+0x2b70>
   4e058:	tbz	w25, #0, 4e078 <print_arm_disassembler_options@@Base+0x2b70>
   4e05c:	cbz	w24, 4e078 <print_arm_disassembler_options@@Base+0x2b70>
   4e060:	and	w8, w24, #0xe0
   4e064:	lsl	w9, w24, w23
   4e068:	bfxil	w8, w9, #0, #5
   4e06c:	tst	w9, #0xf
   4e070:	csel	w8, wzr, w8, eq  // eq = none
   4e074:	str	w8, [x22, #1112]
   4e078:	ldp	x20, x19, [sp, #80]
   4e07c:	ldp	x22, x21, [sp, #64]
   4e080:	ldp	x24, x23, [sp, #48]
   4e084:	ldp	x26, x25, [sp, #32]
   4e088:	ldr	x27, [sp, #16]
   4e08c:	ldp	x29, x30, [sp], #96
   4e090:	ret
   4e094:	stp	x29, x30, [sp, #-16]!
   4e098:	mov	w1, #0x2c                  	// #44
   4e09c:	mov	x29, sp
   4e0a0:	bl	35c70 <strchr@plt>
   4e0a4:	cmp	x0, #0x0
   4e0a8:	csinc	x0, xzr, x0, eq  // eq = none
   4e0ac:	ldp	x29, x30, [sp], #16
   4e0b0:	ret
   4e0b4:	stp	x29, x30, [sp, #-16]!
   4e0b8:	ldr	x8, [x0, #48]
   4e0bc:	mov	x29, sp
   4e0c0:	cbz	x8, 4e0e4 <print_arm_disassembler_options@@Base+0x2bdc>
   4e0c4:	ldr	x9, [x0, #72]
   4e0c8:	ldr	x9, [x9, w1, sxtw #3]
   4e0cc:	ldr	x9, [x9, #32]
   4e0d0:	cmp	x8, x9
   4e0d4:	b.eq	4e0e4 <print_arm_disassembler_options@@Base+0x2bdc>  // b.none
   4e0d8:	mov	w0, wzr
   4e0dc:	ldp	x29, x30, [sp], #16
   4e0e0:	ret
   4e0e4:	bl	4e14c <print_arm_disassembler_options@@Base+0x2c44>
   4e0e8:	ldp	x29, x30, [sp], #16
   4e0ec:	ret
   4e0f0:	ldr	x8, [x0, #48]
   4e0f4:	cbz	x8, 4e10c <print_arm_disassembler_options@@Base+0x2c04>
   4e0f8:	ldr	x9, [x0, #72]
   4e0fc:	ldr	x9, [x9, w1, sxtw #3]
   4e100:	ldr	x9, [x9, #32]
   4e104:	cmp	x8, x9
   4e108:	b.ne	4e144 <print_arm_disassembler_options@@Base+0x2c3c>  // b.any
   4e10c:	ldr	x8, [x0, #72]
   4e110:	mov	w10, #0x8                   	// #8
   4e114:	ldr	x8, [x8, w1, sxtw #3]
   4e118:	ldrb	w9, [x8, #72]
   4e11c:	bfxil	w10, w9, #0, #3
   4e120:	cmp	w10, #0xa
   4e124:	b.ne	4e144 <print_arm_disassembler_options@@Base+0x2c3c>  // b.any
   4e128:	ldrb	w8, [x8, #74]
   4e12c:	mov	w0, #0x1                   	// #1
   4e130:	and	w8, w8, #0x3
   4e134:	cmp	w8, #0x1
   4e138:	cset	w8, eq  // eq = none
   4e13c:	str	w8, [x2]
   4e140:	ret
   4e144:	mov	w0, wzr
   4e148:	ret
   4e14c:	stp	x29, x30, [sp, #-32]!
   4e150:	ldr	x8, [x0, #72]
   4e154:	str	x19, [sp, #16]
   4e158:	mov	x29, sp
   4e15c:	mov	x19, x2
   4e160:	ldr	x0, [x8, w1, sxtw #3]
   4e164:	bl	4aec8 <arm_symbol_is_valid@@Base+0x4c>
   4e168:	ldrb	w9, [x0]
   4e16c:	cmp	w9, #0x24
   4e170:	b.ne	4e1d0 <print_arm_disassembler_options@@Base+0x2cc8>  // b.any
   4e174:	ldrb	w9, [x0, #1]
   4e178:	mov	x8, x0
   4e17c:	mov	w0, wzr
   4e180:	sub	w10, w9, #0x61
   4e184:	cmp	w10, #0x13
   4e188:	b.hi	4e1d4 <print_arm_disassembler_options@@Base+0x2ccc>  // b.pmore
   4e18c:	mov	w11, #0x1                   	// #1
   4e190:	lsl	w10, w11, w10
   4e194:	mov	w11, #0x9                   	// #9
   4e198:	movk	w11, #0x8, lsl #16
   4e19c:	tst	w10, w11
   4e1a0:	b.eq	4e1d4 <print_arm_disassembler_options@@Base+0x2ccc>  // b.none
   4e1a4:	ldrb	w8, [x8, #2]
   4e1a8:	cmp	w8, #0x2e
   4e1ac:	b.eq	4e1b4 <print_arm_disassembler_options@@Base+0x2cac>  // b.none
   4e1b0:	cbnz	w8, 4e1d0 <print_arm_disassembler_options@@Base+0x2cc8>
   4e1b4:	cmp	w9, #0x74
   4e1b8:	mov	w0, #0x1                   	// #1
   4e1bc:	cinc	w8, w0, ne  // ne = any
   4e1c0:	cmp	w9, #0x61
   4e1c4:	csel	w8, wzr, w8, eq  // eq = none
   4e1c8:	str	w8, [x19]
   4e1cc:	b	4e1d4 <print_arm_disassembler_options@@Base+0x2ccc>
   4e1d0:	mov	w0, wzr
   4e1d4:	ldr	x19, [sp, #16]
   4e1d8:	ldp	x29, x30, [sp], #32
   4e1dc:	ret
   4e1e0:	stp	x29, x30, [sp, #-16]!
   4e1e4:	mov	w4, w3
   4e1e8:	mov	x3, x2
   4e1ec:	mov	x2, x1
   4e1f0:	mov	x1, x0
   4e1f4:	adrp	x0, 88000 <aarch64_operands@@Base+0x5d20>
   4e1f8:	add	x0, x0, #0xed8
   4e1fc:	mov	x29, sp
   4e200:	bl	4f6a8 <print_arm_disassembler_options@@Base+0x41a0>
   4e204:	ldp	x29, x30, [sp], #16
   4e208:	ret
   4e20c:	sub	sp, sp, #0x180
   4e210:	stp	x29, x30, [sp, #288]
   4e214:	stp	x28, x27, [sp, #304]
   4e218:	stp	x26, x25, [sp, #320]
   4e21c:	stp	x24, x23, [sp, #336]
   4e220:	stp	x22, x21, [sp, #352]
   4e224:	stp	x20, x19, [sp, #368]
   4e228:	ldp	x20, x19, [x0]
   4e22c:	mov	x21, x1
   4e230:	add	x29, sp, #0x120
   4e234:	cbz	w2, 4e260 <print_arm_disassembler_options@@Base+0x2d58>
   4e238:	mvn	w8, w21
   4e23c:	mov	w9, #0xef000000            	// #-285212672
   4e240:	tst	x8, x9
   4e244:	b.ne	4ef28 <print_arm_disassembler_options@@Base+0x3a20>  // b.any
   4e248:	tst	x21, #0x10000000
   4e24c:	mov	w8, #0xf3000000            	// #-218103808
   4e250:	mov	w9, #0xf2000000            	// #-234881024
   4e254:	csel	x8, x9, x8, eq  // eq = none
   4e258:	bfxil	x8, x21, #0, #24
   4e25c:	mov	x21, x8
   4e260:	mov	w8, #0x850                 	// #2128
   4e264:	movk	w8, #0xffb0, lsl #16
   4e268:	mov	w9, #0x840                 	// #2112
   4e26c:	and	x8, x21, x8
   4e270:	movk	w9, #0xf2b0, lsl #16
   4e274:	cmp	x8, x9
   4e278:	b.ne	4e28c <print_arm_disassembler_options@@Base+0x2d84>  // b.any
   4e27c:	adrp	x22, 63000 <fields@@Base+0xc650>
   4e280:	stur	w2, [x29, #-44]
   4e284:	add	x22, x22, #0xdf3
   4e288:	b	4e2b4 <print_arm_disassembler_options@@Base+0x2dac>
   4e28c:	adrp	x8, 8e000 <aarch64_operands@@Base+0xbd20>
   4e290:	add	x8, x8, #0x9a8
   4e294:	ldr	x22, [x8]
   4e298:	cbz	x22, 4ef78 <print_arm_disassembler_options@@Base+0x3a70>
   4e29c:	ldp	x10, x9, [x8, #-16]
   4e2a0:	add	x8, x8, #0x30
   4e2a4:	and	x9, x9, x21
   4e2a8:	cmp	x9, x10
   4e2ac:	b.ne	4e294 <print_arm_disassembler_options@@Base+0x2d8c>  // b.any
   4e2b0:	stur	w2, [x29, #-44]
   4e2b4:	ubfx	x0, x21, #1, #31
   4e2b8:	ubfx	x4, x21, #18, #14
   4e2bc:	and	x14, x21, #0xf
   4e2c0:	ubfx	x3, x21, #12, #4
   4e2c4:	ubfx	w28, w21, #10, #2
   4e2c8:	mov	w24, #0x20                  	// #32
   4e2cc:	mov	w25, #0x10                  	// #16
   4e2d0:	and	w0, w0, #0x10
   4e2d4:	and	w4, w4, #0x10
   4e2d8:	lsr	x11, x21, #17
   4e2dc:	lsr	x15, x21, #12
   4e2e0:	sbfx	x8, x21, #4, #1
   4e2e4:	orr	w14, w0, w14
   4e2e8:	orr	w4, w3, w4
   4e2ec:	lsl	w0, w24, w28
   4e2f0:	lsl	w3, w25, w28
   4e2f4:	lsr	x10, x21, #5
   4e2f8:	ubfx	w12, w21, #20, #2
   4e2fc:	mov	w1, #0x4                   	// #4
   4e300:	and	x11, x11, #0x80
   4e304:	and	x15, x15, #0x70
   4e308:	and	w0, w8, w0
   4e30c:	and	w8, w8, w3
   4e310:	mov	w17, #0x100                 	// #256
   4e314:	and	x10, x10, #0x8
   4e318:	lsl	w1, w1, w12
   4e31c:	bfxil	x15, x21, #0, #4
   4e320:	stp	w8, w0, [sp, #100]
   4e324:	lsl	x0, x11, #24
   4e328:	orr	x3, x15, x11
   4e32c:	bfi	x0, x15, #19, #7
   4e330:	lsl	x15, x17, x10
   4e334:	sub	w17, w1, #0x1
   4e338:	add	x10, x10, #0x8
   4e33c:	and	w8, w17, w14
   4e340:	lsr	x6, x21, #8
   4e344:	stur	w8, [x29, #-124]
   4e348:	lsr	w14, w14, w12
   4e34c:	sub	x15, x15, #0x1
   4e350:	tst	w3, #0x40
   4e354:	lsl	x10, x3, x10
   4e358:	mov	w8, #0x3c000000            	// #1006632960
   4e35c:	mov	w12, #0x40000000            	// #1073741824
   4e360:	csel	x12, x12, x8, eq  // eq = none
   4e364:	orr	x8, x10, x15
   4e368:	tst	w6, #0x3
   4e36c:	ubfx	x27, x21, #5, #1
   4e370:	str	x8, [sp, #56]
   4e374:	orr	x8, x0, x12
   4e378:	cset	w10, eq  // eq = none
   4e37c:	ubfx	x30, x21, #8, #2
   4e380:	str	x8, [sp, #24]
   4e384:	tst	w27, w10
   4e388:	mov	w8, #0x2                   	// #2
   4e38c:	ubfx	x2, x21, #6, #2
   4e390:	mov	w16, #0x1                   	// #1
   4e394:	csinc	w0, w8, w30, ne  // ne = any
   4e398:	cmp	w30, #0x3
   4e39c:	lsr	x5, x21, #4
   4e3a0:	lsl	w11, w16, w28
   4e3a4:	cset	w12, eq  // eq = none
   4e3a8:	cmp	w2, #0x1
   4e3ac:	mov	w7, #0x3                   	// #3
   4e3b0:	add	w23, w30, #0x1
   4e3b4:	cset	w15, hi  // hi = pmore
   4e3b8:	tst	w11, w5
   4e3bc:	lsl	w17, w23, #3
   4e3c0:	and	w12, w12, w15
   4e3c4:	cinc	w15, w16, ne  // ne = any
   4e3c8:	tst	w7, w21, lsr #10
   4e3cc:	lsl	w17, w17, w2
   4e3d0:	ccmp	w30, #0x0, #0x4, ne  // ne = any
   4e3d4:	lsr	w8, w17, w12
   4e3d8:	csinc	w17, w15, wzr, ne  // ne = any
   4e3dc:	tst	w5, #0x1
   4e3e0:	cset	w12, eq  // eq = none
   4e3e4:	cmp	w28, #0x2
   4e3e8:	cset	w15, ne  // ne = any
   4e3ec:	tst	w5, #0x3
   4e3f0:	cset	w16, eq  // eq = none
   4e3f4:	tst	w5, #0x2
   4e3f8:	orr	w16, w15, w16
   4e3fc:	str	w8, [sp, #132]
   4e400:	and	w8, w12, w16
   4e404:	cset	w12, eq  // eq = none
   4e408:	lsr	x13, x21, #6
   4e40c:	str	w8, [sp, #96]
   4e410:	orr	w8, w15, w12
   4e414:	ubfx	x9, x21, #3, #29
   4e418:	ubfx	x18, x21, #4, #2
   4e41c:	str	w8, [sp, #92]
   4e420:	orr	w8, w6, w13
   4e424:	ubfx	x26, x21, #16, #4
   4e428:	and	w9, w9, #0x10
   4e42c:	lsl	w15, w24, w18
   4e430:	and	x8, x8, #0x3
   4e434:	stur	w15, [x29, #-140]
   4e438:	orr	w15, w26, w9
   4e43c:	str	x8, [sp, #120]
   4e440:	ubfx	x8, x21, #4, #4
   4e444:	add	w9, w28, #0x1
   4e448:	lsr	w24, w8, w9
   4e44c:	and	w9, w11, w5
   4e450:	str	w9, [sp, #88]
   4e454:	sub	w9, w11, #0x1
   4e458:	and	x12, x13, #0x8
   4e45c:	and	w8, w9, w8
   4e460:	and	x13, x13, #0x18
   4e464:	stp	w8, w9, [sp, #40]
   4e468:	lsl	x8, x3, x12
   4e46c:	str	x8, [sp, #80]
   4e470:	lsl	x8, x3, x13
   4e474:	str	x8, [sp, #112]
   4e478:	lsr	w8, w14, #2
   4e47c:	stur	w8, [x29, #-128]
   4e480:	and	w8, w27, w10
   4e484:	eor	w8, w8, #0x1
   4e488:	add	w8, w27, w8
   4e48c:	stur	w8, [x29, #-132]
   4e490:	ubfx	x8, x21, #8, #4
   4e494:	stur	x8, [x29, #-104]
   4e498:	and	w8, w21, #0xf
   4e49c:	stur	x8, [x29, #-72]
   4e4a0:	mov	w8, #0x8                   	// #8
   4e4a4:	lsl	w8, w8, w28
   4e4a8:	str	w8, [sp, #36]
   4e4ac:	add	w8, w30, w15
   4e4b0:	stur	x26, [x29, #-64]
   4e4b4:	str	x27, [sp, #136]
   4e4b8:	adrp	x26, 5f000 <fields@@Base+0x8650>
   4e4bc:	adrp	x25, 56000 <xexit@@Base+0x21bc>
   4e4c0:	adrp	x27, 63000 <fields@@Base+0xc650>
   4e4c4:	str	w8, [sp, #144]
   4e4c8:	sub	w8, w4, #0x1
   4e4cc:	add	x26, x26, #0xec6
   4e4d0:	add	x25, x25, #0x3f7
   4e4d4:	add	x27, x27, #0xd30
   4e4d8:	lsl	w9, w18, #6
   4e4dc:	str	w28, [sp, #108]
   4e4e0:	mov	w28, w0
   4e4e4:	str	w8, [sp, #68]
   4e4e8:	add	w8, w8, w0
   4e4ec:	stur	wzr, [x29, #-40]
   4e4f0:	stur	xzr, [x29, #-96]
   4e4f4:	str	x3, [sp, #48]
   4e4f8:	stur	x18, [x29, #-120]
   4e4fc:	str	w9, [sp, #76]
   4e500:	stur	x30, [x29, #-56]
   4e504:	stur	w15, [x29, #-136]
   4e508:	stur	w4, [x29, #-84]
   4e50c:	str	w8, [sp, #72]
   4e510:	stp	w23, w24, [x29, #-36]
   4e514:	stur	w17, [x29, #-28]
   4e518:	stur	w0, [x29, #-108]
   4e51c:	stur	x21, [x29, #-80]
   4e520:	b	4e548 <print_arm_disassembler_options@@Base+0x3040>
   4e524:	ldp	w3, w2, [x29, #-128]
   4e528:	adrp	x1, 63000 <fields@@Base+0xc650>
   4e52c:	mov	x0, x19
   4e530:	add	x1, x1, #0xd32
   4e534:	blr	x20
   4e538:	ldur	w17, [x29, #-28]
   4e53c:	adrp	x27, 63000 <fields@@Base+0xc650>
   4e540:	add	x27, x27, #0xd30
   4e544:	add	x22, x22, #0x1
   4e548:	ldrb	w2, [x22]
   4e54c:	cmp	w2, #0x25
   4e550:	b.eq	4e56c <print_arm_disassembler_options@@Base+0x3064>  // b.none
   4e554:	cbz	w2, 4eee8 <print_arm_disassembler_options@@Base+0x39e0>
   4e558:	adrp	x1, 67000 <fields@@Base+0x10650>
   4e55c:	mov	x0, x19
   4e560:	add	x1, x1, #0x769
   4e564:	blr	x20
   4e568:	b	4e538 <print_arm_disassembler_options@@Base+0x3030>
   4e56c:	ldrb	w8, [x22, #1]!
   4e570:	sub	w8, w8, #0x25
   4e574:	cmp	w8, #0x50
   4e578:	b.hi	4ef9c <print_arm_disassembler_options@@Base+0x3a94>  // b.pmore
   4e57c:	adr	x9, 4e524 <print_arm_disassembler_options@@Base+0x301c>
   4e580:	ldrh	w10, [x26, x8, lsl #1]
   4e584:	add	x9, x9, x10, lsl #2
   4e588:	br	x9
   4e58c:	sub	x2, x29, #0x18
   4e590:	sub	x3, x29, #0xc
   4e594:	mov	x0, x22
   4e598:	mov	x1, x21
   4e59c:	bl	4f5b8 <print_arm_disassembler_options@@Base+0x40b0>
   4e5a0:	ldrb	w8, [x0]
   4e5a4:	sub	w9, w8, #0x27
   4e5a8:	cmp	w9, #0x4b
   4e5ac:	b.hi	4ef9c <print_arm_disassembler_options@@Base+0x3a94>  // b.pmore
   4e5b0:	adrp	x12, 5f000 <fields@@Base+0x8650>
   4e5b4:	add	x12, x12, #0xf68
   4e5b8:	adr	x10, 4e5cc <print_arm_disassembler_options@@Base+0x30c4>
   4e5bc:	ldrh	w11, [x12, x9, lsl #1]
   4e5c0:	add	x10, x10, x11, lsl #2
   4e5c4:	mov	x22, x0
   4e5c8:	br	x10
   4e5cc:	ldrb	w9, [x22, #1]!
   4e5d0:	sub	w10, w9, #0x30
   4e5d4:	cmp	w10, #0xa
   4e5d8:	b.cs	4e5e4 <print_arm_disassembler_options@@Base+0x30dc>  // b.hs, b.nlast
   4e5dc:	mov	w11, #0xffffffd0            	// #-48
   4e5e0:	b	4e5f4 <print_arm_disassembler_options@@Base+0x30ec>
   4e5e4:	sub	w10, w9, #0x61
   4e5e8:	cmp	w10, #0x6
   4e5ec:	b.cs	4ef9c <print_arm_disassembler_options@@Base+0x3a94>  // b.hs, b.nlast
   4e5f0:	mov	w11, #0xffffffa9            	// #-87
   4e5f4:	ldur	x10, [x29, #-24]
   4e5f8:	add	w9, w11, w9
   4e5fc:	asr	w11, w9, #2
   4e600:	sub	w8, w8, #0x53
   4e604:	cmp	x10, x11
   4e608:	mov	w11, #0x8                   	// #8
   4e60c:	lsl	w8, w11, w8
   4e610:	b.cc	4e620 <print_arm_disassembler_options@@Base+0x3118>  // b.lo, b.ul, b.last
   4e614:	and	w9, w9, #0x3
   4e618:	cmp	x10, x9
   4e61c:	b.ls	4e930 <print_arm_disassembler_options@@Base+0x3428>  // b.plast
   4e620:	adrp	x1, 63000 <fields@@Base+0xc650>
   4e624:	lsl	w2, w8, w10
   4e628:	mov	x0, x19
   4e62c:	add	x1, x1, #0xde0
   4e630:	blr	x20
   4e634:	b	4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4e638:	ldur	x10, [x29, #-56]
   4e63c:	adrp	x11, 60000 <fields@@Base+0x9650>
   4e640:	add	x11, x11, #0x10
   4e644:	adr	x8, 4e654 <print_arm_disassembler_options@@Base+0x314c>
   4e648:	ldrb	w9, [x11, x10]
   4e64c:	add	x8, x8, x9, lsl #2
   4e650:	br	x8
   4e654:	ldr	w8, [sp, #88]
   4e658:	cbz	w8, 4ecfc <print_arm_disassembler_options@@Base+0x37f4>
   4e65c:	mov	w9, wzr
   4e660:	mov	w8, #0x1                   	// #1
   4e664:	cbnz	w8, 4eec0 <print_arm_disassembler_options@@Base+0x39b8>
   4e668:	b	4ed7c <print_arm_disassembler_options@@Base+0x3874>
   4e66c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4e670:	mov	x0, x19
   4e674:	add	x1, x1, #0x9d9
   4e678:	blr	x20
   4e67c:	ldur	w24, [x29, #-132]
   4e680:	cmp	w24, #0x2
   4e684:	b.cc	4e954 <print_arm_disassembler_options@@Base+0x344c>  // b.lo, b.ul, b.last
   4e688:	ldur	w26, [x29, #-84]
   4e68c:	adrp	x21, 56000 <xexit@@Base+0x21bc>
   4e690:	mov	x27, x19
   4e694:	mov	x19, x20
   4e698:	mov	x20, x25
   4e69c:	adrp	x25, 63000 <fields@@Base+0xc650>
   4e6a0:	mov	w23, wzr
   4e6a4:	add	x21, x21, #0x414
   4e6a8:	add	x25, x25, #0xd3a
   4e6ac:	cmp	w23, #0x0
   4e6b0:	csel	x2, x20, x21, eq  // eq = none
   4e6b4:	mov	x0, x27
   4e6b8:	mov	x1, x25
   4e6bc:	mov	w3, w26
   4e6c0:	blr	x19
   4e6c4:	add	w23, w23, #0x1
   4e6c8:	cmp	w28, w23
   4e6cc:	add	w26, w26, w24
   4e6d0:	b.ne	4e6ac <print_arm_disassembler_options@@Base+0x31a4>  // b.any
   4e6d4:	b	4ea70 <print_arm_disassembler_options@@Base+0x3568>
   4e6d8:	ldur	x3, [x29, #-104]
   4e6dc:	cmp	w3, #0x8
   4e6e0:	b.cs	4e974 <print_arm_disassembler_options@@Base+0x346c>  // b.hs, b.nlast
   4e6e4:	ldr	x26, [sp, #112]
   4e6e8:	mov	x2, xzr
   4e6ec:	mov	w8, wzr
   4e6f0:	mov	w9, #0x3                   	// #3
   4e6f4:	b	4e990 <print_arm_disassembler_options@@Base+0x3488>
   4e6f8:	adrp	x1, 60000 <fields@@Base+0x9650>
   4e6fc:	mov	x0, x19
   4e700:	add	x1, x1, #0x9ab
   4e704:	blr	x20
   4e708:	b	4e538 <print_arm_disassembler_options@@Base+0x3030>
   4e70c:	ldur	x8, [x29, #-104]
   4e710:	adrp	x9, 6d000 <fields@@Base+0x16650>
   4e714:	add	x9, x9, #0xbe6
   4e718:	adrp	x1, 60000 <fields@@Base+0x9650>
   4e71c:	ldrb	w8, [x9, x8]
   4e720:	mov	x0, x19
   4e724:	add	x1, x1, #0x9d9
   4e728:	and	w28, w8, #0xf
   4e72c:	lsr	w25, w8, #4
   4e730:	blr	x20
   4e734:	cbz	w25, 4e9c0 <print_arm_disassembler_options@@Base+0x34b8>
   4e738:	adrp	x24, 63000 <fields@@Base+0xc650>
   4e73c:	adrp	x27, 56000 <xexit@@Base+0x21bc>
   4e740:	adrp	x21, 56000 <xexit@@Base+0x21bc>
   4e744:	add	x24, x24, #0xd16
   4e748:	add	x27, x27, #0x414
   4e74c:	add	x21, x21, #0x3f7
   4e750:	cbz	w28, 4ebc0 <print_arm_disassembler_options@@Base+0x36b8>
   4e754:	ldur	w26, [x29, #-84]
   4e758:	mov	w23, wzr
   4e75c:	add	w25, w25, #0x1
   4e760:	cmp	w23, #0x0
   4e764:	csel	x2, x21, x27, eq  // eq = none
   4e768:	mov	x0, x19
   4e76c:	mov	x1, x24
   4e770:	mov	w3, w26
   4e774:	blr	x20
   4e778:	add	w23, w23, #0x1
   4e77c:	cmp	w28, w23
   4e780:	add	w26, w26, w25
   4e784:	b.ne	4e760 <print_arm_disassembler_options@@Base+0x3258>  // b.any
   4e788:	b	4ebc0 <print_arm_disassembler_options@@Base+0x36b8>
   4e78c:	ldur	x8, [x29, #-56]
   4e790:	cbz	w8, 4e9e0 <print_arm_disassembler_options@@Base+0x34d8>
   4e794:	ldr	w3, [sp, #144]
   4e798:	mov	x0, x19
   4e79c:	cmp	w3, #0x20
   4e7a0:	b.cc	4e9f4 <print_arm_disassembler_options@@Base+0x34ec>  // b.lo, b.ul, b.last
   4e7a4:	adrp	x1, 63000 <fields@@Base+0xc650>
   4e7a8:	add	x1, x1, #0xdc8
   4e7ac:	b	4e9fc <print_arm_disassembler_options@@Base+0x34f4>
   4e7b0:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4e7b4:	ldr	w8, [x8, #1112]
   4e7b8:	cmp	w8, #0x0
   4e7bc:	ldur	w8, [x29, #-44]
   4e7c0:	ccmp	w8, #0x0, #0x4, ne  // ne = any
   4e7c4:	ldur	w8, [x29, #-40]
   4e7c8:	csinc	w8, w8, wzr, eq  // eq = none
   4e7cc:	stur	w8, [x29, #-40]
   4e7d0:	ldur	w8, [x29, #-44]
   4e7d4:	cbz	w8, 4ec9c <print_arm_disassembler_options@@Base+0x3794>
   4e7d8:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4e7dc:	ldr	w8, [x8, #1112]
   4e7e0:	cbz	w8, 4ec9c <print_arm_disassembler_options@@Base+0x3794>
   4e7e4:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   4e7e8:	ubfx	x8, x8, #4, #4
   4e7ec:	add	x9, x9, #0xe50
   4e7f0:	ldr	x2, [x9, x8, lsl #3]
   4e7f4:	adrp	x1, 69000 <fields@@Base+0x12650>
   4e7f8:	mov	x0, x19
   4e7fc:	add	x1, x1, #0x199
   4e800:	blr	x20
   4e804:	b	4e538 <print_arm_disassembler_options@@Base+0x3030>
   4e808:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4e80c:	ldr	w8, [x8, #1624]
   4e810:	ldur	x9, [x29, #-24]
   4e814:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   4e818:	mov	w10, #0x90                  	// #144
   4e81c:	add	x11, x11, #0xa10
   4e820:	madd	x8, x8, x10, x11
   4e824:	add	x8, x8, x9, lsl #3
   4e828:	ldr	x2, [x8, #16]
   4e82c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4e830:	mov	x0, x19
   4e834:	add	x1, x1, #0x199
   4e838:	b	4ec8c <print_arm_disassembler_options@@Base+0x3784>
   4e83c:	ldur	w8, [x29, #-12]
   4e840:	ldur	x9, [x29, #-24]
   4e844:	mov	x10, #0xffffffffffffffff    	// #-1
   4e848:	add	x22, x22, #0x1
   4e84c:	lsl	x8, x10, x8
   4e850:	mvn	x8, x8
   4e854:	cmp	x9, x8
   4e858:	b.eq	4e8dc <print_arm_disassembler_options@@Base+0x33d4>  // b.none
   4e85c:	b	4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4e860:	ldur	w8, [x29, #-12]
   4e864:	ldur	w9, [x29, #-24]
   4e868:	mov	w23, #0x1                   	// #1
   4e86c:	adrp	x1, 67000 <fields@@Base+0x10650>
   4e870:	lsl	w8, w23, w8
   4e874:	sub	w8, w8, w9
   4e878:	ldrb	w2, [x22, w8, sxtw]
   4e87c:	mov	x0, x19
   4e880:	add	x1, x1, #0x769
   4e884:	blr	x20
   4e888:	ldur	w8, [x29, #-12]
   4e88c:	lsl	w8, w23, w8
   4e890:	ldur	w23, [x29, #-36]
   4e894:	add	x22, x22, w8, sxtw
   4e898:	b	4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4e89c:	tbnz	w21, #6, 4e8b4 <print_arm_disassembler_options@@Base+0x33ac>
   4e8a0:	ldur	x2, [x29, #-24]
   4e8a4:	adrp	x1, 60000 <fields@@Base+0x9650>
   4e8a8:	mov	x0, x19
   4e8ac:	add	x1, x1, #0xb38
   4e8b0:	b	4ec8c <print_arm_disassembler_options@@Base+0x3784>
   4e8b4:	ldur	x8, [x29, #-24]
   4e8b8:	mov	x0, x19
   4e8bc:	lsr	x2, x8, #1
   4e8c0:	tbnz	w8, #0, 4e948 <print_arm_disassembler_options@@Base+0x3440>
   4e8c4:	adrp	x1, 60000 <fields@@Base+0x9650>
   4e8c8:	add	x1, x1, #0xb52
   4e8cc:	b	4ec8c <print_arm_disassembler_options@@Base+0x3784>
   4e8d0:	ldur	x8, [x29, #-24]
   4e8d4:	add	x22, x22, #0x1
   4e8d8:	cbnz	x8, 4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4e8dc:	ldrb	w2, [x22]
   4e8e0:	adrp	x1, 67000 <fields@@Base+0x10650>
   4e8e4:	mov	x0, x19
   4e8e8:	add	x1, x1, #0x769
   4e8ec:	blr	x20
   4e8f0:	b	4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4e8f4:	ldur	x2, [x29, #-24]
   4e8f8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4e8fc:	mov	x0, x19
   4e900:	add	x1, x1, #0x1db
   4e904:	stur	x2, [x29, #-96]
   4e908:	b	4ec8c <print_arm_disassembler_options@@Base+0x3784>
   4e90c:	ldur	w8, [x29, #-12]
   4e910:	ldur	x9, [x29, #-24]
   4e914:	mov	w10, #0x1                   	// #1
   4e918:	adrp	x1, 69000 <fields@@Base+0x12650>
   4e91c:	lsl	x8, x10, x8
   4e920:	sub	x2, x8, x9
   4e924:	mov	x0, x19
   4e928:	add	x1, x1, #0x1db
   4e92c:	b	4ec8c <print_arm_disassembler_options@@Base+0x3784>
   4e930:	adrp	x1, 6b000 <fields@@Base+0x14650>
   4e934:	lsl	w2, w8, w10
   4e938:	mov	x0, x19
   4e93c:	add	x1, x1, #0x984
   4e940:	blr	x20
   4e944:	b	4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4e948:	adrp	x1, 60000 <fields@@Base+0x9650>
   4e94c:	add	x1, x1, #0xb3d
   4e950:	b	4ec8c <print_arm_disassembler_options@@Base+0x3784>
   4e954:	mov	x0, x19
   4e958:	cmp	w28, #0x1
   4e95c:	b.ne	4ea54 <print_arm_disassembler_options@@Base+0x354c>  // b.any
   4e960:	ldur	w2, [x29, #-84]
   4e964:	adrp	x1, 63000 <fields@@Base+0xc650>
   4e968:	add	x1, x1, #0xd48
   4e96c:	blr	x20
   4e970:	b	4ea68 <print_arm_disassembler_options@@Base+0x3560>
   4e974:	ldr	x4, [sp, #136]
   4e978:	cmp	w3, #0xc
   4e97c:	b.cs	4eb18 <print_arm_disassembler_options@@Base+0x3610>  // b.hs, b.nlast
   4e980:	ldr	x26, [sp, #80]
   4e984:	mov	x2, xzr
   4e988:	mov	w8, wzr
   4e98c:	mov	w9, #0x1                   	// #1
   4e990:	cmp	w9, #0x7
   4e994:	b.hi	4ef9c <print_arm_disassembler_options@@Base+0x3a94>  // b.pmore
   4e998:	adrp	x12, 60000 <fields@@Base+0x9650>
   4e99c:	add	x12, x12, #0x0
   4e9a0:	adr	x10, 4e9b0 <print_arm_disassembler_options@@Base+0x34a8>
   4e9a4:	ldrh	w11, [x12, x9, lsl #1]
   4e9a8:	add	x10, x10, x11, lsl #2
   4e9ac:	br	x10
   4e9b0:	adrp	x1, 63000 <fields@@Base+0xc650>
   4e9b4:	mov	x0, x19
   4e9b8:	add	x1, x1, #0xd7d
   4e9bc:	b	4eb34 <print_arm_disassembler_options@@Base+0x362c>
   4e9c0:	cmp	w28, #0x1
   4e9c4:	b.ne	4eba4 <print_arm_disassembler_options@@Base+0x369c>  // b.any
   4e9c8:	ldur	w2, [x29, #-84]
   4e9cc:	adrp	x1, 63000 <fields@@Base+0xc650>
   4e9d0:	mov	x0, x19
   4e9d4:	add	x1, x1, #0xd20
   4e9d8:	blr	x20
   4e9dc:	b	4ebc0 <print_arm_disassembler_options@@Base+0x36b8>
   4e9e0:	ldur	w2, [x29, #-136]
   4e9e4:	adrp	x1, 60000 <fields@@Base+0x9650>
   4e9e8:	mov	x0, x19
   4e9ec:	add	x1, x1, #0xa7f
   4e9f0:	b	4e564 <print_arm_disassembler_options@@Base+0x305c>
   4e9f4:	adrp	x1, 60000 <fields@@Base+0x9650>
   4e9f8:	add	x1, x1, #0xa9e
   4e9fc:	ldur	w2, [x29, #-136]
   4ea00:	blr	x20
   4ea04:	b	4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4ea08:	ldr	w9, [sp, #100]
   4ea0c:	ldr	w8, [sp, #92]
   4ea10:	tbnz	w8, #0, 4ed7c <print_arm_disassembler_options@@Base+0x3874>
   4ea14:	b	4ea4c <print_arm_disassembler_options@@Base+0x3544>
   4ea18:	ldr	w8, [sp, #96]
   4ea1c:	tbz	w8, #0, 4ea4c <print_arm_disassembler_options@@Base+0x3544>
   4ea20:	mov	w9, wzr
   4ea24:	b	4ed7c <print_arm_disassembler_options@@Base+0x3874>
   4ea28:	ldr	w8, [sp, #108]
   4ea2c:	ldr	w9, [sp, #76]
   4ea30:	cmp	w8, #0x2
   4ea34:	ldr	w8, [sp, #104]
   4ea38:	csel	w9, w8, w9, ne  // ne = any
   4ea3c:	b.ne	4ed7c <print_arm_disassembler_options@@Base+0x3874>  // b.any
   4ea40:	ldur	x8, [x29, #-120]
   4ea44:	cmp	w8, #0x3
   4ea48:	b.ne	4ed7c <print_arm_disassembler_options@@Base+0x3874>  // b.any
   4ea4c:	mov	w8, #0x1                   	// #1
   4ea50:	b	4eec0 <print_arm_disassembler_options@@Base+0x39b8>
   4ea54:	ldur	w2, [x29, #-84]
   4ea58:	ldr	w3, [sp, #72]
   4ea5c:	adrp	x1, 63000 <fields@@Base+0xc650>
   4ea60:	add	x1, x1, #0xd42
   4ea64:	blr	x20
   4ea68:	mov	x27, x19
   4ea6c:	mov	x19, x20
   4ea70:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4ea74:	ldr	w8, [x8, #1624]
   4ea78:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4ea7c:	mov	w9, #0x90                  	// #144
   4ea80:	add	x10, x10, #0xa10
   4ea84:	madd	x8, x8, x9, x10
   4ea88:	ldur	x9, [x29, #-64]
   4ea8c:	adrp	x1, 63000 <fields@@Base+0xc650>
   4ea90:	mov	x0, x27
   4ea94:	add	x1, x1, #0xd24
   4ea98:	add	x8, x8, x9, lsl #3
   4ea9c:	ldr	x2, [x8, #16]
   4eaa0:	blr	x19
   4eaa4:	ldp	w23, w24, [x29, #-36]
   4eaa8:	ldur	x21, [x29, #-80]
   4eaac:	mov	x20, x19
   4eab0:	mov	x19, x27
   4eab4:	tbz	w21, #4, 4eae8 <print_arm_disassembler_options@@Base+0x35e0>
   4eab8:	ldr	x8, [sp, #120]
   4eabc:	ldr	w2, [sp, #132]
   4eac0:	adrp	x9, 63000 <fields@@Base+0xc650>
   4eac4:	add	x9, x9, #0xd4e
   4eac8:	cmp	x8, #0x0
   4eacc:	ldur	x8, [x29, #-56]
   4ead0:	mov	x0, x19
   4ead4:	ccmp	w8, #0x2, #0x4, ne  // ne = any
   4ead8:	adrp	x8, 63000 <fields@@Base+0xc650>
   4eadc:	add	x8, x8, #0xd2b
   4eae0:	csel	x1, x9, x8, eq  // eq = none
   4eae4:	blr	x20
   4eae8:	adrp	x1, 60000 <fields@@Base+0x9650>
   4eaec:	mov	x0, x19
   4eaf0:	add	x1, x1, #0xa6e
   4eaf4:	blr	x20
   4eaf8:	ldur	x9, [x29, #-72]
   4eafc:	adrp	x26, 5f000 <fields@@Base+0x8650>
   4eb00:	adrp	x25, 56000 <xexit@@Base+0x21bc>
   4eb04:	add	x26, x26, #0xec6
   4eb08:	cmp	w9, #0xf
   4eb0c:	add	x25, x25, #0x3f7
   4eb10:	b.ne	4ec44 <print_arm_disassembler_options@@Base+0x373c>  // b.any
   4eb14:	b	4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4eb18:	cmp	w3, #0xe
   4eb1c:	b.cs	4eca4 <print_arm_disassembler_options@@Base+0x379c>  // b.hs, b.nlast
   4eb20:	ldr	x26, [sp, #56]
   4eb24:	b	4e6e8 <print_arm_disassembler_options@@Base+0x31e0>
   4eb28:	adrp	x1, 63000 <fields@@Base+0xc650>
   4eb2c:	mov	x0, x19
   4eb30:	add	x1, x1, #0xd8c
   4eb34:	mov	x2, x26
   4eb38:	b	4eb80 <print_arm_disassembler_options@@Base+0x3678>
   4eb3c:	cbz	w8, 4ed24 <print_arm_disassembler_options@@Base+0x381c>
   4eb40:	stur	w26, [x29, #-12]
   4eb44:	adrp	x0, 99000 <aarch64_operands@@Base+0x16d20>
   4eb48:	ldr	x0, [x0, #3864]
   4eb4c:	sub	x1, x29, #0xc
   4eb50:	sub	x2, x29, #0x18
   4eb54:	bl	35d00 <floatformat_to_double@plt>
   4eb58:	ldur	d0, [x29, #-24]
   4eb5c:	adrp	x1, 63000 <fields@@Base+0xc650>
   4eb60:	mov	x0, x19
   4eb64:	add	x1, x1, #0xd9b
   4eb68:	mov	x2, x26
   4eb6c:	blr	x20
   4eb70:	b	4ed44 <print_arm_disassembler_options@@Base+0x383c>
   4eb74:	adrp	x1, 63000 <fields@@Base+0xc650>
   4eb78:	mov	x0, x19
   4eb7c:	add	x1, x1, #0xdba
   4eb80:	mov	x3, x26
   4eb84:	blr	x20
   4eb88:	ldp	w24, w17, [x29, #-32]
   4eb8c:	adrp	x27, 63000 <fields@@Base+0xc650>
   4eb90:	adrp	x26, 5f000 <fields@@Base+0x8650>
   4eb94:	add	x27, x27, #0xd30
   4eb98:	add	x26, x26, #0xec6
   4eb9c:	add	x22, x22, #0x1
   4eba0:	b	4e548 <print_arm_disassembler_options@@Base+0x3040>
   4eba4:	ldr	w8, [sp, #68]
   4eba8:	ldur	w2, [x29, #-84]
   4ebac:	adrp	x1, 63000 <fields@@Base+0xc650>
   4ebb0:	mov	x0, x19
   4ebb4:	add	w3, w8, w28
   4ebb8:	add	x1, x1, #0xd1c
   4ebbc:	blr	x20
   4ebc0:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4ebc4:	ldr	w8, [x8, #1624]
   4ebc8:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4ebcc:	mov	w9, #0x90                  	// #144
   4ebd0:	add	x10, x10, #0xa10
   4ebd4:	madd	x8, x8, x9, x10
   4ebd8:	ldur	x9, [x29, #-64]
   4ebdc:	adrp	x1, 63000 <fields@@Base+0xc650>
   4ebe0:	mov	x0, x19
   4ebe4:	add	x1, x1, #0xd24
   4ebe8:	add	x8, x8, x9, lsl #3
   4ebec:	ldr	x2, [x8, #16]
   4ebf0:	blr	x20
   4ebf4:	ldur	x8, [x29, #-120]
   4ebf8:	cbz	w8, 4ec10 <print_arm_disassembler_options@@Base+0x3708>
   4ebfc:	ldur	w2, [x29, #-140]
   4ec00:	adrp	x1, 63000 <fields@@Base+0xc650>
   4ec04:	mov	x0, x19
   4ec08:	add	x1, x1, #0xd2b
   4ec0c:	blr	x20
   4ec10:	adrp	x1, 60000 <fields@@Base+0x9650>
   4ec14:	mov	x0, x19
   4ec18:	add	x1, x1, #0xa6e
   4ec1c:	blr	x20
   4ec20:	ldp	x21, x9, [x29, #-80]
   4ec24:	ldp	w23, w24, [x29, #-36]
   4ec28:	ldur	w28, [x29, #-108]
   4ec2c:	adrp	x26, 5f000 <fields@@Base+0x8650>
   4ec30:	adrp	x25, 56000 <xexit@@Base+0x21bc>
   4ec34:	cmp	w9, #0xf
   4ec38:	add	x26, x26, #0xec6
   4ec3c:	add	x25, x25, #0x3f7
   4ec40:	b.eq	4ec90 <print_arm_disassembler_options@@Base+0x3788>  // b.none
   4ec44:	cmp	w9, #0xd
   4ec48:	b.ne	4ec60 <print_arm_disassembler_options@@Base+0x3758>  // b.any
   4ec4c:	adrp	x1, 67000 <fields@@Base+0x10650>
   4ec50:	mov	x0, x19
   4ec54:	add	x1, x1, #0xcd2
   4ec58:	blr	x20
   4ec5c:	b	4ec90 <print_arm_disassembler_options@@Base+0x3788>
   4ec60:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4ec64:	ldr	w8, [x8, #1624]
   4ec68:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   4ec6c:	mov	w10, #0x90                  	// #144
   4ec70:	add	x11, x11, #0xa10
   4ec74:	madd	x8, x8, x10, x11
   4ec78:	add	x8, x8, x9, lsl #3
   4ec7c:	ldr	x2, [x8, #16]
   4ec80:	adrp	x1, 68000 <fields@@Base+0x11650>
   4ec84:	mov	x0, x19
   4ec88:	add	x1, x1, #0xac1
   4ec8c:	blr	x20
   4ec90:	ldur	w17, [x29, #-28]
   4ec94:	adrp	x27, 63000 <fields@@Base+0xc650>
   4ec98:	add	x27, x27, #0xd30
   4ec9c:	add	x22, x22, #0x1
   4eca0:	b	4e548 <print_arm_disassembler_options@@Base+0x3040>
   4eca4:	b.ne	4ed54 <print_arm_disassembler_options@@Base+0x384c>  // b.any
   4eca8:	mov	x2, xzr
   4ecac:	cbz	w4, 4eec8 <print_arm_disassembler_options@@Base+0x39c0>
   4ecb0:	ldr	x11, [sp, #48]
   4ecb4:	mov	x26, xzr
   4ecb8:	mov	w8, #0x7                   	// #7
   4ecbc:	mov	w12, #0xff                  	// #255
   4ecc0:	lsr	w9, w11, w8
   4ecc4:	tst	w9, #0x1
   4ecc8:	csel	x9, xzr, x12, eq  // eq = none
   4eccc:	mov	x10, x9
   4ecd0:	cmp	w8, #0x4
   4ecd4:	sub	w8, w8, #0x1
   4ecd8:	bfi	x9, x2, #8, #56
   4ecdc:	bfi	x10, x26, #8, #56
   4ece0:	csel	x2, x2, x9, cc  // cc = lo, ul, last
   4ece4:	csel	x26, x10, x26, cc  // cc = lo, ul, last
   4ece8:	cmn	w8, #0x1
   4ecec:	b.ne	4ecc0 <print_arm_disassembler_options@@Base+0x37b8>  // b.any
   4ecf0:	mov	w8, wzr
   4ecf4:	mov	w9, #0x7                   	// #7
   4ecf8:	b	4e990 <print_arm_disassembler_options@@Base+0x3488>
   4ecfc:	ldr	w8, [sp, #108]
   4ed00:	cbz	w8, 4ed70 <print_arm_disassembler_options@@Base+0x3868>
   4ed04:	ldp	w9, w8, [sp, #40]
   4ed08:	cmp	w9, w8
   4ed0c:	mov	w8, w9
   4ed10:	ldr	w9, [sp, #36]
   4ed14:	csel	w9, w9, wzr, eq  // eq = none
   4ed18:	b.eq	4ed74 <print_arm_disassembler_options@@Base+0x386c>  // b.none
   4ed1c:	cbnz	w8, 4e65c <print_arm_disassembler_options@@Base+0x3154>
   4ed20:	b	4ed74 <print_arm_disassembler_options@@Base+0x386c>
   4ed24:	orr	x8, x26, #0xffffffff00000000
   4ed28:	cmp	w26, #0x0
   4ed2c:	adrp	x1, 63000 <fields@@Base+0xc650>
   4ed30:	csel	x2, x8, x26, lt  // lt = tstop
   4ed34:	mov	x0, x19
   4ed38:	add	x1, x1, #0xdab
   4ed3c:	mov	x3, x26
   4ed40:	blr	x20
   4ed44:	ldp	w24, w17, [x29, #-32]
   4ed48:	adrp	x26, 5f000 <fields@@Base+0x8650>
   4ed4c:	add	x26, x26, #0xec6
   4ed50:	b	4ec94 <print_arm_disassembler_options@@Base+0x378c>
   4ed54:	cbz	w4, 4eed8 <print_arm_disassembler_options@@Base+0x39d0>
   4ed58:	adrp	x1, 63000 <fields@@Base+0xc650>
   4ed5c:	mov	x0, x19
   4ed60:	add	x1, x1, #0xd5f
   4ed64:	ldr	x2, [sp, #48]
   4ed68:	blr	x20
   4ed6c:	b	4e538 <print_arm_disassembler_options@@Base+0x3030>
   4ed70:	mov	w9, wzr
   4ed74:	mov	w8, wzr
   4ed78:	cbnz	wzr, 4eec0 <print_arm_disassembler_options@@Base+0x39b8>
   4ed7c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4ed80:	mov	x0, x19
   4ed84:	add	x1, x1, #0x9d9
   4ed88:	str	x22, [sp, #8]
   4ed8c:	str	w9, [sp, #20]
   4ed90:	mov	w26, w17
   4ed94:	blr	x20
   4ed98:	ldur	w28, [x29, #-84]
   4ed9c:	adrp	x21, 56000 <xexit@@Base+0x21bc>
   4eda0:	mov	x22, x20
   4eda4:	mov	w20, w23
   4eda8:	mov	w23, wzr
   4edac:	add	x21, x21, #0x414
   4edb0:	cmp	w23, #0x0
   4edb4:	csel	x2, x25, x21, eq  // eq = none
   4edb8:	mov	x0, x19
   4edbc:	mov	x1, x27
   4edc0:	mov	w3, w28
   4edc4:	mov	w4, w24
   4edc8:	blr	x22
   4edcc:	add	w23, w23, #0x1
   4edd0:	cmp	w20, w23
   4edd4:	add	w28, w28, w26
   4edd8:	b.ne	4edb0 <print_arm_disassembler_options@@Base+0x38a8>  // b.any
   4eddc:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4ede0:	ldr	w8, [x8, #1624]
   4ede4:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   4ede8:	mov	w9, #0x90                  	// #144
   4edec:	add	x10, x10, #0xa10
   4edf0:	madd	x8, x8, x9, x10
   4edf4:	ldur	x9, [x29, #-64]
   4edf8:	adrp	x1, 63000 <fields@@Base+0xc650>
   4edfc:	mov	x0, x19
   4ee00:	add	x1, x1, #0xd24
   4ee04:	add	x8, x8, x9, lsl #3
   4ee08:	ldr	x2, [x8, #16]
   4ee0c:	blr	x22
   4ee10:	ldr	w2, [sp, #20]
   4ee14:	mov	x20, x22
   4ee18:	cbz	w2, 4ee2c <print_arm_disassembler_options@@Base+0x3924>
   4ee1c:	adrp	x1, 63000 <fields@@Base+0xc650>
   4ee20:	mov	x0, x19
   4ee24:	add	x1, x1, #0xd2b
   4ee28:	blr	x20
   4ee2c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4ee30:	mov	x0, x19
   4ee34:	add	x1, x1, #0xa6e
   4ee38:	blr	x20
   4ee3c:	ldp	x21, x9, [x29, #-80]
   4ee40:	ldp	w23, w24, [x29, #-36]
   4ee44:	ldur	w28, [x29, #-108]
   4ee48:	ldr	x22, [sp, #8]
   4ee4c:	adrp	x26, 5f000 <fields@@Base+0x8650>
   4ee50:	adrp	x25, 56000 <xexit@@Base+0x21bc>
   4ee54:	cmp	w9, #0xf
   4ee58:	add	x26, x26, #0xec6
   4ee5c:	add	x25, x25, #0x3f7
   4ee60:	b.eq	4eeb0 <print_arm_disassembler_options@@Base+0x39a8>  // b.none
   4ee64:	cmp	w9, #0xd
   4ee68:	b.ne	4ee80 <print_arm_disassembler_options@@Base+0x3978>  // b.any
   4ee6c:	adrp	x1, 67000 <fields@@Base+0x10650>
   4ee70:	mov	x0, x19
   4ee74:	add	x1, x1, #0xcd2
   4ee78:	blr	x20
   4ee7c:	b	4eeb0 <print_arm_disassembler_options@@Base+0x39a8>
   4ee80:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4ee84:	ldr	w8, [x8, #1624]
   4ee88:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   4ee8c:	mov	w10, #0x90                  	// #144
   4ee90:	add	x11, x11, #0xa10
   4ee94:	madd	x8, x8, x10, x11
   4ee98:	add	x8, x8, x9, lsl #3
   4ee9c:	ldr	x2, [x8, #16]
   4eea0:	adrp	x1, 68000 <fields@@Base+0x11650>
   4eea4:	mov	x0, x19
   4eea8:	add	x1, x1, #0xac1
   4eeac:	blr	x20
   4eeb0:	ldur	w17, [x29, #-28]
   4eeb4:	adrp	x27, 63000 <fields@@Base+0xc650>
   4eeb8:	mov	w8, wzr
   4eebc:	add	x27, x27, #0xd30
   4eec0:	cbz	w8, 4ec9c <print_arm_disassembler_options@@Base+0x3794>
   4eec4:	b	4ef78 <print_arm_disassembler_options@@Base+0x3a70>
   4eec8:	ldr	x26, [sp, #48]
   4eecc:	mov	w9, wzr
   4eed0:	mov	w8, wzr
   4eed4:	b	4e990 <print_arm_disassembler_options@@Base+0x3488>
   4eed8:	ldr	x26, [sp, #24]
   4eedc:	mov	x2, xzr
   4eee0:	mov	w8, #0x1                   	// #1
   4eee4:	b	4e6f0 <print_arm_disassembler_options@@Base+0x31e8>
   4eee8:	ldur	x2, [x29, #-96]
   4eeec:	add	x8, x2, #0x10
   4eef0:	cmp	x8, #0x31
   4eef4:	b.cc	4ef08 <print_arm_disassembler_options@@Base+0x3a00>  // b.lo, b.ul, b.last
   4eef8:	adrp	x1, 60000 <fields@@Base+0x9650>
   4eefc:	add	x1, x1, #0xa3e
   4ef00:	mov	x0, x19
   4ef04:	blr	x20
   4ef08:	ldur	w8, [x29, #-40]
   4ef0c:	cbz	w8, 4ef20 <print_arm_disassembler_options@@Base+0x3a18>
   4ef10:	adrp	x1, 69000 <fields@@Base+0x12650>
   4ef14:	add	x1, x1, #0x36
   4ef18:	mov	x0, x19
   4ef1c:	blr	x20
   4ef20:	mov	w0, #0x1                   	// #1
   4ef24:	b	4ef7c <print_arm_disassembler_options@@Base+0x3a74>
   4ef28:	and	w8, w21, #0xff000000
   4ef2c:	mov	w9, #0xfe000000            	// #-33554432
   4ef30:	cmp	w8, w9
   4ef34:	b.eq	4e260 <print_arm_disassembler_options@@Base+0x2d58>  // b.none
   4ef38:	mov	w9, #0xfc000000            	// #-67108864
   4ef3c:	cmp	w8, w9
   4ef40:	b.eq	4e260 <print_arm_disassembler_options@@Base+0x2d58>  // b.none
   4ef44:	mov	w9, #0xf9000000            	// #-117440512
   4ef48:	cmp	w8, w9
   4ef4c:	b.ne	4ef5c <print_arm_disassembler_options@@Base+0x3a54>  // b.any
   4ef50:	mov	w8, #0xd000000             	// #218103808
   4ef54:	eor	x21, x21, x8
   4ef58:	b	4e260 <print_arm_disassembler_options@@Base+0x2d58>
   4ef5c:	mov	w8, #0xf5f                 	// #3935
   4ef60:	movk	w8, #0xff91, lsl #16
   4ef64:	mov	w9, #0xb10                 	// #2832
   4ef68:	and	x8, x21, x8
   4ef6c:	movk	w9, #0xee80, lsl #16
   4ef70:	cmp	x8, x9
   4ef74:	b.eq	4e260 <print_arm_disassembler_options@@Base+0x2d58>  // b.none
   4ef78:	mov	w0, wzr
   4ef7c:	ldp	x20, x19, [sp, #368]
   4ef80:	ldp	x22, x21, [sp, #352]
   4ef84:	ldp	x24, x23, [sp, #336]
   4ef88:	ldp	x26, x25, [sp, #320]
   4ef8c:	ldp	x28, x27, [sp, #304]
   4ef90:	ldp	x29, x30, [sp, #288]
   4ef94:	add	sp, sp, #0x180
   4ef98:	ret
   4ef9c:	bl	35aa0 <abort@plt>
   4efa0:	stp	x29, x30, [sp, #-16]!
   4efa4:	mov	w4, w3
   4efa8:	mov	x3, x2
   4efac:	mov	x2, x1
   4efb0:	mov	x1, x0
   4efb4:	adrp	x0, 92000 <aarch64_operands@@Base+0xfd20>
   4efb8:	add	x0, x0, #0x250
   4efbc:	mov	x29, sp
   4efc0:	bl	4f6a8 <print_arm_disassembler_options@@Base+0x41a0>
   4efc4:	ldp	x29, x30, [sp], #16
   4efc8:	ret
   4efcc:	stp	x29, x30, [sp, #-64]!
   4efd0:	stp	x24, x23, [sp, #16]
   4efd4:	stp	x22, x21, [sp, #32]
   4efd8:	stp	x20, x19, [sp, #48]
   4efdc:	ldp	x19, x20, [x1]
   4efe0:	mov	w8, #0x20f0000             	// #34537472
   4efe4:	and	x8, x2, x8
   4efe8:	mov	x21, x2
   4efec:	cmp	x8, #0xf0, lsl #12
   4eff0:	mov	x29, sp
   4eff4:	b.ne	4f04c <print_arm_disassembler_options@@Base+0x3b44>  // b.any
   4eff8:	mov	x22, x1
   4effc:	adrp	x1, 69000 <fields@@Base+0x12650>
   4f000:	mov	x23, x0
   4f004:	add	x1, x1, #0x49
   4f008:	mov	x0, x20
   4f00c:	and	x24, x21, #0xfff
   4f010:	blr	x19
   4f014:	tbnz	w21, #24, 4f0bc <print_arm_disassembler_options@@Base+0x3bb4>
   4f018:	adrp	x8, 56000 <xexit@@Base+0x21bc>
   4f01c:	adrp	x9, 60000 <fields@@Base+0x9650>
   4f020:	add	x8, x8, #0x3f7
   4f024:	add	x9, x9, #0x94c
   4f028:	tst	x21, #0x800000
   4f02c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4f030:	csel	x2, x9, x8, eq  // eq = none
   4f034:	add	x1, x1, #0x9c8
   4f038:	mov	x0, x20
   4f03c:	mov	w3, w24
   4f040:	blr	x19
   4f044:	add	x21, x23, #0x8
   4f048:	b	4f138 <print_arm_disassembler_options@@Base+0x3c30>
   4f04c:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4f050:	ldr	w8, [x8, #1624]
   4f054:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   4f058:	mov	w10, #0x90                  	// #144
   4f05c:	add	x11, x11, #0xa10
   4f060:	ubfx	x9, x21, #16, #4
   4f064:	madd	x8, x8, x10, x11
   4f068:	add	x8, x8, x9, lsl #3
   4f06c:	ldr	x2, [x8, #16]
   4f070:	adrp	x1, 63000 <fields@@Base+0xc650>
   4f074:	add	x1, x1, #0xd27
   4f078:	mov	x0, x20
   4f07c:	blr	x19
   4f080:	tbnz	w21, #24, 4f160 <print_arm_disassembler_options@@Base+0x3c58>
   4f084:	tbnz	w21, #25, 4f1b0 <print_arm_disassembler_options@@Base+0x3ca8>
   4f088:	adrp	x8, 56000 <xexit@@Base+0x21bc>
   4f08c:	adrp	x9, 60000 <fields@@Base+0x9650>
   4f090:	and	x22, x21, #0xfff
   4f094:	add	x8, x8, #0x3f7
   4f098:	add	x9, x9, #0x94c
   4f09c:	tst	x21, #0x800000
   4f0a0:	adrp	x1, 60000 <fields@@Base+0x9650>
   4f0a4:	csel	x2, x9, x8, eq  // eq = none
   4f0a8:	add	x1, x1, #0x9c8
   4f0ac:	mov	x0, x20
   4f0b0:	mov	w3, w22
   4f0b4:	blr	x19
   4f0b8:	b	4f24c <print_arm_disassembler_options@@Base+0x3d44>
   4f0bc:	mov	w8, #0xfff                 	// #4095
   4f0c0:	movk	w8, #0x80, lsl #16
   4f0c4:	and	x8, x21, x8
   4f0c8:	cmp	x8, #0x800, lsl #12
   4f0cc:	b.ne	4f0d4 <print_arm_disassembler_options@@Base+0x3bcc>  // b.any
   4f0d0:	tbz	w21, #21, 4f100 <print_arm_disassembler_options@@Base+0x3bf8>
   4f0d4:	adrp	x8, 56000 <xexit@@Base+0x21bc>
   4f0d8:	adrp	x9, 60000 <fields@@Base+0x9650>
   4f0dc:	add	x8, x8, #0x3f7
   4f0e0:	add	x9, x9, #0x94c
   4f0e4:	tst	x21, #0x800000
   4f0e8:	adrp	x1, 60000 <fields@@Base+0x9650>
   4f0ec:	csel	x2, x9, x8, eq  // eq = none
   4f0f0:	add	x1, x1, #0x9c9
   4f0f4:	mov	x0, x20
   4f0f8:	mov	w3, w24
   4f0fc:	blr	x19
   4f100:	tst	x21, #0x800000
   4f104:	adrp	x8, 56000 <xexit@@Base+0x21bc>
   4f108:	adrp	x9, 67000 <fields@@Base+0x10650>
   4f10c:	add	x8, x8, #0x3f7
   4f110:	add	x9, x9, #0xcd2
   4f114:	cneg	x10, x24, eq  // eq = none
   4f118:	tst	x21, #0x200000
   4f11c:	adrp	x1, 60000 <fields@@Base+0x9650>
   4f120:	add	x10, x23, x10
   4f124:	csel	x2, x9, x8, ne  // ne = any
   4f128:	add	x1, x1, #0x9e8
   4f12c:	mov	x0, x20
   4f130:	add	x21, x10, #0x8
   4f134:	blr	x19
   4f138:	adrp	x1, 60000 <fields@@Base+0x9650>
   4f13c:	add	x1, x1, #0x9c1
   4f140:	mov	x0, x20
   4f144:	blr	x19
   4f148:	ldr	x8, [x22, #120]
   4f14c:	mov	x0, x21
   4f150:	mov	x1, x22
   4f154:	blr	x8
   4f158:	mov	x0, xzr
   4f15c:	b	4f254 <print_arm_disassembler_options@@Base+0x3d4c>
   4f160:	adrp	x23, 56000 <xexit@@Base+0x21bc>
   4f164:	add	x23, x23, #0x3f7
   4f168:	tbnz	w21, #25, 4f1f4 <print_arm_disassembler_options@@Base+0x3cec>
   4f16c:	mov	w8, #0xfff                 	// #4095
   4f170:	movk	w8, #0x80, lsl #16
   4f174:	orr	x8, x8, #0x200000
   4f178:	and	x8, x21, x8
   4f17c:	cmp	x8, #0x800, lsl #12
   4f180:	b.eq	4f228 <print_arm_disassembler_options@@Base+0x3d20>  // b.none
   4f184:	adrp	x8, 60000 <fields@@Base+0x9650>
   4f188:	and	x22, x21, #0xfff
   4f18c:	add	x8, x8, #0x94c
   4f190:	tst	x21, #0x800000
   4f194:	adrp	x1, 60000 <fields@@Base+0x9650>
   4f198:	csel	x2, x8, x23, eq  // eq = none
   4f19c:	add	x1, x1, #0x9c9
   4f1a0:	mov	x0, x20
   4f1a4:	mov	w3, w22
   4f1a8:	blr	x19
   4f1ac:	b	4f22c <print_arm_disassembler_options@@Base+0x3d24>
   4f1b0:	adrp	x8, 56000 <xexit@@Base+0x21bc>
   4f1b4:	adrp	x9, 60000 <fields@@Base+0x9650>
   4f1b8:	add	x8, x8, #0x3f7
   4f1bc:	add	x9, x9, #0x94c
   4f1c0:	tst	x21, #0x800000
   4f1c4:	adrp	x1, 69000 <fields@@Base+0x12650>
   4f1c8:	csel	x2, x9, x8, eq  // eq = none
   4f1cc:	add	x1, x1, #0x4d
   4f1d0:	mov	x0, x20
   4f1d4:	blr	x19
   4f1d8:	mov	w3, #0x1                   	// #1
   4f1dc:	mov	x0, x21
   4f1e0:	mov	x1, x19
   4f1e4:	mov	x2, x20
   4f1e8:	bl	4f268 <print_arm_disassembler_options@@Base+0x3d60>
   4f1ec:	mov	x22, xzr
   4f1f0:	b	4f24c <print_arm_disassembler_options@@Base+0x3d44>
   4f1f4:	adrp	x8, 60000 <fields@@Base+0x9650>
   4f1f8:	add	x8, x8, #0x94c
   4f1fc:	tst	x21, #0x800000
   4f200:	adrp	x1, 68000 <fields@@Base+0x11650>
   4f204:	csel	x2, x8, x23, eq  // eq = none
   4f208:	add	x1, x1, #0xac1
   4f20c:	mov	x0, x20
   4f210:	blr	x19
   4f214:	mov	w3, #0x1                   	// #1
   4f218:	mov	x0, x21
   4f21c:	mov	x1, x19
   4f220:	mov	x2, x20
   4f224:	bl	4f268 <print_arm_disassembler_options@@Base+0x3d60>
   4f228:	mov	x22, xzr
   4f22c:	adrp	x8, 67000 <fields@@Base+0x10650>
   4f230:	add	x8, x8, #0xcd2
   4f234:	tst	x21, #0x200000
   4f238:	adrp	x1, 60000 <fields@@Base+0x9650>
   4f23c:	csel	x2, x23, x8, eq  // eq = none
   4f240:	add	x1, x1, #0x9e8
   4f244:	mov	x0, x20
   4f248:	blr	x19
   4f24c:	tst	x21, #0x800000
   4f250:	cneg	x0, x22, eq  // eq = none
   4f254:	ldp	x20, x19, [sp, #48]
   4f258:	ldp	x22, x21, [sp, #32]
   4f25c:	ldp	x24, x23, [sp, #16]
   4f260:	ldp	x29, x30, [sp], #64
   4f264:	ret
   4f268:	stp	x29, x30, [sp, #-64]!
   4f26c:	stp	x24, x23, [sp, #16]
   4f270:	adrp	x24, f0000 <aarch64_opcode_table@@Base+0x55598>
   4f274:	ldr	w8, [x24, #1624]
   4f278:	adrp	x23, 84000 <aarch64_operands@@Base+0x1d20>
   4f27c:	mov	w10, #0x90                  	// #144
   4f280:	add	x23, x23, #0xa10
   4f284:	and	x9, x0, #0xf
   4f288:	madd	x8, x8, x10, x23
   4f28c:	add	x8, x8, x9, lsl #3
   4f290:	stp	x20, x19, [sp, #48]
   4f294:	mov	x20, x2
   4f298:	ldr	x2, [x8, #16]
   4f29c:	mov	x19, x1
   4f2a0:	adrp	x1, 69000 <fields@@Base+0x12650>
   4f2a4:	stp	x22, x21, [sp, #32]
   4f2a8:	mov	x22, x0
   4f2ac:	add	x1, x1, #0x199
   4f2b0:	mov	x0, x20
   4f2b4:	mov	x29, sp
   4f2b8:	mov	w21, w3
   4f2bc:	blr	x19
   4f2c0:	tst	x22, #0xff0
   4f2c4:	b.eq	4f3b0 <print_arm_disassembler_options@@Base+0x3ea8>  // b.none
   4f2c8:	tbnz	w22, #4, 4f2fc <print_arm_disassembler_options@@Base+0x3df4>
   4f2cc:	ubfx	w3, w22, #7, #5
   4f2d0:	ubfx	w8, w22, #5, #2
   4f2d4:	cbz	w3, 4f34c <print_arm_disassembler_options@@Base+0x3e44>
   4f2d8:	cbz	w21, 4f39c <print_arm_disassembler_options@@Base+0x3e94>
   4f2dc:	adrp	x9, 92000 <aarch64_operands@@Base+0xfd20>
   4f2e0:	add	x9, x9, #0x5d0
   4f2e4:	ldr	x2, [x9, w8, uxtw #3]
   4f2e8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4f2ec:	add	x1, x1, #0x5f
   4f2f0:	mov	x0, x20
   4f2f4:	blr	x19
   4f2f8:	b	4f3b0 <print_arm_disassembler_options@@Base+0x3ea8>
   4f2fc:	tbnz	w22, #7, 4f340 <print_arm_disassembler_options@@Base+0x3e38>
   4f300:	cbz	w21, 4f368 <print_arm_disassembler_options@@Base+0x3e60>
   4f304:	ldr	w10, [x24, #1624]
   4f308:	adrp	x9, 92000 <aarch64_operands@@Base+0xfd20>
   4f30c:	ubfx	x8, x22, #5, #2
   4f310:	add	x9, x9, #0x5d0
   4f314:	ldr	x2, [x9, x8, lsl #3]
   4f318:	mov	w9, #0x90                  	// #144
   4f31c:	ubfx	x8, x22, #8, #4
   4f320:	madd	x9, x10, x9, x23
   4f324:	add	x8, x9, x8, lsl #3
   4f328:	ldr	x3, [x8, #16]
   4f32c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4f330:	add	x1, x1, #0x85
   4f334:	mov	x0, x20
   4f338:	blr	x19
   4f33c:	b	4f3b0 <print_arm_disassembler_options@@Base+0x3ea8>
   4f340:	adrp	x1, 69000 <fields@@Base+0x12650>
   4f344:	add	x1, x1, #0x68
   4f348:	b	4f35c <print_arm_disassembler_options@@Base+0x3e54>
   4f34c:	cmp	w8, #0x3
   4f350:	b.ne	4f394 <print_arm_disassembler_options@@Base+0x3e8c>  // b.any
   4f354:	adrp	x1, 69000 <fields@@Base+0x12650>
   4f358:	add	x1, x1, #0x59
   4f35c:	mov	x0, x20
   4f360:	blr	x19
   4f364:	b	4f3b0 <print_arm_disassembler_options@@Base+0x3ea8>
   4f368:	ldr	w8, [x24, #1624]
   4f36c:	mov	w10, #0x90                  	// #144
   4f370:	ubfx	x9, x22, #8, #4
   4f374:	adrp	x1, 68000 <fields@@Base+0x11650>
   4f378:	madd	x8, x8, x10, x23
   4f37c:	add	x8, x8, x9, lsl #3
   4f380:	ldr	x2, [x8, #16]
   4f384:	add	x1, x1, #0xac1
   4f388:	mov	x0, x20
   4f38c:	blr	x19
   4f390:	b	4f3b0 <print_arm_disassembler_options@@Base+0x3ea8>
   4f394:	mov	w3, #0x20                  	// #32
   4f398:	cbnz	w21, 4f2dc <print_arm_disassembler_options@@Base+0x3dd4>
   4f39c:	adrp	x1, 57000 <fields@@Base+0x650>
   4f3a0:	add	x1, x1, #0x654
   4f3a4:	mov	x0, x20
   4f3a8:	mov	w2, w3
   4f3ac:	blr	x19
   4f3b0:	ldp	x20, x19, [sp, #48]
   4f3b4:	ldp	x22, x21, [sp, #32]
   4f3b8:	ldp	x24, x23, [sp, #16]
   4f3bc:	ldp	x29, x30, [sp], #64
   4f3c0:	ret
   4f3c4:	sub	w8, w0, #0xf
   4f3c8:	cmp	w8, #0x6f
   4f3cc:	b.hi	4f3fc <print_arm_disassembler_options@@Base+0x3ef4>  // b.pmore
   4f3d0:	adrp	x9, 60000 <fields@@Base+0x9650>
   4f3d4:	add	x9, x9, #0x14
   4f3d8:	adr	x10, 4f3f0 <print_arm_disassembler_options@@Base+0x3ee8>
   4f3dc:	ldrb	w11, [x9, x8]
   4f3e0:	add	x10, x10, x11, lsl #2
   4f3e4:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f3e8:	add	x0, x0, #0x8d
   4f3ec:	br	x10
   4f3f0:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f3f4:	add	x0, x0, #0x92
   4f3f8:	ret
   4f3fc:	mov	x0, xzr
   4f400:	ret
   4f404:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f408:	add	x0, x0, #0x99
   4f40c:	ret
   4f410:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f414:	add	x0, x0, #0xa0
   4f418:	ret
   4f41c:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f420:	add	x0, x0, #0xa8
   4f424:	ret
   4f428:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f42c:	add	x0, x0, #0xb0
   4f430:	ret
   4f434:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f438:	add	x0, x0, #0xb8
   4f43c:	ret
   4f440:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f444:	add	x0, x0, #0xbf
   4f448:	ret
   4f44c:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f450:	add	x0, x0, #0xc6
   4f454:	ret
   4f458:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f45c:	add	x0, x0, #0xcd
   4f460:	ret
   4f464:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f468:	add	x0, x0, #0xd4
   4f46c:	ret
   4f470:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f474:	add	x0, x0, #0xdc
   4f478:	ret
   4f47c:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f480:	add	x0, x0, #0xe4
   4f484:	ret
   4f488:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f48c:	add	x0, x0, #0xec
   4f490:	ret
   4f494:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f498:	add	x0, x0, #0xf3
   4f49c:	ret
   4f4a0:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f4a4:	add	x0, x0, #0xfa
   4f4a8:	ret
   4f4ac:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f4b0:	add	x0, x0, #0x101
   4f4b4:	ret
   4f4b8:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f4bc:	add	x0, x0, #0x108
   4f4c0:	ret
   4f4c4:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f4c8:	add	x0, x0, #0x10f
   4f4cc:	ret
   4f4d0:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f4d4:	add	x0, x0, #0x116
   4f4d8:	ret
   4f4dc:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f4e0:	add	x0, x0, #0x11d
   4f4e4:	ret
   4f4e8:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f4ec:	add	x0, x0, #0x124
   4f4f0:	ret
   4f4f4:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f4f8:	add	x0, x0, #0x12b
   4f4fc:	ret
   4f500:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f504:	add	x0, x0, #0x132
   4f508:	ret
   4f50c:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f510:	add	x0, x0, #0x139
   4f514:	ret
   4f518:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f51c:	add	x0, x0, #0x140
   4f520:	ret
   4f524:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f528:	add	x0, x0, #0x148
   4f52c:	ret
   4f530:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f534:	add	x0, x0, #0x14f
   4f538:	ret
   4f53c:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f540:	add	x0, x0, #0x154
   4f544:	ret
   4f548:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f54c:	add	x0, x0, #0x15d
   4f550:	ret
   4f554:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f558:	add	x0, x0, #0x166
   4f55c:	ret
   4f560:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f564:	add	x0, x0, #0x16f
   4f568:	ret
   4f56c:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f570:	add	x0, x0, #0x178
   4f574:	ret
   4f578:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f57c:	add	x0, x0, #0x181
   4f580:	ret
   4f584:	adrp	x0, 69000 <fields@@Base+0x12650>
   4f588:	add	x0, x0, #0x18a
   4f58c:	ret
   4f590:	and	x8, x0, #0xf
   4f594:	sub	x8, x8, #0x1
   4f598:	cmp	w8, #0xe
   4f59c:	b.hi	4f5b0 <print_arm_disassembler_options@@Base+0x40a8>  // b.pmore
   4f5a0:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   4f5a4:	add	x9, x9, #0x5a8
   4f5a8:	ldr	x0, [x9, x8, lsl #3]
   4f5ac:	ret
   4f5b0:	mov	x0, xzr
   4f5b4:	ret
   4f5b8:	stp	x29, x30, [sp, #-16]!
   4f5bc:	mov	x10, xzr
   4f5c0:	mov	w9, wzr
   4f5c4:	mov	w11, #0xa                   	// #10
   4f5c8:	mov	w12, #0x2                   	// #2
   4f5cc:	mov	x29, sp
   4f5d0:	ldrb	w8, [x0]
   4f5d4:	sub	w13, w8, #0x30
   4f5d8:	cmp	w13, #0x9
   4f5dc:	b.hi	4f640 <print_arm_disassembler_options@@Base+0x4138>  // b.pmore
   4f5e0:	mov	w13, wzr
   4f5e4:	mul	w13, w13, w11
   4f5e8:	add	w13, w13, w8, uxtb
   4f5ec:	ldrb	w8, [x0, #1]!
   4f5f0:	sub	w13, w13, #0x30
   4f5f4:	sub	w14, w8, #0x30
   4f5f8:	cmp	w14, #0xa
   4f5fc:	b.cc	4f5e4 <print_arm_disassembler_options@@Base+0x40dc>  // b.lo, b.ul, b.last
   4f600:	cmp	w8, #0x2d
   4f604:	b.ne	4f64c <print_arm_disassembler_options@@Base+0x4144>  // b.any
   4f608:	ldrb	w14, [x0, #1]!
   4f60c:	mov	w15, wzr
   4f610:	sub	w8, w14, #0x30
   4f614:	cmp	w8, #0x9
   4f618:	mov	x8, x0
   4f61c:	b.hi	4f654 <print_arm_disassembler_options@@Base+0x414c>  // b.pmore
   4f620:	mul	w15, w15, w11
   4f624:	add	w15, w15, w14, uxtb
   4f628:	ldrb	w14, [x8, #1]!
   4f62c:	sub	w15, w15, #0x30
   4f630:	sub	w16, w14, #0x30
   4f634:	cmp	w16, #0xa
   4f638:	b.cc	4f620 <print_arm_disassembler_options@@Base+0x4118>  // b.lo, b.ul, b.last
   4f63c:	b	4f654 <print_arm_disassembler_options@@Base+0x414c>
   4f640:	mov	w13, wzr
   4f644:	cmp	w8, #0x2d
   4f648:	b.eq	4f608 <print_arm_disassembler_options@@Base+0x4100>  // b.none
   4f64c:	mov	w15, w13
   4f650:	mov	x8, x0
   4f654:	subs	w14, w15, w13
   4f658:	b.mi	4f6a4 <print_arm_disassembler_options@@Base+0x419c>  // b.first
   4f65c:	mov	x0, x8
   4f660:	lsl	x15, x12, x14
   4f664:	ldrb	w16, [x0], #1
   4f668:	lsr	x13, x1, x13
   4f66c:	sub	x15, x15, #0x1
   4f670:	and	x13, x15, x13
   4f674:	lsl	x13, x13, x9
   4f678:	add	w9, w9, w14
   4f67c:	orr	x10, x13, x10
   4f680:	cmp	w16, #0x2c
   4f684:	add	w9, w9, #0x1
   4f688:	b.eq	4f5d0 <print_arm_disassembler_options@@Base+0x40c8>  // b.none
   4f68c:	str	x10, [x2]
   4f690:	cbz	x3, 4f698 <print_arm_disassembler_options@@Base+0x4190>
   4f694:	str	w9, [x3]
   4f698:	mov	x0, x8
   4f69c:	ldp	x29, x30, [sp], #16
   4f6a0:	ret
   4f6a4:	bl	35aa0 <abort@plt>
   4f6a8:	sub	sp, sp, #0x1d0
   4f6ac:	stp	x29, x30, [sp, #368]
   4f6b0:	stp	x28, x27, [sp, #384]
   4f6b4:	stp	x26, x25, [sp, #400]
   4f6b8:	stp	x24, x23, [sp, #416]
   4f6bc:	stp	x22, x21, [sp, #432]
   4f6c0:	stp	x20, x19, [sp, #448]
   4f6c4:	add	x29, sp, #0x170
   4f6c8:	ldp	x27, x22, [x2]
   4f6cc:	stur	xzr, [x29, #-16]
   4f6d0:	mov	x24, x0
   4f6d4:	stur	x2, [x29, #-152]
   4f6d8:	ldr	x21, [x2, #96]
   4f6dc:	ldr	x8, [x24, #48]!
   4f6e0:	cbz	x8, 509d0 <print_arm_disassembler_options@@Base+0x54c8>
   4f6e4:	mov	x20, x3
   4f6e8:	and	w15, w20, #0xf
   4f6ec:	ubfx	w28, w20, #5, #1
   4f6f0:	ubfx	w12, w20, #8, #4
   4f6f4:	lsr	x8, x3, #4
   4f6f8:	bfi	w28, w15, #1, #4
   4f6fc:	subs	w9, w12, #0x9
   4f700:	and	x8, x8, #0x10
   4f704:	str	w28, [sp, #112]
   4f708:	mov	w28, #0x1                   	// #1
   4f70c:	cinc	x28, x28, ne  // ne = any
   4f710:	cmp	w9, #0x3
   4f714:	bfxil	x8, x20, #0, #4
   4f718:	mov	x23, x0
   4f71c:	mov	w0, #0x20                  	// #32
   4f720:	ubfx	x11, x3, #22, #1
   4f724:	stur	w9, [x29, #-144]
   4f728:	cset	w9, cc  // cc = lo, ul, last
   4f72c:	cmp	x8, #0x0
   4f730:	and	x18, x3, #0xf
   4f734:	ubfx	w10, w20, #12, #4
   4f738:	mov	w2, #0x64                  	// #100
   4f73c:	mov	w3, #0x73                  	// #115
   4f740:	lsr	x16, x20, #1
   4f744:	mov	w26, w11
   4f748:	csel	x8, x0, x8, eq  // eq = none
   4f74c:	tst	x20, #0x100
   4f750:	mov	w17, #0xf                   	// #15
   4f754:	mov	w13, #0x1f                  	// #31
   4f758:	and	w15, w16, #0x70
   4f75c:	bfi	w26, w10, #1, #4
   4f760:	bfi	w10, w11, #4, #1
   4f764:	stur	w9, [x29, #-136]
   4f768:	stp	x8, x18, [x29, #-168]
   4f76c:	mov	w8, #0x4                   	// #4
   4f770:	csel	w9, w3, w2, eq  // eq = none
   4f774:	mov	w19, w4
   4f778:	mov	w4, #0x2d                  	// #45
   4f77c:	mov	w14, #0x2b                  	// #43
   4f780:	adrp	x6, 56000 <xexit@@Base+0x21bc>
   4f784:	adrp	x7, 60000 <fields@@Base+0x9650>
   4f788:	orr	w11, w15, w18
   4f78c:	csinc	w8, w8, wzr, ne  // ne = any
   4f790:	csel	w15, w26, w10, eq  // eq = none
   4f794:	str	w9, [sp, #88]
   4f798:	csel	w9, w13, w17, eq  // eq = none
   4f79c:	tst	x20, #0x800000
   4f7a0:	and	w5, w20, #0xff
   4f7a4:	add	x6, x6, #0x3f7
   4f7a8:	add	x7, x7, #0x94c
   4f7ac:	str	w9, [sp, #20]
   4f7b0:	csel	w9, w14, w4, ne  // ne = any
   4f7b4:	adrp	x25, 67000 <fields@@Base+0x10650>
   4f7b8:	str	w9, [sp, #116]
   4f7bc:	mul	w8, w8, w5
   4f7c0:	csel	x9, x7, x6, eq  // eq = none
   4f7c4:	add	x25, x25, #0xcd2
   4f7c8:	stp	x9, x8, [sp, #72]
   4f7cc:	cneg	x8, x8, eq  // eq = none
   4f7d0:	tst	x20, #0x200000
   4f7d4:	mov	w30, #0x10                  	// #16
   4f7d8:	stur	x8, [x29, #-176]
   4f7dc:	csel	x8, x6, x25, eq  // eq = none
   4f7e0:	tst	x20, #0x80
   4f7e4:	str	x8, [sp, #120]
   4f7e8:	csel	x8, x30, x0, eq  // eq = none
   4f7ec:	str	x8, [sp, #64]
   4f7f0:	tst	w11, #0x40
   4f7f4:	orr	w8, w11, #0xffffff80
   4f7f8:	csel	w8, w11, w8, eq  // eq = none
   4f7fc:	stur	w8, [x29, #-180]
   4f800:	mov	w8, #0x1200000             	// #18874368
   4f804:	tst	x20, x8
   4f808:	and	x8, x1, #0xfffffffffffffffc
   4f80c:	ubfx	x14, x20, #16, #4
   4f810:	ubfx	w9, w20, #7, #1
   4f814:	str	x8, [sp, #48]
   4f818:	lsr	x8, x20, #22
   4f81c:	bfi	w9, w14, #1, #4
   4f820:	and	w11, w8, #0x6
   4f824:	lsr	x8, x20, #16
   4f828:	str	w9, [sp, #28]
   4f82c:	mov	w9, #0x8000                	// #32768
   4f830:	stur	x28, [x29, #-112]
   4f834:	mov	w28, w12
   4f838:	and	x12, x8, #0xf0
   4f83c:	mov	w8, #0x100                 	// #256
   4f840:	movk	w9, #0x40, lsl #16
   4f844:	movk	w8, #0x40, lsl #16
   4f848:	and	x9, x20, x9
   4f84c:	and	x8, x20, x8
   4f850:	stur	x9, [x29, #-120]
   4f854:	mov	w9, #0x80                  	// #128
   4f858:	str	x8, [sp, #168]
   4f85c:	ubfx	x8, x20, #18, #14
   4f860:	movk	w9, #0x8, lsl #16
   4f864:	and	w13, w8, #0x10
   4f868:	ubfx	x8, x20, #3, #29
   4f86c:	and	x9, x20, x9
   4f870:	and	w8, w8, #0x10
   4f874:	str	x9, [sp, #160]
   4f878:	ubfx	x9, x20, #8, #1
   4f87c:	asr	x10, x20, x9
   4f880:	orr	w8, w14, w8
   4f884:	str	w8, [sp, #24]
   4f888:	and	w8, w10, #0x7f
   4f88c:	str	w8, [sp, #156]
   4f890:	add	w8, w8, w15
   4f894:	and	w16, w16, #0x10
   4f898:	eor	w9, w9, #0x1
   4f89c:	sub	w8, w8, #0x1
   4f8a0:	bfxil	x12, x20, #0, #4
   4f8a4:	bfxil	w16, w20, #0, #4
   4f8a8:	str	w8, [sp, #16]
   4f8ac:	asr	w8, w8, w9
   4f8b0:	str	w26, [sp, #108]
   4f8b4:	stur	w5, [x29, #-140]
   4f8b8:	str	x12, [sp, #176]
   4f8bc:	stur	x14, [x29, #-40]
   4f8c0:	str	w16, [sp, #104]
   4f8c4:	str	w15, [sp, #92]
   4f8c8:	str	w8, [sp, #12]
   4f8cc:	ldp	x17, x8, [x21, #8]
   4f8d0:	bfxil	w11, w20, #21, #1
   4f8d4:	bfxil	w13, w20, #12, #4
   4f8d8:	ldr	x16, [x21]
   4f8dc:	str	x8, [sp, #96]
   4f8e0:	ubfx	x8, x20, #4, #4
   4f8e4:	str	x8, [sp, #144]
   4f8e8:	and	x8, x20, #0x800000
   4f8ec:	str	x8, [sp, #40]
   4f8f0:	and	x8, x20, #0x60
   4f8f4:	str	x8, [sp, #136]
   4f8f8:	ubfx	x9, x20, #1, #6
   4f8fc:	orr	w8, w11, #0x2
   4f900:	str	w8, [sp, #60]
   4f904:	add	w8, w9, w13
   4f908:	str	w8, [sp, #36]
   4f90c:	sub	w8, w8, #0x1
   4f910:	and	x26, x20, #0xf0000000
   4f914:	ubfx	x15, x20, #28, #4
   4f918:	adrp	x18, 105000 <aarch64_opcode_table@@Base+0x6a598>
   4f91c:	str	w8, [sp, #32]
   4f920:	cset	w8, eq  // eq = none
   4f924:	mov	w0, #0xf0000000            	// #-268435456
   4f928:	str	w11, [sp, #184]
   4f92c:	stur	w13, [x29, #-132]
   4f930:	str	x9, [sp, #128]
   4f934:	stur	w8, [x29, #-80]
   4f938:	stp	x15, x21, [x29, #-96]
   4f93c:	stur	w28, [x29, #-100]
   4f940:	stur	x26, [x29, #-128]
   4f944:	ldr	x10, [x23, #8]
   4f948:	cbnz	x10, 4f95c <print_arm_disassembler_options@@Base+0x4454>
   4f94c:	ldr	x8, [x23, #16]
   4f950:	cbnz	x8, 4f95c <print_arm_disassembler_options@@Base+0x4454>
   4f954:	ldr	x8, [x23, #24]
   4f958:	cbz	x8, 4fbd0 <print_arm_disassembler_options@@Base+0x46c8>
   4f95c:	ldp	x9, x8, [x23, #32]
   4f960:	orr	x11, x8, #0xf0000000
   4f964:	stur	x9, [x29, #-16]
   4f968:	cbz	w19, 4f984 <print_arm_disassembler_options@@Base+0x447c>
   4f96c:	ldr	w8, [x18, #1112]
   4f970:	orr	x12, x9, #0xe0000000
   4f974:	stur	x12, [x29, #-16]
   4f978:	cbz	w8, 4f9a0 <print_arm_disassembler_options@@Base+0x4498>
   4f97c:	ubfx	w1, w8, #4, #4
   4f980:	b	4f9a4 <print_arm_disassembler_options@@Base+0x449c>
   4f984:	cmp	w15, #0xe
   4f988:	ccmp	x26, x0, #0x4, ne  // ne = any
   4f98c:	mov	w12, #0x10                  	// #16
   4f990:	csel	w1, w12, w15, eq  // eq = none
   4f994:	cmp	x26, x0
   4f998:	csel	x11, x11, x8, eq  // eq = none
   4f99c:	b	4f9a4 <print_arm_disassembler_options@@Base+0x449c>
   4f9a0:	mov	w1, #0x10                  	// #16
   4f9a4:	ldr	w8, [x23]
   4f9a8:	cmp	w19, #0x0
   4f9ac:	cset	w12, ne  // ne = any
   4f9b0:	cmp	w8, #0x1
   4f9b4:	cset	w13, ne  // ne = any
   4f9b8:	cmp	w8, #0x2
   4f9bc:	cset	w8, eq  // eq = none
   4f9c0:	and	w14, w12, w8
   4f9c4:	mov	w8, #0x1                   	// #1
   4f9c8:	tbnz	w14, #0, 50998 <print_arm_disassembler_options@@Base+0x5490>
   4f9cc:	orr	w12, w12, w13
   4f9d0:	cbz	w12, 50998 <print_arm_disassembler_options@@Base+0x5490>
   4f9d4:	ldur	x8, [x29, #-16]
   4f9d8:	and	x11, x11, x20
   4f9dc:	cmp	x11, x8
   4f9e0:	b.ne	50994 <print_arm_disassembler_options@@Base+0x548c>  // b.any
   4f9e4:	tst	x10, x16
   4f9e8:	b.ne	4fa08 <print_arm_disassembler_options@@Base+0x4500>  // b.any
   4f9ec:	ldr	x8, [x23, #16]
   4f9f0:	tst	x8, x17
   4f9f4:	b.ne	4fa08 <print_arm_disassembler_options@@Base+0x4500>  // b.any
   4f9f8:	ldr	x8, [x23, #24]
   4f9fc:	ldr	x10, [sp, #96]
   4fa00:	tst	x8, x10
   4fa04:	b.eq	50994 <print_arm_disassembler_options@@Base+0x548c>  // b.none
   4fa08:	mov	w8, #0xf7f                 	// #3967
   4fa0c:	movk	w8, #0xec10, lsl #16
   4fa10:	cmp	x9, x8
   4fa14:	mov	w10, wzr
   4fa18:	b.gt	4fa54 <print_arm_disassembler_options@@Base+0x454c>
   4fa1c:	mov	w8, #0xf                   	// #15
   4fa20:	movk	w8, #0xe00, lsl #16
   4fa24:	cmp	x9, x8
   4fa28:	b.gt	4fa8c <print_arm_disassembler_options@@Base+0x4584>
   4fa2c:	mov	w8, #0xc000000             	// #201326592
   4fa30:	cmp	x9, x8
   4fa34:	b.eq	4fb74 <print_arm_disassembler_options@@Base+0x466c>  // b.none
   4fa38:	mov	w8, #0xc100000             	// #202375168
   4fa3c:	cmp	x9, x8
   4fa40:	b.eq	4fb74 <print_arm_disassembler_options@@Base+0x466c>  // b.none
   4fa44:	mov	w8, #0xe000000             	// #234881024
   4fa48:	cmp	x9, x8
   4fa4c:	b.eq	4fb74 <print_arm_disassembler_options@@Base+0x466c>  // b.none
   4fa50:	b	4fb9c <print_arm_disassembler_options@@Base+0x4694>
   4fa54:	mov	w8, #0xfdffffff            	// #-33554433
   4fa58:	cmp	x9, x8
   4fa5c:	b.gt	4fb14 <print_arm_disassembler_options@@Base+0x460c>
   4fa60:	mov	w8, #0xf80                 	// #3968
   4fa64:	movk	w8, #0xec10, lsl #16
   4fa68:	cmp	x9, x8
   4fa6c:	b.eq	4fabc <print_arm_disassembler_options@@Base+0x45b4>  // b.none
   4fa70:	mov	w8, #0xfc000000            	// #-67108864
   4fa74:	cmp	x9, x8
   4fa78:	b.eq	4fb40 <print_arm_disassembler_options@@Base+0x4638>  // b.none
   4fa7c:	mov	w8, #0xfc100000            	// #-66060288
   4fa80:	cmp	x9, x8
   4fa84:	b.eq	4fb40 <print_arm_disassembler_options@@Base+0x4638>  // b.none
   4fa88:	b	4fb9c <print_arm_disassembler_options@@Base+0x4694>
   4fa8c:	mov	w8, #0x10                  	// #16
   4fa90:	movk	w8, #0xe00, lsl #16
   4fa94:	cmp	x9, x8
   4fa98:	b.eq	4fb74 <print_arm_disassembler_options@@Base+0x466c>  // b.none
   4fa9c:	mov	w8, #0x10                  	// #16
   4faa0:	movk	w8, #0xe10, lsl #16
   4faa4:	cmp	x9, x8
   4faa8:	b.eq	4fb74 <print_arm_disassembler_options@@Base+0x466c>  // b.none
   4faac:	mov	w8, #0xf80                 	// #3968
   4fab0:	movk	w8, #0xec00, lsl #16
   4fab4:	cmp	x9, x8
   4fab8:	b.ne	4fb9c <print_arm_disassembler_options@@Base+0x4694>  // b.any
   4fabc:	stur	w19, [x29, #-32]
   4fac0:	mov	x19, x1
   4fac4:	mov	w1, #0x18                  	// #24
   4fac8:	mov	w2, #0x18                  	// #24
   4facc:	mov	x0, x20
   4fad0:	mov	w21, w28
   4fad4:	mov	x25, x17
   4fad8:	mov	x28, x16
   4fadc:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   4fae0:	cbnz	x0, 4faf8 <print_arm_disassembler_options@@Base+0x45f0>
   4fae4:	mov	w1, #0x15                  	// #21
   4fae8:	mov	w2, #0x15                  	// #21
   4faec:	mov	x0, x20
   4faf0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   4faf4:	cbz	x0, 509b4 <print_arm_disassembler_options@@Base+0x54ac>
   4faf8:	mov	x1, x19
   4fafc:	ldur	w19, [x29, #-32]
   4fb00:	mov	w10, wzr
   4fb04:	mov	x16, x28
   4fb08:	mov	x17, x25
   4fb0c:	mov	w28, w21
   4fb10:	b	4fb9c <print_arm_disassembler_options@@Base+0x4694>
   4fb14:	mov	w8, #0xfe000000            	// #-33554432
   4fb18:	cmp	x9, x8
   4fb1c:	b.eq	4fb74 <print_arm_disassembler_options@@Base+0x466c>  // b.none
   4fb20:	mov	w8, #0x10                  	// #16
   4fb24:	movk	w8, #0xfe10, lsl #16
   4fb28:	cmp	x9, x8
   4fb2c:	b.eq	4fb40 <print_arm_disassembler_options@@Base+0x4638>  // b.none
   4fb30:	mov	w8, #0x10                  	// #16
   4fb34:	movk	w8, #0xfe00, lsl #16
   4fb38:	cmp	x9, x8
   4fb3c:	b.ne	4fb9c <print_arm_disassembler_options@@Base+0x4694>  // b.any
   4fb40:	ldur	w10, [x29, #-136]
   4fb44:	tbz	w17, #15, 4fb9c <print_arm_disassembler_options@@Base+0x4694>
   4fb48:	mov	x8, #0xffffffffffcfffff    	// #-3145729
   4fb4c:	cmp	x17, x8
   4fb50:	b.ne	4fb60 <print_arm_disassembler_options@@Base+0x4658>  // b.any
   4fb54:	ldur	w10, [x29, #-136]
   4fb58:	cmn	x16, #0x1
   4fb5c:	b.eq	4fb9c <print_arm_disassembler_options@@Base+0x4694>  // b.none
   4fb60:	ldur	w10, [x29, #-136]
   4fb64:	cmp	w28, #0xf
   4fb68:	b.hi	4fb9c <print_arm_disassembler_options@@Base+0x4694>  // b.pmore
   4fb6c:	ldur	w10, [x29, #-136]
   4fb70:	b	50980 <print_arm_disassembler_options@@Base+0x5478>
   4fb74:	ldur	w8, [x29, #-144]
   4fb78:	cmp	w8, #0x3
   4fb7c:	b.cc	50994 <print_arm_disassembler_options@@Base+0x548c>  // b.lo, b.ul, b.last
   4fb80:	tbz	w17, #15, 4fb98 <print_arm_disassembler_options@@Base+0x4690>
   4fb84:	mov	x8, #0xffffffffffcfffff    	// #-3145729
   4fb88:	cmp	x17, x8
   4fb8c:	b.ne	50974 <print_arm_disassembler_options@@Base+0x546c>  // b.any
   4fb90:	cmn	x16, #0x1
   4fb94:	b.ne	50974 <print_arm_disassembler_options@@Base+0x546c>  // b.any
   4fb98:	mov	w10, wzr
   4fb9c:	stp	x17, x16, [x29, #-72]
   4fba0:	cmp	w28, #0x9
   4fba4:	ldr	x26, [x24]
   4fba8:	cset	w8, eq  // eq = none
   4fbac:	cmp	w1, #0x10
   4fbb0:	cset	w9, ne  // ne = any
   4fbb4:	and	w8, w8, w9
   4fbb8:	mov	w25, w10
   4fbbc:	stur	w8, [x29, #-76]
   4fbc0:	mov	w8, #0x10                  	// #16
   4fbc4:	stur	xzr, [x29, #-32]
   4fbc8:	stp	x8, x1, [x29, #-56]
   4fbcc:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4fbd0:	ldr	x8, [x23, #32]
   4fbd4:	cmp	x8, #0x3
   4fbd8:	b.eq	50964 <print_arm_disassembler_options@@Base+0x545c>  // b.none
   4fbdc:	cmp	x8, #0x2
   4fbe0:	b.eq	50994 <print_arm_disassembler_options@@Base+0x548c>  // b.none
   4fbe4:	cmp	x8, #0x1
   4fbe8:	b.ne	509fc <print_arm_disassembler_options@@Base+0x54f4>  // b.any
   4fbec:	ldur	x8, [x29, #-152]
   4fbf0:	ldr	x8, [x8, #32]
   4fbf4:	cmp	x8, #0xd
   4fbf8:	b.hi	4fc10 <print_arm_disassembler_options@@Base+0x4708>  // b.pmore
   4fbfc:	mov	w9, #0x1                   	// #1
   4fc00:	lsl	x8, x9, x8
   4fc04:	mov	w9, #0x3400                	// #13312
   4fc08:	tst	x8, x9
   4fc0c:	b.ne	50994 <print_arm_disassembler_options@@Base+0x548c>  // b.any
   4fc10:	add	x9, x23, #0x38
   4fc14:	b	4fc2c <print_arm_disassembler_options@@Base+0x4724>
   4fc18:	ldr	x8, [x23, #32]
   4fc1c:	add	x9, x23, #0x38
   4fc20:	cmp	x8, #0x2
   4fc24:	mov	w8, #0x1                   	// #1
   4fc28:	b.eq	50998 <print_arm_disassembler_options@@Base+0x5490>  // b.none
   4fc2c:	ldr	x8, [x9, #8]
   4fc30:	mov	x23, x9
   4fc34:	cbnz	x8, 4fc18 <print_arm_disassembler_options@@Base+0x4710>
   4fc38:	ldr	x8, [x23, #16]
   4fc3c:	cbnz	x8, 4fc18 <print_arm_disassembler_options@@Base+0x4710>
   4fc40:	ldr	x8, [x23, #24]
   4fc44:	cbnz	x8, 4fc18 <print_arm_disassembler_options@@Base+0x4710>
   4fc48:	b	50994 <print_arm_disassembler_options@@Base+0x548c>
   4fc4c:	ldur	x8, [x29, #-16]
   4fc50:	adrp	x9, 8e000 <aarch64_operands@@Base+0xbd20>
   4fc54:	add	x9, x9, #0x8d0
   4fc58:	ldr	x2, [x9, x8, lsl #3]
   4fc5c:	adrp	x1, 69000 <fields@@Base+0x12650>
   4fc60:	mov	x0, x22
   4fc64:	add	x1, x1, #0x199
   4fc68:	blr	x27
   4fc6c:	add	x26, x28, #0x1
   4fc70:	ldrb	w2, [x26]
   4fc74:	cmp	w2, #0x25
   4fc78:	b.eq	4fc9c <print_arm_disassembler_options@@Base+0x4794>  // b.none
   4fc7c:	cbz	w2, 50908 <print_arm_disassembler_options@@Base+0x5400>
   4fc80:	adrp	x1, 67000 <fields@@Base+0x10650>
   4fc84:	mov	x0, x22
   4fc88:	add	x1, x1, #0x769
   4fc8c:	blr	x27
   4fc90:	mov	x28, x26
   4fc94:	add	x26, x26, #0x1
   4fc98:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4fc9c:	mov	x28, x26
   4fca0:	ldrb	w21, [x28, #1]!
   4fca4:	sub	w8, w21, #0x25
   4fca8:	cmp	w8, #0x55
   4fcac:	b.hi	509fc <print_arm_disassembler_options@@Base+0x54f4>  // b.pmore
   4fcb0:	adrp	x11, 60000 <fields@@Base+0x9650>
   4fcb4:	add	x11, x11, #0x84
   4fcb8:	adr	x9, 4fcc8 <print_arm_disassembler_options@@Base+0x47c0>
   4fcbc:	ldrh	w10, [x11, x8, lsl #1]
   4fcc0:	add	x9, x9, x10, lsl #2
   4fcc4:	br	x9
   4fcc8:	sub	x2, x29, #0x10
   4fccc:	sub	x3, x29, #0x14
   4fcd0:	mov	x0, x28
   4fcd4:	mov	x1, x20
   4fcd8:	bl	4f5b8 <print_arm_disassembler_options@@Base+0x40b0>
   4fcdc:	ldrb	w8, [x0]
   4fce0:	sub	w8, w8, #0x27
   4fce4:	cmp	w8, #0x51
   4fce8:	b.hi	509fc <print_arm_disassembler_options@@Base+0x54f4>  // b.pmore
   4fcec:	adrp	x11, 60000 <fields@@Base+0x9650>
   4fcf0:	add	x11, x11, #0x13a
   4fcf4:	adr	x9, 4fc4c <print_arm_disassembler_options@@Base+0x4744>
   4fcf8:	ldrh	w10, [x11, x8, lsl #1]
   4fcfc:	add	x9, x9, x10, lsl #2
   4fd00:	mov	x28, x0
   4fd04:	br	x9
   4fd08:	ldur	w8, [x29, #-20]
   4fd0c:	ldur	x9, [x29, #-16]
   4fd10:	mov	x10, #0xffffffffffffffff    	// #-1
   4fd14:	add	x28, x28, #0x1
   4fd18:	lsl	x8, x10, x8
   4fd1c:	mvn	x8, x8
   4fd20:	cmp	x9, x8
   4fd24:	b.ne	4fc6c <print_arm_disassembler_options@@Base+0x4764>  // b.any
   4fd28:	b	501d4 <print_arm_disassembler_options@@Base+0x4ccc>
   4fd2c:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   4fd30:	ldr	w8, [x8, #1624]
   4fd34:	ldur	x9, [x29, #-40]
   4fd38:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   4fd3c:	mov	w10, #0x90                  	// #144
   4fd40:	add	x11, x11, #0xa10
   4fd44:	madd	x8, x8, x10, x11
   4fd48:	add	x8, x8, x9, lsl #3
   4fd4c:	ldr	x2, [x8, #16]
   4fd50:	cmp	w9, #0xf
   4fd54:	cset	w24, eq  // eq = none
   4fd58:	cmp	w21, #0x4b
   4fd5c:	mov	w8, #0xff                  	// #255
   4fd60:	mov	w9, #0x7f                  	// #127
   4fd64:	adrp	x1, 63000 <fields@@Base+0xc650>
   4fd68:	csel	x8, x9, x8, eq  // eq = none
   4fd6c:	mov	x0, x22
   4fd70:	add	x1, x1, #0xd27
   4fd74:	and	x21, x8, x20
   4fd78:	blr	x27
   4fd7c:	ldur	x8, [x29, #-112]
   4fd80:	ldur	w10, [x29, #-80]
   4fd84:	tst	x20, #0x800000
   4fd88:	mov	x0, x22
   4fd8c:	lsl	x8, x21, x8
   4fd90:	cneg	x8, x8, eq  // eq = none
   4fd94:	cmp	w10, #0x0
   4fd98:	orr	w9, w10, w24
   4fd9c:	csel	x24, x21, x8, ne  // ne = any
   4fda0:	ldur	x21, [x29, #-32]
   4fda4:	cmp	w9, #0x0
   4fda8:	csel	x21, x21, x8, ne  // ne = any
   4fdac:	tbz	w20, #24, 4ff38 <print_arm_disassembler_options@@Base+0x4a30>
   4fdb0:	cbz	x24, 505a8 <print_arm_disassembler_options@@Base+0x50a0>
   4fdb4:	ldr	x3, [sp, #120]
   4fdb8:	adrp	x1, 60000 <fields@@Base+0x9650>
   4fdbc:	add	x1, x1, #0x9e3
   4fdc0:	mov	w2, w24
   4fdc4:	blr	x27
   4fdc8:	b	50778 <print_arm_disassembler_options@@Base+0x5270>
   4fdcc:	ldrb	w8, [x26, #2]!
   4fdd0:	sub	w8, w8, #0x30
   4fdd4:	cmp	w8, #0x4
   4fdd8:	b.hi	509fc <print_arm_disassembler_options@@Base+0x54f4>  // b.pmore
   4fddc:	adrp	x11, 60000 <fields@@Base+0x9650>
   4fde0:	add	x11, x11, #0x130
   4fde4:	adr	x9, 4fdf4 <print_arm_disassembler_options@@Base+0x48ec>
   4fde8:	ldrh	w10, [x11, x8, lsl #1]
   4fdec:	add	x9, x9, x10, lsl #2
   4fdf0:	br	x9
   4fdf4:	ldr	w8, [sp, #112]
   4fdf8:	ldr	w9, [sp, #104]
   4fdfc:	b	504f4 <print_arm_disassembler_options@@Base+0x4fec>
   4fe00:	ldr	x8, [sp, #128]
   4fe04:	cmp	w8, #0x1
   4fe08:	b.ne	503fc <print_arm_disassembler_options@@Base+0x4ef4>  // b.any
   4fe0c:	ldur	w2, [x29, #-132]
   4fe10:	adrp	x1, 60000 <fields@@Base+0x9650>
   4fe14:	mov	x0, x22
   4fe18:	add	x1, x1, #0xa7f
   4fe1c:	blr	x27
   4fe20:	add	x26, x28, #0x1
   4fe24:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4fe28:	ldur	x8, [x29, #-120]
   4fe2c:	mov	x0, x22
   4fe30:	cmp	x8, #0x400, lsl #12
   4fe34:	b.eq	5064c <print_arm_disassembler_options@@Base+0x5144>  // b.none
   4fe38:	cmp	x8, #0x8, lsl #12
   4fe3c:	b.eq	50660 <print_arm_disassembler_options@@Base+0x5158>  // b.none
   4fe40:	cbnz	x8, 50674 <print_arm_disassembler_options@@Base+0x516c>
   4fe44:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   4fe48:	add	x1, x1, #0x2
   4fe4c:	blr	x27
   4fe50:	add	x26, x28, #0x1
   4fe54:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4fe58:	mov	w1, #0xd                   	// #13
   4fe5c:	mov	w2, #0xf                   	// #15
   4fe60:	mov	w3, #0x16                  	// #22
   4fe64:	mov	w4, #0x16                  	// #22
   4fe68:	mov	x0, x20
   4fe6c:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   4fe70:	sub	x8, x0, #0x1
   4fe74:	mov	x2, x0
   4fe78:	cmp	x8, #0xe
   4fe7c:	b.hi	507f8 <print_arm_disassembler_options@@Base+0x52f0>  // b.pmore
   4fe80:	adrp	x11, 60000 <fields@@Base+0x9650>
   4fe84:	add	x11, x11, #0x1e6
   4fe88:	adr	x9, 4fe98 <print_arm_disassembler_options@@Base+0x4990>
   4fe8c:	ldrh	w10, [x11, x8, lsl #1]
   4fe90:	add	x9, x9, x10, lsl #2
   4fe94:	br	x9
   4fe98:	adrp	x1, 60000 <fields@@Base+0x9650>
   4fe9c:	mov	x0, x22
   4fea0:	add	x1, x1, #0xae9
   4fea4:	blr	x27
   4fea8:	add	x26, x28, #0x1
   4feac:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4feb0:	ldr	x8, [sp, #168]
   4feb4:	cmp	x8, #0x400, lsl #12
   4feb8:	b.ge	50418 <print_arm_disassembler_options@@Base+0x4f10>  // b.tcont
   4febc:	mov	x0, x22
   4fec0:	cbnz	x8, 50688 <print_arm_disassembler_options@@Base+0x5180>
   4fec4:	adrp	x1, 69000 <fields@@Base+0x12650>
   4fec8:	add	x1, x1, #0x1a
   4fecc:	blr	x27
   4fed0:	add	x26, x28, #0x1
   4fed4:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4fed8:	ldur	x8, [x29, #-120]
   4fedc:	cmp	x8, #0x400, lsl #12
   4fee0:	b.eq	50468 <print_arm_disassembler_options@@Base+0x4f60>  // b.none
   4fee4:	cmp	x8, #0x8, lsl #12
   4fee8:	b.eq	50434 <print_arm_disassembler_options@@Base+0x4f2c>  // b.none
   4feec:	cbnz	x8, 4ff0c <print_arm_disassembler_options@@Base+0x4a04>
   4fef0:	b	4fff8 <print_arm_disassembler_options@@Base+0x4af0>
   4fef4:	ldr	x8, [sp, #136]
   4fef8:	cbz	x8, 4fc6c <print_arm_disassembler_options@@Base+0x4764>
   4fefc:	cmp	x8, #0x40
   4ff00:	b.eq	5069c <print_arm_disassembler_options@@Base+0x5194>  // b.none
   4ff04:	cmp	x8, #0x20
   4ff08:	b.ne	506b4 <print_arm_disassembler_options@@Base+0x51ac>  // b.any
   4ff0c:	adrp	x1, 59000 <fields@@Base+0x2650>
   4ff10:	mov	x0, x22
   4ff14:	add	x1, x1, #0x618
   4ff18:	blr	x27
   4ff1c:	add	x26, x28, #0x1
   4ff20:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4ff24:	ldur	x2, [x29, #-168]
   4ff28:	adrp	x1, 69000 <fields@@Base+0x12650>
   4ff2c:	mov	x0, x22
   4ff30:	add	x1, x1, #0x1db
   4ff34:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   4ff38:	adrp	x1, 60000 <fields@@Base+0x9650>
   4ff3c:	add	x1, x1, #0xa6e
   4ff40:	blr	x27
   4ff44:	tbnz	w20, #21, 5044c <print_arm_disassembler_options@@Base+0x4f44>
   4ff48:	ldr	x8, [sp, #40]
   4ff4c:	adrp	x9, 60000 <fields@@Base+0x9650>
   4ff50:	add	x9, x9, #0x94c
   4ff54:	adrp	x1, 60000 <fields@@Base+0x9650>
   4ff58:	orr	x8, x24, x8
   4ff5c:	cmp	x8, #0x0
   4ff60:	adrp	x8, 56000 <xexit@@Base+0x21bc>
   4ff64:	add	x8, x8, #0x3f7
   4ff68:	csel	x2, x9, x8, eq  // eq = none
   4ff6c:	mov	x0, x22
   4ff70:	add	x1, x1, #0xa76
   4ff74:	mov	w3, w24
   4ff78:	blr	x27
   4ff7c:	mov	x21, x24
   4ff80:	b	50778 <print_arm_disassembler_options@@Base+0x5270>
   4ff84:	adrp	x1, 60000 <fields@@Base+0x9650>
   4ff88:	mov	x0, x22
   4ff8c:	add	x1, x1, #0x9ab
   4ff90:	blr	x27
   4ff94:	add	x26, x28, #0x1
   4ff98:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4ff9c:	ldr	w8, [sp, #156]
   4ffa0:	cmp	w8, #0x1
   4ffa4:	b.eq	505cc <print_arm_disassembler_options@@Base+0x50c4>  // b.none
   4ffa8:	cbnz	w8, 505e8 <print_arm_disassembler_options@@Base+0x50e0>
   4ffac:	adrp	x1, 60000 <fields@@Base+0x9650>
   4ffb0:	mov	x0, x22
   4ffb4:	add	x1, x1, #0xaa8
   4ffb8:	blr	x27
   4ffbc:	add	x26, x28, #0x1
   4ffc0:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4ffc4:	ldur	w2, [x29, #-180]
   4ffc8:	adrp	x1, 6b000 <fields@@Base+0x14650>
   4ffcc:	mov	x0, x22
   4ffd0:	add	x1, x1, #0x984
   4ffd4:	blr	x27
   4ffd8:	add	x26, x28, #0x1
   4ffdc:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   4ffe0:	ldr	x8, [sp, #160]
   4ffe4:	cmp	x8, #0x80, lsl #12
   4ffe8:	b.eq	50468 <print_arm_disassembler_options@@Base+0x4f60>  // b.none
   4ffec:	cmp	x8, #0x80
   4fff0:	b.eq	50434 <print_arm_disassembler_options@@Base+0x4f2c>  // b.none
   4fff4:	cbnz	x8, 506cc <print_arm_disassembler_options@@Base+0x51c4>
   4fff8:	adrp	x1, 69000 <fields@@Base+0x12650>
   4fffc:	mov	x0, x22
   50000:	add	x1, x1, #0x19a
   50004:	blr	x27
   50008:	add	x26, x28, #0x1
   5000c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50010:	ldr	x2, [sp, #176]
   50014:	adrp	x1, 6b000 <fields@@Base+0x14650>
   50018:	mov	x0, x22
   5001c:	add	x1, x1, #0x984
   50020:	stur	x2, [x29, #-16]
   50024:	blr	x27
   50028:	add	x26, x28, #0x1
   5002c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50030:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   50034:	ldr	w8, [x8, #1624]
   50038:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   5003c:	mov	w9, #0x90                  	// #144
   50040:	add	x10, x10, #0xa10
   50044:	madd	x8, x8, x9, x10
   50048:	ldur	x9, [x29, #-40]
   5004c:	adrp	x1, 63000 <fields@@Base+0xc650>
   50050:	mov	x0, x22
   50054:	add	x1, x1, #0xd27
   50058:	add	x8, x8, x9, lsl #3
   5005c:	ldr	x2, [x8, #16]
   50060:	blr	x27
   50064:	ldur	x8, [x29, #-176]
   50068:	ldur	x9, [x29, #-32]
   5006c:	tst	x20, #0x100
   50070:	mov	x0, x22
   50074:	csel	x9, x8, x9, ne  // ne = any
   50078:	ldur	w8, [x29, #-140]
   5007c:	stur	x9, [x29, #-32]
   50080:	cbz	w8, 505b8 <print_arm_disassembler_options@@Base+0x50b0>
   50084:	tbnz	w20, #24, 50614 <print_arm_disassembler_options@@Base+0x510c>
   50088:	ldp	x2, x3, [sp, #72]
   5008c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50090:	add	x1, x1, #0x9c8
   50094:	blr	x27
   50098:	add	x26, x28, #0x1
   5009c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   500a0:	ldur	x8, [x29, #-48]
   500a4:	cmp	w8, #0x10
   500a8:	csinc	w25, w25, wzr, eq  // eq = none
   500ac:	ldur	w8, [x29, #-76]
   500b0:	cmp	w8, #0x0
   500b4:	csinc	w25, w25, wzr, eq  // eq = none
   500b8:	ldur	x9, [x29, #-48]
   500bc:	adrp	x8, 88000 <aarch64_operands@@Base+0x5d20>
   500c0:	add	x8, x8, #0xe50
   500c4:	ldr	x2, [x8, x9, lsl #3]
   500c8:	b	4fc5c <print_arm_disassembler_options@@Base+0x4754>
   500cc:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   500d0:	ldr	w8, [x8, #1624]
   500d4:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   500d8:	mov	w9, #0x90                  	// #144
   500dc:	add	x10, x10, #0xa10
   500e0:	madd	x8, x8, x9, x10
   500e4:	ldur	x9, [x29, #-160]
   500e8:	add	x8, x8, #0x10
   500ec:	ldr	x4, [x8, x9, lsl #3]
   500f0:	ldur	x9, [x29, #-40]
   500f4:	ldr	x2, [x8, x9, lsl #3]
   500f8:	ldr	w9, [sp, #184]
   500fc:	sub	w8, w9, #0x4
   50100:	cmp	w8, #0x4
   50104:	b.cs	5048c <print_arm_disassembler_options@@Base+0x4f84>  // b.hs, b.nlast
   50108:	ldr	w3, [sp, #116]
   5010c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50110:	mov	x0, x22
   50114:	add	x1, x1, #0xbd5
   50118:	blr	x27
   5011c:	ldr	x2, [sp, #144]
   50120:	cbz	w2, 50134 <print_arm_disassembler_options@@Base+0x4c2c>
   50124:	adrp	x1, 60000 <fields@@Base+0x9650>
   50128:	mov	x0, x22
   5012c:	add	x1, x1, #0xbcb
   50130:	blr	x27
   50134:	adrp	x1, 60000 <fields@@Base+0x9650>
   50138:	mov	x0, x22
   5013c:	add	x1, x1, #0xa6e
   50140:	blr	x27
   50144:	ldr	w8, [sp, #60]
   50148:	cmp	w8, #0x7
   5014c:	b.ne	4fc6c <print_arm_disassembler_options@@Base+0x4764>  // b.any
   50150:	adrp	x1, 67000 <fields@@Base+0x10650>
   50154:	mov	x0, x22
   50158:	add	x1, x1, #0xcd2
   5015c:	blr	x27
   50160:	add	x26, x28, #0x1
   50164:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50168:	ldur	x8, [x29, #-16]
   5016c:	cmp	x8, #0xf
   50170:	csinc	w25, w25, wzr, ne  // ne = any
   50174:	mov	x8, x28
   50178:	adrp	x11, f0000 <aarch64_opcode_table@@Base+0x55598>
   5017c:	ldrb	w9, [x8, #1]!
   50180:	ldr	w11, [x11, #1624]
   50184:	ldur	x10, [x29, #-16]
   50188:	ldur	x14, [x29, #-56]
   5018c:	adrp	x13, 84000 <aarch64_operands@@Base+0x1d20>
   50190:	mov	w12, #0x90                  	// #144
   50194:	add	x13, x13, #0xa10
   50198:	madd	x11, x11, x12, x13
   5019c:	cmp	x14, x10
   501a0:	mov	w12, #0x75                  	// #117
   501a4:	add	x11, x11, x10, lsl #3
   501a8:	ccmp	w9, w12, #0x0, eq  // eq = none
   501ac:	ldr	x2, [x11, #16]
   501b0:	csinc	w25, w25, wzr, ne  // ne = any
   501b4:	cmp	w9, #0x75
   501b8:	csel	x14, x10, x14, eq  // eq = none
   501bc:	csel	x28, x8, x28, eq  // eq = none
   501c0:	stur	x14, [x29, #-56]
   501c4:	b	4fc5c <print_arm_disassembler_options@@Base+0x4754>
   501c8:	ldur	x8, [x29, #-16]
   501cc:	add	x28, x28, #0x1
   501d0:	cbnz	x8, 4fc6c <print_arm_disassembler_options@@Base+0x4764>
   501d4:	ldrb	w2, [x28]
   501d8:	adrp	x1, 67000 <fields@@Base+0x10650>
   501dc:	mov	x0, x22
   501e0:	add	x1, x1, #0x769
   501e4:	blr	x27
   501e8:	add	x26, x28, #0x1
   501ec:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   501f0:	ldur	x2, [x29, #-16]
   501f4:	adrp	x1, 69000 <fields@@Base+0x12650>
   501f8:	mov	x0, x22
   501fc:	add	x1, x1, #0x1db
   50200:	blr	x27
   50204:	ldur	x8, [x29, #-16]
   50208:	add	x26, x28, #0x1
   5020c:	stur	x8, [x29, #-32]
   50210:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50214:	ldur	x2, [x29, #-16]
   50218:	cmp	x2, #0x8
   5021c:	b.cc	50630 <print_arm_disassembler_options@@Base+0x5128>  // b.lo, b.ul, b.last
   50220:	adrp	x9, 8e000 <aarch64_operands@@Base+0xbd20>
   50224:	and	x8, x2, #0x7
   50228:	add	x9, x9, #0x770
   5022c:	ldr	x2, [x9, x8, lsl #3]
   50230:	adrp	x1, 60000 <fields@@Base+0x9650>
   50234:	mov	x0, x22
   50238:	add	x1, x1, #0xb9c
   5023c:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   50240:	ldur	w9, [x29, #-20]
   50244:	ldur	x8, [x29, #-16]
   50248:	cmp	w9, #0x2
   5024c:	b.ne	50640 <print_arm_disassembler_options@@Base+0x5138>  // b.any
   50250:	adrp	x9, 8e000 <aarch64_operands@@Base+0xbd20>
   50254:	add	x9, x9, #0x7b0
   50258:	b	4fc58 <print_arm_disassembler_options@@Base+0x4750>
   5025c:	ldp	w8, w9, [x29, #-20]
   50260:	mov	w21, #0x1                   	// #1
   50264:	adrp	x1, 67000 <fields@@Base+0x10650>
   50268:	mov	x0, x22
   5026c:	lsl	w8, w21, w8
   50270:	sub	w8, w8, w9
   50274:	ldrb	w2, [x28, w8, sxtw]
   50278:	add	x1, x1, #0x769
   5027c:	blr	x27
   50280:	ldur	w8, [x29, #-20]
   50284:	lsl	w8, w21, w8
   50288:	add	x28, x28, w8, sxtw
   5028c:	add	x26, x28, #0x1
   50290:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50294:	ldur	x2, [x29, #-16]
   50298:	mov	w11, #0x3e000000            	// #1040187392
   5029c:	mov	w12, #0x40000000            	// #1073741824
   502a0:	mov	w8, #0x10                  	// #16
   502a4:	and	x9, x2, #0x80
   502a8:	tst	x2, #0x40
   502ac:	lsl	w10, w9, #24
   502b0:	csel	w11, w12, w11, eq  // eq = none
   502b4:	bfi	w10, w2, #19, #6
   502b8:	orr	w3, w10, w11
   502bc:	ubfx	w10, w3, #23, #8
   502c0:	mov	w11, #0x312d                	// #12589
   502c4:	sub	w10, w10, #0x7c
   502c8:	movk	w11, #0x1, lsl #16
   502cc:	lsl	w10, w11, w10
   502d0:	bfxil	w8, w2, #0, #4
   502d4:	mul	w8, w10, w8
   502d8:	mov	w10, #0x6139                	// #24889
   502dc:	movk	w10, #0x68c2, lsl #16
   502e0:	mul	w10, w8, w10
   502e4:	ror	w10, w10, #6
   502e8:	mov	w11, #0x10c6                	// #4294
   502ec:	cmp	w10, w11
   502f0:	b.ls	50714 <print_arm_disassembler_options@@Base+0x520c>  // b.plast
   502f4:	cmp	x9, #0x0
   502f8:	mov	w9, #0x7e91                	// #32401
   502fc:	mov	w12, #0x9680                	// #38528
   50300:	movk	w9, #0x3afb, lsl #16
   50304:	mov	w10, #0x20                  	// #32
   50308:	mov	w11, #0x2d                  	// #45
   5030c:	movk	w12, #0x98, lsl #16
   50310:	mul	w9, w8, w9
   50314:	csel	w4, w10, w11, eq  // eq = none
   50318:	mov	w10, #0x8db8                	// #36280
   5031c:	udiv	w5, w8, w12
   50320:	ror	w9, w9, #4
   50324:	movk	w10, #0x6, lsl #16
   50328:	cmp	w9, w10
   5032c:	msub	w6, w5, w12, w8
   50330:	b.ls	50880 <print_arm_disassembler_options@@Base+0x5378>  // b.plast
   50334:	adrp	x1, 60000 <fields@@Base+0x9650>
   50338:	mov	x0, x22
   5033c:	add	x1, x1, #0xb85
   50340:	blr	x27
   50344:	add	x26, x28, #0x1
   50348:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   5034c:	tbnz	w20, #6, 50364 <print_arm_disassembler_options@@Base+0x4e5c>
   50350:	ldur	x2, [x29, #-16]
   50354:	adrp	x1, 60000 <fields@@Base+0x9650>
   50358:	mov	x0, x22
   5035c:	add	x1, x1, #0xb38
   50360:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   50364:	ldur	x8, [x29, #-16]
   50368:	mov	x0, x22
   5036c:	lsr	x2, x8, #1
   50370:	tbnz	w8, #0, 50480 <print_arm_disassembler_options@@Base+0x4f78>
   50374:	adrp	x1, 60000 <fields@@Base+0x9650>
   50378:	add	x1, x1, #0xb52
   5037c:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   50380:	ldur	x8, [x29, #-16]
   50384:	cmp	x8, #0x3
   50388:	b.hi	508a8 <print_arm_disassembler_options@@Base+0x53a0>  // b.pmore
   5038c:	adrp	x11, 60000 <fields@@Base+0x9650>
   50390:	add	x11, x11, #0x1de
   50394:	adr	x9, 503a4 <print_arm_disassembler_options@@Base+0x4e9c>
   50398:	ldrh	w10, [x11, x8, lsl #1]
   5039c:	add	x9, x9, x10, lsl #2
   503a0:	br	x9
   503a4:	adrp	x1, 59000 <fields@@Base+0x2650>
   503a8:	mov	x0, x22
   503ac:	add	x1, x1, #0xfdb
   503b0:	blr	x27
   503b4:	add	x26, x28, #0x1
   503b8:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   503bc:	ldur	x8, [x29, #-16]
   503c0:	adrp	x9, 8e000 <aarch64_operands@@Base+0xbd20>
   503c4:	add	x9, x9, #0x850
   503c8:	b	4fc58 <print_arm_disassembler_options@@Base+0x4750>
   503cc:	ldur	x8, [x29, #-16]
   503d0:	ldr	x9, [sp, #64]
   503d4:	adrp	x1, 69000 <fields@@Base+0x12650>
   503d8:	mov	x0, x22
   503dc:	add	x1, x1, #0x1db
   503e0:	sub	x2, x9, x8
   503e4:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   503e8:	ldur	w2, [x29, #-16]
   503ec:	adrp	x1, 60000 <fields@@Base+0x9650>
   503f0:	mov	x0, x22
   503f4:	add	x1, x1, #0xa41
   503f8:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   503fc:	ldr	w8, [sp, #36]
   50400:	mov	x0, x22
   50404:	cmp	w8, #0x21
   50408:	b.cc	506f8 <print_arm_disassembler_options@@Base+0x51f0>  // b.lo, b.ul, b.last
   5040c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50410:	add	x1, x1, #0xa85
   50414:	b	50700 <print_arm_disassembler_options@@Base+0x51f8>
   50418:	b.ne	50434 <print_arm_disassembler_options@@Base+0x4f2c>  // b.any
   5041c:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   50420:	mov	x0, x22
   50424:	add	x1, x1, #0xc2e
   50428:	blr	x27
   5042c:	add	x26, x28, #0x1
   50430:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50434:	adrp	x1, 6b000 <fields@@Base+0x14650>
   50438:	mov	x0, x22
   5043c:	add	x1, x1, #0x985
   50440:	blr	x27
   50444:	add	x26, x28, #0x1
   50448:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   5044c:	cbz	x24, 50758 <print_arm_disassembler_options@@Base+0x5250>
   50450:	adrp	x1, 57000 <fields@@Base+0x650>
   50454:	mov	x0, x22
   50458:	add	x1, x1, #0x654
   5045c:	mov	w2, w24
   50460:	blr	x27
   50464:	b	50778 <print_arm_disassembler_options@@Base+0x5270>
   50468:	adrp	x1, 67000 <fields@@Base+0x10650>
   5046c:	mov	x0, x22
   50470:	add	x1, x1, #0x6a5
   50474:	blr	x27
   50478:	add	x26, x28, #0x1
   5047c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50480:	adrp	x1, 60000 <fields@@Base+0x9650>
   50484:	add	x1, x1, #0xb3d
   50488:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   5048c:	ldr	x21, [sp, #144]
   50490:	cmp	w9, #0x3
   50494:	b.eq	504a0 <print_arm_disassembler_options@@Base+0x4f98>  // b.none
   50498:	cmp	w9, #0x1
   5049c:	b.ne	50868 <print_arm_disassembler_options@@Base+0x5360>  // b.any
   504a0:	ldr	w3, [sp, #116]
   504a4:	adrp	x1, 60000 <fields@@Base+0x9650>
   504a8:	mov	x0, x22
   504ac:	add	x1, x1, #0xbc0
   504b0:	blr	x27
   504b4:	cbz	w21, 4fc6c <print_arm_disassembler_options@@Base+0x4764>
   504b8:	adrp	x1, 60000 <fields@@Base+0x9650>
   504bc:	mov	x0, x22
   504c0:	add	x1, x1, #0xbcb
   504c4:	mov	w2, w21
   504c8:	blr	x27
   504cc:	add	x26, x28, #0x1
   504d0:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   504d4:	ldp	w9, w8, [sp, #24]
   504d8:	b	504f4 <print_arm_disassembler_options@@Base+0x4fec>
   504dc:	adrp	x1, 60000 <fields@@Base+0x9650>
   504e0:	mov	x0, x22
   504e4:	add	x1, x1, #0x9d9
   504e8:	blr	x27
   504ec:	ldr	w8, [sp, #108]
   504f0:	ldur	w9, [x29, #-132]
   504f4:	cmp	w21, #0x79
   504f8:	csel	w24, w8, w9, eq  // eq = none
   504fc:	cmp	w21, #0x79
   50500:	mov	w8, #0x64                  	// #100
   50504:	mov	w9, #0x73                  	// #115
   50508:	csel	w28, w9, w8, eq  // eq = none
   5050c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50510:	mov	x0, x22
   50514:	add	x1, x1, #0xbb0
   50518:	mov	w2, w28
   5051c:	mov	w3, w24
   50520:	blr	x27
   50524:	ldrb	w8, [x26]
   50528:	cmp	w8, #0x34
   5052c:	b.eq	50584 <print_arm_disassembler_options@@Base+0x507c>  // b.none
   50530:	cmp	w8, #0x33
   50534:	b.ne	4fc90 <print_arm_disassembler_options@@Base+0x4788>  // b.any
   50538:	ldur	w9, [x29, #-140]
   5053c:	cmp	w21, #0x79
   50540:	cset	w8, ne  // ne = any
   50544:	lsr	w8, w9, w8
   50548:	subs	w8, w8, #0x1
   5054c:	b.eq	50568 <print_arm_disassembler_options@@Base+0x5060>  // b.none
   50550:	adrp	x1, 60000 <fields@@Base+0x9650>
   50554:	add	w3, w24, w8
   50558:	mov	x0, x22
   5055c:	add	x1, x1, #0xba8
   50560:	mov	w2, w28
   50564:	blr	x27
   50568:	adrp	x1, 60000 <fields@@Base+0x9650>
   5056c:	mov	x0, x22
   50570:	add	x1, x1, #0xa9c
   50574:	blr	x27
   50578:	mov	x28, x26
   5057c:	add	x26, x26, #0x1
   50580:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50584:	adrp	x1, 60000 <fields@@Base+0x9650>
   50588:	add	w3, w24, #0x1
   5058c:	mov	x0, x22
   50590:	add	x1, x1, #0xbae
   50594:	mov	w2, w28
   50598:	blr	x27
   5059c:	mov	x28, x26
   505a0:	add	x26, x26, #0x1
   505a4:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   505a8:	tbnz	w20, #23, 5076c <print_arm_disassembler_options@@Base+0x5264>
   505ac:	adrp	x1, 60000 <fields@@Base+0x9650>
   505b0:	add	x1, x1, #0xa69
   505b4:	b	50774 <print_arm_disassembler_options@@Base+0x526c>
   505b8:	adrp	x1, 60000 <fields@@Base+0x9650>
   505bc:	add	x1, x1, #0xa6e
   505c0:	blr	x27
   505c4:	add	x26, x28, #0x1
   505c8:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   505cc:	ldp	w2, w3, [sp, #88]
   505d0:	adrp	x1, 60000 <fields@@Base+0x9650>
   505d4:	mov	x0, x22
   505d8:	add	x1, x1, #0xaae
   505dc:	blr	x27
   505e0:	add	x26, x28, #0x1
   505e4:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   505e8:	ldp	w5, w8, [sp, #16]
   505ec:	mov	x0, x22
   505f0:	cmp	w5, w8
   505f4:	b.le	507c4 <print_arm_disassembler_options@@Base+0x52bc>
   505f8:	ldp	w2, w3, [sp, #88]
   505fc:	ldr	w4, [sp, #12]
   50600:	adrp	x1, 60000 <fields@@Base+0x9650>
   50604:	add	x1, x1, #0xaba
   50608:	blr	x27
   5060c:	add	x26, x28, #0x1
   50610:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50614:	ldp	x2, x3, [sp, #72]
   50618:	ldr	x4, [sp, #120]
   5061c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50620:	add	x1, x1, #0xbb5
   50624:	blr	x27
   50628:	add	x26, x28, #0x1
   5062c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50630:	adrp	x1, 60000 <fields@@Base+0x9650>
   50634:	mov	x0, x22
   50638:	add	x1, x1, #0xba0
   5063c:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   50640:	adrp	x9, 8e000 <aarch64_operands@@Base+0xbd20>
   50644:	add	x9, x9, #0x7d0
   50648:	b	4fc58 <print_arm_disassembler_options@@Base+0x4750>
   5064c:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   50650:	add	x1, x1, #0x26
   50654:	blr	x27
   50658:	add	x26, x28, #0x1
   5065c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50660:	adrp	x1, 6c000 <fields@@Base+0x15650>
   50664:	add	x1, x1, #0x3
   50668:	blr	x27
   5066c:	add	x26, x28, #0x1
   50670:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50674:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   50678:	add	x1, x1, #0xef6
   5067c:	blr	x27
   50680:	add	x26, x28, #0x1
   50684:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50688:	adrp	x1, 6b000 <fields@@Base+0x14650>
   5068c:	add	x1, x1, #0x8d5
   50690:	blr	x27
   50694:	add	x26, x28, #0x1
   50698:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   5069c:	adrp	x1, 68000 <fields@@Base+0x11650>
   506a0:	mov	x0, x22
   506a4:	add	x1, x1, #0xf68
   506a8:	blr	x27
   506ac:	add	x26, x28, #0x1
   506b0:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   506b4:	adrp	x1, 59000 <fields@@Base+0x2650>
   506b8:	mov	x0, x22
   506bc:	add	x1, x1, #0x153
   506c0:	blr	x27
   506c4:	add	x26, x28, #0x1
   506c8:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   506cc:	adrp	x0, 53000 <print_arm_disassembler_options@@Base+0x7af8>
   506d0:	adrp	x1, 60000 <fields@@Base+0x9650>
   506d4:	mov	w2, #0x5                   	// #5
   506d8:	add	x0, x0, #0xe80
   506dc:	add	x1, x1, #0xb24
   506e0:	bl	35e10 <dcgettext@plt>
   506e4:	mov	x1, x0
   506e8:	mov	x0, x22
   506ec:	blr	x27
   506f0:	add	x26, x28, #0x1
   506f4:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   506f8:	adrp	x1, 60000 <fields@@Base+0x9650>
   506fc:	add	x1, x1, #0xa9e
   50700:	ldur	w2, [x29, #-132]
   50704:	ldr	w3, [sp, #32]
   50708:	blr	x27
   5070c:	add	x26, x28, #0x1
   50710:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50714:	mov	w11, #0x9680                	// #38528
   50718:	cmp	x9, #0x0
   5071c:	movk	w11, #0x98, lsl #16
   50720:	mov	w9, #0x20                  	// #32
   50724:	mov	w10, #0x2d                  	// #45
   50728:	udiv	w5, w8, w11
   5072c:	csel	w4, w9, w10, eq  // eq = none
   50730:	mov	w9, #0x4240                	// #16960
   50734:	msub	w8, w5, w11, w8
   50738:	movk	w9, #0xf, lsl #16
   5073c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50740:	udiv	w6, w8, w9
   50744:	mov	x0, x22
   50748:	add	x1, x1, #0xb57
   5074c:	blr	x27
   50750:	add	x26, x28, #0x1
   50754:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50758:	tbnz	w20, #23, 50778 <print_arm_disassembler_options@@Base+0x5270>
   5075c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50760:	mov	x0, x22
   50764:	add	x1, x1, #0xa70
   50768:	b	50774 <print_arm_disassembler_options@@Base+0x526c>
   5076c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50770:	add	x1, x1, #0xa6e
   50774:	blr	x27
   50778:	ldur	x8, [x29, #-40]
   5077c:	stur	x21, [x29, #-32]
   50780:	cmp	w8, #0xf
   50784:	b.ne	4fc6c <print_arm_disassembler_options@@Base+0x4764>  // b.any
   50788:	ldur	w8, [x29, #-80]
   5078c:	tbnz	w8, #0, 4fc6c <print_arm_disassembler_options@@Base+0x4764>
   50790:	adrp	x1, 60000 <fields@@Base+0x9650>
   50794:	mov	x0, x22
   50798:	add	x1, x1, #0x9c1
   5079c:	blr	x27
   507a0:	ldur	x1, [x29, #-152]
   507a4:	ldr	x10, [sp, #48]
   507a8:	ldrsw	x8, [x1, #172]
   507ac:	ldr	x9, [x1, #120]
   507b0:	add	x10, x10, x24
   507b4:	add	x0, x10, x8, lsl #1
   507b8:	blr	x9
   507bc:	add	x26, x28, #0x1
   507c0:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   507c4:	ldp	w2, w3, [sp, #88]
   507c8:	adrp	x1, 60000 <fields@@Base+0x9650>
   507cc:	add	x1, x1, #0xad8
   507d0:	mov	w4, w2
   507d4:	blr	x27
   507d8:	add	x26, x28, #0x1
   507dc:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   507e0:	adrp	x1, 60000 <fields@@Base+0x9650>
   507e4:	mov	x0, x22
   507e8:	add	x1, x1, #0xaef
   507ec:	blr	x27
   507f0:	add	x26, x28, #0x1
   507f4:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   507f8:	adrp	x1, 60000 <fields@@Base+0x9650>
   507fc:	mov	x0, x22
   50800:	add	x1, x1, #0xb12
   50804:	b	4fc68 <print_arm_disassembler_options@@Base+0x4760>
   50808:	adrp	x1, 60000 <fields@@Base+0x9650>
   5080c:	mov	x0, x22
   50810:	add	x1, x1, #0xafc
   50814:	blr	x27
   50818:	add	x26, x28, #0x1
   5081c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50820:	adrp	x1, 60000 <fields@@Base+0x9650>
   50824:	mov	x0, x22
   50828:	add	x1, x1, #0xb00
   5082c:	blr	x27
   50830:	add	x26, x28, #0x1
   50834:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50838:	adrp	x1, 60000 <fields@@Base+0x9650>
   5083c:	mov	x0, x22
   50840:	add	x1, x1, #0xb03
   50844:	blr	x27
   50848:	add	x26, x28, #0x1
   5084c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50850:	adrp	x1, 60000 <fields@@Base+0x9650>
   50854:	mov	x0, x22
   50858:	add	x1, x1, #0xb0b
   5085c:	blr	x27
   50860:	add	x26, x28, #0x1
   50864:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50868:	adrp	x1, 60000 <fields@@Base+0x9650>
   5086c:	mov	x0, x22
   50870:	add	x1, x1, #0xbdf
   50874:	blr	x27
   50878:	add	x26, x28, #0x1
   5087c:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50880:	mov	w8, #0x1759                	// #5977
   50884:	movk	w8, #0xd1b7, lsl #16
   50888:	umull	x8, w6, w8
   5088c:	adrp	x1, 60000 <fields@@Base+0x9650>
   50890:	lsr	x6, x8, #45
   50894:	mov	x0, x22
   50898:	add	x1, x1, #0xb6e
   5089c:	blr	x27
   508a0:	add	x26, x28, #0x1
   508a4:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   508a8:	adrp	x1, 60000 <fields@@Base+0x9650>
   508ac:	mov	x0, x22
   508b0:	add	x1, x1, #0xba5
   508b4:	blr	x27
   508b8:	add	x26, x28, #0x1
   508bc:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   508c0:	adrp	x1, 59000 <fields@@Base+0x2650>
   508c4:	mov	x0, x22
   508c8:	add	x1, x1, #0xff7
   508cc:	blr	x27
   508d0:	add	x26, x28, #0x1
   508d4:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   508d8:	adrp	x1, 5e000 <fields@@Base+0x7650>
   508dc:	mov	x0, x22
   508e0:	add	x1, x1, #0x7a1
   508e4:	blr	x27
   508e8:	add	x26, x28, #0x1
   508ec:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   508f0:	adrp	x1, 5a000 <fields@@Base+0x3650>
   508f4:	mov	x0, x22
   508f8:	add	x1, x1, #0xb
   508fc:	blr	x27
   50900:	add	x26, x28, #0x1
   50904:	b	4fc70 <print_arm_disassembler_options@@Base+0x4768>
   50908:	ldur	x9, [x29, #-32]
   5090c:	add	x8, x9, #0x10
   50910:	cmp	x8, #0x31
   50914:	b.cc	5092c <print_arm_disassembler_options@@Base+0x5424>  // b.lo, b.ul, b.last
   50918:	adrp	x1, 60000 <fields@@Base+0x9650>
   5091c:	and	x2, x9, #0xffffffff
   50920:	mov	x0, x22
   50924:	add	x1, x1, #0xa3e
   50928:	blr	x27
   5092c:	ldur	x21, [x29, #-88]
   50930:	ldur	w28, [x29, #-100]
   50934:	ldur	x26, [x29, #-128]
   50938:	cbz	w25, 5094c <print_arm_disassembler_options@@Base+0x5444>
   5093c:	adrp	x1, 69000 <fields@@Base+0x12650>
   50940:	mov	x0, x22
   50944:	add	x1, x1, #0x36
   50948:	blr	x27
   5094c:	ldur	x15, [x29, #-96]
   50950:	ldp	x17, x16, [x29, #-72]
   50954:	mov	w8, wzr
   50958:	adrp	x18, 105000 <aarch64_opcode_table@@Base+0x6a598>
   5095c:	mov	w0, #0xf0000000            	// #-268435456
   50960:	b	50998 <print_arm_disassembler_options@@Base+0x5490>
   50964:	ldr	x8, [x21, #16]
   50968:	ldp	x16, x17, [x21]
   5096c:	str	x8, [sp, #96]
   50970:	b	50994 <print_arm_disassembler_options@@Base+0x548c>
   50974:	cmp	w28, #0xf
   50978:	mov	w10, wzr
   5097c:	b.hi	4fb9c <print_arm_disassembler_options@@Base+0x4694>  // b.pmore
   50980:	mov	w8, #0x1                   	// #1
   50984:	lsl	w8, w8, w28
   50988:	mov	w9, #0xc100                	// #49408
   5098c:	tst	w8, w9
   50990:	b.eq	4fb9c <print_arm_disassembler_options@@Base+0x4694>  // b.none
   50994:	mov	w8, #0x1                   	// #1
   50998:	tbz	w8, #0, 509d8 <print_arm_disassembler_options@@Base+0x54d0>
   5099c:	ldr	x8, [x23, #104]!
   509a0:	sub	x9, x23, #0x30
   509a4:	mov	x24, x23
   509a8:	mov	x23, x9
   509ac:	cbnz	x8, 4f944 <print_arm_disassembler_options@@Base+0x443c>
   509b0:	b	509d0 <print_arm_disassembler_options@@Base+0x54c8>
   509b4:	mov	x16, x28
   509b8:	ldur	w19, [x29, #-32]
   509bc:	mov	w28, w21
   509c0:	ldp	x15, x21, [x29, #-96]
   509c4:	mov	w8, #0x1                   	// #1
   509c8:	mov	x17, x25
   509cc:	b	50958 <print_arm_disassembler_options@@Base+0x5450>
   509d0:	mov	w0, wzr
   509d4:	b	509dc <print_arm_disassembler_options@@Base+0x54d4>
   509d8:	mov	w0, #0x1                   	// #1
   509dc:	ldp	x20, x19, [sp, #448]
   509e0:	ldp	x22, x21, [sp, #432]
   509e4:	ldp	x24, x23, [sp, #416]
   509e8:	ldp	x26, x25, [sp, #400]
   509ec:	ldp	x28, x27, [sp, #384]
   509f0:	ldp	x29, x30, [sp, #368]
   509f4:	add	sp, sp, #0x1d0
   509f8:	ret
   509fc:	bl	35aa0 <abort@plt>
   50a00:	subs	w8, w2, w1
   50a04:	b.mi	50a20 <print_arm_disassembler_options@@Base+0x5518>  // b.first
   50a08:	mov	w10, #0x2                   	// #2
   50a0c:	lsl	x8, x10, x8
   50a10:	lsr	x9, x0, x1
   50a14:	sub	x8, x8, #0x1
   50a18:	and	x0, x8, x9
   50a1c:	ret
   50a20:	stp	x29, x30, [sp, #-16]!
   50a24:	mov	x29, sp
   50a28:	bl	35aa0 <abort@plt>
   50a2c:	stp	x29, x30, [sp, #-64]!
   50a30:	str	x23, [sp, #16]
   50a34:	subs	w23, w4, w3
   50a38:	stp	x22, x21, [sp, #32]
   50a3c:	stp	x20, x19, [sp, #48]
   50a40:	mov	x29, sp
   50a44:	b.mi	50a94 <print_arm_disassembler_options@@Base+0x558c>  // b.first
   50a48:	mov	w19, w3
   50a4c:	mov	w20, w2
   50a50:	mov	w22, w1
   50a54:	mov	x21, x0
   50a58:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50a5c:	mov	w10, #0x2                   	// #2
   50a60:	lsl	x10, x10, x23
   50a64:	sub	w8, w20, w22
   50a68:	lsr	x9, x21, x19
   50a6c:	sub	x10, x10, #0x1
   50a70:	ldp	x20, x19, [sp, #48]
   50a74:	ldp	x22, x21, [sp, #32]
   50a78:	ldr	x23, [sp, #16]
   50a7c:	add	w8, w8, #0x1
   50a80:	and	x9, x10, x9
   50a84:	lsl	x8, x9, x8
   50a88:	orr	x0, x0, x8
   50a8c:	ldp	x29, x30, [sp], #64
   50a90:	ret
   50a94:	bl	35aa0 <abort@plt>
   50a98:	ldr	x8, [x0, #96]
   50a9c:	ldr	x9, [x8, #8]
   50aa0:	tbz	w9, #15, 50ac0 <print_arm_disassembler_options@@Base+0x55b8>
   50aa4:	mov	x10, #0xffffffffffcfffff    	// #-3145729
   50aa8:	cmp	x9, x10
   50aac:	mov	w0, #0x1                   	// #1
   50ab0:	b.ne	50ac4 <print_arm_disassembler_options@@Base+0x55bc>  // b.any
   50ab4:	ldr	x8, [x8]
   50ab8:	cmn	x8, #0x1
   50abc:	b.ne	50ac4 <print_arm_disassembler_options@@Base+0x55bc>  // b.any
   50ac0:	mov	w0, wzr
   50ac4:	ret
   50ac8:	sub	sp, sp, #0x90
   50acc:	stp	x29, x30, [sp, #48]
   50ad0:	stp	x28, x27, [sp, #64]
   50ad4:	stp	x26, x25, [sp, #80]
   50ad8:	stp	x24, x23, [sp, #96]
   50adc:	stp	x22, x21, [sp, #112]
   50ae0:	stp	x20, x19, [sp, #128]
   50ae4:	ldp	x26, x21, [x0]
   50ae8:	adrp	x22, 96000 <aarch64_operands@@Base+0x13d20>
   50aec:	mov	x19, x1
   50af0:	mov	x20, x0
   50af4:	add	x22, x22, #0x1b8
   50af8:	mov	w25, #0xc                   	// #12
   50afc:	mov	w28, #0x11                  	// #17
   50b00:	add	x29, sp, #0x30
   50b04:	b	50b14 <print_arm_disassembler_options@@Base+0x560c>
   50b08:	ldr	x8, [x22, #104]
   50b0c:	add	x22, x22, #0x38
   50b10:	cbz	x8, 50bdc <print_arm_disassembler_options@@Base+0x56d4>
   50b14:	ldp	x9, x8, [x22, #32]
   50b18:	and	x8, x8, x19
   50b1c:	cmp	x8, x9
   50b20:	b.ne	50b08 <print_arm_disassembler_options@@Base+0x5600>  // b.any
   50b24:	ldr	w1, [x22, #24]
   50b28:	mov	x0, x19
   50b2c:	bl	515b8 <print_arm_disassembler_options@@Base+0x60b0>
   50b30:	cbnz	w0, 50b08 <print_arm_disassembler_options@@Base+0x5600>
   50b34:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   50b38:	ldr	w8, [x8, #1112]
   50b3c:	stp	w28, w25, [x29, #-8]
   50b40:	cbz	w8, 50b50 <print_arm_disassembler_options@@Base+0x5648>
   50b44:	ldr	w0, [x22, #24]
   50b48:	bl	5198c <print_arm_disassembler_options@@Base+0x6484>
   50b4c:	cbz	w0, 50b6c <print_arm_disassembler_options@@Base+0x5664>
   50b50:	ldr	w1, [x22, #24]
   50b54:	sub	x2, x29, #0x4
   50b58:	mov	x0, x19
   50b5c:	bl	519cc <print_arm_disassembler_options@@Base+0x64c4>
   50b60:	cmp	w0, #0x0
   50b64:	cset	w27, ne  // ne = any
   50b68:	b	50b74 <print_arm_disassembler_options@@Base+0x566c>
   50b6c:	stur	wzr, [x29, #-4]
   50b70:	mov	w27, #0x1                   	// #1
   50b74:	ldr	w1, [x22, #24]
   50b78:	sub	x2, x29, #0x8
   50b7c:	mov	x0, x19
   50b80:	bl	52048 <print_arm_disassembler_options@@Base+0x6b40>
   50b84:	ldr	w8, [x22, #24]
   50b88:	mov	w23, w0
   50b8c:	cmp	w8, #0x45
   50b90:	b.ne	50bc0 <print_arm_disassembler_options@@Base+0x56b8>  // b.any
   50b94:	mov	w1, #0x1                   	// #1
   50b98:	mov	w2, #0x3                   	// #3
   50b9c:	mov	x0, x19
   50ba0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50ba4:	mov	x24, x0
   50ba8:	mov	w1, #0x11                  	// #17
   50bac:	mov	w2, #0x13                  	// #19
   50bb0:	mov	x0, x19
   50bb4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50bb8:	cmp	x24, x0
   50bbc:	b.eq	50b08 <print_arm_disassembler_options@@Base+0x5600>  // b.none
   50bc0:	ldr	x24, [x22, #48]
   50bc4:	adrp	x28, 60000 <fields@@Base+0x9650>
   50bc8:	adrp	x25, 60000 <fields@@Base+0x9650>
   50bcc:	add	x28, x28, #0x204
   50bd0:	add	x25, x25, #0x2aa
   50bd4:	str	xzr, [sp, #16]
   50bd8:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50bdc:	mov	w0, wzr
   50be0:	b	5141c <print_arm_disassembler_options@@Base+0x5f14>
   50be4:	adrp	x9, f0000 <aarch64_opcode_table@@Base+0x55598>
   50be8:	ldr	w8, [sp, #24]
   50bec:	ldr	w9, [x9, #1624]
   50bf0:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   50bf4:	mov	w10, #0x90                  	// #144
   50bf8:	add	x11, x11, #0xa10
   50bfc:	lsl	w8, w8, #1
   50c00:	madd	x9, x9, x10, x11
   50c04:	add	x8, x9, w8, uxtw #3
   50c08:	ldr	x2, [x8, #16]
   50c0c:	adrp	x1, 69000 <fields@@Base+0x12650>
   50c10:	mov	x0, x21
   50c14:	add	x1, x1, #0x199
   50c18:	blr	x26
   50c1c:	add	x24, x24, #0x1
   50c20:	ldrb	w2, [x24]
   50c24:	cmp	w2, #0x25
   50c28:	b.eq	50c48 <print_arm_disassembler_options@@Base+0x5740>  // b.none
   50c2c:	cbz	w2, 5139c <print_arm_disassembler_options@@Base+0x5e94>
   50c30:	adrp	x1, 67000 <fields@@Base+0x10650>
   50c34:	mov	x0, x21
   50c38:	add	x1, x1, #0x769
   50c3c:	blr	x26
   50c40:	add	x24, x24, #0x1
   50c44:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50c48:	ldrb	w8, [x24, #1]!
   50c4c:	sub	w8, w8, #0x25
   50c50:	cmp	w8, #0x52
   50c54:	b.hi	5143c <print_arm_disassembler_options@@Base+0x5f34>  // b.pmore
   50c58:	adr	x9, 50c68 <print_arm_disassembler_options@@Base+0x5760>
   50c5c:	ldrh	w10, [x28, x8, lsl #1]
   50c60:	add	x9, x9, x10, lsl #2
   50c64:	br	x9
   50c68:	add	x2, sp, #0x18
   50c6c:	sub	x3, x29, #0xc
   50c70:	mov	x0, x24
   50c74:	mov	x1, x19
   50c78:	bl	4f5b8 <print_arm_disassembler_options@@Base+0x40b0>
   50c7c:	ldrb	w8, [x0]
   50c80:	sub	w8, w8, #0x41
   50c84:	cmp	w8, #0x37
   50c88:	b.hi	5143c <print_arm_disassembler_options@@Base+0x5f34>  // b.pmore
   50c8c:	adr	x9, 50be4 <print_arm_disassembler_options@@Base+0x56dc>
   50c90:	ldrh	w10, [x25, x8, lsl #1]
   50c94:	add	x9, x9, x10, lsl #2
   50c98:	mov	x24, x0
   50c9c:	br	x9
   50ca0:	ldr	x8, [sp, #24]
   50ca4:	cmp	x8, #0x1
   50ca8:	b.ne	50c1c <print_arm_disassembler_options@@Base+0x5714>  // b.any
   50cac:	adrp	x1, 6d000 <fields@@Base+0x16650>
   50cb0:	mov	x0, x21
   50cb4:	add	x1, x1, #0x1a9
   50cb8:	blr	x26
   50cbc:	add	x24, x24, #0x1
   50cc0:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50cc4:	ldr	w2, [x22, #24]
   50cc8:	mov	x0, x20
   50ccc:	mov	x1, x19
   50cd0:	bl	52874 <print_arm_disassembler_options@@Base+0x736c>
   50cd4:	add	x24, x24, #0x1
   50cd8:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50cdc:	mov	x0, x19
   50ce0:	mov	w1, wzr
   50ce4:	mov	w2, wzr
   50ce8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50cec:	cmp	x0, #0x1
   50cf0:	b.ne	50c1c <print_arm_disassembler_options@@Base+0x5714>  // b.any
   50cf4:	mov	w1, #0x4                   	// #4
   50cf8:	mov	w2, #0x4                   	// #4
   50cfc:	mov	x0, x19
   50d00:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50d04:	str	x21, [sp, #8]
   50d08:	mov	x21, x26
   50d0c:	mov	w26, w27
   50d10:	mov	x27, x20
   50d14:	mov	x20, x28
   50d18:	mov	x28, x25
   50d1c:	mov	x25, x0
   50d20:	mov	w1, #0x6                   	// #6
   50d24:	mov	w2, #0x6                   	// #6
   50d28:	mov	x0, x19
   50d2c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50d30:	orr	x2, x25, x0, lsl #1
   50d34:	mov	x25, x28
   50d38:	mov	x28, x20
   50d3c:	mov	x20, x27
   50d40:	mov	w27, w26
   50d44:	mov	x26, x21
   50d48:	ldr	x21, [sp, #8]
   50d4c:	adrp	x1, 69000 <fields@@Base+0x12650>
   50d50:	add	x1, x1, #0x8f7
   50d54:	mov	x0, x21
   50d58:	b	50c18 <print_arm_disassembler_options@@Base+0x5710>
   50d5c:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   50d60:	ldr	w8, [x8, #1112]
   50d64:	cbz	w8, 50c1c <print_arm_disassembler_options@@Base+0x5714>
   50d68:	ubfx	x8, x8, #4, #4
   50d6c:	b	51034 <print_arm_disassembler_options@@Base+0x5b2c>
   50d70:	mov	w1, #0x6                   	// #6
   50d74:	mov	w2, #0x7                   	// #7
   50d78:	mov	x0, x19
   50d7c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50d80:	str	x21, [sp, #8]
   50d84:	mov	x21, x26
   50d88:	mov	w26, w27
   50d8c:	mov	x27, x20
   50d90:	mov	x20, x28
   50d94:	mov	x28, x25
   50d98:	mov	x25, x0
   50d9c:	mov	w1, #0xc                   	// #12
   50da0:	mov	w2, #0xe                   	// #14
   50da4:	mov	x0, x19
   50da8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50dac:	orr	w8, w25, w0, lsl #2
   50db0:	mov	x25, x28
   50db4:	mov	x28, x20
   50db8:	mov	x20, x27
   50dbc:	mov	w27, w26
   50dc0:	mov	x26, x21
   50dc4:	ldr	x21, [sp, #8]
   50dc8:	cmp	w8, #0x0
   50dcc:	mov	w9, #0x20                  	// #32
   50dd0:	csel	w2, w9, w8, eq  // eq = none
   50dd4:	b	50df8 <print_arm_disassembler_options@@Base+0x58f0>
   50dd8:	mov	w1, #0x7                   	// #7
   50ddc:	mov	w2, #0x7                   	// #7
   50de0:	mov	x0, x19
   50de4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50de8:	cmp	x0, #0x0
   50dec:	mov	w8, #0x40                  	// #64
   50df0:	mov	w9, #0x30                  	// #48
   50df4:	csel	w2, w8, w9, eq  // eq = none
   50df8:	adrp	x1, 69000 <fields@@Base+0x12650>
   50dfc:	mov	x0, x21
   50e00:	add	x1, x1, #0x8e6
   50e04:	blr	x26
   50e08:	add	x24, x24, #0x1
   50e0c:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50e10:	ldr	w2, [x22, #24]
   50e14:	mov	x0, x20
   50e18:	mov	x1, x19
   50e1c:	bl	52530 <print_arm_disassembler_options@@Base+0x7028>
   50e20:	add	x24, x24, #0x1
   50e24:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50e28:	adrp	x1, 60000 <fields@@Base+0x9650>
   50e2c:	mov	x0, x21
   50e30:	add	x1, x1, #0x9ab
   50e34:	blr	x26
   50e38:	add	x24, x24, #0x1
   50e3c:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50e40:	ldr	w2, [x22, #24]
   50e44:	mov	x0, x20
   50e48:	mov	x1, x19
   50e4c:	bl	52a7c <print_arm_disassembler_options@@Base+0x7574>
   50e50:	add	x24, x24, #0x1
   50e54:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50e58:	mov	w1, #0xc                   	// #12
   50e5c:	mov	w2, #0xc                   	// #12
   50e60:	mov	x0, x19
   50e64:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50e68:	cbz	x0, 51260 <print_arm_disassembler_options@@Base+0x5d58>
   50e6c:	adrp	x1, 5e000 <fields@@Base+0x7650>
   50e70:	mov	x0, x21
   50e74:	add	x1, x1, #0x21b
   50e78:	blr	x26
   50e7c:	add	x24, x24, #0x1
   50e80:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50e84:	ldr	w2, [x22, #24]
   50e88:	mov	x0, x20
   50e8c:	mov	x1, x19
   50e90:	bl	527a0 <print_arm_disassembler_options@@Base+0x7298>
   50e94:	add	x24, x24, #0x1
   50e98:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50e9c:	mov	x0, x20
   50ea0:	mov	x1, x19
   50ea4:	mov	x2, x22
   50ea8:	bl	52b3c <print_arm_disassembler_options@@Base+0x7634>
   50eac:	add	x24, x24, #0x1
   50eb0:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50eb4:	mov	x0, x19
   50eb8:	bl	526dc <print_arm_disassembler_options@@Base+0x71d4>
   50ebc:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   50ec0:	add	x8, x8, #0x4e8
   50ec4:	ldr	x2, [x8, x0, lsl #3]
   50ec8:	b	50c0c <print_arm_disassembler_options@@Base+0x5704>
   50ecc:	mov	w1, #0x17                  	// #23
   50ed0:	mov	w2, #0x17                  	// #23
   50ed4:	mov	x0, x19
   50ed8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50edc:	cbnz	x0, 50c1c <print_arm_disassembler_options@@Base+0x5714>
   50ee0:	adrp	x1, 60000 <fields@@Base+0x9650>
   50ee4:	mov	x0, x21
   50ee8:	add	x1, x1, #0x94c
   50eec:	blr	x26
   50ef0:	add	x24, x24, #0x1
   50ef4:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50ef8:	ldr	w2, [x22, #24]
   50efc:	mov	x0, x20
   50f00:	mov	x1, x19
   50f04:	bl	526f0 <print_arm_disassembler_options@@Base+0x71e8>
   50f08:	add	x24, x24, #0x1
   50f0c:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50f10:	mov	w1, #0x15                  	// #21
   50f14:	mov	w2, #0x15                  	// #21
   50f18:	mov	x0, x19
   50f1c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50f20:	cmp	x0, #0x1
   50f24:	b.ne	50c1c <print_arm_disassembler_options@@Base+0x5714>  // b.any
   50f28:	adrp	x1, 67000 <fields@@Base+0x10650>
   50f2c:	mov	x0, x21
   50f30:	add	x1, x1, #0xcd2
   50f34:	blr	x26
   50f38:	add	x24, x24, #0x1
   50f3c:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50f40:	mov	w1, #0x15                  	// #21
   50f44:	mov	w2, #0x16                  	// #22
   50f48:	mov	x0, x19
   50f4c:	mov	x28, x25
   50f50:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50f54:	ldr	w8, [x22, #24]
   50f58:	cmp	w8, #0x41
   50f5c:	b.ne	5121c <print_arm_disassembler_options@@Base+0x5d14>  // b.any
   50f60:	mov	x25, x0
   50f64:	mov	w1, #0x17                  	// #23
   50f68:	mov	w2, #0x17                  	// #23
   50f6c:	mov	x0, x19
   50f70:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50f74:	cbnz	x0, 51230 <print_arm_disassembler_options@@Base+0x5d28>
   50f78:	mov	w1, #0x5                   	// #5
   50f7c:	mov	w2, #0x6                   	// #6
   50f80:	mov	x0, x19
   50f84:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50f88:	cmp	x25, #0x1
   50f8c:	b.hi	51278 <print_arm_disassembler_options@@Base+0x5d70>  // b.pmore
   50f90:	cbz	x0, 51288 <print_arm_disassembler_options@@Base+0x5d80>
   50f94:	b	51278 <print_arm_disassembler_options@@Base+0x5d70>
   50f98:	mov	x0, x20
   50f9c:	mov	x1, x19
   50fa0:	bl	52dc0 <print_arm_disassembler_options@@Base+0x78b8>
   50fa4:	add	x24, x24, #0x1
   50fa8:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50fac:	mov	w1, #0xc                   	// #12
   50fb0:	mov	w2, #0xc                   	// #12
   50fb4:	mov	x0, x19
   50fb8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   50fbc:	cmp	x0, #0x1
   50fc0:	b.ne	50c1c <print_arm_disassembler_options@@Base+0x5714>  // b.any
   50fc4:	adrp	x1, 6d000 <fields@@Base+0x16650>
   50fc8:	mov	x0, x21
   50fcc:	add	x1, x1, #0x952
   50fd0:	blr	x26
   50fd4:	add	x24, x24, #0x1
   50fd8:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50fdc:	mov	x0, x20
   50fe0:	bl	52a30 <print_arm_disassembler_options@@Base+0x7528>
   50fe4:	add	x24, x24, #0x1
   50fe8:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   50fec:	ldr	x8, [sp, #24]
   50ff0:	mov	w9, #0x40                  	// #64
   50ff4:	sub	x2, x9, x8
   50ff8:	b	512b0 <print_arm_disassembler_options@@Base+0x5da8>
   50ffc:	ldr	w8, [sp, #24]
   51000:	adrp	x9, f0000 <aarch64_opcode_table@@Base+0x55598>
   51004:	ldr	w9, [x9, #1624]
   51008:	mov	w10, #0x8                   	// #8
   5100c:	lsl	w8, w8, #1
   51010:	lsr	x8, x8, #1
   51014:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   51018:	bfi	x10, x8, #4, #31
   5101c:	mov	w8, #0x90                  	// #144
   51020:	add	x11, x11, #0xa10
   51024:	madd	x8, x9, x8, x11
   51028:	add	x8, x8, x10
   5102c:	b	50c08 <print_arm_disassembler_options@@Base+0x5700>
   51030:	ldr	x8, [sp, #24]
   51034:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   51038:	add	x9, x9, #0xe50
   5103c:	ldr	x2, [x9, x8, lsl #3]
   51040:	b	50c0c <print_arm_disassembler_options@@Base+0x5704>
   51044:	ldr	x1, [sp, #24]
   51048:	ldr	w2, [x22, #24]
   5104c:	mov	x0, x20
   51050:	bl	52e84 <print_arm_disassembler_options@@Base+0x797c>
   51054:	add	x24, x24, #0x1
   51058:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   5105c:	ldr	x2, [sp, #24]
   51060:	adrp	x1, 69000 <fields@@Base+0x12650>
   51064:	mov	x0, x21
   51068:	add	x1, x1, #0x957
   5106c:	b	50c18 <print_arm_disassembler_options@@Base+0x5710>
   51070:	ldr	x2, [sp, #24]
   51074:	tbnz	w2, #3, 5129c <print_arm_disassembler_options@@Base+0x5d94>
   51078:	adrp	x1, 60000 <fields@@Base+0x9650>
   5107c:	mov	x0, x21
   51080:	add	x1, x1, #0xb52
   51084:	b	50c18 <print_arm_disassembler_options@@Base+0x5710>
   51088:	ldr	x8, [sp, #24]
   5108c:	orr	x9, x8, #0x2
   51090:	cmp	x9, #0xf
   51094:	b.ne	51240 <print_arm_disassembler_options@@Base+0x5d38>  // b.any
   51098:	mov	w27, #0x1                   	// #1
   5109c:	add	x24, x24, #0x1
   510a0:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   510a4:	ldr	x8, [sp, #24]
   510a8:	cmp	x8, #0xd
   510ac:	b.eq	512c0 <print_arm_disassembler_options@@Base+0x5db8>  // b.none
   510b0:	cmp	x8, #0xf
   510b4:	b.ne	51240 <print_arm_disassembler_options@@Base+0x5d38>  // b.any
   510b8:	adrp	x1, 5b000 <fields@@Base+0x4650>
   510bc:	mov	x0, x21
   510c0:	add	x1, x1, #0x406
   510c4:	blr	x26
   510c8:	add	x24, x24, #0x1
   510cc:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   510d0:	ldr	w2, [x22, #24]
   510d4:	sub	w8, w2, #0x77
   510d8:	cmp	w8, #0x12
   510dc:	b.hi	51334 <print_arm_disassembler_options@@Base+0x5e2c>  // b.pmore
   510e0:	mov	w9, #0x1                   	// #1
   510e4:	mov	w10, #0xa383                	// #41859
   510e8:	lsl	w9, w9, w8
   510ec:	movk	w10, #0x7, lsl #16
   510f0:	tst	w9, w10
   510f4:	b.eq	512fc <print_arm_disassembler_options@@Base+0x5df4>  // b.none
   510f8:	mov	x0, x20
   510fc:	mov	x1, x19
   51100:	bl	53140 <print_arm_disassembler_options@@Base+0x7c38>
   51104:	add	x24, x24, #0x1
   51108:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   5110c:	mov	w2, #0x6                   	// #6
   51110:	mov	x0, x19
   51114:	mov	w1, wzr
   51118:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5111c:	ldr	w8, [x22, #24]
   51120:	mov	x2, x0
   51124:	sub	w8, w8, #0x2e
   51128:	cmp	w8, #0x7
   5112c:	b.hi	512b0 <print_arm_disassembler_options@@Base+0x5da8>  // b.pmore
   51130:	adrp	x11, 60000 <fields@@Base+0x9650>
   51134:	add	x11, x11, #0x31e
   51138:	adr	x9, 51148 <print_arm_disassembler_options@@Base+0x5c40>
   5113c:	ldrb	w10, [x11, x8]
   51140:	add	x9, x9, x10, lsl #2
   51144:	br	x9
   51148:	lsl	x2, x2, #2
   5114c:	b	512b0 <print_arm_disassembler_options@@Base+0x5da8>
   51150:	ldr	x1, [sp, #24]
   51154:	ldursw	x2, [x29, #-12]
   51158:	mov	x0, x20
   5115c:	bl	530b0 <print_arm_disassembler_options@@Base+0x7ba8>
   51160:	add	x24, x24, #0x1
   51164:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   51168:	ldr	x8, [sp, #24]
   5116c:	adrp	x9, 88000 <aarch64_operands@@Base+0x5d20>
   51170:	add	x9, x9, #0xe50
   51174:	eor	x8, x8, #0x1
   51178:	ldr	x2, [x9, x8, lsl #3]
   5117c:	str	x8, [sp, #24]
   51180:	b	50c0c <print_arm_disassembler_options@@Base+0x5704>
   51184:	ldr	x8, [sp, #24]
   51188:	cmp	x8, #0x1
   5118c:	b.ne	50c1c <print_arm_disassembler_options@@Base+0x5714>  // b.any
   51190:	adrp	x1, 61000 <fields@@Base+0xa650>
   51194:	mov	x0, x21
   51198:	add	x1, x1, #0x54e
   5119c:	blr	x26
   511a0:	add	x24, x24, #0x1
   511a4:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   511a8:	ldr	x2, [sp, #24]
   511ac:	adrp	x1, 60000 <fields@@Base+0x9650>
   511b0:	mov	x0, x21
   511b4:	add	x1, x1, #0x9a3
   511b8:	b	50c18 <print_arm_disassembler_options@@Base+0x5710>
   511bc:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   511c0:	ldr	w8, [x8, #1624]
   511c4:	ldr	x9, [sp, #24]
   511c8:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   511cc:	mov	w10, #0x90                  	// #144
   511d0:	add	x11, x11, #0xa10
   511d4:	madd	x8, x8, x10, x11
   511d8:	add	x8, x8, x9, lsl #3
   511dc:	b	50c08 <print_arm_disassembler_options@@Base+0x5700>
   511e0:	ldr	x8, [sp, #24]
   511e4:	cmp	x8, #0x3
   511e8:	b.hi	50c1c <print_arm_disassembler_options@@Base+0x5714>  // b.pmore
   511ec:	adrp	x11, 60000 <fields@@Base+0x9650>
   511f0:	add	x11, x11, #0x31a
   511f4:	adr	x9, 51204 <print_arm_disassembler_options@@Base+0x5cfc>
   511f8:	ldrb	w10, [x11, x8]
   511fc:	add	x9, x9, x10, lsl #2
   51200:	br	x9
   51204:	adrp	x1, 6c000 <fields@@Base+0x15650>
   51208:	mov	x0, x21
   5120c:	add	x1, x1, #0x3
   51210:	blr	x26
   51214:	add	x24, x24, #0x1
   51218:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   5121c:	mov	w1, #0x1c                  	// #28
   51220:	mov	w2, #0x1c                  	// #28
   51224:	mov	x0, x19
   51228:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5122c:	cbz	x0, 51278 <print_arm_disassembler_options@@Base+0x5d70>
   51230:	adrp	x1, 69000 <fields@@Base+0x12650>
   51234:	mov	x0, x21
   51238:	add	x1, x1, #0x8e8
   5123c:	b	51284 <print_arm_disassembler_options@@Base+0x5d7c>
   51240:	adrp	x9, f0000 <aarch64_opcode_table@@Base+0x55598>
   51244:	ldr	w9, [x9, #1624]
   51248:	adrp	x11, 84000 <aarch64_operands@@Base+0x1d20>
   5124c:	mov	w10, #0x90                  	// #144
   51250:	add	x11, x11, #0xa10
   51254:	madd	x9, x9, x10, x11
   51258:	add	x8, x9, x8, lsl #3
   5125c:	b	50c08 <print_arm_disassembler_options@@Base+0x5700>
   51260:	adrp	x1, 69000 <fields@@Base+0x12650>
   51264:	mov	x0, x21
   51268:	add	x1, x1, #0x1a
   5126c:	blr	x26
   51270:	add	x24, x24, #0x1
   51274:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   51278:	adrp	x1, 69000 <fields@@Base+0x12650>
   5127c:	mov	x0, x21
   51280:	add	x1, x1, #0x19a
   51284:	blr	x26
   51288:	mov	x25, x28
   5128c:	adrp	x28, 60000 <fields@@Base+0x9650>
   51290:	add	x28, x28, #0x204
   51294:	add	x24, x24, #0x1
   51298:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   5129c:	adrp	x1, 60000 <fields@@Base+0x9650>
   512a0:	mov	x0, x21
   512a4:	add	x1, x1, #0xb3d
   512a8:	b	50c18 <print_arm_disassembler_options@@Base+0x5710>
   512ac:	lsl	x2, x2, #3
   512b0:	adrp	x1, 60000 <fields@@Base+0x9650>
   512b4:	mov	x0, x21
   512b8:	add	x1, x1, #0xa27
   512bc:	b	50c18 <print_arm_disassembler_options@@Base+0x5710>
   512c0:	mov	w27, #0x1                   	// #1
   512c4:	add	x24, x24, #0x1
   512c8:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   512cc:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   512d0:	mov	x0, x21
   512d4:	add	x1, x1, #0x26
   512d8:	blr	x26
   512dc:	add	x24, x24, #0x1
   512e0:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   512e4:	adrp	x1, 54000 <xexit@@Base+0x1bc>
   512e8:	mov	x0, x21
   512ec:	add	x1, x1, #0x2
   512f0:	blr	x26
   512f4:	add	x24, x24, #0x1
   512f8:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   512fc:	cmp	w8, #0xe
   51300:	b.ne	51334 <print_arm_disassembler_options@@Base+0x5e2c>  // b.any
   51304:	ldr	x8, [sp, #24]
   51308:	cmp	x8, #0x10
   5130c:	b.eq	51370 <print_arm_disassembler_options@@Base+0x5e68>  // b.none
   51310:	cmp	x8, #0x1
   51314:	b.eq	51384 <print_arm_disassembler_options@@Base+0x5e7c>  // b.none
   51318:	cbnz	x8, 51440 <print_arm_disassembler_options@@Base+0x5f38>
   5131c:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   51320:	mov	x0, x21
   51324:	add	x1, x1, #0x3f4
   51328:	blr	x26
   5132c:	add	x24, x24, #0x1
   51330:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   51334:	cmp	w2, #0x83
   51338:	b.ne	5134c <print_arm_disassembler_options@@Base+0x5e44>  // b.any
   5133c:	ldr	x8, [sp, #24]
   51340:	cbnz	x8, 5134c <print_arm_disassembler_options@@Base+0x5e44>
   51344:	mov	w8, #0x20                  	// #32
   51348:	str	x8, [sp, #24]
   5134c:	ldr	x2, [sp, #24]
   51350:	adrp	x1, 69000 <fields@@Base+0x12650>
   51354:	mov	x0, x21
   51358:	add	x1, x1, #0x1db
   5135c:	blr	x26
   51360:	ldr	x8, [sp, #24]
   51364:	add	x24, x24, #0x1
   51368:	str	x8, [sp, #16]
   5136c:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   51370:	mov	w1, #0x1                   	// #1
   51374:	mov	x0, x20
   51378:	bl	531e8 <print_arm_disassembler_options@@Base+0x7ce0>
   5137c:	add	x24, x24, #0x1
   51380:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   51384:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   51388:	mov	x0, x21
   5138c:	add	x1, x1, #0xff3
   51390:	blr	x26
   51394:	add	x24, x24, #0x1
   51398:	b	50c20 <print_arm_disassembler_options@@Base+0x5718>
   5139c:	ldr	x2, [sp, #16]
   513a0:	add	x8, x2, #0x10
   513a4:	cmp	x8, #0x31
   513a8:	b.cc	513bc <print_arm_disassembler_options@@Base+0x5eb4>  // b.lo, b.ul, b.last
   513ac:	adrp	x1, 60000 <fields@@Base+0x9650>
   513b0:	add	x1, x1, #0xa3e
   513b4:	mov	x0, x21
   513b8:	blr	x26
   513bc:	cbz	w27, 513cc <print_arm_disassembler_options@@Base+0x5ec4>
   513c0:	ldur	w1, [x29, #-4]
   513c4:	mov	x0, x20
   513c8:	bl	5323c <print_arm_disassembler_options@@Base+0x7d34>
   513cc:	cbz	w23, 513dc <print_arm_disassembler_options@@Base+0x5ed4>
   513d0:	ldur	w1, [x29, #-8]
   513d4:	mov	x0, x20
   513d8:	bl	531e8 <print_arm_disassembler_options@@Base+0x7ce0>
   513dc:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   513e0:	ldrb	w20, [x8, #1120]
   513e4:	tbnz	w20, #0, 51410 <print_arm_disassembler_options@@Base+0x5f08>
   513e8:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   513ec:	ldr	w8, [x8, #1112]
   513f0:	cbnz	w8, 51410 <print_arm_disassembler_options@@Base+0x5f08>
   513f4:	mov	x0, x19
   513f8:	bl	53298 <print_arm_disassembler_options@@Base+0x7d90>
   513fc:	cmp	w0, #0x1
   51400:	b.ne	51410 <print_arm_disassembler_options@@Base+0x5f08>  // b.any
   51404:	mov	x0, x19
   51408:	bl	533a0 <print_arm_disassembler_options@@Base+0x7e98>
   5140c:	b	51418 <print_arm_disassembler_options@@Base+0x5f10>
   51410:	cbz	w20, 51418 <print_arm_disassembler_options@@Base+0x5f10>
   51414:	bl	5341c <print_arm_disassembler_options@@Base+0x7f14>
   51418:	mov	w0, #0x1                   	// #1
   5141c:	ldp	x20, x19, [sp, #128]
   51420:	ldp	x22, x21, [sp, #112]
   51424:	ldp	x24, x23, [sp, #96]
   51428:	ldp	x26, x25, [sp, #80]
   5142c:	ldp	x28, x27, [sp, #64]
   51430:	ldp	x29, x30, [sp, #48]
   51434:	add	sp, sp, #0x90
   51438:	ret
   5143c:	bl	35aa0 <abort@plt>
   51440:	adrp	x0, 58000 <fields@@Base+0x1650>
   51444:	adrp	x1, 69000 <fields@@Base+0x12650>
   51448:	adrp	x3, 69000 <fields@@Base+0x12650>
   5144c:	add	x0, x0, #0xd9c
   51450:	add	x1, x1, #0x903
   51454:	add	x3, x3, #0x91b
   51458:	mov	w2, #0x2570                	// #9584
   5145c:	bl	35ef0 <__assert_fail@plt>
   51460:	cmp	w0, #0x98
   51464:	b.hi	514b0 <print_arm_disassembler_options@@Base+0x5fa8>  // b.pmore
   51468:	adrp	x9, 60000 <fields@@Base+0x9650>
   5146c:	mov	w8, w0
   51470:	add	x9, x9, #0x326
   51474:	adr	x10, 5148c <print_arm_disassembler_options@@Base+0x5f84>
   51478:	ldrb	w11, [x9, x8]
   5147c:	add	x10, x10, x11, lsl #2
   51480:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51484:	add	x0, x0, #0x95b
   51488:	br	x10
   5148c:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51490:	add	x0, x0, #0x954
   51494:	ret
   51498:	adrp	x0, 6d000 <fields@@Base+0x16650>
   5149c:	add	x0, x0, #0x95a
   514a0:	ret
   514a4:	adrp	x0, 6d000 <fields@@Base+0x16650>
   514a8:	add	x0, x0, #0x95c
   514ac:	ret
   514b0:	adrp	x0, 6d000 <fields@@Base+0x16650>
   514b4:	add	x0, x0, #0x9ff
   514b8:	ret
   514bc:	adrp	x0, 6d000 <fields@@Base+0x16650>
   514c0:	add	x0, x0, #0x960
   514c4:	ret
   514c8:	adrp	x0, 6d000 <fields@@Base+0x16650>
   514cc:	add	x0, x0, #0x966
   514d0:	ret
   514d4:	adrp	x0, 6d000 <fields@@Base+0x16650>
   514d8:	add	x0, x0, #0x965
   514dc:	ret
   514e0:	adrp	x0, 6d000 <fields@@Base+0x16650>
   514e4:	add	x0, x0, #0x96b
   514e8:	ret
   514ec:	adrp	x0, 6d000 <fields@@Base+0x16650>
   514f0:	add	x0, x0, #0x96f
   514f4:	ret
   514f8:	adrp	x0, 6d000 <fields@@Base+0x16650>
   514fc:	add	x0, x0, #0x973
   51500:	ret
   51504:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51508:	add	x0, x0, #0x97a
   5150c:	ret
   51510:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51514:	add	x0, x0, #0x981
   51518:	ret
   5151c:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51520:	add	x0, x0, #0x989
   51524:	ret
   51528:	adrp	x0, 6d000 <fields@@Base+0x16650>
   5152c:	add	x0, x0, #0x991
   51530:	ret
   51534:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51538:	add	x0, x0, #0x99d
   5153c:	ret
   51540:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51544:	add	x0, x0, #0x9a7
   51548:	ret
   5154c:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51550:	add	x0, x0, #0x9af
   51554:	ret
   51558:	adrp	x0, 6d000 <fields@@Base+0x16650>
   5155c:	add	x0, x0, #0x9b6
   51560:	ret
   51564:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51568:	add	x0, x0, #0x9bd
   5156c:	ret
   51570:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51574:	add	x0, x0, #0x9c7
   51578:	ret
   5157c:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51580:	add	x0, x0, #0x9d1
   51584:	ret
   51588:	adrp	x0, 6d000 <fields@@Base+0x16650>
   5158c:	add	x0, x0, #0x9dc
   51590:	ret
   51594:	adrp	x0, 6d000 <fields@@Base+0x16650>
   51598:	add	x0, x0, #0x9e7
   5159c:	ret
   515a0:	adrp	x0, 6d000 <fields@@Base+0x16650>
   515a4:	add	x0, x0, #0x9f4
   515a8:	ret
   515ac:	adrp	x0, 6d000 <fields@@Base+0x16650>
   515b0:	add	x0, x0, #0x9b0
   515b4:	ret
   515b8:	stp	x29, x30, [sp, #-48]!
   515bc:	stp	x20, x19, [sp, #32]
   515c0:	mov	x19, x0
   515c4:	cmp	w1, #0xdb
   515c8:	mov	w0, wzr
   515cc:	str	x21, [sp, #16]
   515d0:	mov	x29, sp
   515d4:	b.hi	516d8 <print_arm_disassembler_options@@Base+0x61d0>  // b.pmore
   515d8:	adrp	x9, 60000 <fields@@Base+0x9650>
   515dc:	mov	w8, w1
   515e0:	add	x9, x9, #0x3bf
   515e4:	adr	x10, 515f8 <print_arm_disassembler_options@@Base+0x60f0>
   515e8:	ldrb	w11, [x9, x8]
   515ec:	add	x10, x10, x11, lsl #2
   515f0:	mov	w20, w1
   515f4:	br	x10
   515f8:	mov	w1, #0x14                  	// #20
   515fc:	mov	w2, #0x15                  	// #21
   51600:	b	516c8 <print_arm_disassembler_options@@Base+0x61c0>
   51604:	mov	w1, #0x12                  	// #18
   51608:	mov	w2, #0x13                  	// #19
   5160c:	b	516c8 <print_arm_disassembler_options@@Base+0x61c0>
   51610:	mov	w1, #0x9                   	// #9
   51614:	mov	w2, #0xb                   	// #11
   51618:	b	5165c <print_arm_disassembler_options@@Base+0x6154>
   5161c:	mov	w1, #0x13                  	// #19
   51620:	mov	w2, #0x15                  	// #21
   51624:	mov	x0, x19
   51628:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5162c:	cmp	x0, #0x0
   51630:	b	516d4 <print_arm_disassembler_options@@Base+0x61cc>
   51634:	mov	w1, #0xd                   	// #13
   51638:	mov	w2, #0xf                   	// #15
   5163c:	mov	w3, #0x16                  	// #22
   51640:	mov	w4, #0x16                  	// #22
   51644:	mov	x0, x19
   51648:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   5164c:	cbnz	x0, 515f8 <print_arm_disassembler_options@@Base+0x60f0>
   51650:	b	518ac <print_arm_disassembler_options@@Base+0x63a4>
   51654:	mov	w1, #0x14                  	// #20
   51658:	mov	w2, #0x16                  	// #22
   5165c:	mov	x0, x19
   51660:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51664:	cmp	x0, #0x7
   51668:	b	516d4 <print_arm_disassembler_options@@Base+0x61cc>
   5166c:	mov	w1, #0x18                  	// #24
   51670:	mov	w2, #0x18                  	// #24
   51674:	mov	x0, x19
   51678:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5167c:	cbnz	x0, 5194c <print_arm_disassembler_options@@Base+0x6444>
   51680:	mov	w1, #0x15                  	// #21
   51684:	mov	w2, #0x15                  	// #21
   51688:	mov	x0, x19
   5168c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51690:	cbnz	x0, 5194c <print_arm_disassembler_options@@Base+0x6444>
   51694:	b	518ac <print_arm_disassembler_options@@Base+0x63a4>
   51698:	mov	w1, #0x18                  	// #24
   5169c:	mov	w2, #0x18                  	// #24
   516a0:	mov	x0, x19
   516a4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   516a8:	cbnz	x0, 516c0 <print_arm_disassembler_options@@Base+0x61b8>
   516ac:	mov	w1, #0x15                  	// #21
   516b0:	mov	w2, #0x15                  	// #21
   516b4:	mov	x0, x19
   516b8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   516bc:	cbz	x0, 518ac <print_arm_disassembler_options@@Base+0x63a4>
   516c0:	mov	w1, #0x7                   	// #7
   516c4:	mov	w2, #0x8                   	// #8
   516c8:	mov	x0, x19
   516cc:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   516d0:	cmp	x0, #0x3
   516d4:	cset	w0, eq  // eq = none
   516d8:	ldp	x20, x19, [sp, #32]
   516dc:	ldr	x21, [sp, #16]
   516e0:	ldp	x29, x30, [sp], #48
   516e4:	ret
   516e8:	mov	w1, #0x8                   	// #8
   516ec:	mov	w2, #0xb                   	// #11
   516f0:	mov	x0, x19
   516f4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   516f8:	mvn	w8, w0
   516fc:	tst	x8, #0xc
   51700:	cset	w9, eq  // eq = none
   51704:	and	w8, w8, #0x1
   51708:	orr	w0, w8, w9
   5170c:	b	516d8 <print_arm_disassembler_options@@Base+0x61d0>
   51710:	mov	w1, #0x14                  	// #20
   51714:	mov	w2, #0x15                  	// #21
   51718:	mov	x0, x19
   5171c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51720:	cmp	x0, #0x3
   51724:	b.eq	518ac <print_arm_disassembler_options@@Base+0x63a4>  // b.none
   51728:	mov	w1, #0x1                   	// #1
   5172c:	mov	w2, #0x3                   	// #3
   51730:	b	5165c <print_arm_disassembler_options@@Base+0x6154>
   51734:	mov	w2, #0x3                   	// #3
   51738:	mov	x0, x19
   5173c:	mov	w1, wzr
   51740:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51744:	mov	x21, x0
   51748:	mov	w1, #0x10                  	// #16
   5174c:	mov	w2, #0x13                  	// #19
   51750:	mov	x0, x19
   51754:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51758:	cmp	x21, #0xf
   5175c:	b.ne	51768 <print_arm_disassembler_options@@Base+0x6260>  // b.any
   51760:	cmp	x0, #0xf
   51764:	b.eq	518ac <print_arm_disassembler_options@@Base+0x63a4>  // b.none
   51768:	cmp	x0, #0xf
   5176c:	b.eq	51778 <print_arm_disassembler_options@@Base+0x6270>  // b.none
   51770:	cmp	x0, x21
   51774:	b.eq	518ac <print_arm_disassembler_options@@Base+0x63a4>  // b.none
   51778:	mov	w2, #0x3                   	// #3
   5177c:	mov	x0, x19
   51780:	mov	w1, wzr
   51784:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51788:	cmp	x0, #0xd
   5178c:	b.eq	518ac <print_arm_disassembler_options@@Base+0x63a4>  // b.none
   51790:	cmp	w20, #0xda
   51794:	b.ne	5194c <print_arm_disassembler_options@@Base+0x6444>  // b.any
   51798:	mov	w2, #0x3                   	// #3
   5179c:	mov	x0, x19
   517a0:	mov	w1, wzr
   517a4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   517a8:	mov	x20, x0
   517ac:	mov	w1, #0x10                  	// #16
   517b0:	mov	w2, #0x13                  	// #19
   517b4:	mov	x0, x19
   517b8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   517bc:	cmp	x20, x0
   517c0:	b.eq	518ac <print_arm_disassembler_options@@Base+0x63a4>  // b.none
   517c4:	b	5194c <print_arm_disassembler_options@@Base+0x6444>
   517c8:	mov	w1, #0xd                   	// #13
   517cc:	mov	w2, #0xf                   	// #15
   517d0:	mov	w3, #0x16                  	// #22
   517d4:	mov	w4, #0x16                  	// #22
   517d8:	mov	x0, x19
   517dc:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   517e0:	b	5162c <print_arm_disassembler_options@@Base+0x6124>
   517e4:	mov	w1, #0xd                   	// #13
   517e8:	mov	w2, #0xf                   	// #15
   517ec:	mov	w3, #0x16                  	// #22
   517f0:	mov	w4, #0x16                  	// #22
   517f4:	mov	x0, x19
   517f8:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   517fc:	cbz	x0, 518ac <print_arm_disassembler_options@@Base+0x63a4>
   51800:	mov	w1, #0xc                   	// #12
   51804:	mov	w2, #0xc                   	// #12
   51808:	mov	x0, x19
   5180c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51810:	cbnz	x0, 5194c <print_arm_disassembler_options@@Base+0x6444>
   51814:	mov	x0, x19
   51818:	mov	w1, wzr
   5181c:	mov	w2, wzr
   51820:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51824:	cmp	x0, #0x1
   51828:	b.eq	516d8 <print_arm_disassembler_options@@Base+0x61d0>  // b.none
   5182c:	b	5194c <print_arm_disassembler_options@@Base+0x6444>
   51830:	mov	w1, #0xd                   	// #13
   51834:	mov	w2, #0xf                   	// #15
   51838:	mov	w3, #0x16                  	// #22
   5183c:	mov	w4, #0x16                  	// #22
   51840:	mov	x0, x19
   51844:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51848:	cbz	x0, 518ac <print_arm_disassembler_options@@Base+0x63a4>
   5184c:	mov	w2, #0x3                   	// #3
   51850:	mov	x0, x19
   51854:	mov	w1, wzr
   51858:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5185c:	cmp	x0, #0xd
   51860:	b	516d4 <print_arm_disassembler_options@@Base+0x61cc>
   51864:	mov	w1, #0x10                  	// #16
   51868:	mov	w2, #0x15                  	// #21
   5186c:	mov	x0, x19
   51870:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51874:	tst	x0, #0x38
   51878:	b	516d4 <print_arm_disassembler_options@@Base+0x61cc>
   5187c:	mov	w1, #0x5                   	// #5
   51880:	mov	w2, #0x5                   	// #5
   51884:	mov	x0, x19
   51888:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5188c:	cmp	x0, #0x1
   51890:	b.ne	5194c <print_arm_disassembler_options@@Base+0x6444>  // b.any
   51894:	mov	w1, #0x8                   	// #8
   51898:	mov	w2, #0xb                   	// #11
   5189c:	mov	x0, x19
   518a0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   518a4:	cmp	x0, #0xe
   518a8:	b.eq	5194c <print_arm_disassembler_options@@Base+0x6444>  // b.none
   518ac:	mov	w0, #0x1                   	// #1
   518b0:	b	516d8 <print_arm_disassembler_options@@Base+0x61d0>
   518b4:	mov	w1, #0x8                   	// #8
   518b8:	mov	w2, #0xb                   	// #11
   518bc:	mov	x0, x19
   518c0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   518c4:	mov	x8, x0
   518c8:	cmp	x0, #0xe
   518cc:	mov	w0, #0x1                   	// #1
   518d0:	b.eq	516d8 <print_arm_disassembler_options@@Base+0x61d0>  // b.none
   518d4:	mov	w9, #0x9                   	// #9
   518d8:	and	x9, x8, x9
   518dc:	cmp	x9, #0x1
   518e0:	b.eq	516d8 <print_arm_disassembler_options@@Base+0x61d0>  // b.none
   518e4:	mov	w9, #0xd                   	// #13
   518e8:	and	x8, x8, x9
   518ec:	cmp	x8, #0x9
   518f0:	b	516d4 <print_arm_disassembler_options@@Base+0x61cc>
   518f4:	mov	w1, #0x13                  	// #19
   518f8:	mov	w2, #0x14                  	// #20
   518fc:	mov	x0, x19
   51900:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51904:	mov	x8, x0
   51908:	mov	w0, #0x1                   	// #1
   5190c:	cbz	x8, 516d8 <print_arm_disassembler_options@@Base+0x61d0>
   51910:	cmp	x8, #0x3
   51914:	b.eq	516d8 <print_arm_disassembler_options@@Base+0x61d0>  // b.none
   51918:	b	5194c <print_arm_disassembler_options@@Base+0x6444>
   5191c:	mov	w1, #0x14                  	// #20
   51920:	mov	w2, #0x16                  	// #22
   51924:	mov	x0, x19
   51928:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5192c:	mvn	w8, w0
   51930:	tst	x8, #0x6
   51934:	b	516d4 <print_arm_disassembler_options@@Base+0x61cc>
   51938:	mov	w1, #0x10                  	// #16
   5193c:	mov	w2, #0x12                  	// #18
   51940:	mov	x0, x19
   51944:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51948:	cbz	x0, 5196c <print_arm_disassembler_options@@Base+0x6464>
   5194c:	mov	w0, wzr
   51950:	b	516d8 <print_arm_disassembler_options@@Base+0x61d0>
   51954:	mov	w1, #0x10                  	// #16
   51958:	mov	w2, #0x13                  	// #19
   5195c:	mov	x0, x19
   51960:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51964:	cmp	x0, #0xf
   51968:	b	516d4 <print_arm_disassembler_options@@Base+0x61cc>
   5196c:	mov	w1, #0x13                  	// #19
   51970:	mov	w2, #0x14                  	// #20
   51974:	mov	x0, x19
   51978:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5197c:	sub	x8, x0, #0x1
   51980:	cmp	x8, #0x2
   51984:	cset	w0, cc  // cc = lo, ul, last
   51988:	b	516d8 <print_arm_disassembler_options@@Base+0x61d0>
   5198c:	sub	w9, w0, #0xc2
   51990:	mov	w8, w0
   51994:	cmp	w9, #0x11
   51998:	mov	w0, #0x1                   	// #1
   5199c:	b.cs	519a4 <print_arm_disassembler_options@@Base+0x649c>  // b.hs, b.nlast
   519a0:	ret
   519a4:	sub	w8, w8, #0x3c
   519a8:	cmp	w8, #0x5
   519ac:	b.hi	519c4 <print_arm_disassembler_options@@Base+0x64bc>  // b.pmore
   519b0:	mov	w9, #0x1                   	// #1
   519b4:	lsl	w8, w9, w8
   519b8:	mov	w9, #0x39                  	// #57
   519bc:	tst	w8, w9
   519c0:	b.ne	519a0 <print_arm_disassembler_options@@Base+0x6498>  // b.any
   519c4:	mov	w0, wzr
   519c8:	ret
   519cc:	stp	x29, x30, [sp, #-48]!
   519d0:	sub	w8, w1, #0x2
   519d4:	stp	x20, x19, [sp, #32]
   519d8:	mov	x20, x0
   519dc:	mov	w0, wzr
   519e0:	mov	w9, #0xc                   	// #12
   519e4:	cmp	w8, #0xcf
   519e8:	stp	x22, x21, [sp, #16]
   519ec:	mov	x29, sp
   519f0:	str	w9, [x2]
   519f4:	b.hi	52038 <print_arm_disassembler_options@@Base+0x6b30>  // b.pmore
   519f8:	adrp	x9, 60000 <fields@@Base+0x9650>
   519fc:	add	x9, x9, #0x49c
   51a00:	adr	x10, 51a14 <print_arm_disassembler_options@@Base+0x650c>
   51a04:	ldrh	w11, [x9, x8, lsl #1]
   51a08:	add	x10, x10, x11, lsl #2
   51a0c:	mov	x19, x2
   51a10:	br	x10
   51a14:	mov	w2, #0x3                   	// #3
   51a18:	mov	x0, x20
   51a1c:	mov	w1, wzr
   51a20:	mov	w21, #0x3                   	// #3
   51a24:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51a28:	cmp	x0, #0xf
   51a2c:	b.ne	51a98 <print_arm_disassembler_options@@Base+0x6590>  // b.any
   51a30:	str	w21, [x19]
   51a34:	b	51d84 <print_arm_disassembler_options@@Base+0x687c>
   51a38:	mov	w1, #0xc                   	// #12
   51a3c:	mov	w2, #0xf                   	// #15
   51a40:	mov	x0, x20
   51a44:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51a48:	cmp	x0, #0xf
   51a4c:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51a50:	cmp	x0, #0xd
   51a54:	b.eq	51ca4 <print_arm_disassembler_options@@Base+0x679c>  // b.none
   51a58:	b	52034 <print_arm_disassembler_options@@Base+0x6b2c>
   51a5c:	mov	w1, #0x9                   	// #9
   51a60:	mov	w2, #0xb                   	// #11
   51a64:	mov	x0, x20
   51a68:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51a6c:	mov	w8, #0x1                   	// #1
   51a70:	bfi	x8, x0, #1, #63
   51a74:	cmp	x8, #0xf
   51a78:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51a7c:	cmp	x8, #0xd
   51a80:	b.eq	51ca4 <print_arm_disassembler_options@@Base+0x679c>  // b.none
   51a84:	b	52034 <print_arm_disassembler_options@@Base+0x6b2c>
   51a88:	mov	w2, #0x3                   	// #3
   51a8c:	mov	x0, x20
   51a90:	mov	w1, wzr
   51a94:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51a98:	cmp	x0, #0xd
   51a9c:	mov	w0, wzr
   51aa0:	b.eq	51ca4 <print_arm_disassembler_options@@Base+0x679c>  // b.none
   51aa4:	b	52038 <print_arm_disassembler_options@@Base+0x6b30>
   51aa8:	mov	w1, #0x10                  	// #16
   51aac:	mov	w2, #0x13                  	// #19
   51ab0:	mov	x0, x20
   51ab4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51ab8:	cmp	x0, #0xf
   51abc:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51ac0:	mov	x21, x0
   51ac4:	cmp	x0, #0xd
   51ac8:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51acc:	mov	w1, #0x15                  	// #21
   51ad0:	mov	w2, #0x15                  	// #21
   51ad4:	mov	x0, x20
   51ad8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51adc:	cmp	x0, #0x1
   51ae0:	b.eq	51c2c <print_arm_disassembler_options@@Base+0x6724>  // b.none
   51ae4:	cmp	x21, #0xf
   51ae8:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51aec:	b	51d7c <print_arm_disassembler_options@@Base+0x6874>
   51af0:	mov	w2, #0x3                   	// #3
   51af4:	mov	x0, x20
   51af8:	mov	w1, wzr
   51afc:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51b00:	mov	x21, x0
   51b04:	mov	w1, #0x10                  	// #16
   51b08:	mov	w2, #0x13                  	// #19
   51b0c:	mov	x0, x20
   51b10:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51b14:	cmp	x21, #0xd
   51b18:	b.eq	51ca4 <print_arm_disassembler_options@@Base+0x679c>  // b.none
   51b1c:	cmp	x0, #0xd
   51b20:	b.eq	51ca4 <print_arm_disassembler_options@@Base+0x679c>  // b.none
   51b24:	cmp	x21, #0xf
   51b28:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51b2c:	cmp	x0, #0xf
   51b30:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51b34:	cmp	x21, x0
   51b38:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51b3c:	mov	w8, #0x9                   	// #9
   51b40:	b	51d80 <print_arm_disassembler_options@@Base+0x6878>
   51b44:	mov	w1, #0x14                  	// #20
   51b48:	mov	w2, #0x16                  	// #22
   51b4c:	b	51c94 <print_arm_disassembler_options@@Base+0x678c>
   51b50:	mov	w1, #0xc                   	// #12
   51b54:	mov	w2, #0xc                   	// #12
   51b58:	mov	x0, x20
   51b5c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51b60:	cbnz	x0, 52034 <print_arm_disassembler_options@@Base+0x6b2c>
   51b64:	mov	w1, #0x5                   	// #5
   51b68:	mov	w2, #0x5                   	// #5
   51b6c:	mov	x0, x20
   51b70:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51b74:	cmp	x0, #0x1
   51b78:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51b7c:	str	w0, [x19]
   51b80:	b	52038 <print_arm_disassembler_options@@Base+0x6b30>
   51b84:	mov	w1, #0x10                  	// #16
   51b88:	mov	w2, #0x13                  	// #19
   51b8c:	mov	x0, x20
   51b90:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51b94:	cmp	x0, #0xf
   51b98:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51b9c:	mov	x21, x0
   51ba0:	cmp	x0, #0xd
   51ba4:	b.ne	51bc8 <print_arm_disassembler_options@@Base+0x66c0>  // b.any
   51ba8:	mov	w1, #0x15                  	// #21
   51bac:	mov	w2, #0x15                  	// #21
   51bb0:	mov	x0, x20
   51bb4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51bb8:	cmp	x0, #0x1
   51bbc:	b.eq	51c2c <print_arm_disassembler_options@@Base+0x6724>  // b.none
   51bc0:	cmp	x21, #0xf
   51bc4:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51bc8:	mov	w1, #0xd                   	// #13
   51bcc:	mov	w2, #0xf                   	// #15
   51bd0:	mov	w3, #0x16                  	// #22
   51bd4:	mov	w4, #0x16                  	// #22
   51bd8:	mov	x0, x20
   51bdc:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51be0:	cmp	x0, #0x7
   51be4:	b.cc	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.lo, b.ul, b.last
   51be8:	mov	w8, #0x5                   	// #5
   51bec:	b	51d80 <print_arm_disassembler_options@@Base+0x6878>
   51bf0:	mov	w1, #0x10                  	// #16
   51bf4:	mov	w2, #0x13                  	// #19
   51bf8:	mov	x0, x20
   51bfc:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51c00:	cmp	x0, #0xf
   51c04:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51c08:	mov	x21, x0
   51c0c:	cmp	x0, #0xd
   51c10:	b.ne	5200c <print_arm_disassembler_options@@Base+0x6b04>  // b.any
   51c14:	mov	w1, #0x15                  	// #21
   51c18:	mov	w2, #0x15                  	// #21
   51c1c:	mov	x0, x20
   51c20:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51c24:	cmp	x0, #0x1
   51c28:	b.ne	52004 <print_arm_disassembler_options@@Base+0x6afc>  // b.any
   51c2c:	mov	w8, #0x6                   	// #6
   51c30:	str	w8, [x19]
   51c34:	b	52038 <print_arm_disassembler_options@@Base+0x6b30>
   51c38:	mov	w1, #0xd                   	// #13
   51c3c:	mov	w2, #0xf                   	// #15
   51c40:	mov	w3, #0x16                  	// #22
   51c44:	mov	w4, #0x16                  	// #22
   51c48:	mov	x0, x20
   51c4c:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51c50:	mov	x21, x0
   51c54:	mov	w1, #0x11                  	// #17
   51c58:	mov	w2, #0x13                  	// #19
   51c5c:	mov	w3, #0x7                   	// #7
   51c60:	mov	w4, #0x7                   	// #7
   51c64:	mov	x0, x20
   51c68:	mov	w22, #0x7                   	// #7
   51c6c:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51c70:	cmp	x21, x0
   51c74:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51c78:	str	w22, [x19]
   51c7c:	b	51d84 <print_arm_disassembler_options@@Base+0x687c>
   51c80:	mov	w1, #0x1c                  	// #28
   51c84:	mov	w2, #0x1c                  	// #28
   51c88:	b	51f2c <print_arm_disassembler_options@@Base+0x6a24>
   51c8c:	mov	w1, #0x1                   	// #1
   51c90:	mov	w2, #0x3                   	// #3
   51c94:	mov	x0, x20
   51c98:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51c9c:	cmp	x0, #0x6
   51ca0:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51ca4:	mov	w8, #0x2                   	// #2
   51ca8:	b	51d80 <print_arm_disassembler_options@@Base+0x6878>
   51cac:	mov	w1, #0xd                   	// #13
   51cb0:	mov	w2, #0xf                   	// #15
   51cb4:	mov	w3, #0x16                  	// #22
   51cb8:	mov	w4, #0x16                  	// #22
   51cbc:	mov	x0, x20
   51cc0:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51cc4:	mov	x21, x0
   51cc8:	mov	w1, #0x1                   	// #1
   51ccc:	mov	w2, #0x3                   	// #3
   51cd0:	mov	w3, #0x5                   	// #5
   51cd4:	mov	w4, #0x5                   	// #5
   51cd8:	mov	x0, x20
   51cdc:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51ce0:	cmp	x21, x0
   51ce4:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51ce8:	mov	w1, #0x14                  	// #20
   51cec:	mov	w2, #0x15                  	// #21
   51cf0:	mov	x0, x20
   51cf4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51cf8:	cmp	x0, #0x2
   51cfc:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51d00:	b	51e40 <print_arm_disassembler_options@@Base+0x6938>
   51d04:	mov	x0, x20
   51d08:	mov	w1, wzr
   51d0c:	mov	w2, wzr
   51d10:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51d14:	cmp	x0, #0x1
   51d18:	b.ne	51d28 <print_arm_disassembler_options@@Base+0x6820>  // b.any
   51d1c:	mov	w8, #0x8                   	// #8
   51d20:	str	w8, [x19]
   51d24:	b	52038 <print_arm_disassembler_options@@Base+0x6b30>
   51d28:	mov	w1, #0xd                   	// #13
   51d2c:	mov	w2, #0xf                   	// #15
   51d30:	mov	w3, #0x16                  	// #22
   51d34:	mov	w4, #0x16                  	// #22
   51d38:	mov	x0, x20
   51d3c:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51d40:	mov	x21, x0
   51d44:	mov	w1, #0x1                   	// #1
   51d48:	mov	w2, #0x3                   	// #3
   51d4c:	mov	w3, #0x5                   	// #5
   51d50:	mov	w4, #0x5                   	// #5
   51d54:	mov	x0, x20
   51d58:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51d5c:	cmp	x21, x0
   51d60:	b.eq	51ffc <print_arm_disassembler_options@@Base+0x6af4>  // b.none
   51d64:	mov	w1, #0x10                  	// #16
   51d68:	mov	w2, #0x13                  	// #19
   51d6c:	mov	x0, x20
   51d70:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51d74:	cmp	x0, #0xf
   51d78:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51d7c:	mov	w8, #0x3                   	// #3
   51d80:	str	w8, [x19]
   51d84:	mov	w0, #0x1                   	// #1
   51d88:	b	52038 <print_arm_disassembler_options@@Base+0x6b30>
   51d8c:	mov	w1, #0x10                  	// #16
   51d90:	mov	w2, #0x13                  	// #19
   51d94:	mov	x0, x20
   51d98:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51d9c:	cmp	x0, #0xf
   51da0:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   51da4:	mov	x0, x20
   51da8:	mov	w1, wzr
   51dac:	mov	w2, wzr
   51db0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51db4:	cmp	x0, #0x1
   51db8:	mov	w0, wzr
   51dbc:	b.ne	52038 <print_arm_disassembler_options@@Base+0x6b30>  // b.any
   51dc0:	mov	w8, #0x8                   	// #8
   51dc4:	b	51d80 <print_arm_disassembler_options@@Base+0x6878>
   51dc8:	mov	w1, #0x14                  	// #20
   51dcc:	mov	w2, #0x15                  	// #21
   51dd0:	mov	x0, x20
   51dd4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51dd8:	cmp	x0, #0x2
   51ddc:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51de0:	mov	w1, #0xd                   	// #13
   51de4:	mov	w2, #0xf                   	// #15
   51de8:	mov	w3, #0x16                  	// #22
   51dec:	mov	w4, #0x16                  	// #22
   51df0:	mov	x0, x20
   51df4:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51df8:	mov	x21, x0
   51dfc:	mov	w1, #0x1                   	// #1
   51e00:	mov	w2, #0x3                   	// #3
   51e04:	mov	w3, #0x5                   	// #5
   51e08:	mov	w4, #0x5                   	// #5
   51e0c:	mov	x0, x20
   51e10:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51e14:	mov	x22, x0
   51e18:	mov	w1, #0x11                  	// #17
   51e1c:	mov	w2, #0x13                  	// #19
   51e20:	mov	w3, #0x7                   	// #7
   51e24:	mov	w4, #0x7                   	// #7
   51e28:	mov	x0, x20
   51e2c:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51e30:	cmp	x21, x22
   51e34:	b.eq	51e40 <print_arm_disassembler_options@@Base+0x6938>  // b.none
   51e38:	cmp	x21, x0
   51e3c:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51e40:	mov	w8, #0xb                   	// #11
   51e44:	b	51d80 <print_arm_disassembler_options@@Base+0x6878>
   51e48:	mov	w2, #0x3                   	// #3
   51e4c:	mov	x0, x20
   51e50:	mov	w1, wzr
   51e54:	mov	w21, #0x3                   	// #3
   51e58:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51e5c:	cmp	x0, #0xf
   51e60:	b.eq	51a30 <print_arm_disassembler_options@@Base+0x6528>  // b.none
   51e64:	cmp	x0, #0xd
   51e68:	b.eq	51ca4 <print_arm_disassembler_options@@Base+0x679c>  // b.none
   51e6c:	mov	w1, #0x1c                  	// #28
   51e70:	mov	w2, #0x1c                  	// #28
   51e74:	mov	x0, x20
   51e78:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51e7c:	cmp	x0, #0x1
   51e80:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51e84:	mov	w1, #0xd                   	// #13
   51e88:	mov	w2, #0xf                   	// #15
   51e8c:	mov	w3, #0x16                  	// #22
   51e90:	mov	w4, #0x16                  	// #22
   51e94:	mov	x0, x20
   51e98:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51e9c:	mov	x21, x0
   51ea0:	mov	w1, #0x11                  	// #17
   51ea4:	mov	w2, #0x13                  	// #19
   51ea8:	mov	w3, #0x7                   	// #7
   51eac:	mov	w4, #0x7                   	// #7
   51eb0:	mov	x0, x20
   51eb4:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51eb8:	cmp	x21, x0
   51ebc:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51ec0:	b	51f9c <print_arm_disassembler_options@@Base+0x6a94>
   51ec4:	mov	w1, #0xd                   	// #13
   51ec8:	mov	w2, #0xf                   	// #15
   51ecc:	mov	w3, #0x16                  	// #22
   51ed0:	mov	w4, #0x16                  	// #22
   51ed4:	mov	x0, x20
   51ed8:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51edc:	mov	x21, x0
   51ee0:	mov	w1, #0x1                   	// #1
   51ee4:	mov	w2, #0x3                   	// #3
   51ee8:	mov	w3, #0x5                   	// #5
   51eec:	mov	w4, #0x5                   	// #5
   51ef0:	mov	x0, x20
   51ef4:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51ef8:	cmp	x21, x0
   51efc:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51f00:	mov	w1, #0x14                  	// #20
   51f04:	mov	w2, #0x14                  	// #20
   51f08:	mov	x0, x20
   51f0c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51f10:	cmp	x0, #0x1
   51f14:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51f18:	mov	w8, #0xa                   	// #10
   51f1c:	str	w8, [x19]
   51f20:	b	52038 <print_arm_disassembler_options@@Base+0x6b30>
   51f24:	mov	w1, #0x14                  	// #20
   51f28:	mov	w2, #0x14                  	// #20
   51f2c:	mov	x0, x20
   51f30:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51f34:	cmp	x0, #0x1
   51f38:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51f3c:	mov	w1, #0xd                   	// #13
   51f40:	mov	w2, #0xf                   	// #15
   51f44:	mov	w3, #0x16                  	// #22
   51f48:	mov	w4, #0x16                  	// #22
   51f4c:	mov	x0, x20
   51f50:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51f54:	mov	x21, x0
   51f58:	mov	w1, #0x1                   	// #1
   51f5c:	mov	w2, #0x3                   	// #3
   51f60:	mov	w3, #0x5                   	// #5
   51f64:	mov	w4, #0x5                   	// #5
   51f68:	mov	x0, x20
   51f6c:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51f70:	mov	x22, x0
   51f74:	mov	w1, #0x11                  	// #17
   51f78:	mov	w2, #0x13                  	// #19
   51f7c:	mov	w3, #0x7                   	// #7
   51f80:	mov	w4, #0x7                   	// #7
   51f84:	mov	x0, x20
   51f88:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51f8c:	cmp	x21, x22
   51f90:	b.eq	51f9c <print_arm_disassembler_options@@Base+0x6a94>  // b.none
   51f94:	cmp	x21, x0
   51f98:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51f9c:	mov	w8, #0xa                   	// #10
   51fa0:	b	51d80 <print_arm_disassembler_options@@Base+0x6878>
   51fa4:	mov	w1, #0x10                  	// #16
   51fa8:	mov	w2, #0x13                  	// #19
   51fac:	mov	x0, x20
   51fb0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   51fb4:	cmp	x0, #0xd
   51fb8:	b.eq	51ca4 <print_arm_disassembler_options@@Base+0x679c>  // b.none
   51fbc:	b	52034 <print_arm_disassembler_options@@Base+0x6b2c>
   51fc0:	mov	w1, #0xd                   	// #13
   51fc4:	mov	w2, #0xf                   	// #15
   51fc8:	mov	w3, #0x16                  	// #22
   51fcc:	mov	w4, #0x16                  	// #22
   51fd0:	mov	x0, x20
   51fd4:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51fd8:	mov	x21, x0
   51fdc:	mov	w1, #0x1                   	// #1
   51fe0:	mov	w2, #0x3                   	// #3
   51fe4:	mov	w3, #0x6                   	// #6
   51fe8:	mov	w4, #0x6                   	// #6
   51fec:	mov	x0, x20
   51ff0:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   51ff4:	cmp	x21, x0
   51ff8:	b.ne	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.any
   51ffc:	mov	w8, #0x7                   	// #7
   52000:	b	51d80 <print_arm_disassembler_options@@Base+0x6878>
   52004:	cmp	x21, #0xf
   52008:	b.eq	51d7c <print_arm_disassembler_options@@Base+0x6874>  // b.none
   5200c:	mov	w1, #0xd                   	// #13
   52010:	mov	w2, #0xf                   	// #15
   52014:	mov	w3, #0x16                  	// #22
   52018:	mov	w4, #0x16                  	// #22
   5201c:	mov	x0, x20
   52020:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   52024:	cmp	x0, #0x5
   52028:	b.cc	52034 <print_arm_disassembler_options@@Base+0x6b2c>  // b.lo, b.ul, b.last
   5202c:	mov	w8, #0x4                   	// #4
   52030:	b	51d80 <print_arm_disassembler_options@@Base+0x6878>
   52034:	mov	w0, wzr
   52038:	ldp	x20, x19, [sp, #32]
   5203c:	ldp	x22, x21, [sp, #16]
   52040:	ldp	x29, x30, [sp], #48
   52044:	ret
   52048:	stp	x29, x30, [sp, #-48]!
   5204c:	sub	w8, w1, #0x11
   52050:	stp	x20, x19, [sp, #32]
   52054:	mov	x20, x0
   52058:	mov	w0, wzr
   5205c:	mov	w9, #0x11                  	// #17
   52060:	cmp	w8, #0xb0
   52064:	stp	x22, x21, [sp, #16]
   52068:	mov	x29, sp
   5206c:	str	w9, [x2]
   52070:	b.hi	524cc <print_arm_disassembler_options@@Base+0x6fc4>  // b.pmore
   52074:	adrp	x9, 60000 <fields@@Base+0x9650>
   52078:	add	x9, x9, #0x63c
   5207c:	adr	x10, 52090 <print_arm_disassembler_options@@Base+0x6b88>
   52080:	ldrh	w11, [x9, x8, lsl #1]
   52084:	add	x10, x10, x11, lsl #2
   52088:	mov	x19, x2
   5208c:	br	x10
   52090:	mov	w1, #0x14                  	// #20
   52094:	mov	w2, #0x15                  	// #21
   52098:	b	52170 <print_arm_disassembler_options@@Base+0x6c68>
   5209c:	mov	w1, #0x13                  	// #19
   520a0:	mov	w2, #0x15                  	// #21
   520a4:	mov	x0, x20
   520a8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   520ac:	mov	x8, x0
   520b0:	mov	w0, wzr
   520b4:	tbnz	w8, #2, 524cc <print_arm_disassembler_options@@Base+0x6fc4>
   520b8:	and	x9, x8, #0x6
   520bc:	cmp	x9, #0x2
   520c0:	b.eq	524cc <print_arm_disassembler_options@@Base+0x6fc4>  // b.none
   520c4:	and	x8, x8, #0x7
   520c8:	cmp	x8, #0x1
   520cc:	b.ne	52160 <print_arm_disassembler_options@@Base+0x6c58>  // b.any
   520d0:	b	524cc <print_arm_disassembler_options@@Base+0x6fc4>
   520d4:	mov	w1, #0x12                  	// #18
   520d8:	mov	w2, #0x13                  	// #19
   520dc:	b	52170 <print_arm_disassembler_options@@Base+0x6c68>
   520e0:	mov	w1, #0x12                  	// #18
   520e4:	mov	w2, #0x13                  	// #19
   520e8:	mov	x0, x20
   520ec:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   520f0:	cmp	x0, #0x3
   520f4:	b.eq	52180 <print_arm_disassembler_options@@Base+0x6c78>  // b.none
   520f8:	cbz	x0, 52320 <print_arm_disassembler_options@@Base+0x6e18>
   520fc:	b	524c8 <print_arm_disassembler_options@@Base+0x6fc0>
   52100:	mov	w1, #0x1c                  	// #28
   52104:	mov	w2, #0x1c                  	// #28
   52108:	mov	x0, x20
   5210c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52110:	cmp	x0, #0x1
   52114:	b.ne	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.any
   52118:	mov	w1, #0xc                   	// #12
   5211c:	mov	w2, #0xc                   	// #12
   52120:	mov	x0, x20
   52124:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52128:	cmp	x0, #0x1
   5212c:	b.ne	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.any
   52130:	mov	w8, #0x10                  	// #16
   52134:	str	w8, [x19]
   52138:	b	524cc <print_arm_disassembler_options@@Base+0x6fc4>
   5213c:	mov	w1, #0x13                  	// #19
   52140:	mov	w2, #0x14                  	// #20
   52144:	mov	x0, x20
   52148:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5214c:	mov	x8, x0
   52150:	cmp	x0, #0x1
   52154:	mov	w0, wzr
   52158:	b.eq	524cc <print_arm_disassembler_options@@Base+0x6fc4>  // b.none
   5215c:	tbnz	w8, #1, 524cc <print_arm_disassembler_options@@Base+0x6fc4>
   52160:	str	wzr, [x19]
   52164:	b	52188 <print_arm_disassembler_options@@Base+0x6c80>
   52168:	mov	w1, #0x7                   	// #7
   5216c:	mov	w2, #0x8                   	// #8
   52170:	mov	x0, x20
   52174:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52178:	cmp	x0, #0x3
   5217c:	b.ne	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.any
   52180:	mov	w8, #0x3                   	// #3
   52184:	str	w8, [x19]
   52188:	mov	w0, #0x1                   	// #1
   5218c:	b	524cc <print_arm_disassembler_options@@Base+0x6fc4>
   52190:	mov	w1, #0x7                   	// #7
   52194:	mov	w2, #0x8                   	// #8
   52198:	mov	x0, x20
   5219c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   521a0:	cmp	x0, #0x1
   521a4:	b.hi	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.pmore
   521a8:	mov	w8, #0x4                   	// #4
   521ac:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   521b0:	mov	w1, #0x12                  	// #18
   521b4:	mov	w2, #0x13                  	// #19
   521b8:	mov	x0, x20
   521bc:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   521c0:	cmp	x0, #0x2
   521c4:	b.ne	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.any
   521c8:	b	524dc <print_arm_disassembler_options@@Base+0x6fd4>
   521cc:	mov	w1, #0x13                  	// #19
   521d0:	mov	w2, #0x14                  	// #20
   521d4:	b	5229c <print_arm_disassembler_options@@Base+0x6d94>
   521d8:	mov	w1, #0x5                   	// #5
   521dc:	mov	w2, #0x5                   	// #5
   521e0:	mov	w3, #0x16                  	// #22
   521e4:	mov	w4, #0x16                  	// #22
   521e8:	mov	x0, x20
   521ec:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   521f0:	cmp	x0, #0x3
   521f4:	b.eq	52180 <print_arm_disassembler_options@@Base+0x6c78>  // b.none
   521f8:	b	524c8 <print_arm_disassembler_options@@Base+0x6fc0>
   521fc:	mov	w1, #0x7                   	// #7
   52200:	mov	w2, #0x8                   	// #8
   52204:	mov	x0, x20
   52208:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5220c:	cmp	x0, #0x3
   52210:	b.eq	52180 <print_arm_disassembler_options@@Base+0x6c78>  // b.none
   52214:	mov	w1, #0x1c                  	// #28
   52218:	mov	w2, #0x1c                  	// #28
   5221c:	mov	x0, x20
   52220:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52224:	cbnz	x0, 524c8 <print_arm_disassembler_options@@Base+0x6fc0>
   52228:	mov	w1, #0x7                   	// #7
   5222c:	mov	w2, #0x8                   	// #8
   52230:	mov	x0, x20
   52234:	mov	w21, #0x8                   	// #8
   52238:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5223c:	cbnz	x0, 524c8 <print_arm_disassembler_options@@Base+0x6fc0>
   52240:	b	52368 <print_arm_disassembler_options@@Base+0x6e60>
   52244:	mov	w1, #0x7                   	// #7
   52248:	mov	w2, #0x8                   	// #8
   5224c:	mov	x0, x20
   52250:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52254:	cmp	x0, #0x3
   52258:	b.eq	52180 <print_arm_disassembler_options@@Base+0x6c78>  // b.none
   5225c:	mov	w1, #0x1c                  	// #28
   52260:	mov	w2, #0x1c                  	// #28
   52264:	mov	x0, x20
   52268:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5226c:	cbnz	x0, 52294 <print_arm_disassembler_options@@Base+0x6d8c>
   52270:	mov	w1, #0x7                   	// #7
   52274:	mov	w2, #0x8                   	// #8
   52278:	mov	x0, x20
   5227c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52280:	cmp	x0, #0x1
   52284:	b.ne	52294 <print_arm_disassembler_options@@Base+0x6d8c>  // b.any
   52288:	mov	w8, #0x9                   	// #9
   5228c:	str	w8, [x19]
   52290:	b	524cc <print_arm_disassembler_options@@Base+0x6fc4>
   52294:	mov	w1, #0x7                   	// #7
   52298:	mov	w2, #0x8                   	// #8
   5229c:	mov	x0, x20
   522a0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   522a4:	cbnz	x0, 524c8 <print_arm_disassembler_options@@Base+0x6fc0>
   522a8:	b	52320 <print_arm_disassembler_options@@Base+0x6e18>
   522ac:	mov	w1, #0x7                   	// #7
   522b0:	mov	w2, #0x8                   	// #8
   522b4:	mov	x0, x20
   522b8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   522bc:	cmp	x0, #0x2
   522c0:	b.ne	52344 <print_arm_disassembler_options@@Base+0x6e3c>  // b.any
   522c4:	b	522e4 <print_arm_disassembler_options@@Base+0x6ddc>
   522c8:	mov	w1, #0x7                   	// #7
   522cc:	mov	w2, #0x8                   	// #8
   522d0:	mov	x0, x20
   522d4:	mov	w21, #0x7                   	// #7
   522d8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   522dc:	cmp	x0, #0x3
   522e0:	b.ne	52368 <print_arm_disassembler_options@@Base+0x6e60>  // b.any
   522e4:	mov	w1, #0x1c                  	// #28
   522e8:	mov	w2, #0x1c                  	// #28
   522ec:	mov	x0, x20
   522f0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   522f4:	cbnz	x0, 524c8 <print_arm_disassembler_options@@Base+0x6fc0>
   522f8:	mov	w8, #0xa                   	// #10
   522fc:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   52300:	mov	w1, #0x7                   	// #7
   52304:	mov	w2, #0x8                   	// #8
   52308:	mov	x0, x20
   5230c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52310:	cbz	x0, 52320 <print_arm_disassembler_options@@Base+0x6e18>
   52314:	cmp	x0, #0x3
   52318:	b.eq	52180 <print_arm_disassembler_options@@Base+0x6c78>  // b.none
   5231c:	b	524c8 <print_arm_disassembler_options@@Base+0x6fc0>
   52320:	mov	w0, #0x1                   	// #1
   52324:	str	w0, [x19]
   52328:	b	524cc <print_arm_disassembler_options@@Base+0x6fc4>
   5232c:	mov	w1, #0x7                   	// #7
   52330:	mov	w2, #0x8                   	// #8
   52334:	mov	x0, x20
   52338:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5233c:	cmp	x0, #0x2
   52340:	b.eq	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.none
   52344:	mov	w8, #0x6                   	// #6
   52348:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   5234c:	mov	w1, #0x7                   	// #7
   52350:	mov	w2, #0x8                   	// #8
   52354:	mov	x0, x20
   52358:	mov	w21, #0x7                   	// #7
   5235c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52360:	cmp	x0, #0x3
   52364:	b.eq	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.none
   52368:	str	w21, [x19]
   5236c:	b	52188 <print_arm_disassembler_options@@Base+0x6c80>
   52370:	mov	w1, #0x10                  	// #16
   52374:	mov	w2, #0x15                  	// #21
   52378:	mov	x0, x20
   5237c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52380:	mov	x21, x0
   52384:	tbnz	w21, #5, 524e4 <print_arm_disassembler_options@@Base+0x6fdc>
   52388:	mov	w8, #0xb                   	// #11
   5238c:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   52390:	mov	w1, #0x5                   	// #5
   52394:	mov	w2, #0x6                   	// #6
   52398:	mov	x0, x20
   5239c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   523a0:	cmp	x0, #0x2
   523a4:	b.ne	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.any
   523a8:	mov	w1, #0x15                  	// #21
   523ac:	mov	w2, #0x16                  	// #22
   523b0:	mov	x0, x20
   523b4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   523b8:	cmp	x0, #0x1
   523bc:	b.hi	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.pmore
   523c0:	b	52528 <print_arm_disassembler_options@@Base+0x7020>
   523c4:	mov	w1, #0x5                   	// #5
   523c8:	mov	w2, #0x5                   	// #5
   523cc:	mov	x0, x20
   523d0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   523d4:	cbnz	x0, 524c8 <print_arm_disassembler_options@@Base+0x6fc0>
   523d8:	mov	w1, #0x8                   	// #8
   523dc:	mov	w2, #0xb                   	// #11
   523e0:	mov	x0, x20
   523e4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   523e8:	mov	w8, #0x9                   	// #9
   523ec:	and	x8, x0, x8
   523f0:	cmp	x8, #0x1
   523f4:	b.eq	52408 <print_arm_disassembler_options@@Base+0x6f00>  // b.none
   523f8:	mov	w8, #0x5                   	// #5
   523fc:	and	x8, x0, x8
   52400:	cmp	x8, #0x1
   52404:	b.ne	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.any
   52408:	mov	w8, #0xf                   	// #15
   5240c:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   52410:	mov	w1, #0x5                   	// #5
   52414:	mov	w2, #0x5                   	// #5
   52418:	mov	x0, x20
   5241c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52420:	cmp	x0, #0x1
   52424:	b.eq	524cc <print_arm_disassembler_options@@Base+0x6fc4>  // b.none
   52428:	mov	w1, #0x16                  	// #22
   5242c:	mov	w2, #0x16                  	// #22
   52430:	mov	x0, x20
   52434:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52438:	cmp	x0, #0x1
   5243c:	cset	w0, eq  // eq = none
   52440:	b	524cc <print_arm_disassembler_options@@Base+0x6fc4>
   52444:	mov	w1, #0x15                  	// #21
   52448:	mov	w2, #0x16                  	// #22
   5244c:	mov	x0, x20
   52450:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52454:	mov	x21, x0
   52458:	mov	w1, #0x5                   	// #5
   5245c:	mov	w2, #0x6                   	// #6
   52460:	mov	x0, x20
   52464:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52468:	mov	x22, x0
   5246c:	mov	w1, #0x17                  	// #23
   52470:	mov	w2, #0x17                  	// #23
   52474:	mov	x0, x20
   52478:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   5247c:	cbnz	x22, 52514 <print_arm_disassembler_options@@Base+0x700c>
   52480:	cmp	x0, #0x1
   52484:	b.ne	52514 <print_arm_disassembler_options@@Base+0x700c>  // b.any
   52488:	cmp	x21, #0x1
   5248c:	b.hi	524c8 <print_arm_disassembler_options@@Base+0x6fc0>  // b.pmore
   52490:	mov	w8, #0xe                   	// #14
   52494:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   52498:	mov	w1, #0x12                  	// #18
   5249c:	mov	w2, #0x13                  	// #19
   524a0:	mov	x0, x20
   524a4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   524a8:	cbz	x0, 524cc <print_arm_disassembler_options@@Base+0x6fc4>
   524ac:	mov	w8, #0x5                   	// #5
   524b0:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   524b4:	mov	w1, #0x12                  	// #18
   524b8:	mov	w2, #0x13                  	// #19
   524bc:	mov	x0, x20
   524c0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   524c4:	tbnz	w0, #1, 524dc <print_arm_disassembler_options@@Base+0x6fd4>
   524c8:	mov	w0, wzr
   524cc:	ldp	x20, x19, [sp, #32]
   524d0:	ldp	x22, x21, [sp, #16]
   524d4:	ldp	x29, x30, [sp], #48
   524d8:	ret
   524dc:	mov	w8, #0x2                   	// #2
   524e0:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   524e4:	mov	w1, #0x9                   	// #9
   524e8:	mov	w2, #0x9                   	// #9
   524ec:	mov	x0, x20
   524f0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   524f4:	and	x9, x21, #0x30
   524f8:	mov	x8, x0
   524fc:	cmp	x9, #0x20
   52500:	mov	w0, wzr
   52504:	b.ne	524cc <print_arm_disassembler_options@@Base+0x6fc4>  // b.any
   52508:	cbnz	x8, 524cc <print_arm_disassembler_options@@Base+0x6fc4>
   5250c:	mov	w8, #0xc                   	// #12
   52510:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   52514:	cmp	x21, #0x1
   52518:	mov	w0, wzr
   5251c:	b.hi	524cc <print_arm_disassembler_options@@Base+0x6fc4>  // b.pmore
   52520:	cmp	x22, #0x2
   52524:	b.ne	524cc <print_arm_disassembler_options@@Base+0x6fc4>  // b.any
   52528:	mov	w8, #0xd                   	// #13
   5252c:	b	52184 <print_arm_disassembler_options@@Base+0x6c7c>
   52530:	stp	x29, x30, [sp, #-80]!
   52534:	str	x25, [sp, #16]
   52538:	stp	x24, x23, [sp, #32]
   5253c:	stp	x22, x21, [sp, #48]
   52540:	stp	x20, x19, [sp, #64]
   52544:	ldp	x25, x19, [x0]
   52548:	mov	w20, w2
   5254c:	mov	x21, x1
   52550:	mov	w2, #0x6                   	// #6
   52554:	mov	x0, x1
   52558:	mov	w1, wzr
   5255c:	mov	x29, sp
   52560:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52564:	sub	w8, w20, #0x20
   52568:	cmp	w8, #0x9
   5256c:	b.hi	526c4 <print_arm_disassembler_options@@Base+0x71bc>  // b.pmore
   52570:	adrp	x9, 60000 <fields@@Base+0x9650>
   52574:	add	x9, x9, #0x79e
   52578:	adr	x10, 5258c <print_arm_disassembler_options@@Base+0x7084>
   5257c:	ldrb	w11, [x9, x8]
   52580:	add	x10, x10, x11, lsl #2
   52584:	mov	x20, x0
   52588:	br	x10
   5258c:	mov	w1, #0x10                  	// #16
   52590:	mov	w2, #0x12                  	// #18
   52594:	b	525ac <print_arm_disassembler_options@@Base+0x70a4>
   52598:	mov	w1, #0x10                  	// #16
   5259c:	mov	w2, #0x12                  	// #18
   525a0:	b	525c4 <print_arm_disassembler_options@@Base+0x70bc>
   525a4:	mov	w1, #0x10                  	// #16
   525a8:	mov	w2, #0x13                  	// #19
   525ac:	mov	x0, x21
   525b0:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   525b4:	mov	x22, x0
   525b8:	b	525f0 <print_arm_disassembler_options@@Base+0x70e8>
   525bc:	mov	w1, #0x10                  	// #16
   525c0:	mov	w2, #0x13                  	// #19
   525c4:	mov	x0, x21
   525c8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   525cc:	mov	x22, x0
   525d0:	lsl	x20, x20, #1
   525d4:	b	525f0 <print_arm_disassembler_options@@Base+0x70e8>
   525d8:	mov	w1, #0x10                  	// #16
   525dc:	mov	w2, #0x13                  	// #19
   525e0:	mov	x0, x21
   525e4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   525e8:	mov	x22, x0
   525ec:	lsl	x20, x20, #2
   525f0:	mov	w1, #0x18                  	// #24
   525f4:	mov	w2, #0x18                  	// #24
   525f8:	mov	x0, x21
   525fc:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52600:	mov	x24, x0
   52604:	mov	w1, #0x15                  	// #21
   52608:	mov	w2, #0x15                  	// #21
   5260c:	mov	x0, x21
   52610:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52614:	mov	x23, x0
   52618:	mov	w1, #0x17                  	// #23
   5261c:	mov	w2, #0x17                  	// #23
   52620:	mov	x0, x21
   52624:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52628:	adrp	x8, 60000 <fields@@Base+0x9650>
   5262c:	adrp	x9, 56000 <xexit@@Base+0x21bc>
   52630:	add	x8, x8, #0x94c
   52634:	add	x9, x9, #0x3f7
   52638:	cmp	x0, #0x1
   5263c:	csel	x3, x9, x8, eq  // eq = none
   52640:	cmp	x24, #0x1
   52644:	b.ne	52678 <print_arm_disassembler_options@@Base+0x7170>  // b.any
   52648:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   5264c:	ldr	w8, [x8, #1624]
   52650:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   52654:	mov	w9, #0x90                  	// #144
   52658:	add	x10, x10, #0xa10
   5265c:	madd	x8, x8, x9, x10
   52660:	add	x8, x8, x22, lsl #3
   52664:	ldr	x2, [x8, #16]
   52668:	cbz	x23, 526b0 <print_arm_disassembler_options@@Base+0x71a8>
   5266c:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52670:	add	x1, x1, #0xd27
   52674:	b	526b8 <print_arm_disassembler_options@@Base+0x71b0>
   52678:	cbnz	x24, 526c4 <print_arm_disassembler_options@@Base+0x71bc>
   5267c:	cmp	x23, #0x1
   52680:	b.ne	526c4 <print_arm_disassembler_options@@Base+0x71bc>  // b.any
   52684:	adrp	x8, f0000 <aarch64_opcode_table@@Base+0x55598>
   52688:	ldr	w8, [x8, #1624]
   5268c:	adrp	x10, 84000 <aarch64_operands@@Base+0x1d20>
   52690:	mov	w9, #0x90                  	// #144
   52694:	add	x10, x10, #0xa10
   52698:	madd	x8, x8, x9, x10
   5269c:	add	x8, x8, x22, lsl #3
   526a0:	ldr	x2, [x8, #16]
   526a4:	adrp	x1, 6b000 <fields@@Base+0x14650>
   526a8:	add	x1, x1, #0xd35
   526ac:	b	526b8 <print_arm_disassembler_options@@Base+0x71b0>
   526b0:	adrp	x1, 6b000 <fields@@Base+0x14650>
   526b4:	add	x1, x1, #0xd1a
   526b8:	mov	x0, x19
   526bc:	mov	x4, x20
   526c0:	blr	x25
   526c4:	ldp	x20, x19, [sp, #64]
   526c8:	ldp	x22, x21, [sp, #48]
   526cc:	ldp	x24, x23, [sp, #32]
   526d0:	ldr	x25, [sp, #16]
   526d4:	ldp	x29, x30, [sp], #80
   526d8:	ret
   526dc:	lsr	x8, x0, #19
   526e0:	and	x8, x8, #0x8
   526e4:	bfxil	x8, x0, #13, #3
   526e8:	mov	x0, x8
   526ec:	ret
   526f0:	sub	w9, w2, #0x1
   526f4:	cmp	w9, #0xf
   526f8:	b.hi	5279c <print_arm_disassembler_options@@Base+0x7294>  // b.pmore
   526fc:	stp	x29, x30, [sp, #-16]!
   52700:	mov	x8, x0
   52704:	ldr	x0, [x0, #8]
   52708:	ldr	x8, [x8]
   5270c:	adrp	x10, 60000 <fields@@Base+0x9650>
   52710:	add	x10, x10, #0x7a8
   52714:	adr	x11, 52728 <print_arm_disassembler_options@@Base+0x7220>
   52718:	ldrb	w12, [x10, x9]
   5271c:	add	x11, x11, x12, lsl #2
   52720:	mov	x29, sp
   52724:	br	x11
   52728:	ubfx	x9, x1, #7, #1
   5272c:	b	52780 <print_arm_disassembler_options@@Base+0x7278>
   52730:	mov	w9, #0x2                   	// #2
   52734:	bfxil	x9, x1, #7, #1
   52738:	b	52780 <print_arm_disassembler_options@@Base+0x7278>
   5273c:	lsr	x9, x1, #10
   52740:	and	x9, x9, #0x4
   52744:	lsl	w10, w1, #1
   52748:	bfxil	x9, x10, #0, #2
   5274c:	bfxil	x9, x1, #7, #1
   52750:	b	52780 <print_arm_disassembler_options@@Base+0x7278>
   52754:	lsr	x9, x1, #10
   52758:	and	x9, x9, #0x4
   5275c:	bfxil	x9, x1, #4, #2
   52760:	bfxil	x9, x1, #7, #1
   52764:	b	52780 <print_arm_disassembler_options@@Base+0x7278>
   52768:	lsl	w9, w1, #1
   5276c:	b	52774 <print_arm_disassembler_options@@Base+0x726c>
   52770:	lsr	x9, x1, #4
   52774:	and	x9, x9, #0x2
   52778:	bfxil	x9, x1, #7, #1
   5277c:	orr	x9, x9, #0x4
   52780:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   52784:	add	x10, x10, #0x568
   52788:	ldr	x2, [x10, x9, lsl #3]
   5278c:	adrp	x1, 69000 <fields@@Base+0x12650>
   52790:	add	x1, x1, #0x199
   52794:	blr	x8
   52798:	ldp	x29, x30, [sp], #16
   5279c:	ret
   527a0:	stp	x29, x30, [sp, #-32]!
   527a4:	stp	x20, x19, [sp, #16]
   527a8:	ldp	x20, x19, [x0]
   527ac:	cmp	w2, #0x3a
   527b0:	mov	x0, x1
   527b4:	mov	x29, sp
   527b8:	b.eq	527f0 <print_arm_disassembler_options@@Base+0x72e8>  // b.none
   527bc:	cmp	w2, #0x39
   527c0:	b.ne	52868 <print_arm_disassembler_options@@Base+0x7360>  // b.any
   527c4:	mov	w1, #0x8                   	// #8
   527c8:	mov	w2, #0x9                   	// #9
   527cc:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   527d0:	cmp	x0, #0x3
   527d4:	b.hi	52868 <print_arm_disassembler_options@@Base+0x7360>  // b.pmore
   527d8:	adrp	x8, 60000 <fields@@Base+0x9650>
   527dc:	add	x8, x8, #0x7c0
   527e0:	adr	x9, 5281c <print_arm_disassembler_options@@Base+0x7314>
   527e4:	ldrb	w10, [x8, x0]
   527e8:	add	x9, x9, x10, lsl #2
   527ec:	br	x9
   527f0:	mov	w1, #0x7                   	// #7
   527f4:	mov	w2, #0x9                   	// #9
   527f8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   527fc:	cmp	x0, #0x7
   52800:	b.hi	52868 <print_arm_disassembler_options@@Base+0x7360>  // b.pmore
   52804:	adrp	x8, 60000 <fields@@Base+0x9650>
   52808:	add	x8, x8, #0x7b8
   5280c:	adr	x9, 5281c <print_arm_disassembler_options@@Base+0x7314>
   52810:	ldrb	w10, [x8, x0]
   52814:	add	x9, x9, x10, lsl #2
   52818:	br	x9
   5281c:	adrp	x1, 6c000 <fields@@Base+0x15650>
   52820:	add	x1, x1, #0x243
   52824:	b	52860 <print_arm_disassembler_options@@Base+0x7358>
   52828:	adrp	x1, 6d000 <fields@@Base+0x16650>
   5282c:	add	x1, x1, #0x1a9
   52830:	b	52860 <print_arm_disassembler_options@@Base+0x7358>
   52834:	adrp	x1, 68000 <fields@@Base+0x11650>
   52838:	add	x1, x1, #0xf68
   5283c:	b	52860 <print_arm_disassembler_options@@Base+0x7358>
   52840:	adrp	x1, 59000 <fields@@Base+0x2650>
   52844:	add	x1, x1, #0x618
   52848:	b	52860 <print_arm_disassembler_options@@Base+0x7358>
   5284c:	adrp	x1, 6d000 <fields@@Base+0x16650>
   52850:	add	x1, x1, #0x952
   52854:	b	52860 <print_arm_disassembler_options@@Base+0x7358>
   52858:	adrp	x1, 59000 <fields@@Base+0x2650>
   5285c:	add	x1, x1, #0x153
   52860:	mov	x0, x19
   52864:	blr	x20
   52868:	ldp	x20, x19, [sp, #16]
   5286c:	ldp	x29, x30, [sp], #32
   52870:	ret
   52874:	stp	x29, x30, [sp, #-48]!
   52878:	sub	w8, w2, #0x36
   5287c:	cmp	w8, #0x3
   52880:	stp	x22, x21, [sp, #16]
   52884:	stp	x20, x19, [sp, #32]
   52888:	mov	x29, sp
   5288c:	b.hi	52a20 <print_arm_disassembler_options@@Base+0x7518>  // b.pmore
   52890:	ldp	x22, x19, [x0]
   52894:	adrp	x9, 60000 <fields@@Base+0x9650>
   52898:	add	x9, x9, #0x7c4
   5289c:	adr	x10, 528b0 <print_arm_disassembler_options@@Base+0x73a8>
   528a0:	ldrb	w11, [x9, x8]
   528a4:	add	x10, x10, x11, lsl #2
   528a8:	mov	x20, x1
   528ac:	br	x10
   528b0:	lsr	x8, x20, #7
   528b4:	and	x8, x8, #0x4
   528b8:	bfxil	x8, x20, #27, #2
   528bc:	adrp	x9, 60000 <fields@@Base+0x9650>
   528c0:	bfxil	x8, x20, #8, #1
   528c4:	add	x9, x9, #0x7d4
   528c8:	adr	x10, 5292c <print_arm_disassembler_options@@Base+0x7424>
   528cc:	ldrb	w11, [x9, x8]
   528d0:	add	x10, x10, x11, lsl #2
   528d4:	br	x10
   528d8:	mov	w1, #0x12                  	// #18
   528dc:	mov	w2, #0x13                  	// #19
   528e0:	mov	x0, x20
   528e4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   528e8:	mov	x21, x0
   528ec:	mov	w1, #0x7                   	// #7
   528f0:	mov	w2, #0x8                   	// #8
   528f4:	mov	x0, x20
   528f8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   528fc:	cmp	x21, #0x2
   52900:	b.eq	529b4 <print_arm_disassembler_options@@Base+0x74ac>  // b.none
   52904:	cmp	x21, #0x1
   52908:	b.ne	52a20 <print_arm_disassembler_options@@Base+0x7518>  // b.any
   5290c:	cmp	x0, #0x3
   52910:	b.hi	52a20 <print_arm_disassembler_options@@Base+0x7518>  // b.pmore
   52914:	adrp	x8, 60000 <fields@@Base+0x9650>
   52918:	add	x8, x8, #0x7d0
   5291c:	adr	x9, 5292c <print_arm_disassembler_options@@Base+0x7424>
   52920:	ldrb	w10, [x8, x0]
   52924:	add	x9, x9, x10, lsl #2
   52928:	br	x9
   5292c:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52930:	add	x1, x1, #0xd62
   52934:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   52938:	mov	w1, #0x1c                  	// #28
   5293c:	mov	w2, #0x1c                  	// #28
   52940:	mov	x0, x20
   52944:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52948:	cmp	x0, #0x1
   5294c:	b.eq	529f8 <print_arm_disassembler_options@@Base+0x74f0>  // b.none
   52950:	cbnz	x0, 52a20 <print_arm_disassembler_options@@Base+0x7518>
   52954:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52958:	add	x1, x1, #0xda2
   5295c:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   52960:	mov	w1, #0x7                   	// #7
   52964:	mov	w2, #0x7                   	// #7
   52968:	mov	w3, #0x12                  	// #18
   5296c:	mov	w4, #0x13                  	// #19
   52970:	mov	x0, x20
   52974:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   52978:	sub	x8, x0, #0x2
   5297c:	cmp	x8, #0x3
   52980:	b.hi	52a20 <print_arm_disassembler_options@@Base+0x7518>  // b.pmore
   52984:	adrp	x9, 60000 <fields@@Base+0x9650>
   52988:	add	x9, x9, #0x7c8
   5298c:	adr	x10, 5299c <print_arm_disassembler_options@@Base+0x7494>
   52990:	ldrb	w11, [x9, x8]
   52994:	add	x10, x10, x11, lsl #2
   52998:	br	x10
   5299c:	adrp	x1, 6b000 <fields@@Base+0x14650>
   529a0:	add	x1, x1, #0xd6a
   529a4:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   529a8:	adrp	x1, 6b000 <fields@@Base+0x14650>
   529ac:	add	x1, x1, #0xd7a
   529b0:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   529b4:	cmp	x0, #0x3
   529b8:	b.hi	52a20 <print_arm_disassembler_options@@Base+0x7518>  // b.pmore
   529bc:	adrp	x8, 60000 <fields@@Base+0x9650>
   529c0:	add	x8, x8, #0x7cc
   529c4:	adr	x9, 529d4 <print_arm_disassembler_options@@Base+0x74cc>
   529c8:	ldrb	w10, [x8, x0]
   529cc:	add	x9, x9, x10, lsl #2
   529d0:	br	x9
   529d4:	adrp	x1, 6b000 <fields@@Base+0x14650>
   529d8:	add	x1, x1, #0xd82
   529dc:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   529e0:	adrp	x1, 6b000 <fields@@Base+0x14650>
   529e4:	add	x1, x1, #0xd8a
   529e8:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   529ec:	adrp	x1, 6b000 <fields@@Base+0x14650>
   529f0:	add	x1, x1, #0xd9a
   529f4:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   529f8:	adrp	x1, 6b000 <fields@@Base+0x14650>
   529fc:	add	x1, x1, #0xdaa
   52a00:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   52a04:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52a08:	add	x1, x1, #0xd72
   52a0c:	b	52a18 <print_arm_disassembler_options@@Base+0x7510>
   52a10:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52a14:	add	x1, x1, #0xd92
   52a18:	mov	x0, x19
   52a1c:	blr	x22
   52a20:	ldp	x20, x19, [sp, #32]
   52a24:	ldp	x22, x21, [sp, #16]
   52a28:	ldp	x29, x30, [sp], #48
   52a2c:	ret
   52a30:	stp	x29, x30, [sp, #-16]!
   52a34:	adrp	x9, 105000 <aarch64_opcode_table@@Base+0x6a598>
   52a38:	mov	x8, x0
   52a3c:	ldr	w9, [x9, #1128]
   52a40:	ldr	x0, [x0, #8]
   52a44:	ldr	x8, [x8]
   52a48:	mov	x29, sp
   52a4c:	cmp	w9, #0x1
   52a50:	b.eq	52a68 <print_arm_disassembler_options@@Base+0x7560>  // b.none
   52a54:	cmp	w9, #0x2
   52a58:	b.ne	52a74 <print_arm_disassembler_options@@Base+0x756c>  // b.any
   52a5c:	adrp	x1, 67000 <fields@@Base+0x10650>
   52a60:	add	x1, x1, #0x6a5
   52a64:	b	52a70 <print_arm_disassembler_options@@Base+0x7568>
   52a68:	adrp	x1, 5e000 <fields@@Base+0x7650>
   52a6c:	add	x1, x1, #0x21b
   52a70:	blr	x8
   52a74:	ldp	x29, x30, [sp], #16
   52a78:	ret
   52a7c:	stp	x29, x30, [sp, #-48]!
   52a80:	str	x21, [sp, #16]
   52a84:	stp	x20, x19, [sp, #32]
   52a88:	ldp	x21, x19, [x0]
   52a8c:	mov	w20, w2
   52a90:	mov	x0, x1
   52a94:	mov	w1, #0xd                   	// #13
   52a98:	mov	w2, #0xf                   	// #15
   52a9c:	mov	w3, #0x16                  	// #22
   52aa0:	mov	w4, #0x16                  	// #22
   52aa4:	mov	x29, sp
   52aa8:	bl	50a2c <print_arm_disassembler_options@@Base+0x5524>
   52aac:	sub	w8, w20, #0x1c
   52ab0:	cmp	w8, #0x3
   52ab4:	b.hi	52b2c <print_arm_disassembler_options@@Base+0x7624>  // b.pmore
   52ab8:	adrp	x9, 60000 <fields@@Base+0x9650>
   52abc:	add	x9, x9, #0x7dc
   52ac0:	adr	x10, 52ad4 <print_arm_disassembler_options@@Base+0x75cc>
   52ac4:	ldrb	w11, [x9, x8]
   52ac8:	add	x10, x10, x11, lsl #2
   52acc:	mov	x2, x0
   52ad0:	br	x10
   52ad4:	cmp	x2, #0x6
   52ad8:	b.hi	52b1c <print_arm_disassembler_options@@Base+0x7614>  // b.pmore
   52adc:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52ae0:	add	x3, x2, #0x1
   52ae4:	add	x1, x1, #0xdb2
   52ae8:	mov	x0, x19
   52aec:	blr	x21
   52af0:	b	52b2c <print_arm_disassembler_options@@Base+0x7624>
   52af4:	cmp	x2, #0x4
   52af8:	b.hi	52b1c <print_arm_disassembler_options@@Base+0x7614>  // b.pmore
   52afc:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52b00:	add	x3, x2, #0x1
   52b04:	add	x4, x2, #0x2
   52b08:	add	x5, x2, #0x3
   52b0c:	add	x1, x1, #0xdd2
   52b10:	mov	x0, x19
   52b14:	blr	x21
   52b18:	b	52b2c <print_arm_disassembler_options@@Base+0x7624>
   52b1c:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52b20:	add	x1, x1, #0xdbf
   52b24:	mov	x0, x19
   52b28:	blr	x21
   52b2c:	ldp	x20, x19, [sp, #32]
   52b30:	ldr	x21, [sp, #16]
   52b34:	ldp	x29, x30, [sp], #48
   52b38:	ret
   52b3c:	sub	sp, sp, #0x40
   52b40:	stp	x29, x30, [sp, #16]
   52b44:	str	x21, [sp, #32]
   52b48:	stp	x20, x19, [sp, #48]
   52b4c:	lsr	x9, x1, #12
   52b50:	ldp	x21, x19, [x0]
   52b54:	lsr	x8, x1, #21
   52b58:	and	x12, x9, #0x70
   52b5c:	and	x11, x8, #0x80
   52b60:	mov	x8, x12
   52b64:	ubfx	x3, x1, #8, #4
   52b68:	bfxil	x8, x1, #0, #4
   52b6c:	cmp	w3, #0x7
   52b70:	orr	x9, x8, x11
   52b74:	add	x29, sp, #0x10
   52b78:	b.hi	52b98 <print_arm_disassembler_options@@Base+0x7690>  // b.pmore
   52b7c:	lsr	x11, x1, #6
   52b80:	and	x11, x11, #0x18
   52b84:	mov	w10, wzr
   52b88:	mov	x8, xzr
   52b8c:	lsl	x20, x9, x11
   52b90:	mov	w11, #0x3                   	// #3
   52b94:	b	52bb8 <print_arm_disassembler_options@@Base+0x76b0>
   52b98:	cmp	w3, #0xb
   52b9c:	b.hi	52c10 <print_arm_disassembler_options@@Base+0x7708>  // b.pmore
   52ba0:	lsr	x11, x1, #6
   52ba4:	and	x11, x11, #0x8
   52ba8:	mov	w10, wzr
   52bac:	mov	x8, xzr
   52bb0:	lsl	x20, x9, x11
   52bb4:	mov	w11, #0x1                   	// #1
   52bb8:	ldr	w9, [x2, #24]
   52bbc:	sub	w12, w9, #0x3d
   52bc0:	cmp	w12, #0xa
   52bc4:	mov	w9, wzr
   52bc8:	b.hi	52be4 <print_arm_disassembler_options@@Base+0x76dc>  // b.pmore
   52bcc:	mov	w13, #0x1                   	// #1
   52bd0:	lsl	w12, w13, w12
   52bd4:	mov	w13, #0x4a1                 	// #1185
   52bd8:	tst	w12, w13
   52bdc:	b.eq	52be4 <print_arm_disassembler_options@@Base+0x76dc>  // b.none
   52be0:	mov	w9, #0x1                   	// #1
   52be4:	cmp	w11, #0x7
   52be8:	b.hi	52dbc <print_arm_disassembler_options@@Base+0x78b4>  // b.pmore
   52bec:	adrp	x12, 60000 <fields@@Base+0x9650>
   52bf0:	add	x12, x12, #0x7e0
   52bf4:	adr	x13, 52c04 <print_arm_disassembler_options@@Base+0x76fc>
   52bf8:	ldrb	w14, [x12, x11]
   52bfc:	add	x13, x13, x14, lsl #2
   52c00:	br	x13
   52c04:	adrp	x1, 63000 <fields@@Base+0xc650>
   52c08:	add	x1, x1, #0xd7d
   52c0c:	b	52c74 <print_arm_disassembler_options@@Base+0x776c>
   52c10:	cmp	w3, #0xd
   52c14:	b.hi	52cd0 <print_arm_disassembler_options@@Base+0x77c8>  // b.pmore
   52c18:	lsr	x11, x1, #8
   52c1c:	lsl	w11, w11, #3
   52c20:	mov	w12, #0x100                 	// #256
   52c24:	and	x11, x11, #0x8
   52c28:	add	x13, x11, #0x8
   52c2c:	lsl	x11, x12, x11
   52c30:	lsl	x9, x9, x13
   52c34:	sub	x11, x11, #0x1
   52c38:	mov	w10, wzr
   52c3c:	mov	x8, xzr
   52c40:	orr	x20, x9, x11
   52c44:	b	52b90 <print_arm_disassembler_options@@Base+0x7688>
   52c48:	adrp	x1, 63000 <fields@@Base+0xc650>
   52c4c:	add	x1, x1, #0xdba
   52c50:	mov	x0, x19
   52c54:	mov	x2, x8
   52c58:	b	52c7c <print_arm_disassembler_options@@Base+0x7774>
   52c5c:	adrp	x8, 6b000 <fields@@Base+0x14650>
   52c60:	adrp	x10, 63000 <fields@@Base+0xc650>
   52c64:	add	x8, x8, #0xdeb
   52c68:	add	x10, x10, #0xd8c
   52c6c:	cmp	w9, #0x0
   52c70:	csel	x1, x10, x8, eq  // eq = none
   52c74:	mov	x0, x19
   52c78:	mov	x2, x20
   52c7c:	mov	x3, x20
   52c80:	blr	x21
   52c84:	ldp	x20, x19, [sp, #48]
   52c88:	ldr	x21, [sp, #32]
   52c8c:	ldp	x29, x30, [sp, #16]
   52c90:	add	sp, sp, #0x40
   52c94:	ret
   52c98:	cbz	w10, 52d2c <print_arm_disassembler_options@@Base+0x7824>
   52c9c:	str	w20, [x29, #28]
   52ca0:	adrp	x0, 99000 <aarch64_operands@@Base+0x16d20>
   52ca4:	ldr	x0, [x0, #3864]
   52ca8:	add	x1, x29, #0x1c
   52cac:	add	x2, sp, #0x8
   52cb0:	bl	35d00 <floatformat_to_double@plt>
   52cb4:	ldr	d0, [sp, #8]
   52cb8:	adrp	x1, 63000 <fields@@Base+0xc650>
   52cbc:	add	x1, x1, #0xd9b
   52cc0:	mov	x0, x19
   52cc4:	mov	x2, x20
   52cc8:	blr	x21
   52ccc:	b	52c84 <print_arm_disassembler_options@@Base+0x777c>
   52cd0:	cmp	w3, #0xe
   52cd4:	ubfx	w4, w1, #5, #1
   52cd8:	b.ne	52d5c <print_arm_disassembler_options@@Base+0x7854>  // b.any
   52cdc:	cbz	w4, 52d78 <print_arm_disassembler_options@@Base+0x7870>
   52ce0:	mov	x20, xzr
   52ce4:	mov	x8, xzr
   52ce8:	mov	w10, #0x7                   	// #7
   52cec:	mov	w11, #0xff                  	// #255
   52cf0:	lsr	w12, w9, w10
   52cf4:	tst	w12, #0x1
   52cf8:	csel	x12, xzr, x11, eq  // eq = none
   52cfc:	mov	x13, x12
   52d00:	cmp	w10, #0x4
   52d04:	sub	w10, w10, #0x1
   52d08:	bfi	x12, x8, #8, #56
   52d0c:	bfi	x13, x20, #8, #56
   52d10:	csel	x8, x8, x12, cc  // cc = lo, ul, last
   52d14:	csel	x20, x13, x20, cc  // cc = lo, ul, last
   52d18:	cmn	w10, #0x1
   52d1c:	b.ne	52cf0 <print_arm_disassembler_options@@Base+0x77e8>  // b.any
   52d20:	mov	w10, wzr
   52d24:	mov	w11, #0x7                   	// #7
   52d28:	b	52bb8 <print_arm_disassembler_options@@Base+0x76b0>
   52d2c:	cmp	w9, #0x0
   52d30:	adrp	x8, 63000 <fields@@Base+0xc650>
   52d34:	adrp	x9, 6b000 <fields@@Base+0x14650>
   52d38:	add	x8, x8, #0xdab
   52d3c:	add	x9, x9, #0xdfa
   52d40:	mov	w10, #0xffffffff            	// #-1
   52d44:	csel	x1, x9, x8, ne  // ne = any
   52d48:	ccmp	w20, w10, #0x0, eq  // eq = none
   52d4c:	orr	x8, x20, #0xffffffff00000000
   52d50:	csel	x2, x20, x8, gt
   52d54:	mov	x0, x19
   52d58:	b	52c7c <print_arm_disassembler_options@@Base+0x7774>
   52d5c:	cbz	w4, 52d8c <print_arm_disassembler_options@@Base+0x7884>
   52d60:	adrp	x1, 63000 <fields@@Base+0xc650>
   52d64:	add	x1, x1, #0xd5f
   52d68:	mov	x0, x19
   52d6c:	mov	w2, w9
   52d70:	blr	x21
   52d74:	b	52c84 <print_arm_disassembler_options@@Base+0x777c>
   52d78:	mov	w11, wzr
   52d7c:	mov	w10, wzr
   52d80:	mov	x8, xzr
   52d84:	mov	x20, x9
   52d88:	b	52bb8 <print_arm_disassembler_options@@Base+0x76b0>
   52d8c:	and	x13, x1, #0xf
   52d90:	orr	x12, x12, x13
   52d94:	tst	w9, #0x40
   52d98:	mov	w9, #0x3c000000            	// #1006632960
   52d9c:	mov	w14, #0x40000000            	// #1073741824
   52da0:	lsl	x12, x12, #19
   52da4:	csel	x9, x14, x9, eq  // eq = none
   52da8:	orr	x11, x12, x11, lsl #24
   52dac:	mov	x8, xzr
   52db0:	mov	w10, #0x1                   	// #1
   52db4:	orr	x20, x11, x9
   52db8:	b	52b90 <print_arm_disassembler_options@@Base+0x7688>
   52dbc:	bl	35aa0 <abort@plt>
   52dc0:	stp	x29, x30, [sp, #-48]!
   52dc4:	stp	x22, x21, [sp, #16]
   52dc8:	mov	x21, x1
   52dcc:	mov	x22, x0
   52dd0:	mov	w1, #0x15                  	// #21
   52dd4:	mov	w2, #0x16                  	// #22
   52dd8:	mov	x0, x21
   52ddc:	stp	x20, x19, [sp, #32]
   52de0:	mov	x29, sp
   52de4:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52de8:	mov	x19, x0
   52dec:	mov	w1, #0x5                   	// #5
   52df0:	mov	w2, #0x6                   	// #6
   52df4:	mov	x0, x21
   52df8:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52dfc:	mov	x20, x0
   52e00:	mov	w1, #0x10                  	// #16
   52e04:	mov	w2, #0x10                  	// #16
   52e08:	mov	x0, x21
   52e0c:	bl	50a00 <print_arm_disassembler_options@@Base+0x54f8>
   52e10:	ldp	x9, x8, [x22]
   52e14:	tbnz	w19, #1, 52e38 <print_arm_disassembler_options@@Base+0x7930>
   52e18:	tbnz	w20, #0, 52e40 <print_arm_disassembler_options@@Base+0x7938>
   52e1c:	tst	x20, #0x3
   52e20:	b.eq	52e4c <print_arm_disassembler_options@@Base+0x7944>  // b.none
   52e24:	adrp	x1, 6b000 <fields@@Base+0x14650>
   52e28:	add	x1, x1, #0xe09
   52e2c:	mov	x0, x8
   52e30:	blr	x9
   52e34:	b	52e74 <print_arm_disassembler_options@@Base+0x796c>
   52e38:	mov	w10, #0x8                   	// #8
   52e3c:	b	52e54 <print_arm_disassembler_options@@Base+0x794c>
   52e40:	lsr	x20, x20, #1
   52e44:	mov	w10, #0x10                  	// #16
   52e48:	b	52e54 <print_arm_disassembler_options@@Base+0x794c>
   52e4c:	mov	x20, xzr
   52e50:	mov	w10, #0x20                  	// #32
   52e54:	mov	w11, #0x20                  	// #32
   52e58:	bfi	x19, x0, #1, #63
   52e5c:	udiv	x10, x11, x10
   52e60:	adrp	x1, 60000 <fields@@Base+0x9650>
   52e64:	madd	x2, x10, x19, x20
   52e68:	add	x1, x1, #0xa27
   52e6c:	mov	x0, x8
   52e70:	blr	x9
   52e74:	ldp	x20, x19, [sp, #32]
   52e78:	ldp	x22, x21, [sp, #16]
   52e7c:	ldp	x29, x30, [sp], #48
   52e80:	ret
   52e84:	stp	x29, x30, [sp, #-16]!
   52e88:	sub	w9, w2, #0x1
   52e8c:	cmp	w9, #0xc0
   52e90:	mov	x29, sp
   52e94:	b.hi	5306c <print_arm_disassembler_options@@Base+0x7b64>  // b.pmore
   52e98:	mov	x8, x0
   52e9c:	ldr	x0, [x0, #8]
   52ea0:	ldr	x8, [x8]
   52ea4:	adrp	x10, 60000 <fields@@Base+0x9650>
   52ea8:	add	x10, x10, #0x7e8
   52eac:	adr	x11, 52ebc <print_arm_disassembler_options@@Base+0x79b4>
   52eb0:	ldrb	w12, [x10, x9]
   52eb4:	add	x11, x11, x12, lsl #2
   52eb8:	br	x11
   52ebc:	cmp	x1, #0x3
   52ec0:	b.hi	52ee4 <print_arm_disassembler_options@@Base+0x79dc>  // b.pmore
   52ec4:	adrp	x9, 96000 <aarch64_operands@@Base+0x13d20>
   52ec8:	add	x9, x9, #0x198
   52ecc:	ldr	x2, [x9, x1, lsl #3]
   52ed0:	adrp	x1, 69000 <fields@@Base+0x12650>
   52ed4:	add	x1, x1, #0x199
   52ed8:	blr	x8
   52edc:	ldp	x29, x30, [sp], #16
   52ee0:	ret
   52ee4:	adrp	x1, 69000 <fields@@Base+0x12650>
   52ee8:	add	x1, x1, #0x8ea
   52eec:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   52ef0:	cmp	x1, #0x1
   52ef4:	b.eq	53008 <print_arm_disassembler_options@@Base+0x7b00>  // b.none
   52ef8:	cbz	x1, 53014 <print_arm_disassembler_options@@Base+0x7b0c>
   52efc:	b	5306c <print_arm_disassembler_options@@Base+0x7b64>
   52f00:	sub	x9, x1, #0x4
   52f04:	cmp	x9, #0x4
   52f08:	b.cc	53008 <print_arm_disassembler_options@@Base+0x7b00>  // b.lo, b.ul, b.last
   52f0c:	sub	x9, x1, #0x2
   52f10:	cmp	x9, #0x2
   52f14:	b.cc	53014 <print_arm_disassembler_options@@Base+0x7b0c>  // b.lo, b.ul, b.last
   52f18:	b	52fe0 <print_arm_disassembler_options@@Base+0x7ad8>
   52f1c:	sub	x9, x1, #0x2
   52f20:	cmp	x9, #0x2
   52f24:	b.cc	53008 <print_arm_disassembler_options@@Base+0x7b00>  // b.lo, b.ul, b.last
   52f28:	cmp	x1, #0x1
   52f2c:	b.eq	53014 <print_arm_disassembler_options@@Base+0x7b0c>  // b.none
   52f30:	b	5306c <print_arm_disassembler_options@@Base+0x7b64>
   52f34:	cmp	x1, #0xf
   52f38:	b.hi	5306c <print_arm_disassembler_options@@Base+0x7b64>  // b.pmore
   52f3c:	mov	w9, #0x1                   	// #1
   52f40:	lsl	x9, x9, x1
   52f44:	tst	x9, #0xff00
   52f48:	b.ne	52fe8 <print_arm_disassembler_options@@Base+0x7ae0>  // b.any
   52f4c:	mov	w9, #0x1                   	// #1
   52f50:	lsl	x9, x9, x1
   52f54:	mov	w10, #0xaa                  	// #170
   52f58:	tst	x9, x10
   52f5c:	b.ne	53014 <print_arm_disassembler_options@@Base+0x7b0c>  // b.any
   52f60:	mov	w9, #0x1                   	// #1
   52f64:	lsl	x9, x9, x1
   52f68:	mov	w10, #0x11                  	// #17
   52f6c:	tst	x9, x10
   52f70:	b.ne	53008 <print_arm_disassembler_options@@Base+0x7b00>  // b.any
   52f74:	b	5306c <print_arm_disassembler_options@@Base+0x7b64>
   52f78:	cmp	x1, #0xb
   52f7c:	b.hi	5306c <print_arm_disassembler_options@@Base+0x7b64>  // b.pmore
   52f80:	mov	w9, #0x1                   	// #1
   52f84:	lsl	x9, x9, x1
   52f88:	mov	w10, #0xaa                  	// #170
   52f8c:	tst	x9, x10
   52f90:	b.ne	53008 <print_arm_disassembler_options@@Base+0x7b00>  // b.any
   52f94:	mov	w9, #0x1                   	// #1
   52f98:	lsl	x9, x9, x1
   52f9c:	mov	w10, #0xa00                 	// #2560
   52fa0:	b	52fcc <print_arm_disassembler_options@@Base+0x7ac4>
   52fa4:	cmp	x1, #0xd
   52fa8:	b.hi	5306c <print_arm_disassembler_options@@Base+0x7b64>  // b.pmore
   52fac:	mov	w9, #0x1                   	// #1
   52fb0:	lsl	x9, x9, x1
   52fb4:	mov	w10, #0x3055                	// #12373
   52fb8:	tst	x9, x10
   52fbc:	b.ne	53008 <print_arm_disassembler_options@@Base+0x7b00>  // b.any
   52fc0:	mov	w9, #0x1                   	// #1
   52fc4:	lsl	x9, x9, x1
   52fc8:	mov	w10, #0x500                 	// #1280
   52fcc:	tst	x9, x10
   52fd0:	b.ne	53014 <print_arm_disassembler_options@@Base+0x7b0c>  // b.any
   52fd4:	b	5306c <print_arm_disassembler_options@@Base+0x7b64>
   52fd8:	cmp	x1, #0x2
   52fdc:	b.eq	53014 <print_arm_disassembler_options@@Base+0x7b0c>  // b.none
   52fe0:	cmp	x1, #0x1
   52fe4:	b.ne	5306c <print_arm_disassembler_options@@Base+0x7b64>  // b.any
   52fe8:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   52fec:	add	x1, x1, #0x3f4
   52ff0:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   52ff4:	cmp	x1, #0x2
   52ff8:	b.eq	52fe8 <print_arm_disassembler_options@@Base+0x7ae0>  // b.none
   52ffc:	cmp	x1, #0x1
   53000:	b.eq	53014 <print_arm_disassembler_options@@Base+0x7b0c>  // b.none
   53004:	cbnz	x1, 5306c <print_arm_disassembler_options@@Base+0x7b64>
   53008:	adrp	x1, 5a000 <fields@@Base+0x3650>
   5300c:	add	x1, x1, #0xe3c
   53010:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   53014:	adrp	x1, 56000 <xexit@@Base+0x21bc>
   53018:	add	x1, x1, #0xff3
   5301c:	blr	x8
   53020:	ldp	x29, x30, [sp], #16
   53024:	ret
   53028:	cmp	x1, #0x1e
   5302c:	b.hi	5306c <print_arm_disassembler_options@@Base+0x7b64>  // b.pmore
   53030:	adrp	x9, 60000 <fields@@Base+0x9650>
   53034:	add	x9, x9, #0x8a9
   53038:	adr	x10, 53048 <print_arm_disassembler_options@@Base+0x7b40>
   5303c:	ldrb	w11, [x9, x1]
   53040:	add	x10, x10, x11, lsl #2
   53044:	br	x10
   53048:	adrp	x1, 6b000 <fields@@Base+0x14650>
   5304c:	add	x1, x1, #0xe1b
   53050:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   53054:	cmp	x1, #0x1
   53058:	b.eq	53074 <print_arm_disassembler_options@@Base+0x7b6c>  // b.none
   5305c:	cbnz	x1, 5306c <print_arm_disassembler_options@@Base+0x7b64>
   53060:	adrp	x1, 6b000 <fields@@Base+0x14650>
   53064:	add	x1, x1, #0xe2a
   53068:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   5306c:	ldp	x29, x30, [sp], #16
   53070:	ret
   53074:	adrp	x1, 6b000 <fields@@Base+0x14650>
   53078:	add	x1, x1, #0xe2d
   5307c:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   53080:	adrp	x1, 6b000 <fields@@Base+0x14650>
   53084:	add	x1, x1, #0xe1f
   53088:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   5308c:	adrp	x1, 6b000 <fields@@Base+0x14650>
   53090:	add	x1, x1, #0xe23
   53094:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   53098:	adrp	x1, 6b000 <fields@@Base+0x14650>
   5309c:	add	x1, x1, #0xe26
   530a0:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   530a4:	adrp	x1, 6b000 <fields@@Base+0x14650>
   530a8:	add	x1, x1, #0xd8e
   530ac:	b	5301c <print_arm_disassembler_options@@Base+0x7b14>
   530b0:	stp	x29, x30, [sp, #-16]!
   530b4:	mov	x8, x0
   530b8:	ldr	x0, [x0, #8]
   530bc:	ldr	x8, [x8]
   530c0:	cmp	x2, #0x2
   530c4:	mov	x29, sp
   530c8:	b.eq	530e8 <print_arm_disassembler_options@@Base+0x7be0>  // b.none
   530cc:	cmp	x2, #0x1
   530d0:	b.ne	530e0 <print_arm_disassembler_options@@Base+0x7bd8>  // b.any
   530d4:	cmp	x1, #0x1
   530d8:	b.eq	53120 <print_arm_disassembler_options@@Base+0x7c18>  // b.none
   530dc:	cbz	x1, 53114 <print_arm_disassembler_options@@Base+0x7c0c>
   530e0:	ldp	x29, x30, [sp], #16
   530e4:	ret
   530e8:	cmp	x1, #0x3
   530ec:	b.hi	530e0 <print_arm_disassembler_options@@Base+0x7bd8>  // b.pmore
   530f0:	adrp	x9, 60000 <fields@@Base+0x9650>
   530f4:	add	x9, x9, #0x8c8
   530f8:	adr	x10, 53108 <print_arm_disassembler_options@@Base+0x7c00>
   530fc:	ldrb	w11, [x9, x1]
   53100:	add	x10, x10, x11, lsl #2
   53104:	br	x10
   53108:	adrp	x1, 58000 <fields@@Base+0x1650>
   5310c:	add	x1, x1, #0xd9c
   53110:	b	53134 <print_arm_disassembler_options@@Base+0x7c2c>
   53114:	adrp	x1, 63000 <fields@@Base+0xc650>
   53118:	add	x1, x1, #0x6af
   5311c:	b	53134 <print_arm_disassembler_options@@Base+0x7c2c>
   53120:	adrp	x1, 5a000 <fields@@Base+0x3650>
   53124:	add	x1, x1, #0xed0
   53128:	b	53134 <print_arm_disassembler_options@@Base+0x7c2c>
   5312c:	adrp	x1, 6b000 <fields@@Base+0x14650>
   53130:	add	x1, x1, #0xe31
   53134:	blr	x8
   53138:	ldp	x29, x30, [sp], #16
   5313c:	ret
   53140:	stp	x29, x30, [sp, #-32]!
   53144:	stp	x20, x19, [sp, #16]
   53148:	sub	w8, w2, #0x77
   5314c:	mov	w9, #0x2203                	// #8707
   53150:	ldp	x20, x19, [x0]
   53154:	movk	w9, #0x2, lsl #16
   53158:	cmp	w8, #0x12
   5315c:	mov	w11, #0x3f                  	// #63
   53160:	lsr	w8, w9, w8
   53164:	cset	w12, cc  // cc = lo, ul, last
   53168:	cmp	w2, #0x84
   5316c:	mov	w9, #0x1f                  	// #31
   53170:	lsr	x10, x1, #16
   53174:	csel	w9, w9, w11, eq  // eq = none
   53178:	and	w9, w9, w10
   5317c:	and	w8, w8, w12
   53180:	mov	x29, sp
   53184:	tbnz	w9, #5, 531a0 <print_arm_disassembler_options@@Base+0x7c98>
   53188:	tbnz	w10, #4, 531ac <print_arm_disassembler_options@@Base+0x7ca4>
   5318c:	tbnz	w10, #3, 531b8 <print_arm_disassembler_options@@Base+0x7cb0>
   53190:	mov	w1, #0x1                   	// #1
   53194:	bl	531e8 <print_arm_disassembler_options@@Base+0x7ce0>
   53198:	mov	w2, wzr
   5319c:	b	531cc <print_arm_disassembler_options@@Base+0x7cc4>
   531a0:	sub	w10, w9, #0x20
   531a4:	mov	w11, #0x40                  	// #64
   531a8:	b	531c0 <print_arm_disassembler_options@@Base+0x7cb8>
   531ac:	sub	w10, w9, #0x10
   531b0:	mov	w11, #0x20                  	// #32
   531b4:	b	531c0 <print_arm_disassembler_options@@Base+0x7cb8>
   531b8:	sub	w10, w9, #0x8
   531bc:	mov	w11, #0x10                  	// #16
   531c0:	sub	w9, w11, w9
   531c4:	cmp	w8, #0x0
   531c8:	csel	w2, w10, w9, ne  // ne = any
   531cc:	adrp	x1, 69000 <fields@@Base+0x12650>
   531d0:	add	x1, x1, #0x8e7
   531d4:	mov	x0, x19
   531d8:	blr	x20
   531dc:	ldp	x20, x19, [sp, #16]
   531e0:	ldp	x29, x30, [sp], #32
   531e4:	ret
   531e8:	stp	x29, x30, [sp, #-48]!
   531ec:	str	x21, [sp, #16]
   531f0:	stp	x20, x19, [sp, #32]
   531f4:	ldp	x21, x19, [x0]
   531f8:	mov	w20, w1
   531fc:	adrp	x1, 6b000 <fields@@Base+0x14650>
   53200:	add	x1, x1, #0xe35
   53204:	mov	x0, x19
   53208:	mov	x29, sp
   5320c:	blr	x21
   53210:	cmp	w20, #0x10
   53214:	b.hi	5322c <print_arm_disassembler_options@@Base+0x7d24>  // b.pmore
   53218:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   5321c:	add	x8, x8, #0x620
   53220:	ldr	x1, [x8, w20, sxtw #3]
   53224:	mov	x0, x19
   53228:	blr	x21
   5322c:	ldp	x20, x19, [sp, #32]
   53230:	ldr	x21, [sp, #16]
   53234:	ldp	x29, x30, [sp], #48
   53238:	ret
   5323c:	stp	x29, x30, [sp, #-48]!
   53240:	str	x21, [sp, #16]
   53244:	stp	x20, x19, [sp, #32]
   53248:	ldp	x21, x19, [x0]
   5324c:	mov	w20, w1
   53250:	adrp	x1, 6b000 <fields@@Base+0x14650>
   53254:	adrp	x2, 69000 <fields@@Base+0x12650>
   53258:	add	x1, x1, #0xfc0
   5325c:	add	x2, x2, #0x36
   53260:	mov	x0, x19
   53264:	mov	x29, sp
   53268:	blr	x21
   5326c:	cmp	w20, #0xb
   53270:	b.hi	53288 <print_arm_disassembler_options@@Base+0x7d80>  // b.pmore
   53274:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   53278:	add	x8, x8, #0x6a8
   5327c:	ldr	x1, [x8, w20, sxtw #3]
   53280:	mov	x0, x19
   53284:	blr	x21
   53288:	ldp	x20, x19, [sp, #32]
   5328c:	ldr	x21, [sp, #16]
   53290:	ldp	x29, x30, [sp], #48
   53294:	ret
   53298:	mov	w8, #0xe000                	// #57344
   5329c:	movk	w8, #0x40, lsl #16
   532a0:	tst	x0, x8
   532a4:	b.eq	53368 <print_arm_disassembler_options@@Base+0x7e60>  // b.none
   532a8:	mov	w8, #0xf50                 	// #3920
   532ac:	movk	w8, #0xefb1, lsl #16
   532b0:	mov	w9, #0xf00                 	// #3840
   532b4:	movk	w9, #0xee31, lsl #16
   532b8:	mov	w10, #0x1001                	// #4097
   532bc:	and	x8, x0, x8
   532c0:	and	x10, x0, x10
   532c4:	cmp	x8, x9
   532c8:	orr	x11, x9, #0x40
   532cc:	cset	w9, eq  // eq = none
   532d0:	cmp	x10, #0x1
   532d4:	cset	w10, ne  // ne = any
   532d8:	cmp	x8, x11
   532dc:	mov	w8, #0x1                   	// #1
   532e0:	b.eq	53360 <print_arm_disassembler_options@@Base+0x7e58>  // b.none
   532e4:	and	w9, w10, w9
   532e8:	tbnz	w9, #0, 53360 <print_arm_disassembler_options@@Base+0x7e58>
   532ec:	mov	w8, #0x1f51                	// #8017
   532f0:	movk	w8, #0xff81, lsl #16
   532f4:	mov	w10, #0xf00                 	// #3840
   532f8:	and	w9, w0, w8
   532fc:	movk	w10, #0xfe01, lsl #16
   53300:	cmp	w9, w10
   53304:	b.eq	5335c <print_arm_disassembler_options@@Base+0x7e54>  // b.none
   53308:	mov	w10, #0xf01                 	// #3841
   5330c:	movk	w10, #0xfe01, lsl #16
   53310:	cmp	w9, w10
   53314:	b.ne	53324 <print_arm_disassembler_options@@Base+0x7e1c>  // b.any
   53318:	mvn	w9, w0
   5331c:	tst	x9, #0x300000
   53320:	b.ne	5335c <print_arm_disassembler_options@@Base+0x7e54>  // b.any
   53324:	mov	w9, #0x1f50                	// #8016
   53328:	mov	w10, #0x1f00                	// #7936
   5332c:	movk	w9, #0xff81, lsl #16
   53330:	movk	w10, #0xfe01, lsl #16
   53334:	and	x9, x0, x9
   53338:	cmp	x9, x10
   5333c:	b.eq	5335c <print_arm_disassembler_options@@Base+0x7e54>  // b.none
   53340:	add	w8, w8, #0x1f
   53344:	and	w8, w0, w8
   53348:	mov	w11, #0xf60                 	// #3936
   5334c:	orr	w8, w8, #0x20
   53350:	movk	w11, #0xfe01, lsl #16
   53354:	cmp	w8, w11
   53358:	b.ne	53370 <print_arm_disassembler_options@@Base+0x7e68>  // b.any
   5335c:	mov	w8, #0x1                   	// #1
   53360:	mov	w0, w8
   53364:	ret
   53368:	mov	w0, wzr
   5336c:	ret
   53370:	add	x8, x10, #0x40
   53374:	mov	w10, #0x1fff                	// #8191
   53378:	movk	w10, #0xffbf, lsl #16
   5337c:	mov	w11, #0xf4d                 	// #3917
   53380:	movk	w11, #0xfe31, lsl #16
   53384:	cmp	x9, x8
   53388:	and	x8, x0, x10
   5338c:	cset	w9, eq  // eq = none
   53390:	cmp	x8, x11
   53394:	cset	w8, eq  // eq = none
   53398:	orr	w0, w9, w8
   5339c:	ret
   533a0:	stp	x29, x30, [sp, #-32]!
   533a4:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   533a8:	mov	w9, #0x1                   	// #1
   533ac:	adrp	x10, 105000 <aarch64_opcode_table@@Base+0x6a598>
   533b0:	str	x19, [sp, #16]
   533b4:	mov	x29, sp
   533b8:	mov	x19, x0
   533bc:	strb	w9, [x8, #1120]
   533c0:	str	w9, [x10, #1128]
   533c4:	bl	526dc <print_arm_disassembler_options@@Base+0x71d4>
   533c8:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   533cc:	adrp	x9, 105000 <aarch64_opcode_table@@Base+0x6a598>
   533d0:	str	x0, [x8, #1136]
   533d4:	mov	x0, x19
   533d8:	str	xzr, [x9, #1144]
   533dc:	bl	53464 <print_arm_disassembler_options@@Base+0x7f5c>
   533e0:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   533e4:	cmp	x0, #0x0
   533e8:	str	x0, [x8, #1152]
   533ec:	b.le	533fc <print_arm_disassembler_options@@Base+0x7ef4>
   533f0:	ldr	x19, [sp, #16]
   533f4:	ldp	x29, x30, [sp], #32
   533f8:	ret
   533fc:	adrp	x0, 6c000 <fields@@Base+0x15650>
   53400:	adrp	x1, 69000 <fields@@Base+0x12650>
   53404:	adrp	x3, 6c000 <fields@@Base+0x15650>
   53408:	add	x0, x0, #0x123
   5340c:	add	x1, x1, #0x903
   53410:	add	x3, x3, #0x146
   53414:	mov	w2, #0x148f                	// #5263
   53418:	bl	35ef0 <__assert_fail@plt>
   5341c:	stp	x29, x30, [sp, #-16]!
   53420:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   53424:	ldr	x9, [x8, #1144]
   53428:	adrp	x10, 105000 <aarch64_opcode_table@@Base+0x6a598>
   5342c:	ldr	x10, [x10, #1152]
   53430:	mov	x29, sp
   53434:	add	x9, x9, #0x1
   53438:	str	x9, [x8, #1144]
   5343c:	cmp	x9, x10
   53440:	b.ne	53450 <print_arm_disassembler_options@@Base+0x7f48>  // b.any
   53444:	bl	534c8 <print_arm_disassembler_options@@Base+0x7fc0>
   53448:	ldp	x29, x30, [sp], #16
   5344c:	ret
   53450:	bl	534f4 <print_arm_disassembler_options@@Base+0x7fec>
   53454:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   53458:	str	w0, [x8, #1128]
   5345c:	ldp	x29, x30, [sp], #16
   53460:	ret
   53464:	stp	x29, x30, [sp, #-16]!
   53468:	mov	x29, sp
   5346c:	bl	526dc <print_arm_disassembler_options@@Base+0x71d4>
   53470:	cbz	x0, 534c0 <print_arm_disassembler_options@@Base+0x7fb8>
   53474:	cmp	x0, #0x8
   53478:	b.ne	53488 <print_arm_disassembler_options@@Base+0x7f80>  // b.any
   5347c:	mov	w0, #0x1                   	// #1
   53480:	ldp	x29, x30, [sp], #16
   53484:	ret
   53488:	and	x8, x0, #0x7
   5348c:	cmp	x8, #0x4
   53490:	b.ne	534a0 <print_arm_disassembler_options@@Base+0x7f98>  // b.any
   53494:	mov	w0, #0x2                   	// #2
   53498:	ldp	x29, x30, [sp], #16
   5349c:	ret
   534a0:	and	x8, x0, #0x3
   534a4:	cmp	x8, #0x2
   534a8:	b.ne	534b8 <print_arm_disassembler_options@@Base+0x7fb0>  // b.any
   534ac:	mov	w0, #0x3                   	// #3
   534b0:	ldp	x29, x30, [sp], #16
   534b4:	ret
   534b8:	lsl	w8, w0, #2
   534bc:	and	x0, x8, #0x4
   534c0:	ldp	x29, x30, [sp], #16
   534c4:	ret
   534c8:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   534cc:	adrp	x9, 105000 <aarch64_opcode_table@@Base+0x6a598>
   534d0:	adrp	x10, 105000 <aarch64_opcode_table@@Base+0x6a598>
   534d4:	adrp	x11, 105000 <aarch64_opcode_table@@Base+0x6a598>
   534d8:	adrp	x12, 105000 <aarch64_opcode_table@@Base+0x6a598>
   534dc:	strb	wzr, [x8, #1120]
   534e0:	str	wzr, [x9, #1128]
   534e4:	str	xzr, [x10, #1136]
   534e8:	str	xzr, [x11, #1144]
   534ec:	str	xzr, [x12, #1152]
   534f0:	ret
   534f4:	stp	x29, x30, [sp, #-16]!
   534f8:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   534fc:	ldr	x9, [x8, #1144]
   53500:	adrp	x8, 105000 <aarch64_opcode_table@@Base+0x6a598>
   53504:	ldr	x8, [x8, #1136]
   53508:	mov	x29, sp
   5350c:	sub	x9, x9, #0x1
   53510:	cmp	x9, #0x3
   53514:	b.hi	5353c <print_arm_disassembler_options@@Base+0x8034>  // b.pmore
   53518:	adrp	x10, 60000 <fields@@Base+0x9650>
   5351c:	add	x10, x10, #0x8cc
   53520:	adr	x11, 53534 <print_arm_disassembler_options@@Base+0x802c>
   53524:	ldrb	w12, [x10, x9]
   53528:	add	x11, x11, x12, lsl #2
   5352c:	mov	w0, wzr
   53530:	br	x11
   53534:	mov	w9, #0x8                   	// #8
   53538:	b	53550 <print_arm_disassembler_options@@Base+0x8048>
   5353c:	mov	x9, xzr
   53540:	b	53550 <print_arm_disassembler_options@@Base+0x8048>
   53544:	mov	w9, #0x4                   	// #4
   53548:	b	53550 <print_arm_disassembler_options@@Base+0x8048>
   5354c:	mov	w9, #0x2                   	// #2
   53550:	adrp	x10, 105000 <aarch64_opcode_table@@Base+0x6a598>
   53554:	ldr	w0, [x10, #1128]
   53558:	tst	x9, x8
   5355c:	b.eq	53564 <print_arm_disassembler_options@@Base+0x805c>  // b.none
   53560:	bl	5356c <print_arm_disassembler_options@@Base+0x8064>
   53564:	ldp	x29, x30, [sp], #16
   53568:	ret
   5356c:	cmp	w0, #0x2
   53570:	cset	w8, eq  // eq = none
   53574:	cmp	w0, #0x1
   53578:	mov	w9, #0x2                   	// #2
   5357c:	csel	w0, w9, w8, eq  // eq = none
   53580:	ret
   53584:	mov	w0, #0x1                   	// #1
   53588:	ret
   5358c:	stp	x29, x30, [sp, #-48]!
   53590:	stp	x22, x21, [sp, #16]
   53594:	stp	x20, x19, [sp, #32]
   53598:	ldp	w20, w21, [x0]
   5359c:	ldp	w3, w4, [x0, #12]
   535a0:	mov	x19, x0
   535a4:	mov	x22, x1
   535a8:	mov	x0, x1
   535ac:	mov	w1, w20
   535b0:	mov	w2, w21
   535b4:	mov	x29, sp
   535b8:	bl	53940 <floatformat_to_double@@Base+0x160>
   535bc:	ldr	w3, [x19, #28]
   535c0:	mov	x19, x0
   535c4:	mov	w4, #0x1                   	// #1
   535c8:	mov	x0, x22
   535cc:	mov	w1, w20
   535d0:	mov	w2, w21
   535d4:	bl	53940 <floatformat_to_double@@Base+0x160>
   535d8:	cmp	x19, #0x0
   535dc:	ldp	x20, x19, [sp, #32]
   535e0:	ldp	x22, x21, [sp, #16]
   535e4:	cset	w8, ne  // ne = any
   535e8:	cmp	x0, #0x0
   535ec:	cset	w9, eq  // eq = none
   535f0:	eor	w0, w8, w9
   535f4:	ldp	x29, x30, [sp], #48
   535f8:	ret
   535fc:	sub	sp, sp, #0x70
   53600:	stp	x29, x30, [sp, #16]
   53604:	stp	x28, x27, [sp, #32]
   53608:	stp	x26, x25, [sp, #48]
   5360c:	stp	x24, x23, [sp, #64]
   53610:	stp	x22, x21, [sp, #80]
   53614:	stp	x20, x19, [sp, #96]
   53618:	ldr	x19, [x0, #56]
   5361c:	mov	x22, x1
   53620:	mov	x0, x1
   53624:	add	x29, sp, #0x10
   53628:	ldp	w20, w21, [x19]
   5362c:	ldp	w25, w26, [x19, #12]
   53630:	mov	w1, w20
   53634:	mov	w2, w21
   53638:	mov	w3, w25
   5363c:	mov	w4, w26
   53640:	bl	53940 <floatformat_to_double@@Base+0x160>
   53644:	add	x23, x22, #0x8
   53648:	mov	x24, x0
   5364c:	mov	x0, x23
   53650:	mov	w1, w20
   53654:	mov	w2, w21
   53658:	mov	w3, w25
   5365c:	mov	w4, w26
   53660:	bl	53940 <floatformat_to_double@@Base+0x160>
   53664:	ldr	w26, [x19, #24]
   53668:	mov	x25, x0
   5366c:	cmp	x24, x26
   53670:	b.ne	53684 <print_arm_disassembler_options@@Base+0x817c>  // b.any
   53674:	mov	x0, x19
   53678:	mov	x1, x22
   5367c:	bl	539c0 <floatformat_to_double@@Base+0x1e0>
   53680:	cbnz	w0, 5369c <print_arm_disassembler_options@@Base+0x8194>
   53684:	cbz	x24, 536a4 <print_arm_disassembler_options@@Base+0x819c>
   53688:	cmp	x24, x26
   5368c:	b.eq	536a4 <print_arm_disassembler_options@@Base+0x819c>  // b.none
   53690:	sub	x9, x24, #0x35
   53694:	cmp	x25, x9
   53698:	b.ge	536c0 <print_arm_disassembler_options@@Base+0x81b8>  // b.tcont
   5369c:	mov	w0, #0x1                   	// #1
   536a0:	b	536f4 <print_arm_disassembler_options@@Base+0x81ec>
   536a4:	cbnz	x25, 536f0 <print_arm_disassembler_options@@Base+0x81e8>
   536a8:	mov	x0, x19
   536ac:	mov	x1, x23
   536b0:	bl	539c0 <floatformat_to_double@@Base+0x1e0>
   536b4:	cmp	w0, #0x0
   536b8:	cset	w0, eq  // eq = none
   536bc:	b	536f4 <print_arm_disassembler_options@@Base+0x81ec>
   536c0:	b.le	536c8 <print_arm_disassembler_options@@Base+0x81c0>
   536c4:	cbnz	x25, 536f0 <print_arm_disassembler_options@@Base+0x81e8>
   536c8:	cbz	x25, 53714 <print_arm_disassembler_options@@Base+0x820c>
   536cc:	ldp	w8, w9, [x19, #28]
   536d0:	mov	w4, #0x1                   	// #1
   536d4:	mov	x0, x22
   536d8:	mov	w1, w20
   536dc:	add	w8, w8, w9
   536e0:	sub	w3, w8, #0x1
   536e4:	mov	w2, w21
   536e8:	bl	53940 <floatformat_to_double@@Base+0x160>
   536ec:	cbz	x0, 536a8 <print_arm_disassembler_options@@Base+0x81a0>
   536f0:	mov	w0, wzr
   536f4:	ldp	x20, x19, [sp, #96]
   536f8:	ldp	x22, x21, [sp, #80]
   536fc:	ldp	x24, x23, [sp, #64]
   53700:	ldp	x26, x25, [sp, #48]
   53704:	ldp	x28, x27, [sp, #32]
   53708:	ldp	x29, x30, [sp, #16]
   5370c:	add	sp, sp, #0x70
   53710:	ret
   53714:	ldr	w25, [x19, #32]
   53718:	cbz	w25, 53778 <print_arm_disassembler_options@@Base+0x8270>
   5371c:	str	x9, [sp, #8]
   53720:	ldp	w28, w27, [x19, #28]
   53724:	mov	w26, wzr
   53728:	mov	w24, #0xffffffff            	// #-1
   5372c:	b	53748 <print_arm_disassembler_options@@Base+0x8240>
   53730:	mov	w8, w24
   53734:	add	w26, w26, #0x1
   53738:	cmp	w26, w27
   5373c:	mov	w25, w27
   53740:	mov	w24, w8
   53744:	b.cs	53784 <print_arm_disassembler_options@@Base+0x827c>  // b.hs, b.nlast
   53748:	add	w3, w28, w26
   5374c:	mov	w4, #0x1                   	// #1
   53750:	mov	x0, x23
   53754:	mov	w1, w20
   53758:	mov	w2, w21
   5375c:	bl	53940 <floatformat_to_double@@Base+0x160>
   53760:	cbz	x0, 53730 <print_arm_disassembler_options@@Base+0x8228>
   53764:	cmn	w24, #0x1
   53768:	mov	w8, w26
   5376c:	b.eq	53734 <print_arm_disassembler_options@@Base+0x822c>  // b.none
   53770:	mov	w8, w24
   53774:	b	5378c <print_arm_disassembler_options@@Base+0x8284>
   53778:	mov	w8, #0xffffffff            	// #-1
   5377c:	mov	w26, #0xffffffff            	// #-1
   53780:	b	53790 <print_arm_disassembler_options@@Base+0x8288>
   53784:	mov	w26, #0xffffffff            	// #-1
   53788:	mov	w25, w27
   5378c:	ldr	x9, [sp, #8]
   53790:	cmn	w8, #0x1
   53794:	b.eq	5369c <print_arm_disassembler_options@@Base+0x8194>  // b.none
   53798:	neg	w8, w8
   5379c:	sxtw	x8, w8
   537a0:	cmp	x9, x8
   537a4:	b.gt	5369c <print_arm_disassembler_options@@Base+0x8194>
   537a8:	mov	w0, wzr
   537ac:	b.lt	536f4 <print_arm_disassembler_options@@Base+0x81ec>  // b.tstop
   537b0:	cmn	w26, #0x1
   537b4:	b.ne	536f4 <print_arm_disassembler_options@@Base+0x81ec>  // b.any
   537b8:	ldr	w8, [x19, #28]
   537bc:	mov	w4, #0x1                   	// #1
   537c0:	mov	x0, x22
   537c4:	mov	w1, w20
   537c8:	add	w8, w25, w8
   537cc:	sub	w3, w8, #0x1
   537d0:	mov	w2, w21
   537d4:	bl	53940 <floatformat_to_double@@Base+0x160>
   537d8:	cmp	x0, #0x0
   537dc:	b	536b8 <print_arm_disassembler_options@@Base+0x81b0>

00000000000537e0 <floatformat_to_double@@Base>:
   537e0:	str	d8, [sp, #-96]!
   537e4:	stp	x29, x30, [sp, #16]
   537e8:	stp	x26, x25, [sp, #32]
   537ec:	stp	x24, x23, [sp, #48]
   537f0:	stp	x22, x21, [sp, #64]
   537f4:	stp	x20, x19, [sp, #80]
   537f8:	ldp	w22, w23, [x0]
   537fc:	ldp	w3, w4, [x0, #12]
   53800:	mov	x19, x2
   53804:	mov	x21, x0
   53808:	mov	x20, x1
   5380c:	mov	x0, x1
   53810:	mov	w1, w22
   53814:	mov	w2, w23
   53818:	mov	x29, sp
   5381c:	bl	53940 <floatformat_to_double@@Base+0x160>
   53820:	ldr	w8, [x21, #24]
   53824:	cmp	x0, x8
   53828:	b.ne	53868 <floatformat_to_double@@Base+0x88>  // b.any
   5382c:	mov	x0, x21
   53830:	mov	x1, x20
   53834:	bl	539c0 <floatformat_to_double@@Base+0x1e0>
   53838:	ldr	w3, [x21, #8]
   5383c:	mov	x8, #0x7ff8000000000000    	// #9221120237041090560
   53840:	mov	x9, #0x7ff0000000000000    	// #9218868437227405312
   53844:	cmp	w0, #0x0
   53848:	fmov	d0, x8
   5384c:	fmov	d1, x9
   53850:	fcsel	d8, d1, d0, eq  // eq = none
   53854:	mov	w4, #0x1                   	// #1
   53858:	mov	x0, x20
   5385c:	mov	w1, w22
   53860:	mov	w2, w23
   53864:	b	53910 <floatformat_to_double@@Base+0x130>
   53868:	ldp	w22, w25, [x21, #28]
   5386c:	ldrsw	x8, [x21, #20]
   53870:	cbz	x0, 538a0 <floatformat_to_double@@Base+0xc0>
   53874:	ldr	w9, [x21, #36]
   53878:	sub	x23, x0, x8
   5387c:	cmp	w9, #0x1
   53880:	b.ne	538ac <floatformat_to_double@@Base+0xcc>  // b.any
   53884:	fmov	d0, #1.000000000000000000e+00
   53888:	mov	w0, w23
   5388c:	bl	355f0 <ldexp@plt>
   53890:	mov	v8.16b, v0.16b
   53894:	cmp	w25, #0x1
   53898:	b.ge	538bc <floatformat_to_double@@Base+0xdc>  // b.tcont
   5389c:	b	53900 <floatformat_to_double@@Base+0x120>
   538a0:	mov	w9, #0x1                   	// #1
   538a4:	sub	x23, x9, x8
   538a8:	b	538b0 <floatformat_to_double@@Base+0xd0>
   538ac:	add	x23, x23, #0x1
   538b0:	fmov	d8, xzr
   538b4:	cmp	w25, #0x1
   538b8:	b.lt	53900 <floatformat_to_double@@Base+0x120>  // b.tstop
   538bc:	mov	w26, #0x20                  	// #32
   538c0:	ldp	w1, w2, [x21]
   538c4:	cmp	w25, #0x20
   538c8:	csel	w24, w25, w26, lt  // lt = tstop
   538cc:	mov	x0, x20
   538d0:	mov	w3, w22
   538d4:	mov	w4, w24
   538d8:	bl	53940 <floatformat_to_double@@Base+0x160>
   538dc:	sub	x23, x23, x24
   538e0:	ucvtf	d0, x0
   538e4:	mov	w0, w23
   538e8:	bl	355f0 <ldexp@plt>
   538ec:	sub	w25, w25, w24
   538f0:	fadd	d8, d8, d0
   538f4:	cmp	w25, #0x0
   538f8:	add	w22, w24, w22
   538fc:	b.gt	538c0 <floatformat_to_double@@Base+0xe0>
   53900:	ldp	w1, w2, [x21]
   53904:	ldr	w3, [x21, #8]
   53908:	mov	w4, #0x1                   	// #1
   5390c:	mov	x0, x20
   53910:	bl	53940 <floatformat_to_double@@Base+0x160>
   53914:	fneg	d0, d8
   53918:	cmp	x0, #0x0
   5391c:	fcsel	d0, d8, d0, eq  // eq = none
   53920:	str	d0, [x19]
   53924:	ldp	x20, x19, [sp, #80]
   53928:	ldp	x22, x21, [sp, #64]
   5392c:	ldp	x24, x23, [sp, #48]
   53930:	ldp	x26, x25, [sp, #32]
   53934:	ldp	x29, x30, [sp, #16]
   53938:	ldr	d8, [sp], #96
   5393c:	ret
   53940:	add	w11, w4, w3
   53944:	cmp	w1, #0x0
   53948:	mov	w12, #0x1                   	// #1
   5394c:	sub	w13, w2, w11
   53950:	sub	w14, w11, #0x1
   53954:	cneg	w11, w12, ne  // ne = any
   53958:	csel	w12, w13, w14, eq  // eq = none
   5395c:	and	w13, w13, #0x7
   53960:	add	w14, w13, w4
   53964:	mov	w10, #0x8                   	// #8
   53968:	cmp	w14, #0x8
   5396c:	mov	x8, x0
   53970:	mov	w9, wzr
   53974:	mov	x0, xzr
   53978:	lsr	w12, w12, #3
   5397c:	csel	w15, w14, w10, cc  // cc = lo, ul, last
   53980:	mov	w14, #0xffffffff            	// #-1
   53984:	ldrb	w16, [x8, w12, uxtw]
   53988:	sub	w15, w15, w13
   5398c:	lsl	w17, w14, w15
   53990:	sub	w4, w4, w15
   53994:	lsr	w13, w16, w13
   53998:	bic	w13, w13, w17
   5399c:	cmp	w4, #0x8
   539a0:	lsl	w13, w13, w9
   539a4:	add	w12, w12, w11
   539a8:	add	w9, w9, w15
   539ac:	orr	x0, x0, x13
   539b0:	csel	w15, w4, w10, cc  // cc = lo, ul, last
   539b4:	mov	w13, wzr
   539b8:	cbnz	w4, 53984 <floatformat_to_double@@Base+0x1a4>
   539bc:	ret
   539c0:	stp	x29, x30, [sp, #-80]!
   539c4:	stp	x24, x23, [sp, #32]
   539c8:	stp	x22, x21, [sp, #48]
   539cc:	stp	x20, x19, [sp, #64]
   539d0:	ldr	w24, [x0, #32]
   539d4:	str	x25, [sp, #16]
   539d8:	mov	x29, sp
   539dc:	cmp	w24, #0x1
   539e0:	b.lt	53a28 <floatformat_to_double@@Base+0x248>  // b.tstop
   539e4:	ldr	w20, [x0, #28]
   539e8:	ldp	w21, w22, [x0]
   539ec:	mov	x19, x1
   539f0:	mov	w25, #0x20                  	// #32
   539f4:	cmp	w24, #0x20
   539f8:	csel	w23, w24, w25, lt  // lt = tstop
   539fc:	mov	x0, x19
   53a00:	mov	w1, w21
   53a04:	mov	w2, w22
   53a08:	mov	w3, w20
   53a0c:	mov	w4, w23
   53a10:	bl	53940 <floatformat_to_double@@Base+0x160>
   53a14:	cbnz	x0, 53a30 <floatformat_to_double@@Base+0x250>
   53a18:	sub	w24, w24, w23
   53a1c:	cmp	w24, #0x0
   53a20:	add	w20, w23, w20
   53a24:	b.gt	539f4 <floatformat_to_double@@Base+0x214>
   53a28:	mov	w0, wzr
   53a2c:	b	53a34 <floatformat_to_double@@Base+0x254>
   53a30:	mov	w0, #0x1                   	// #1
   53a34:	ldp	x20, x19, [sp, #64]
   53a38:	ldp	x22, x21, [sp, #48]
   53a3c:	ldp	x24, x23, [sp, #32]
   53a40:	ldr	x25, [sp, #16]
   53a44:	ldp	x29, x30, [sp], #80
   53a48:	ret

0000000000053a4c <floatformat_from_double@@Base>:
   53a4c:	str	d8, [sp, #-96]!
   53a50:	stp	x29, x30, [sp, #16]
   53a54:	stp	x26, x25, [sp, #32]
   53a58:	stp	x24, x23, [sp, #48]
   53a5c:	stp	x22, x21, [sp, #64]
   53a60:	stp	x20, x19, [sp, #80]
   53a64:	ldr	w8, [x0, #4]
   53a68:	ldr	d8, [x1]
   53a6c:	mov	x19, x2
   53a70:	mov	x20, x0
   53a74:	lsr	x2, x8, #3
   53a78:	mov	x0, x19
   53a7c:	mov	w1, wzr
   53a80:	mov	x29, sp
   53a84:	bl	35890 <memset@plt>
   53a88:	fcmp	d8, #0.0
   53a8c:	b.pl	53aac <floatformat_from_double@@Base+0x60>  // b.nfrst
   53a90:	ldp	w1, w2, [x20]
   53a94:	ldr	w3, [x20, #8]
   53a98:	mov	w4, #0x1                   	// #1
   53a9c:	mov	w5, #0x1                   	// #1
   53aa0:	mov	x0, x19
   53aa4:	bl	53c24 <floatformat_from_double@@Base+0x1d8>
   53aa8:	fneg	d8, d8
   53aac:	fcmp	d8, #0.0
   53ab0:	b.eq	53adc <floatformat_from_double@@Base+0x90>  // b.none
   53ab4:	fcmp	d8, d8
   53ab8:	b.vs	53bfc <floatformat_from_double@@Base+0x1b0>
   53abc:	fadd	d0, d8, d8
   53ac0:	fcmp	d0, d8
   53ac4:	b.ne	53af8 <floatformat_from_double@@Base+0xac>  // b.any
   53ac8:	ldp	w1, w2, [x20]
   53acc:	ldp	w3, w4, [x20, #12]
   53ad0:	ldr	w5, [x20, #24]
   53ad4:	mov	x0, x19
   53ad8:	bl	53c24 <floatformat_from_double@@Base+0x1d8>
   53adc:	ldp	x20, x19, [sp, #80]
   53ae0:	ldp	x22, x21, [sp, #64]
   53ae4:	ldp	x24, x23, [sp, #48]
   53ae8:	ldp	x26, x25, [sp, #32]
   53aec:	ldp	x29, x30, [sp, #16]
   53af0:	ldr	d8, [sp], #96
   53af4:	ret
   53af8:	add	x0, x29, #0xc
   53afc:	mov	v0.16b, v8.16b
   53b00:	bl	35c80 <frexp@plt>
   53b04:	ldrsw	x23, [x29, #12]
   53b08:	ldp	w4, w8, [x20, #16]
   53b0c:	ldp	w1, w2, [x20]
   53b10:	ldr	w3, [x20, #12]
   53b14:	sxtw	x8, w8
   53b18:	add	x8, x8, x23
   53b1c:	cmp	w8, #0x2
   53b20:	mov	v8.16b, v0.16b
   53b24:	b.lt	53b38 <floatformat_from_double@@Base+0xec>  // b.tstop
   53b28:	sub	x5, x8, #0x1
   53b2c:	mov	x0, x19
   53b30:	bl	53c24 <floatformat_from_double@@Base+0x1d8>
   53b34:	b	53b5c <floatformat_from_double@@Base+0x110>
   53b38:	mov	x0, x19
   53b3c:	mov	x5, xzr
   53b40:	bl	53c24 <floatformat_from_double@@Base+0x1d8>
   53b44:	ldr	w8, [x20, #20]
   53b48:	mov	v0.16b, v8.16b
   53b4c:	add	w8, w23, w8
   53b50:	sub	w0, w8, #0x1
   53b54:	bl	355f0 <ldexp@plt>
   53b58:	mov	v8.16b, v0.16b
   53b5c:	ldr	w24, [x20, #32]
   53b60:	cmp	w24, #0x1
   53b64:	b.lt	53adc <floatformat_from_double@@Base+0x90>  // b.tstop
   53b68:	ldr	w21, [x20, #28]
   53b6c:	mov	w25, #0x20                  	// #32
   53b70:	mov	x26, #0x41f0000000000000    	// #4751297606875873280
   53b74:	b	53ba8 <floatformat_from_double@@Base+0x15c>
   53b78:	and	x5, x5, #0x7fffffff
   53b7c:	sub	w22, w22, #0x1
   53b80:	ldp	w1, w2, [x20]
   53b84:	mov	x0, x19
   53b88:	mov	w3, w21
   53b8c:	mov	w4, w22
   53b90:	fsub	d8, d0, d1
   53b94:	bl	53c24 <floatformat_from_double@@Base+0x1d8>
   53b98:	sub	w24, w24, w22
   53b9c:	cmp	w24, #0x0
   53ba0:	add	w21, w22, w21
   53ba4:	b.le	53adc <floatformat_from_double@@Base+0x90>
   53ba8:	ldr	w8, [x20, #32]
   53bac:	cmp	w24, #0x20
   53bb0:	fmov	d0, x26
   53bb4:	fcvtzu	x5, d8, #32
   53bb8:	csel	w22, w24, w25, lt  // lt = tstop
   53bbc:	fmul	d0, d8, d0
   53bc0:	cmp	w24, w8
   53bc4:	ucvtf	d1, x5
   53bc8:	b.ne	53be8 <floatformat_from_double@@Base+0x19c>  // b.any
   53bcc:	ldr	w8, [x20, #36]
   53bd0:	cmp	w8, #0x1
   53bd4:	b.ne	53be8 <floatformat_from_double@@Base+0x19c>  // b.any
   53bd8:	ldr	w8, [x20, #20]
   53bdc:	add	w8, w8, w23
   53be0:	cmp	w8, #0x2
   53be4:	b.ge	53b78 <floatformat_from_double@@Base+0x12c>  // b.tcont
   53be8:	cmp	w22, #0x1f
   53bec:	b.hi	53b80 <floatformat_from_double@@Base+0x134>  // b.pmore
   53bf0:	sub	w8, w25, w22
   53bf4:	lsr	x5, x5, x8
   53bf8:	b	53b80 <floatformat_from_double@@Base+0x134>
   53bfc:	ldp	w1, w2, [x20]
   53c00:	ldp	w3, w4, [x20, #12]
   53c04:	ldr	w5, [x20, #24]
   53c08:	mov	x0, x19
   53c0c:	bl	53c24 <floatformat_from_double@@Base+0x1d8>
   53c10:	ldp	w1, w2, [x20]
   53c14:	ldr	w3, [x20, #28]
   53c18:	mov	w4, #0x20                  	// #32
   53c1c:	mov	w5, #0x1                   	// #1
   53c20:	b	53ad4 <floatformat_from_double@@Base+0x88>
   53c24:	add	w9, w4, w3
   53c28:	cmp	w1, #0x0
   53c2c:	mov	w10, #0x1                   	// #1
   53c30:	sub	w11, w2, w9
   53c34:	sub	w12, w9, #0x1
   53c38:	cneg	w9, w10, ne  // ne = any
   53c3c:	csel	w10, w11, w12, eq  // eq = none
   53c40:	and	w12, w11, #0x7
   53c44:	add	w11, w12, w4
   53c48:	mov	w8, #0x8                   	// #8
   53c4c:	cmp	w11, #0x8
   53c50:	lsr	w10, w10, #3
   53c54:	csel	w13, w11, w8, cc  // cc = lo, ul, last
   53c58:	mov	w11, #0xffffffff            	// #-1
   53c5c:	mov	w14, w10
   53c60:	sub	w13, w13, w12
   53c64:	lsl	x15, x5, x12
   53c68:	lsl	w16, w11, w13
   53c6c:	lsr	x5, x5, x13
   53c70:	sub	w4, w4, w13
   53c74:	ldrb	w13, [x0, x14]
   53c78:	mvn	w16, w16
   53c7c:	lsl	w12, w16, w12
   53c80:	and	w15, w15, w12
   53c84:	bic	w12, w13, w12
   53c88:	cmp	w4, #0x8
   53c8c:	orr	w12, w15, w12
   53c90:	add	w10, w10, w9
   53c94:	strb	w12, [x0, x14]
   53c98:	csel	w13, w4, w8, cc  // cc = lo, ul, last
   53c9c:	mov	w12, wzr
   53ca0:	cbnz	w4, 53c5c <floatformat_from_double@@Base+0x210>
   53ca4:	ret

0000000000053ca8 <floatformat_is_valid@@Base>:
   53ca8:	stp	x29, x30, [sp, #-16]!
   53cac:	ldr	x8, [x0, #48]
   53cb0:	mov	x29, sp
   53cb4:	blr	x8
   53cb8:	ldp	x29, x30, [sp], #16
   53cbc:	ret

0000000000053cc0 <xmalloc_set_program_name@@Base>:
   53cc0:	stp	x29, x30, [sp, #-32]!
   53cc4:	str	x19, [sp, #16]
   53cc8:	adrp	x19, 105000 <aarch64_opcode_table@@Base+0x6a598>
   53ccc:	ldr	x8, [x19, #1160]
   53cd0:	adrp	x9, f0000 <aarch64_opcode_table@@Base+0x55598>
   53cd4:	mov	x29, sp
   53cd8:	str	x0, [x9, #1632]
   53cdc:	cbnz	x8, 53cec <xmalloc_set_program_name@@Base+0x2c>
   53ce0:	mov	x0, xzr
   53ce4:	bl	35580 <sbrk@plt>
   53ce8:	str	x0, [x19, #1160]
   53cec:	ldr	x19, [sp, #16]
   53cf0:	ldp	x29, x30, [sp], #32
   53cf4:	ret

0000000000053cf8 <xmalloc_failed@@Base>:
   53cf8:	stp	x29, x30, [sp, #-48]!
   53cfc:	stp	x20, x19, [sp, #32]
   53d00:	adrp	x20, 105000 <aarch64_opcode_table@@Base+0x6a598>
   53d04:	str	x21, [sp, #16]
   53d08:	ldr	x21, [x20, #1160]
   53d0c:	mov	x19, x0
   53d10:	mov	x0, xzr
   53d14:	mov	x29, sp
   53d18:	bl	35580 <sbrk@plt>
   53d1c:	adrp	x9, 99000 <aarch64_operands@@Base+0x16d20>
   53d20:	ldr	x8, [x20, #1160]
   53d24:	ldr	x9, [x9, #4008]
   53d28:	adrp	x10, f0000 <aarch64_opcode_table@@Base+0x55598>
   53d2c:	ldr	x2, [x10, #1632]
   53d30:	adrp	x10, 99000 <aarch64_operands@@Base+0x16d20>
   53d34:	cmp	x21, #0x0
   53d38:	ldr	x10, [x10, #3840]
   53d3c:	csel	x8, x9, x8, eq  // eq = none
   53d40:	sub	x5, x0, x8
   53d44:	ldrb	w8, [x2]
   53d48:	ldr	x0, [x10]
   53d4c:	adrp	x9, 6b000 <fields@@Base+0x14650>
   53d50:	adrp	x10, 56000 <xexit@@Base+0x21bc>
   53d54:	add	x9, x9, #0xe4c
   53d58:	add	x10, x10, #0x3f7
   53d5c:	cmp	w8, #0x0
   53d60:	adrp	x1, 6e000 <_sch_istable@@Base+0x194>
   53d64:	csel	x3, x10, x9, eq  // eq = none
   53d68:	add	x1, x1, #0x26c
   53d6c:	mov	x4, x19
   53d70:	bl	35fb0 <fprintf@plt>
   53d74:	mov	w0, #0x1                   	// #1
   53d78:	bl	35d80 <xexit@plt>

0000000000053d7c <xmalloc@@Base>:
   53d7c:	stp	x29, x30, [sp, #-32]!
   53d80:	cmp	x0, #0x0
   53d84:	str	x19, [sp, #16]
   53d88:	csinc	x19, x0, xzr, ne  // ne = any
   53d8c:	mov	x0, x19
   53d90:	mov	x29, sp
   53d94:	bl	35800 <malloc@plt>
   53d98:	cbz	x0, 53da8 <xmalloc@@Base+0x2c>
   53d9c:	ldr	x19, [sp, #16]
   53da0:	ldp	x29, x30, [sp], #32
   53da4:	ret
   53da8:	mov	x0, x19
   53dac:	bl	35dd0 <xmalloc_failed@plt>

0000000000053db0 <xcalloc@@Base>:
   53db0:	stp	x29, x30, [sp, #-32]!
   53db4:	cmp	x0, #0x0
   53db8:	cset	w8, eq  // eq = none
   53dbc:	cmp	x1, #0x0
   53dc0:	cset	w9, eq  // eq = none
   53dc4:	orr	w8, w8, w9
   53dc8:	cmp	w8, #0x0
   53dcc:	stp	x20, x19, [sp, #16]
   53dd0:	csinc	x19, x1, xzr, eq  // eq = none
   53dd4:	csinc	x20, x0, xzr, eq  // eq = none
   53dd8:	mov	x0, x20
   53ddc:	mov	x1, x19
   53de0:	mov	x29, sp
   53de4:	bl	35940 <calloc@plt>
   53de8:	cbz	x0, 53df8 <xcalloc@@Base+0x48>
   53dec:	ldp	x20, x19, [sp, #16]
   53df0:	ldp	x29, x30, [sp], #32
   53df4:	ret
   53df8:	mul	x0, x20, x19
   53dfc:	bl	35dd0 <xmalloc_failed@plt>

0000000000053e00 <xrealloc@@Base>:
   53e00:	stp	x29, x30, [sp, #-32]!
   53e04:	cmp	x1, #0x0
   53e08:	str	x19, [sp, #16]
   53e0c:	csinc	x19, x1, xzr, ne  // ne = any
   53e10:	mov	x29, sp
   53e14:	cbz	x0, 53e30 <xrealloc@@Base+0x30>
   53e18:	mov	x1, x19
   53e1c:	bl	359c0 <realloc@plt>
   53e20:	cbz	x0, 53e3c <xrealloc@@Base+0x3c>
   53e24:	ldr	x19, [sp, #16]
   53e28:	ldp	x29, x30, [sp], #32
   53e2c:	ret
   53e30:	mov	x0, x19
   53e34:	bl	35800 <malloc@plt>
   53e38:	cbnz	x0, 53e24 <xrealloc@@Base+0x24>
   53e3c:	mov	x0, x19
   53e40:	bl	35dd0 <xmalloc_failed@plt>

0000000000053e44 <xexit@@Base>:
   53e44:	stp	x29, x30, [sp, #-32]!
   53e48:	str	x19, [sp, #16]
   53e4c:	adrp	x8, 99000 <aarch64_operands@@Base+0x16d20>
   53e50:	ldr	x8, [x8, #3984]
   53e54:	mov	w19, w0
   53e58:	mov	x29, sp
   53e5c:	ldr	x8, [x8]
   53e60:	cbz	x8, 53e68 <xexit@@Base+0x24>
   53e64:	blr	x8
   53e68:	mov	w0, w19
   53e6c:	bl	35510 <exit@plt>

Disassembly of section .fini:

0000000000053e70 <.fini>:
   53e70:	stp	x29, x30, [sp, #-16]!
   53e74:	mov	x29, sp
   53e78:	ldp	x29, x30, [sp], #16
   53e7c:	ret
