digraph "func" {
"156056" [label = "cmp x2 , # 0" ]
"156060" [label = "ccmp x0 , x1 , # address , ne" ]
"156064" [label = "b.eq address" ]
"156168" [label = "mov w0 , # 0" ]
"156068" [label = "mov x5 , # 0" ]
"156172" [label = "ret" ]
"156072" [label = "b address" ]
"156088" [label = "ldrb w3 , [ x0 , x5 ]" ]
"156092" [label = "ldrb w4 , [ x1 , x5 ]" ]
"156096" [label = "add x5 , x5 , # address" ]
"156100" [label = "sub w6 , w3 , # address" ]
"156104" [label = "add w7 , w3 , # address" ]
"156108" [label = "cmp w6 , # address" ]
"156112" [label = "sub w6 , w4 , # address" ]
"156116" [label = "csel w3 , w7 , w3 , ls" ]
"156120" [label = "cmp w6 , # address" ]
"156124" [label = "add w7 , w4 , # address" ]
"156128" [label = "csel w4 , w7 , w4 , ls" ]
"156132" [label = "uxtb w6 , w3" ]
"156136" [label = "subs x2 , x2 , # address" ]
"156140" [label = "ccmp w6 , # 0 , # address , ne" ]
"156144" [label = "uxtb w7 , w4" ]
"156148" [label = "b.ne address" ]
"156080" [label = "cmp w6 , w7" ]
"156152" [label = "and w3 , w3 , # address" ]
"156084" [label = "b.ne address" ]
"156156" [label = "sub w0 , w3 , w4 , uxtb" ]
"156160" [label = "ret" ]
"156056" -> "156060" [ label = "CFG" ]
"156060" -> "156064" [ label = "DFG" ]
"156064" -> "156168" [ label = "CFG" ]
"156064" -> "156068" [ label = "CFG" ]
"156168" -> "156172" [ label = "CFG" ]
"156068" -> "156072" [ label = "CFG" ]
"156068" -> "156088" [ label = "DFG" ]
"156068" -> "156092" [ label = "DFG" ]
"156068" -> "156096" [ label = "DFG" ]
"156072" -> "156088" [ label = "CFG" ]
"156088" -> "156092" [ label = "CFG" ]
"156088" -> "156100" [ label = "DFG" ]
"156088" -> "156104" [ label = "DFG" ]
"156088" -> "156116" [ label = "DFG" ]
"156092" -> "156096" [ label = "CFG" ]
"156092" -> "156112" [ label = "DFG" ]
"156092" -> "156124" [ label = "DFG" ]
"156092" -> "156128" [ label = "DFG" ]
"156096" -> "156100" [ label = "CFG" ]
"156096" -> "156088" [ label = "DFG" ]
"156096" -> "156092" [ label = "DFG" ]
"156100" -> "156104" [ label = "CFG" ]
"156100" -> "156108" [ label = "DFG" ]
"156104" -> "156108" [ label = "CFG" ]
"156104" -> "156116" [ label = "DFG" ]
"156108" -> "156112" [ label = "CFG" ]
"156108" -> "156116" [ label = "DFG" ]
"156112" -> "156116" [ label = "CFG" ]
"156112" -> "156120" [ label = "DFG" ]
"156116" -> "156120" [ label = "CFG" ]
"156116" -> "156132" [ label = "DFG" ]
"156116" -> "156152" [ label = "DFG" ]
"156120" -> "156124" [ label = "CFG" ]
"156120" -> "156128" [ label = "DFG" ]
"156124" -> "156128" [ label = "DFG" ]
"156128" -> "156132" [ label = "CFG" ]
"156128" -> "156144" [ label = "DFG" ]
"156128" -> "156156" [ label = "DFG" ]
"156132" -> "156136" [ label = "CFG" ]
"156132" -> "156140" [ label = "DFG" ]
"156132" -> "156084" [ label = "DFG" ]
"156136" -> "156140" [ label = "DFG" ]
"156136" -> "156060" [ label = "DFG" ]
"156140" -> "156144" [ label = "CFG" ]
"156140" -> "156148" [ label = "DFG" ]
"156144" -> "156148" [ label = "CFG" ]
"156144" -> "156084" [ label = "DFG" ]
"156148" -> "156080" [ label = "CFG" ]
"156148" -> "156152" [ label = "CFG" ]
"156080" -> "156084" [ label = "CFG" ]
"156152" -> "156156" [ label = "DFG" ]
"156084" -> "156152" [ label = "CFG" ]
"156084" -> "156088" [ label = "CFG" ]
"156156" -> "156160" [ label = "DFG" ]
}
