LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 7seg_decoder IS 
	PORT
	(
		BCD_DATA:		IN	STD_LOGIC_VECTOR (3 DOWNTO 0);
		SEG7_DATA:		OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
	);
	
ARCHITECTURE behavior OF 7seg_decoder IS

	BEGIN
	PROCESS (BCD_DATA)
		BEGIN
		CASE (BCD_DATA) IS
			WHEN "0000" => SEG7_DATA<="1000000";
			WHEN "0001" => SEG7_DATA<="1111001";
			WHEN "0010" => SEG7_DATA<="0100100";
			WHEN "0011" => SEG7_DATA<="0110000";
			WHEN "0100" => SEG7_DATA<="0011001";
			WHEN "0101" => SEG7_DATA<="0010010";
			WHEN "0110" => SEG7_DATA<="0000010";
			WHEN "0111" => SEG7_DATA<="1111000";
			WHEN "1000" => SEG7_DATA<="0000000";
			WHEN "1001" => SEG7_DATA<="0011000";
			WHEN OTHERS	=> SEG7_DATA<="1111111";
		END CASE;
		
	END PROCESS;
	
END behavior;