blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,
phi_matrix.v,verilog,xil_defaultlib,../../../../base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi_matrix.v,
phi_matrix_0.v,verilog,xil_defaultlib,../../../../base_seq.srcs/sources_1/ip/phi_matrix_0/sim/phi_matrix_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
