timestamp 1620582107
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use nand2 nand2_2 1 0 1730 0 1 120
use nand2 nand2_0 1 0 240 0 1 120
use and2 and2_0 1 0 1080 0 1 210
node "li_1430_130#" 92 198.1 1430 130 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 680 0 0 0 0 0 0 0 0 0 0 0 0
node "li_780_170#" 49 27.87 780 170 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 400 100 0 0 0 0 0 0 0 0 0 0 0 0
node "li_450_40#" 156 321.37 450 40 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20400 1100 0 0 0 0 0 0 0 0 0 0 0 0
node "li_0_130#" 73 162.88 0 130 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9600 560 0 0 0 0 0 0 0 0 0 0 0 0
node "a_320_1180#" 667 1320 320 1180 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6400 320 0 0 84400 4220 0 0 0 0 0 0 0 0 0 0 0 0
node "a_750_1310#" 908 1411.19 750 1310 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10300 580 0 0 84400 4220 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_450_40#" "li_0_130#" 6.28571
cap "li_450_40#" "li_780_170#" 4.8046
cap "a_320_1180#" "a_750_1310#" 1373.06
subcap "li_1430_130#" -370.4
subcap "a_320_1180#" -32
subcap "a_750_1310#" -74.11
cap "nand2_2/VP" "nand2_2/A" 11.7857
cap "nand2_2/VN" "nand2_0/Y" 118.541
cap "nand2_2/VP" "nand2_2/VN" 2.84217e-14
cap "nand2_0/B" "nand2_2/A" 16.5
cap "and2_0/nand2_0/A" "nand2_0/Y" 72.6283
cap "nand2_2/VP" "and2_0/nand2_0/A" 135.882
cap "nand2_0/A" "nand2_0/Y" 3.86813
cap "and2_0/nand2_0/Y" "nand2_0/Y" 3.56757
cap "nand2_2/VP" "and2_0/nand2_0/Y" 38
cap "nand2_0/B" "and2_0/nand2_0/A" 12.1053
cap "nand2_2/VN" "nand2_2/A" 3.47368
cap "and2_0/nand2_0/A" "nand2_2/A" 7.76471
cap "and2_0/nand2_0/Y" "nand2_0/B" 33
cap "nand2_2/VP" "nand2_0/Y" 54.5217
cap "and2_0/nand2_0/Y" "nand2_2/A" 7.78947
cap "nand2_0/A" "nand2_2/VN" 57.75
cap "nand2_2/Y" "nand2_2/A" 4.45946
cap "nand2_0/B" "nand2_0/Y" 75.9
cap "nand2_2/VP" "nand2_0/B" 288.75
cap "and2_0/nand2_0/Y" "and2_0/nand2_0/A" 15.5294
cap "nand2_2/VP" "a_750_1310#" 50.4706
cap "nand2_2/A" "nand2_2/Y" 53.1622
cap "nand2_2/VN" "nand2_2/A" 141.35
cap "a_320_1180#" "nand2_2/A" 16.5
cap "a_750_1310#" "nand2_2/Y" 15.5294
cap "nand2_2/VP" "a_320_1180#" 107.25
cap "a_320_1180#" "nand2_2/Y" 33
cap "and2_0/nand2_0/Y" "nand2_2/A" 7.78947
cap "a_750_1310#" "nand2_2/A" 7.76471
cap "nand2_2/VP" "nand2_2/A" 125.4
merge "and2_0/inverter_0/VN" "and2_0/VSUBS" -289.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34200 -1520 0 0 0 0 0 0 0 0 0 0
merge "and2_0/VSUBS" "and2_0/nand2_0/VN"
merge "and2_0/nand2_0/VN" "nand2_0/VN"
merge "nand2_0/VN" "nand2_2/VN"
merge "nand2_2/VN" "VSUBS"
merge "and2_0/nand2_0/A" "a_750_1310#" -425.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 0 0 -25600 -1400 0 0 0 0 0 0 0 0 0 0 0 0
merge "a_750_1310#" "li_780_170#"
merge "and2_0/nand2_0/B" "nand2_0/Y" -49.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -400 -180 0 0 0 0 0 0 0 0 0 0 0 0
merge "nand2_0/Y" "li_450_40#"
merge "nand2_0/A" "li_0_130#" -22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80 0 0 0 0 0 0 0 0 0 0 0 0
merge "and2_0/inverter_0/VP" "and2_0/nand2_0/VP" -159.77 0 0 0 0 43200 -1920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34200 -1520 0 0 0 0 0 0 0 0 0 0
merge "and2_0/nand2_0/VP" "nand2_0/VP"
merge "nand2_0/VP" "nand2_2/VP"
merge "nand2_0/B" "a_320_1180#" -405.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 0 0 -25200 -1300 0 0 0 0 0 0 0 0 0 0 0 0
merge "and2_0/inverter_0/Y" "nand2_2/A" -36.55 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14000 -180 0 0 0 0 0 0 0 0 0 0 0 0
merge "nand2_2/A" "li_1430_130#"
