$date
	Tue Mar 30 16:25:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex_tb $end
$var wire 1 ! out $end
$var reg 1 " inA $end
$var reg 1 # inB $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#10
0!
0#
0"
#20
1#
#30
1!
0#
1"
#40
1#
#50
