{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port clk_in1_0 -pg 1 -y 680 -defaultsOSRD
preplace port reset -pg 1 -y 600 -defaultsOSRD
preplace port uart2_pl -pg 1 -y 350 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -y 80 -defaultsOSRD
preplace inst myip_simple_adder_v1_0 -pg 1 -lvl 5 -y 220 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 450 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 360 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 450 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 620 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 200 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 80 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 670 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -y 460 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 4 1 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N
preplace netloc microblaze_0_Clk 1 1 4 220 520 620 540 1120 360 1450
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 5 1 N
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1430
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1110
preplace netloc microblaze_0_ilmb_1 1 3 1 N
preplace netloc axi_mem_intercon_M02_AXI 1 4 1 1430
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 N 600 1130J
preplace netloc clk_in1_0_1 1 0 1 N
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 600J 360 1100 40 1440
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 610
preplace netloc clk_wiz_1_locked 1 1 1 230
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 350 NJ
preplace netloc microblaze_0_dlmb_1 1 3 1 N
preplace netloc microblaze_0_debug 1 2 1 N
preplace netloc reset_1 1 0 2 20 600 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 2 230 380 590
levelinfo -pg 1 0 130 420 860 1280 1590 1870 2020 -top 0 -bot 740
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"2",
   "da_mb_cnt":"1"
}
