{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681844785196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681844785212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:06:25 2023 " "Processing started: Tue Apr 18 14:06:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681844785212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844785212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844785212 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1681844785826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844795774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795774 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681844795774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681844795774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844795774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844795774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844795789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_main_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_main_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_MAIN_STATEMACHINE " "Found entity 1: SC_MAIN_STATEMACHINE" {  } { { "rtl/SC_MAIN_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844795789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_levelcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_levelcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LEVELCOUNTER " "Found entity 1: SC_LEVELCOUNTER" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844795789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795789 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SC_LEVEL_STATEMACHINE SC_LEVEL_STATEMACHINE.v(33) " "Verilog Module Declaration warning at SC_LEVEL_STATEMACHINE.v(33): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SC_LEVEL_STATEMACHINE\"" {  } { { "rtl/SC_LEVEL_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v" 33 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681844795789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_level_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_level_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LEVEL_STATEMACHINE " "Found entity 1: SC_LEVEL_STATEMACHINE" {  } { { "rtl/SC_LEVEL_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681844795789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681844795836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_u0 " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_u0\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681844795879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681844795879 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_MAIN_STATEMACHINE SC_MAIN_STATEMACHINE:SC_MAIN_STATEMACHINE_u0 " "Elaborating entity \"SC_MAIN_STATEMACHINE\" for hierarchy \"SC_MAIN_STATEMACHINE:SC_MAIN_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_MAIN_STATEMACHINE_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681844795879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LEVEL_STATEMACHINE SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0 " "Elaborating entity \"SC_LEVEL_STATEMACHINE\" for hierarchy \"SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_LEVEL_STATEMACHINE_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681844795879 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SC_LEVEL_STATEMACHINE.v(130) " "Verilog HDL Case Statement information at SC_LEVEL_STATEMACHINE.v(130): all case item expressions in this case statement are onehot" {  } { { "rtl/SC_LEVEL_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SC_LEVEL_STATEMACHINE_FinishedGame_Out SC_LEVEL_STATEMACHINE.v(130) " "Verilog HDL Always Construct warning at SC_LEVEL_STATEMACHINE.v(130): inferring latch(es) for variable \"SC_LEVEL_STATEMACHINE_FinishedGame_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_LEVEL_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC_LEVEL_STATEMACHINE_FinishedGame_Out SC_LEVEL_STATEMACHINE.v(130) " "Inferred latch for \"SC_LEVEL_STATEMACHINE_FinishedGame_Out\" at SC_LEVEL_STATEMACHINE.v(130)" {  } { { "rtl/SC_LEVEL_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LEVELCOUNTER SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0 " "Elaborating entity \"SC_LEVELCOUNTER\" for hierarchy \"SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_LEVELCOUNTER_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEVELCOUNTER_Signal SC_LEVELCOUNTER.v(68) " "Verilog HDL Always Construct warning at SC_LEVELCOUNTER.v(68): inferring latch(es) for variable \"LEVELCOUNTER_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEVELCOUNTER_Signal\[0\] SC_LEVELCOUNTER.v(68) " "Inferred latch for \"LEVELCOUNTER_Signal\[0\]\" at SC_LEVELCOUNTER.v(68)" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEVELCOUNTER_Signal\[1\] SC_LEVELCOUNTER.v(68) " "Inferred latch for \"LEVELCOUNTER_Signal\[1\]\" at SC_LEVELCOUNTER.v(68)" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEVELCOUNTER_Signal\[2\] SC_LEVELCOUNTER.v(68) " "Inferred latch for \"LEVELCOUNTER_Signal\[2\]\" at SC_LEVELCOUNTER.v(68)" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681844795895 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0\|LEVELCOUNTER_Signal\[2\] " "LATCH primitive \"SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0\|LEVELCOUNTER_Signal\[2\]\" is permanently enabled" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681844796237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0\|LEVELCOUNTER_Signal\[2\] " "LATCH primitive \"SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0\|LEVELCOUNTER_Signal\[2\]\" is permanently enabled" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681844796378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681844796956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681844797539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844797586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681844797711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681844797711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681844797773 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681844797773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681844797773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681844797773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681844797789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 14:06:37 2023 " "Processing ended: Tue Apr 18 14:06:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681844797789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681844797789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681844797789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681844797789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681844817618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681844817618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:06:57 2023 " "Processing started: Tue Apr 18 14:06:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681844817618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681844817618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp BB_SYSTEM -c BB_SYSTEM --netlist_type=sgate " "Command: quartus_npp BB_SYSTEM -c BB_SYSTEM --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681844817618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681844817999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 14:06:57 2023 " "Processing ended: Tue Apr 18 14:06:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681844817999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681844817999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681844817999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681844817999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681844830667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681844830682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:07:10 2023 " "Processing started: Tue Apr 18 14:07:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681844830682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681844830682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp BB_SYSTEM -c BB_SYSTEM --netlist_type=sm_process " "Command: quartus_npp BB_SYSTEM -c BB_SYSTEM --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681844830682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681844831144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 14:07:11 2023 " "Processing ended: Tue Apr 18 14:07:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681844831144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681844831144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681844831144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1681844831144 ""}
