// Seed: 984320730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(id_13) id_9 = 1;
  assign id_4 = 1;
  id_18(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3()
  );
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input tri0 id_2,
    output wire id_3,
    output tri id_4,
    input wand id_5,
    output tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11,
    output uwire id_12,
    output tri1 id_13,
    output wire id_14,
    input supply1 id_15
);
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
