<profile>

<section name = "Vitis HLS Report for 'DPEComputation_Pipeline_VITIS_LOOP_296_3'" level="0">
<item name = "Date">Wed Nov  2 23:07:48 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fc_layer</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.468 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1282, 1282, 12.820 us, 12.820 us, 1282, 1282, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_DPEUnit_fu_63">DPEUnit, 39, 39, 0.390 us, 0.390 us, 40, 40, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_296_3">1280, 1280, 41, 40, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 51, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 60, 3281, 3313, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 235, -</column>
<column name="Register">-, -, 56, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_DPEUnit_fu_63">DPEUnit, 0, 60, 3281, 3313, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln296_fu_91_p2">+, 0, 0, 13, 6, 1</column>
<column name="icmp_ln1551_fu_111_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln296_fu_85_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="grp_DPEUnit_fu_63_iact_idx">select, 0, 0, 6, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">181, 41, 1, 41</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_9">9, 2, 6, 12</column>
<column name="i_fu_46">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">40, 0, 40, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="grp_DPEUnit_fu_63_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_46">6, 0, 6, 0</column>
<column name="icmp_ln296_reg_136">1, 0, 1, 0</column>
<column name="trunc_ln298_reg_145">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DPEComputation_Pipeline_VITIS_LOOP_296_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DPEComputation_Pipeline_VITIS_LOOP_296_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DPEComputation_Pipeline_VITIS_LOOP_296_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DPEComputation_Pipeline_VITIS_LOOP_296_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DPEComputation_Pipeline_VITIS_LOOP_296_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DPEComputation_Pipeline_VITIS_LOOP_296_3, return value</column>
<column name="IACT_TEMP_BUFFER_address0">out, 5, ap_memory, IACT_TEMP_BUFFER, array</column>
<column name="IACT_TEMP_BUFFER_ce0">out, 1, ap_memory, IACT_TEMP_BUFFER, array</column>
<column name="IACT_TEMP_BUFFER_q0">in, 32, ap_memory, IACT_TEMP_BUFFER, array</column>
<column name="processing_buffer_address0">out, 5, ap_memory, processing_buffer, array</column>
<column name="processing_buffer_ce0">out, 1, ap_memory, processing_buffer, array</column>
<column name="processing_buffer_q0">in, 640, ap_memory, processing_buffer, array</column>
<column name="bit_buffer_weights_address0">out, 5, ap_memory, bit_buffer_weights, array</column>
<column name="bit_buffer_weights_ce0">out, 1, ap_memory, bit_buffer_weights, array</column>
<column name="bit_buffer_weights_q0">in, 20, ap_memory, bit_buffer_weights, array</column>
<column name="local_output_buf_V_address0">out, 10, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_ce0">out, 1, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_we0">out, 1, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_d0">out, 32, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_q0">in, 32, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_address1">out, 10, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_ce1">out, 1, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_we1">out, 1, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_d1">out, 32, ap_memory, local_output_buf_V, array</column>
<column name="local_output_buf_V_q1">in, 32, ap_memory, local_output_buf_V, array</column>
</table>
</item>
</section>
</profile>
