----------------------------------------------------------------------------------
-- Company: FalsePaths
-- Engineer: Emir EROL
-- 
-- Create Date: 02/03/2025
-- Design Name: 
-- Module Name: generic_multiplier_tb - testbench
-- Project Name: Generic Multiplier
-- JIRA No: FIRF-11;
-- Target Devices: Kria KV260
-- Tool Versions: VHDL2019
-- Description: Generic multiplier module testbench
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

library osvvm;
use osvvm.randompkg.all; --for random operations

entity generic_multiplier_tb is
end generic_multiplier_tb;

architecture testbench of generic_multiplier_tb is

	--Constants--
    constant data_width       : integer := 8;
    constant uns_mult_type    : boolean := false;
    constant s_mult_type      : boolean := true;
    constant wait_time        : time := 10 ns;
    --for unsigned values
    constant uns_loop_start   : integer := 1;
    constant uns_loop_stop    : integer := 15;
    --for signed values  
    constant s_loop_start     : integer := -8;
    constant s_loop_stop      : integer := 7;

	--SÄ±gnals--
    signal uns_mult1   : std_logic_vector(data_width - 1 downto 0);
    signal uns_mult2   : std_logic_vector(data_width - 1 downto 0);
    signal uns_mult_o  : std_logic_vector(2 * data_width - 1 downto 0);

    signal s_mult1     : std_logic_vector(data_width - 1 downto 0);
    signal s_mult2     : std_logic_vector(data_width - 1 downto 0);
    signal s_mult_o    : std_logic_vector(2 * data_width - 1 downto 0);

    signal expected_output_uns : unsigned(2 * data_width - 1 downto 0);
    signal expected_output_s   : signed(2 * data_width - 1 downto 0);
    signal er_inj              : boolean := false;

begin

	-- Stimulation for unsigned values
    UNS_STIMULI : process
        variable rand_gen : RandomPType; -- Declare random generator as variable
        variable random_value_uns : integer;
        variable err_inj_out : unsigned(2 * data_width - 1 downto 0);
        variable random_er_inj : boolean;
    begin
        -- Initialize the random generator
        rand_gen.InitSeed(1);
        
        for mul_1 in uns_loop_start to uns_loop_stop loop
            for mul_2 in uns_loop_start to uns_loop_stop loop
                uns_mult1 <= std_logic_vector(to_unsigned(mul_1, data_width));
                uns_mult2 <= std_logic_vector(to_unsigned(mul_2, data_width));
                expected_output_uns <= to_unsigned(mul_1, data_width) * to_unsigned(mul_2, data_width);

                random_er_inj := (rand_gen.RandInt(0,10) = 1); --Randomizes the er_inj occurrence
                
                wait for wait_time;

                -- Error injection check for unsigned multiplication
                if random_er_inj then
                	random_value_uns := rand_gen.RandInt(uns_loop_start, uns_loop_stop);
					err_inj_out := to_unsigned(random_value_uns, data_width) * to_unsigned(mul_2, data_width);                     
                    if expected_output_uns = err_inj_out then
                    	assert uns_mult_o /= std_logic_vector(expected_output_uns)	
        	            report "Error injection occured but system answer is correct"& 
        	                    ", Got " &integer'image(to_integer(expected_output_s)) 
                                severity note;
					
                    else
                    	assert uns_mult_o = std_logic_vector(expected_output_uns)
                        	report "Signed multiplication failed due to error injection: Expected " & 
                            	integer'image(to_integer(expected_output_s)) & 
                                ", Got " & integer'image(to_integer(err_inj_out))
                             	severity error;
                    
					end if;
                end if;
            end loop;
        end loop;
	end process;
    
	-- Stimulation for signed values
	S_STIMULI : process
        variable rand_gen : RandomPType; -- Declare random generator as variable
        variable random_value_s : integer;
        variable err_inj_out : signed(2 * data_width - 1 downto 0);
        variable random_er_inj : boolean;
    begin
        
        for mul_1 in s_loop_start to s_loop_stop loop
            for mul_2 in s_loop_start to s_loop_stop loop
                s_mult1 <= std_logic_vector(to_signed(mul_1, data_width));
                s_mult2 <= std_logic_vector(to_signed(mul_2, data_width));
                s_mult_o <= std_logic_vector(to_signed(random_value_s, data_width) * to_signed(mul_2, data_width));
                expected_output_s <= to_signed(mul_1, data_width) * to_signed(mul_2, data_width);

                random_value_s := rand_gen.RandInt(s_loop_start, s_loop_stop);
                random_er_inj := (rand_gen.RandInt(0,10) = 1); --Randomizes the er_inj occurrence
                
                wait for wait_time;

                -- Error injection check for signed multiplication
                if random_er_inj then
                	random_value_s := rand_gen.RandInt(s_loop_start, s_loop_stop);
					err_inj_out := to_signed(random_value_s, data_width) * to_signed(mul_2, data_width);
                    
	                if expected_output_s = err_inj_out then
    	                assert s_mult_o /= std_logic_vector(expected_output_s)
        	                report "Error injection occured but system answer is correct"& 
        	                    ", Got " &integer'image(to_integer(expected_output_s)) 
                                severity note;
            	    
                	else
	                    assert s_mult_o = std_logic_vector(expected_output_s)
    	                    report "Signed multiplication failed due to error injection: Expected " & 
        	                    integer'image(to_integer(expected_output_s)) & 
            	                ", Got " & integer'image(to_integer(err_inj_out))
                	            severity error;
                                       
					end if;
                end if;
            end loop;
        end loop;

        report "Test is finished!" severity failure;
    end process;

    DUT_uns : entity work.generic_multiplier
        generic map (
            sign  => uns_mult_type,
            size => data_width
        )
        port map(
            mult_1   => uns_mult1,
            mult_2   => uns_mult2,
            mult_o => uns_mult_o
        );

    -- Instantiate DUT for signed multiplication
    DUT_s : entity work.generic_multiplier
        generic map (
            sign  => s_mult_type,
            size => data_width
        )
        port map(
            mult_1   => s_mult1,
            mult_2   => s_mult2,
            mult_o => s_mult_o
        );

end testbench;

