Analysis & Synthesis report for codelock
Mon Dec 04 09:34:44 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Dec 04 09:34:44 2017          ;
; Quartus II 64-Bit Version   ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name               ; codelock                                   ;
; Top-level Entity Name       ; codelock                                   ;
; Family                      ; MAX3000A                                   ;
+-----------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3032ALC44-10 ;               ;
; Top-level entity name                                                      ; codelock        ; codelock      ;
; Family name                                                                ; MAX3000A        ; Cyclone IV GX ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Infer RAMs from Raw Logic                                                  ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Report Parameter Settings                                                  ; On              ; On            ;
; Report Source Assignments                                                  ; On              ; On            ;
; Report Connectivity Checks                                                 ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off             ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
; Synthesis Seed                                                             ; 1               ; 1             ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Dec 04 09:34:43 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off codelock -c codelock
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file codelock.vhd
    Info (12022): Found design unit 1: codelock2-behavior
    Info (12023): Found entity 1: codelock2
Info (12021): Found 2 design units, including 1 entities, in source file tb_lockmall.vhd
    Info (12022): Found design unit 1: tb_codelock-testbench
    Info (12023): Found entity 1: tb_codelock
Info (12021): Found 2 design units, including 1 entities, in source file codelock-four.vhd
    Info (12022): Found design unit 1: codelock-behavior
    Info (12023): Found entity 1: codelock
Error (10430): VHDL Primary Unit Declaration error at codelock2.vhd(5): primary unit "codelock2" already exists in library "work" File: C:/Projects/kth-projects/quartus/codelock2.vhd Line: 5
Error (10784): HDL error at codelock.vhd(5): see declaration for object "codelock2" File: C:/Projects/kth-projects/quartus/codelock.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file codelock2.vhd
Info (12021): Found 2 design units, including 1 entities, in source file codelock3.vhd
    Info (12022): Found design unit 1: codelock3-behavior
    Info (12023): Found entity 1: codelock3
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 492 megabytes
    Error: Processing ended: Mon Dec 04 09:34:44 2017
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


