# Test case for data cache load and store
	nop 	0;
	addi 	r1 = r0, 4095;
	addi	r2 = r0, 5;
	swc		[r2] = r1;
	shc		[r2 + 4] = r1;
	sbc 	[r2 + 8] = r1;
	lbc		r3 = [r2];
	lwc		r4 = [r2 + 4];
	lhc		r5 = [r2 + 8];
	lhc		r3 = [r2];
	lbc		r4 = [r2 + 4];
	lwc		r5 = [r2 + 8];
	nop		0;
	swc		[r2] = r1;
	shc		[r2 + 1] = r1;
	sbc 	[r2 + 2] = r1;
	lbc		r3 = [r2];
	lwc		r4 = [r2 + 1];
	lhc		r5 = [r2 + 2];
	lhc		r3 = [r2];
	lbc		r4 = [r2 + 1];
	lwc		r5 = [r2 + 2];
	nop		0;
	swc		[1] = r1;
	shc		[2] = r1;
	sbc 	[4] = r1;
	lbc		r3 = [1];
	lwc		r4 = [2];
	lhc		r5 = [4];
	lhc		r3 = [1];
	lbc		r4 = [2];
	lwc		r5 = [4];
	nop		0;
	addi	r1 = r0, 111;
	sli		r2 = r1, 8;
	addi	r2 = r2, 222;
	sli 	r3 = r2, 16;
	addi 	r3 = r3, 84;
	swc		[1] = r3;
	shc		[1] = r2;
	sbc		[1] = r1;
	lwc		r4 = [1];
	lhc		r5 = [1];
	lbc		r6 = [1];
	nop 	0;
	swc		[2] = r3;
	shc		[2] = r2;
	sbc		[2] = r1;
	lhuc	r5 = [2];
	lbuc	r6 = [2];
	halt;