Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Oct  4 15:49:09 2021
| Host         : spencer-XPS-15-9570 running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_plus_top_0
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.616        0.000                      0                   24        0.190        0.000                      0                   24        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.616        0.000                      0                   24        0.190        0.000                      0                   24        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g/M_curValue_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.704ns (29.936%)  route 1.648ns (70.064%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456     5.799 r  r/ctr/M_ctr_q_reg[6]/Q
                         net (fo=6, routed)           1.054     6.852    r/ctr/g/ctr/M_ctr_q_reg[6]
    SLICE_X86Y139        LUT4 (Prop_lut4_I3_O)        0.124     6.976 r  r/ctr/M_curValue_q[7]_i_2/O
                         net (fo=2, routed)           0.594     7.570    r/ctr/M_curValue_q[7]_i_2_n_0
    SLICE_X86Y138        LUT5 (Prop_lut5_I2_O)        0.124     7.694 r  r/ctr/M_curValue_q[7]_i_1/O
                         net (fo=1, routed)           0.000     7.694    g/M_curValue_q_reg[7]_1
    SLICE_X86Y138        FDRE                                         r  g/M_curValue_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.596    15.042    g/clk_IBUF_BUFG
    SLICE_X86Y138        FDRE                                         r  g/M_curValue_q_reg[7]/C
                         clock pessimism              0.275    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X86Y138        FDRE (Setup_fdre_C_D)        0.029    15.310    g/M_curValue_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.842ns (35.950%)  route 1.500ns (64.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.762 r  r/ctr/M_ctr_q_reg[1]/Q
                         net (fo=9, routed)           0.826     6.588    r/ctr/g/ctr/M_ctr_q_reg[1]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.299     6.887 r  r/ctr/M_ctr_q[7]_i_2/O
                         net (fo=2, routed)           0.674     7.561    r/ctr/M_ctr_q[7]_i_2_n_0
    SLICE_X86Y139        LUT2 (Prop_lut2_I0_O)        0.124     7.685 r  r/ctr/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     7.685    r/ctr/M_ctr_d[6]
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.043    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[6]/C
                         clock pessimism              0.275    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X86Y139        FDRE (Setup_fdre_C_D)        0.029    15.311    r/ctr/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/M_curValue_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.704ns (30.080%)  route 1.636ns (69.920%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.456     5.799 r  r/ctr/M_ctr_q_reg[6]/Q
                         net (fo=6, routed)           1.054     6.852    r/ctr/g/ctr/M_ctr_q_reg[6]
    SLICE_X86Y139        LUT4 (Prop_lut4_I3_O)        0.124     6.976 r  r/ctr/M_curValue_q[7]_i_2/O
                         net (fo=2, routed)           0.583     7.559    r/ctr/M_curValue_q[7]_i_2_n_0
    SLICE_X86Y138        LUT5 (Prop_lut5_I2_O)        0.124     7.683 r  r/ctr/M_curValue_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.683    r/ctr_n_1
    SLICE_X86Y138        FDRE                                         r  r/M_curValue_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.596    15.042    r/clk_IBUF_BUFG
    SLICE_X86Y138        FDRE                                         r  r/M_curValue_q_reg[7]/C
                         clock pessimism              0.275    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X86Y138        FDRE (Setup_fdre_C_D)        0.031    15.312    r/M_curValue_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.868ns (36.865%)  route 1.487ns (63.135%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.762 r  r/ctr/M_ctr_q_reg[1]/Q
                         net (fo=9, routed)           0.826     6.588    r/ctr/g/ctr/M_ctr_q_reg[1]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.299     6.887 r  r/ctr/M_ctr_q[7]_i_2/O
                         net (fo=2, routed)           0.661     7.547    r/ctr/M_ctr_q[7]_i_2_n_0
    SLICE_X86Y139        LUT3 (Prop_lut3_I0_O)        0.150     7.697 r  r/ctr/M_ctr_q[7]_i_1/O
                         net (fo=1, routed)           0.000     7.697    r/ctr/M_ctr_d[7]
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.043    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[7]/C
                         clock pessimism              0.275    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X86Y139        FDRE (Setup_fdre_C_D)        0.047    15.329    r/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.632    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.748ns (38.019%)  route 1.219ns (61.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.762 r  r/ctr/M_ctr_q_reg[1]/Q
                         net (fo=9, routed)           0.831     6.593    r/ctr/g/ctr/M_ctr_q_reg[1]
    SLICE_X86Y139        LUT5 (Prop_lut5_I2_O)        0.329     6.922 r  r/ctr/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.388     7.310    r/ctr/M_ctr_d[4]
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.043    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[4]/C
                         clock pessimism              0.275    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X86Y139        FDRE (Setup_fdre_C_D)       -0.250    15.032    r/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.435%)  route 1.326ns (69.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.456     5.799 f  r/ctr/M_ctr_q_reg[0]/Q
                         net (fo=10, routed)          1.326     7.124    r/ctr/g/ctr/M_ctr_q_reg[0]
    SLICE_X86Y140        LUT1 (Prop_lut1_I0_O)        0.124     7.248 r  r/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.248    r/ctr/M_ctr_q[0]_i_1_n_0
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.043    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[0]/C
                         clock pessimism              0.300    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X86Y140        FDRE (Setup_fdre_C_D)        0.029    15.336    r/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.106ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.608ns (31.442%)  route 1.326ns (68.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.456     5.799 r  r/ctr/M_ctr_q_reg[0]/Q
                         net (fo=10, routed)          1.326     7.124    r/ctr/g/ctr/M_ctr_q_reg[0]
    SLICE_X86Y140        LUT2 (Prop_lut2_I0_O)        0.152     7.276 r  r/ctr/M_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.276    r/ctr/M_ctr_d[1]
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.043    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[1]/C
                         clock pessimism              0.300    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X86Y140        FDRE (Setup_fdre_C_D)        0.075    15.382    r/ctr/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  8.106    

Slack (MET) :             8.187ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.718ns (39.695%)  route 1.091ns (60.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.762 r  r/ctr/M_ctr_q_reg[1]/Q
                         net (fo=9, routed)           1.091     6.852    r/ctr/g/ctr/M_ctr_q_reg[1]
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.299     7.151 r  r/ctr/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.151    r/ctr/M_ctr_d[2]
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.043    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[2]/C
                         clock pessimism              0.300    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X86Y140        FDRE (Setup_fdre_C_D)        0.031    15.338    r/ctr/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  8.187    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 r/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.746ns (40.615%)  route 1.091ns (59.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.343    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.762 r  r/ctr/M_ctr_q_reg[1]/Q
                         net (fo=9, routed)           1.091     6.852    r/ctr/g/ctr/M_ctr_q_reg[1]
    SLICE_X86Y140        LUT4 (Prop_lut4_I0_O)        0.327     7.179 r  r/ctr/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     7.179    r/ctr/M_ctr_d[3]
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.043    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[3]/C
                         clock pessimism              0.300    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X86Y140        FDRE (Setup_fdre_C_D)        0.075    15.382    r/ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.303%)  route 0.648ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.714     5.341    reset_cond/clk_IBUF_BUFG
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDSE (Prop_fdse_C_Q)         0.456     5.797 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=11, routed)          0.648     6.445    r/ctr/Q[0]
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.043    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[0]/C
                         clock pessimism              0.275    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X86Y140        FDRE (Setup_fdre_C_R)       -0.429    14.853    r/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  8.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 r/M_nextValue_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g/M_curValue_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    r/clk_IBUF_BUFG
    SLICE_X87Y138        FDRE                                         r  r/M_nextValue_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  r/M_nextValue_q_reg[7]/Q
                         net (fo=2, routed)           0.108     1.798    r/ctr/M_nextValue_q[0]
    SLICE_X86Y138        LUT5 (Prop_lut5_I0_O)        0.045     1.843 r  r/ctr/M_curValue_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.843    g/M_curValue_q_reg[7]_1
    SLICE_X86Y138        FDRE                                         r  g/M_curValue_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.067    g/clk_IBUF_BUFG
    SLICE_X86Y138        FDRE                                         r  g/M_curValue_q_reg[7]/C
                         clock pessimism             -0.505     1.562    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.091     1.653    g/M_curValue_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 r/M_nextValue_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/M_curValue_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    r/clk_IBUF_BUFG
    SLICE_X87Y138        FDRE                                         r  r/M_nextValue_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  r/M_nextValue_q_reg[7]/Q
                         net (fo=2, routed)           0.109     1.799    r/ctr/M_nextValue_q[0]
    SLICE_X86Y138        LUT5 (Prop_lut5_I0_O)        0.045     1.844 r  r/ctr/M_curValue_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    r/ctr_n_1
    SLICE_X86Y138        FDRE                                         r  r/M_curValue_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.067    r/clk_IBUF_BUFG
    SLICE_X86Y138        FDRE                                         r  r/M_curValue_q_reg[7]/C
                         clock pessimism             -0.505     1.562    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.092     1.654    r/M_curValue_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.548    reset_cond/clk_IBUF_BUFG
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDSE (Prop_fdse_C_Q)         0.141     1.689 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.862    reset_cond/M_stage_d[2]
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.065    reset_cond/clk_IBUF_BUFG
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.548    
    SLICE_X86Y137        FDSE (Hold_fdse_C_D)         0.070     1.618    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.548    reset_cond/clk_IBUF_BUFG
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDSE (Prop_fdse_C_Q)         0.141     1.689 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.863    reset_cond/M_stage_d[1]
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.065    reset_cond/clk_IBUF_BUFG
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.548    
    SLICE_X86Y137        FDSE (Hold_fdse_C_D)         0.066     1.614    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.548    reset_cond/clk_IBUF_BUFG
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDSE (Prop_fdse_C_Q)         0.141     1.689 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.872    reset_cond/M_stage_d[3]
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.065    reset_cond/clk_IBUF_BUFG
    SLICE_X86Y137        FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.548    
    SLICE_X86Y137        FDSE (Hold_fdse_C_D)         0.072     1.620    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 r/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.550    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  r/ctr/M_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.197     1.889    r/ctr/g/ctr/M_ctr_q_reg[0]
    SLICE_X86Y140        LUT4 (Prop_lut4_I1_O)        0.043     1.932 r  r/ctr/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.932    r/ctr/M_ctr_d[3]
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.068    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[3]/C
                         clock pessimism             -0.518     1.550    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.107     1.657    r/ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 r/ctr/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.629%)  route 0.153ns (40.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.550    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.128     1.678 r  r/ctr/M_ctr_q_reg[3]/Q
                         net (fo=7, routed)           0.153     1.831    r/ctr/g/ctr/M_ctr_q_reg[3]
    SLICE_X86Y140        LUT6 (Prop_lut6_I0_O)        0.098     1.929 r  r/ctr/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.929    r/ctr/M_ctr_d[5]
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.068    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[5]/C
                         clock pessimism             -0.518     1.550    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.092     1.642    r/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 r/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  r/ctr/M_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.196     1.886    r/ctr/g/ctr/M_ctr_q_reg[6]
    SLICE_X86Y139        LUT2 (Prop_lut2_I1_O)        0.045     1.931 r  r/ctr/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.931    r/ctr/M_ctr_d[6]
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.067    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[6]/C
                         clock pessimism             -0.518     1.549    
    SLICE_X86Y139        FDRE (Hold_fdre_C_D)         0.091     1.640    r/ctr/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 r/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.602     1.550    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  r/ctr/M_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.197     1.889    r/ctr/g/ctr/M_ctr_q_reg[0]
    SLICE_X86Y140        LUT3 (Prop_lut3_I0_O)        0.045     1.934 r  r/ctr/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    r/ctr/M_ctr_d[2]
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.873     2.068    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  r/ctr/M_ctr_q_reg[2]/C
                         clock pessimism             -0.518     1.550    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.092     1.642    r/ctr/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 r/ctr/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.606%)  route 0.248ns (57.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  r/ctr/M_ctr_q_reg[7]/Q
                         net (fo=6, routed)           0.248     1.938    r/ctr/g/ctr/M_ctr_q_reg[7]
    SLICE_X86Y139        LUT3 (Prop_lut3_I2_O)        0.043     1.981 r  r/ctr/M_ctr_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.981    r/ctr/M_ctr_d[7]
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.067    r/ctr/clk_IBUF_BUFG
    SLICE_X86Y139        FDRE                                         r  r/ctr/M_ctr_q_reg[7]/C
                         clock pessimism             -0.518     1.549    
    SLICE_X86Y139        FDRE (Hold_fdre_C_D)         0.104     1.653    r/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y138  g/M_curValue_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y138  r/M_curValue_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y138  r/M_needUpdate_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y138  r/M_nextValue_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y140  r/ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y140  r/ctr/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y140  r/ctr/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y140  r/ctr/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y139  r/ctr/M_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  g/M_curValue_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  g/M_curValue_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  r/M_curValue_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  r/M_curValue_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  r/M_needUpdate_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  r/M_needUpdate_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y138  r/M_nextValue_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y138  r/M_nextValue_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140  r/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140  r/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  g/M_curValue_q_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  g/M_curValue_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  r/M_curValue_q_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  r/M_curValue_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  r/M_needUpdate_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138  r/M_needUpdate_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y138  r/M_nextValue_q_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y138  r/M_nextValue_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140  r/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140  r/ctr/M_ctr_q_reg[0]/C



