// Seed: 2831143165
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    output tri1  id_6
);
  wire id_8;
  assign module_1.id_8 = 0;
  always if (1'b0) deassign id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wand id_9,
    output supply1 id_10
);
  assign id_9 = 1 ? id_3 : 1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_8,
      id_8,
      id_1,
      id_10
  );
endmodule
