// Seed: 3660602171
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    input wire id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    output tri0 _id_4,
    output logic id_5,
    input tri id_6,
    input tri id_7
    , id_9
);
  always @(negedge (id_1 && id_9 && id_2 ? id_2 : id_7) or posedge id_1) begin : LABEL_0
    if (1) id_9 = -1;
    else id_5 <= -1;
  end
  logic [id_4 : -1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
