{
  "module_name": "tsens.h",
  "hash_id": "33ee7d91de8a6cf213675df763b36c8c0d82a3146eda1b97258509c2fe3d7b89",
  "original_prompt": "Ingested from linux-6.6.14/drivers/thermal/qcom/tsens.h",
  "human_readable_source": " \n \n\n#ifndef __QCOM_TSENS_H__\n#define __QCOM_TSENS_H__\n\n#define NO_PT_CALIB\t\t0x0\n#define ONE_PT_CALIB\t\t0x1\n#define ONE_PT_CALIB2\t\t0x2\n#define TWO_PT_CALIB\t\t0x3\n#define ONE_PT_CALIB2_NO_OFFSET\t0x6\n#define TWO_PT_CALIB_NO_OFFSET\t0x7\n#define CAL_DEGC_PT1\t\t30\n#define CAL_DEGC_PT2\t\t120\n#define SLOPE_FACTOR\t\t1000\n#define SLOPE_DEFAULT\t\t3200\n#define TIMEOUT_US\t\t100\n#define THRESHOLD_MAX_ADC_CODE\t0x3ff\n#define THRESHOLD_MIN_ADC_CODE\t0x0\n\n#define MAX_SENSORS 16\n\n#include <linux/interrupt.h>\n#include <linux/thermal.h>\n#include <linux/regmap.h>\n#include <linux/slab.h>\n\nstruct tsens_priv;\n\n \nenum tsens_ver {\n\tVER_0 = 0,\n\tVER_0_1,\n\tVER_1_X,\n\tVER_2_X,\n};\n\nenum tsens_irq_type {\n\tLOWER,\n\tUPPER,\n\tCRITICAL,\n};\n\n \nstruct tsens_sensor {\n\tstruct tsens_priv\t\t*priv;\n\tstruct thermal_zone_device\t*tzd;\n\tint\t\t\t\toffset;\n\tunsigned int\t\t\thw_id;\n\tint\t\t\t\tslope;\n\tu32\t\t\t\tstatus;\n\tint\t\t\t\tp1_calib_offset;\n\tint\t\t\t\tp2_calib_offset;\n};\n\n \nstruct tsens_ops {\n\t \n\tint (*init)(struct tsens_priv *priv);\n\tint (*calibrate)(struct tsens_priv *priv);\n\tint (*get_temp)(const struct tsens_sensor *s, int *temp);\n\t \n\tint (*enable)(struct tsens_priv *priv, int i);\n\tvoid (*disable)(struct tsens_priv *priv);\n\tint (*suspend)(struct tsens_priv *priv);\n\tint (*resume)(struct tsens_priv *priv);\n};\n\n#define REG_FIELD_FOR_EACH_SENSOR11(_name, _offset, _startbit, _stopbit) \\\n\t[_name##_##0]  = REG_FIELD(_offset,      _startbit, _stopbit),\t\\\n\t[_name##_##1]  = REG_FIELD(_offset +  4, _startbit, _stopbit), \\\n\t[_name##_##2]  = REG_FIELD(_offset +  8, _startbit, _stopbit), \\\n\t[_name##_##3]  = REG_FIELD(_offset + 12, _startbit, _stopbit), \\\n\t[_name##_##4]  = REG_FIELD(_offset + 16, _startbit, _stopbit), \\\n\t[_name##_##5]  = REG_FIELD(_offset + 20, _startbit, _stopbit), \\\n\t[_name##_##6]  = REG_FIELD(_offset + 24, _startbit, _stopbit), \\\n\t[_name##_##7]  = REG_FIELD(_offset + 28, _startbit, _stopbit), \\\n\t[_name##_##8]  = REG_FIELD(_offset + 32, _startbit, _stopbit), \\\n\t[_name##_##9]  = REG_FIELD(_offset + 36, _startbit, _stopbit), \\\n\t[_name##_##10] = REG_FIELD(_offset + 40, _startbit, _stopbit)\n\n#define REG_FIELD_FOR_EACH_SENSOR16(_name, _offset, _startbit, _stopbit) \\\n\t[_name##_##0]  = REG_FIELD(_offset,      _startbit, _stopbit),\t\\\n\t[_name##_##1]  = REG_FIELD(_offset +  4, _startbit, _stopbit), \\\n\t[_name##_##2]  = REG_FIELD(_offset +  8, _startbit, _stopbit), \\\n\t[_name##_##3]  = REG_FIELD(_offset + 12, _startbit, _stopbit), \\\n\t[_name##_##4]  = REG_FIELD(_offset + 16, _startbit, _stopbit), \\\n\t[_name##_##5]  = REG_FIELD(_offset + 20, _startbit, _stopbit), \\\n\t[_name##_##6]  = REG_FIELD(_offset + 24, _startbit, _stopbit), \\\n\t[_name##_##7]  = REG_FIELD(_offset + 28, _startbit, _stopbit), \\\n\t[_name##_##8]  = REG_FIELD(_offset + 32, _startbit, _stopbit), \\\n\t[_name##_##9]  = REG_FIELD(_offset + 36, _startbit, _stopbit), \\\n\t[_name##_##10] = REG_FIELD(_offset + 40, _startbit, _stopbit), \\\n\t[_name##_##11] = REG_FIELD(_offset + 44, _startbit, _stopbit), \\\n\t[_name##_##12] = REG_FIELD(_offset + 48, _startbit, _stopbit), \\\n\t[_name##_##13] = REG_FIELD(_offset + 52, _startbit, _stopbit), \\\n\t[_name##_##14] = REG_FIELD(_offset + 56, _startbit, _stopbit), \\\n\t[_name##_##15] = REG_FIELD(_offset + 60, _startbit, _stopbit)\n\n#define REG_FIELD_SPLIT_BITS_0_15(_name, _offset)\t\t\\\n\t[_name##_##0]  = REG_FIELD(_offset,  0,  0),\t\t\\\n\t[_name##_##1]  = REG_FIELD(_offset,  1,  1),\t\\\n\t[_name##_##2]  = REG_FIELD(_offset,  2,  2),\t\\\n\t[_name##_##3]  = REG_FIELD(_offset,  3,  3),\t\\\n\t[_name##_##4]  = REG_FIELD(_offset,  4,  4),\t\\\n\t[_name##_##5]  = REG_FIELD(_offset,  5,  5),\t\\\n\t[_name##_##6]  = REG_FIELD(_offset,  6,  6),\t\\\n\t[_name##_##7]  = REG_FIELD(_offset,  7,  7),\t\\\n\t[_name##_##8]  = REG_FIELD(_offset,  8,  8),\t\\\n\t[_name##_##9]  = REG_FIELD(_offset,  9,  9),\t\\\n\t[_name##_##10] = REG_FIELD(_offset, 10, 10),\t\\\n\t[_name##_##11] = REG_FIELD(_offset, 11, 11),\t\\\n\t[_name##_##12] = REG_FIELD(_offset, 12, 12),\t\\\n\t[_name##_##13] = REG_FIELD(_offset, 13, 13),\t\\\n\t[_name##_##14] = REG_FIELD(_offset, 14, 14),\t\\\n\t[_name##_##15] = REG_FIELD(_offset, 15, 15)\n\n#define REG_FIELD_SPLIT_BITS_16_31(_name, _offset)\t\t\\\n\t[_name##_##0]  = REG_FIELD(_offset, 16, 16),\t\t\\\n\t[_name##_##1]  = REG_FIELD(_offset, 17, 17),\t\\\n\t[_name##_##2]  = REG_FIELD(_offset, 18, 18),\t\\\n\t[_name##_##3]  = REG_FIELD(_offset, 19, 19),\t\\\n\t[_name##_##4]  = REG_FIELD(_offset, 20, 20),\t\\\n\t[_name##_##5]  = REG_FIELD(_offset, 21, 21),\t\\\n\t[_name##_##6]  = REG_FIELD(_offset, 22, 22),\t\\\n\t[_name##_##7]  = REG_FIELD(_offset, 23, 23),\t\\\n\t[_name##_##8]  = REG_FIELD(_offset, 24, 24),\t\\\n\t[_name##_##9]  = REG_FIELD(_offset, 25, 25),\t\\\n\t[_name##_##10] = REG_FIELD(_offset, 26, 26),\t\\\n\t[_name##_##11] = REG_FIELD(_offset, 27, 27),\t\\\n\t[_name##_##12] = REG_FIELD(_offset, 28, 28),\t\\\n\t[_name##_##13] = REG_FIELD(_offset, 29, 29),\t\\\n\t[_name##_##14] = REG_FIELD(_offset, 30, 30),\t\\\n\t[_name##_##15] = REG_FIELD(_offset, 31, 31)\n\n \nenum regfield_ids {\n\t \n\t \n\tVER_MAJOR,\n\tVER_MINOR,\n\tVER_STEP,\n\t \n\tTSENS_EN,\n\tTSENS_SW_RST,\n\tSENSOR_EN,\n\tCODE_OR_TEMP,\n\n\t \n\t \n\tTRDY,\n\t \n\tINT_EN,\t \n\t \n\tLAST_TEMP_0,\t \n\tLAST_TEMP_1,\n\tLAST_TEMP_2,\n\tLAST_TEMP_3,\n\tLAST_TEMP_4,\n\tLAST_TEMP_5,\n\tLAST_TEMP_6,\n\tLAST_TEMP_7,\n\tLAST_TEMP_8,\n\tLAST_TEMP_9,\n\tLAST_TEMP_10,\n\tLAST_TEMP_11,\n\tLAST_TEMP_12,\n\tLAST_TEMP_13,\n\tLAST_TEMP_14,\n\tLAST_TEMP_15,\n\tVALID_0,\t\t \n\tVALID_1,\n\tVALID_2,\n\tVALID_3,\n\tVALID_4,\n\tVALID_5,\n\tVALID_6,\n\tVALID_7,\n\tVALID_8,\n\tVALID_9,\n\tVALID_10,\n\tVALID_11,\n\tVALID_12,\n\tVALID_13,\n\tVALID_14,\n\tVALID_15,\n\tLOWER_STATUS_0,\t \n\tLOWER_STATUS_1,\n\tLOWER_STATUS_2,\n\tLOWER_STATUS_3,\n\tLOWER_STATUS_4,\n\tLOWER_STATUS_5,\n\tLOWER_STATUS_6,\n\tLOWER_STATUS_7,\n\tLOWER_STATUS_8,\n\tLOWER_STATUS_9,\n\tLOWER_STATUS_10,\n\tLOWER_STATUS_11,\n\tLOWER_STATUS_12,\n\tLOWER_STATUS_13,\n\tLOWER_STATUS_14,\n\tLOWER_STATUS_15,\n\tLOW_INT_STATUS_0,\t \n\tLOW_INT_STATUS_1,\n\tLOW_INT_STATUS_2,\n\tLOW_INT_STATUS_3,\n\tLOW_INT_STATUS_4,\n\tLOW_INT_STATUS_5,\n\tLOW_INT_STATUS_6,\n\tLOW_INT_STATUS_7,\n\tLOW_INT_STATUS_8,\n\tLOW_INT_STATUS_9,\n\tLOW_INT_STATUS_10,\n\tLOW_INT_STATUS_11,\n\tLOW_INT_STATUS_12,\n\tLOW_INT_STATUS_13,\n\tLOW_INT_STATUS_14,\n\tLOW_INT_STATUS_15,\n\tLOW_INT_CLEAR_0,\t \n\tLOW_INT_CLEAR_1,\n\tLOW_INT_CLEAR_2,\n\tLOW_INT_CLEAR_3,\n\tLOW_INT_CLEAR_4,\n\tLOW_INT_CLEAR_5,\n\tLOW_INT_CLEAR_6,\n\tLOW_INT_CLEAR_7,\n\tLOW_INT_CLEAR_8,\n\tLOW_INT_CLEAR_9,\n\tLOW_INT_CLEAR_10,\n\tLOW_INT_CLEAR_11,\n\tLOW_INT_CLEAR_12,\n\tLOW_INT_CLEAR_13,\n\tLOW_INT_CLEAR_14,\n\tLOW_INT_CLEAR_15,\n\tLOW_INT_MASK_0,\t \n\tLOW_INT_MASK_1,\n\tLOW_INT_MASK_2,\n\tLOW_INT_MASK_3,\n\tLOW_INT_MASK_4,\n\tLOW_INT_MASK_5,\n\tLOW_INT_MASK_6,\n\tLOW_INT_MASK_7,\n\tLOW_INT_MASK_8,\n\tLOW_INT_MASK_9,\n\tLOW_INT_MASK_10,\n\tLOW_INT_MASK_11,\n\tLOW_INT_MASK_12,\n\tLOW_INT_MASK_13,\n\tLOW_INT_MASK_14,\n\tLOW_INT_MASK_15,\n\tLOW_THRESH_0,\t\t \n\tLOW_THRESH_1,\n\tLOW_THRESH_2,\n\tLOW_THRESH_3,\n\tLOW_THRESH_4,\n\tLOW_THRESH_5,\n\tLOW_THRESH_6,\n\tLOW_THRESH_7,\n\tLOW_THRESH_8,\n\tLOW_THRESH_9,\n\tLOW_THRESH_10,\n\tLOW_THRESH_11,\n\tLOW_THRESH_12,\n\tLOW_THRESH_13,\n\tLOW_THRESH_14,\n\tLOW_THRESH_15,\n\tUPPER_STATUS_0,\t \n\tUPPER_STATUS_1,\n\tUPPER_STATUS_2,\n\tUPPER_STATUS_3,\n\tUPPER_STATUS_4,\n\tUPPER_STATUS_5,\n\tUPPER_STATUS_6,\n\tUPPER_STATUS_7,\n\tUPPER_STATUS_8,\n\tUPPER_STATUS_9,\n\tUPPER_STATUS_10,\n\tUPPER_STATUS_11,\n\tUPPER_STATUS_12,\n\tUPPER_STATUS_13,\n\tUPPER_STATUS_14,\n\tUPPER_STATUS_15,\n\tUP_INT_STATUS_0,\t \n\tUP_INT_STATUS_1,\n\tUP_INT_STATUS_2,\n\tUP_INT_STATUS_3,\n\tUP_INT_STATUS_4,\n\tUP_INT_STATUS_5,\n\tUP_INT_STATUS_6,\n\tUP_INT_STATUS_7,\n\tUP_INT_STATUS_8,\n\tUP_INT_STATUS_9,\n\tUP_INT_STATUS_10,\n\tUP_INT_STATUS_11,\n\tUP_INT_STATUS_12,\n\tUP_INT_STATUS_13,\n\tUP_INT_STATUS_14,\n\tUP_INT_STATUS_15,\n\tUP_INT_CLEAR_0,\t \n\tUP_INT_CLEAR_1,\n\tUP_INT_CLEAR_2,\n\tUP_INT_CLEAR_3,\n\tUP_INT_CLEAR_4,\n\tUP_INT_CLEAR_5,\n\tUP_INT_CLEAR_6,\n\tUP_INT_CLEAR_7,\n\tUP_INT_CLEAR_8,\n\tUP_INT_CLEAR_9,\n\tUP_INT_CLEAR_10,\n\tUP_INT_CLEAR_11,\n\tUP_INT_CLEAR_12,\n\tUP_INT_CLEAR_13,\n\tUP_INT_CLEAR_14,\n\tUP_INT_CLEAR_15,\n\tUP_INT_MASK_0,\t\t \n\tUP_INT_MASK_1,\n\tUP_INT_MASK_2,\n\tUP_INT_MASK_3,\n\tUP_INT_MASK_4,\n\tUP_INT_MASK_5,\n\tUP_INT_MASK_6,\n\tUP_INT_MASK_7,\n\tUP_INT_MASK_8,\n\tUP_INT_MASK_9,\n\tUP_INT_MASK_10,\n\tUP_INT_MASK_11,\n\tUP_INT_MASK_12,\n\tUP_INT_MASK_13,\n\tUP_INT_MASK_14,\n\tUP_INT_MASK_15,\n\tUP_THRESH_0,\t\t \n\tUP_THRESH_1,\n\tUP_THRESH_2,\n\tUP_THRESH_3,\n\tUP_THRESH_4,\n\tUP_THRESH_5,\n\tUP_THRESH_6,\n\tUP_THRESH_7,\n\tUP_THRESH_8,\n\tUP_THRESH_9,\n\tUP_THRESH_10,\n\tUP_THRESH_11,\n\tUP_THRESH_12,\n\tUP_THRESH_13,\n\tUP_THRESH_14,\n\tUP_THRESH_15,\n\tCRITICAL_STATUS_0,\t \n\tCRITICAL_STATUS_1,\n\tCRITICAL_STATUS_2,\n\tCRITICAL_STATUS_3,\n\tCRITICAL_STATUS_4,\n\tCRITICAL_STATUS_5,\n\tCRITICAL_STATUS_6,\n\tCRITICAL_STATUS_7,\n\tCRITICAL_STATUS_8,\n\tCRITICAL_STATUS_9,\n\tCRITICAL_STATUS_10,\n\tCRITICAL_STATUS_11,\n\tCRITICAL_STATUS_12,\n\tCRITICAL_STATUS_13,\n\tCRITICAL_STATUS_14,\n\tCRITICAL_STATUS_15,\n\tCRIT_INT_STATUS_0,\t \n\tCRIT_INT_STATUS_1,\n\tCRIT_INT_STATUS_2,\n\tCRIT_INT_STATUS_3,\n\tCRIT_INT_STATUS_4,\n\tCRIT_INT_STATUS_5,\n\tCRIT_INT_STATUS_6,\n\tCRIT_INT_STATUS_7,\n\tCRIT_INT_STATUS_8,\n\tCRIT_INT_STATUS_9,\n\tCRIT_INT_STATUS_10,\n\tCRIT_INT_STATUS_11,\n\tCRIT_INT_STATUS_12,\n\tCRIT_INT_STATUS_13,\n\tCRIT_INT_STATUS_14,\n\tCRIT_INT_STATUS_15,\n\tCRIT_INT_CLEAR_0,\t \n\tCRIT_INT_CLEAR_1,\n\tCRIT_INT_CLEAR_2,\n\tCRIT_INT_CLEAR_3,\n\tCRIT_INT_CLEAR_4,\n\tCRIT_INT_CLEAR_5,\n\tCRIT_INT_CLEAR_6,\n\tCRIT_INT_CLEAR_7,\n\tCRIT_INT_CLEAR_8,\n\tCRIT_INT_CLEAR_9,\n\tCRIT_INT_CLEAR_10,\n\tCRIT_INT_CLEAR_11,\n\tCRIT_INT_CLEAR_12,\n\tCRIT_INT_CLEAR_13,\n\tCRIT_INT_CLEAR_14,\n\tCRIT_INT_CLEAR_15,\n\tCRIT_INT_MASK_0,\t \n\tCRIT_INT_MASK_1,\n\tCRIT_INT_MASK_2,\n\tCRIT_INT_MASK_3,\n\tCRIT_INT_MASK_4,\n\tCRIT_INT_MASK_5,\n\tCRIT_INT_MASK_6,\n\tCRIT_INT_MASK_7,\n\tCRIT_INT_MASK_8,\n\tCRIT_INT_MASK_9,\n\tCRIT_INT_MASK_10,\n\tCRIT_INT_MASK_11,\n\tCRIT_INT_MASK_12,\n\tCRIT_INT_MASK_13,\n\tCRIT_INT_MASK_14,\n\tCRIT_INT_MASK_15,\n\tCRIT_THRESH_0,\t\t \n\tCRIT_THRESH_1,\n\tCRIT_THRESH_2,\n\tCRIT_THRESH_3,\n\tCRIT_THRESH_4,\n\tCRIT_THRESH_5,\n\tCRIT_THRESH_6,\n\tCRIT_THRESH_7,\n\tCRIT_THRESH_8,\n\tCRIT_THRESH_9,\n\tCRIT_THRESH_10,\n\tCRIT_THRESH_11,\n\tCRIT_THRESH_12,\n\tCRIT_THRESH_13,\n\tCRIT_THRESH_14,\n\tCRIT_THRESH_15,\n\n\t \n\tWDOG_BARK_STATUS,\n\tWDOG_BARK_CLEAR,\n\tWDOG_BARK_MASK,\n\tWDOG_BARK_COUNT,\n\n\t \n\tCC_MON_STATUS,\n\tCC_MON_CLEAR,\n\tCC_MON_MASK,\n\n\tMIN_STATUS_0,\t\t \n\tMIN_STATUS_1,\n\tMIN_STATUS_2,\n\tMIN_STATUS_3,\n\tMIN_STATUS_4,\n\tMIN_STATUS_5,\n\tMIN_STATUS_6,\n\tMIN_STATUS_7,\n\tMIN_STATUS_8,\n\tMIN_STATUS_9,\n\tMIN_STATUS_10,\n\tMIN_STATUS_11,\n\tMIN_STATUS_12,\n\tMIN_STATUS_13,\n\tMIN_STATUS_14,\n\tMIN_STATUS_15,\n\tMAX_STATUS_0,\t\t \n\tMAX_STATUS_1,\n\tMAX_STATUS_2,\n\tMAX_STATUS_3,\n\tMAX_STATUS_4,\n\tMAX_STATUS_5,\n\tMAX_STATUS_6,\n\tMAX_STATUS_7,\n\tMAX_STATUS_8,\n\tMAX_STATUS_9,\n\tMAX_STATUS_10,\n\tMAX_STATUS_11,\n\tMAX_STATUS_12,\n\tMAX_STATUS_13,\n\tMAX_STATUS_14,\n\tMAX_STATUS_15,\n\n\t \n\tMAX_REGFIELDS\n};\n\n \nstruct tsens_features {\n\tunsigned int ver_major;\n\tunsigned int crit_int:1;\n\tunsigned int combo_int:1;\n\tunsigned int adc:1;\n\tunsigned int srot_split:1;\n\tunsigned int has_watchdog:1;\n\tunsigned int max_sensors;\n\tint trip_min_temp;\n\tint trip_max_temp;\n};\n\n \nstruct tsens_plat_data {\n\tconst u32\t\tnum_sensors;\n\tconst struct tsens_ops\t*ops;\n\tunsigned int\t\t*hw_ids;\n\tstruct tsens_features\t*feat;\n\tconst struct reg_field\t\t*fields;\n};\n\n \nstruct tsens_context {\n\tint\tthreshold;\n\tint\tcontrol;\n};\n\n \nstruct tsens_priv {\n\tstruct device\t\t\t*dev;\n\tu32\t\t\t\tnum_sensors;\n\tstruct regmap\t\t\t*tm_map;\n\tstruct regmap\t\t\t*srot_map;\n\tu32\t\t\t\ttm_offset;\n\n\t \n\tspinlock_t\t\t\tul_lock;\n\n\tstruct regmap_field\t\t*rf[MAX_REGFIELDS];\n\tstruct tsens_context\t\tctx;\n\tstruct tsens_features\t\t*feat;\n\tconst struct reg_field\t\t*fields;\n\tconst struct tsens_ops\t\t*ops;\n\n\tstruct dentry\t\t\t*debug_root;\n\tstruct dentry\t\t\t*debug;\n\n\tstruct tsens_sensor\t\tsensor[];\n};\n\n \nstruct tsens_single_value {\n\tu8 idx;\n\tu8 shift;\n\tu8 blob;\n};\n\n \nstruct tsens_legacy_calibration_format {\n\tunsigned int base_len;\n\tunsigned int base_shift;\n\tunsigned int sp_len;\n\t \n\tstruct tsens_single_value mode;\n\t \n\tstruct tsens_single_value invalid;\n\tstruct tsens_single_value base[2];\n\tstruct tsens_single_value sp[][2];\n};\n\nchar *qfprom_read(struct device *dev, const char *cname);\nint tsens_read_calibration_legacy(struct tsens_priv *priv,\n\t\t\t\t  const struct tsens_legacy_calibration_format *format,\n\t\t\t\t  u32 *p1, u32 *p2,\n\t\t\t\t  u32 *cdata, u32 *csel);\nint tsens_read_calibration(struct tsens_priv *priv, int shift, u32 *p1, u32 *p2, bool backup);\nint tsens_calibrate_nvmem(struct tsens_priv *priv, int shift);\nint tsens_calibrate_common(struct tsens_priv *priv);\nvoid compute_intercept_slope(struct tsens_priv *priv, u32 *pt1, u32 *pt2, u32 mode);\nint init_common(struct tsens_priv *priv);\nint get_temp_tsens_valid(const struct tsens_sensor *s, int *temp);\nint get_temp_common(const struct tsens_sensor *s, int *temp);\n\n \nextern struct tsens_plat_data data_8960;\n\n \nextern struct tsens_plat_data data_8226, data_8909, data_8916, data_8939, data_8974, data_9607;\n\n \nextern struct tsens_plat_data data_tsens_v1, data_8976, data_8956;\n\n \nextern struct tsens_plat_data data_8996, data_ipq8074, data_tsens_v2;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}