{"Industry Standard Architecture": "/wiki/Industry_Standard_Architecture", "Machine code": "/wiki/Machine_code", "Opcode": "/wiki/Opcode", "Illegal opcode": "/wiki/Illegal_opcode", "Opcode table": "/wiki/Opcode_table", "Operand": "/wiki/Operand#Computer_science", "NOP (code)": "/wiki/NOP_(code)", "Branch (computer science)": "/wiki/Branch_(computer_science)", "Indirect branch": "/wiki/Indirect_branch", "Repeat instruction": "/wiki/Repeat_instruction", "Execute instruction": "/wiki/Execute_instruction", "Template:Machine code": "/wiki/Template:Machine_code", "Template talk:Machine code": "/wiki/Template_talk:Machine_code", "Computer science": "/wiki/Computer_science", "Computer architecture": "/wiki/Computer_architecture", "Abstract model": "/wiki/Abstract_model", "Computer": "/wiki/Computer", "Central processing unit": "/wiki/Central_processing_unit", "Data type": "/wiki/Data_type", "Register (computer)": "/wiki/Register_(computer)", "Random-access memory": "/wiki/Random-access_memory", "Memory consistency": "/wiki/Memory_consistency", "Addressing mode": "/wiki/Addressing_mode", "Virtual memory": "/wiki/Virtual_memory", "Input/output": "/wiki/Input/output", "Binary compatibility": "/wiki/Binary_compatibility", "Computer performance": "/wiki/Computer_performance", "Microarchitecture": "/wiki/Microarchitecture", "Operating system": "/wiki/Operating_system", "Application binary interface": "/wiki/Application_binary_interface", "Computing": "/wiki/Computing", "Edit section: Overview": "/w/index.php?title=Instruction_set_architecture&action=edit&section=1", "Processor design": "/wiki/Processor_design", "Intel": "/wiki/Intel", "P5 (microarchitecture)": "/wiki/P5_(microarchitecture)", "Advanced Micro Devices": "/wiki/Advanced_Micro_Devices", "Athlon": "/wiki/Athlon", "X86 instruction set": "/wiki/X86_instruction_set", "Fred Brooks": "/wiki/Fred_Brooks", "System/360": "/wiki/System/360", "Virtual machine": "/wiki/Virtual_machine", "Bytecode": "/wiki/Bytecode", "Smalltalk": "/wiki/Smalltalk", "Java virtual machine": "/wiki/Java_virtual_machine", "Microsoft": "/wiki/Microsoft", "Common Language Runtime": "/wiki/Common_Language_Runtime", "Just-in-time compilation": "/wiki/Just-in-time_compilation", "Transmeta": "/wiki/Transmeta", "VLIW": "/wiki/VLIW", "Edit section: Classification of ISAs": "/w/index.php?title=Instruction_set_architecture&action=edit&section=2", "Complex instruction set computer": "/wiki/Complex_instruction_set_computer", "Reduced instruction set computer": "/wiki/Reduced_instruction_set_computer", "Very long instruction word": "/wiki/Very_long_instruction_word", "Wikipedia:Citation needed": "/wiki/Wikipedia:Citation_needed", "Explicitly parallel instruction computing": "/wiki/Explicitly_parallel_instruction_computing", "Instruction-level parallelism": "/wiki/Instruction-level_parallelism", "Compiler": "/wiki/Compiler", "Minimal instruction set computer": "/wiki/Minimal_instruction_set_computer", "One-instruction set computer": "/wiki/One-instruction_set_computer", "Edit section: Instructions": "/w/index.php?title=Instruction_set_architecture&action=edit&section=3", "Processor register": "/wiki/Processor_register", "Control flow": "/wiki/Control_flow", "Edit section: Instruction types": "/w/index.php?title=Instruction_set_architecture&action=edit&section=4", "Edit section: Data handling and memory operations": "/w/index.php?title=Instruction_set_architecture&action=edit&section=5", "Load and store": "/wiki/Load_and_store", "Edit section: Arithmetic and logic operations": "/w/index.php?title=Instruction_set_architecture&action=edit&section=6", "Flag (computing)": "/wiki/Flag_(computing)", "Status register": "/wiki/Status_register", "Bitwise operation": "/wiki/Bitwise_operation", "Logical conjunction": "/wiki/Logical_conjunction", "Logical disjunction": "/wiki/Logical_disjunction", "Logical negation": "/wiki/Logical_negation", "Edit section: Control flow operations": "/w/index.php?title=Instruction_set_architecture&action=edit&section=7", "Branch predication": "/wiki/Branch_predication", "Subroutine": "/wiki/Subroutine", "Edit section: Coprocessor instructions": "/w/index.php?title=Instruction_set_architecture&action=edit&section=8", "Edit section: Complex instructions": "/w/index.php?title=Instruction_set_architecture&action=edit&section=9", "Typified": "/wiki/Typified", "Call stack": "/wiki/Call_stack", "String copy": "/wiki/String_copy", "DMA transfer": "/wiki/DMA_transfer", "Floating-point arithmetic": "/wiki/Floating-point_arithmetic", "Square root": "/wiki/Square_root", "Transcendental function": "/wiki/Transcendental_function", "Logarithm": "/wiki/Logarithm", "Sine": "/wiki/Sine", "Cosine": "/wiki/Cosine", "Single instruction, multiple data": "/wiki/Single_instruction,_multiple_data", "SIMD register": "/wiki/SIMD_register", "Test-and-set": "/wiki/Test-and-set", "Read-modify-write": "/wiki/Read-modify-write", "Atomic instruction": "/wiki/Atomic_instruction", "Arithmetic logic unit": "/wiki/Arithmetic_logic_unit", "Vector processing": "/wiki/Vector_processing", "Parallelization": "/wiki/Parallelization", "MMX (instruction set)": "/wiki/MMX_(instruction_set)", "3DNow!": "/wiki/3DNow!", "AltiVec": "/wiki/AltiVec", "Edit section: Instruction encoding": "/w/index.php?title=Instruction_set_architecture&action=edit&section=10", "Enlarge": "/wiki/File:Mips32_addi.svg", "Microcode": "/wiki/Microcode", "Transport triggered architecture": "/wiki/Transport_triggered_architecture", "Stack machine": "/wiki/Stack_machine", "0-operand instruction set": "/wiki/0-operand_instruction_set", "Reverse Polish notation": "/wiki/Reverse_Polish_notation", "Stack (abstract data type)": "/wiki/Stack_(abstract_data_type)", "Z/Architecture": "/wiki/Z/Architecture", "Edit section: Number of operands": "/w/index.php?title=Instruction_set_architecture&action=edit&section=11", "Accumulator machine": "/wiki/Accumulator_machine", "Microcontroller": "/wiki/Microcontroller", "Accumulator (computing)": "/wiki/Accumulator_(computing)", "VAX": "/wiki/VAX", "TI MSP430": "/wiki/TI_MSP430", "ARM Thumb": "/wiki/ARM_Thumb", "ARM architecture": "/wiki/ARM_architecture", "AVR32": "/wiki/AVR32", "MIPS architecture": "/wiki/MIPS_architecture", "Power ISA": "/wiki/Power_ISA", "SPARC": "/wiki/SPARC", "Stack (data structure)": "/wiki/Stack_(data_structure)", "Arity": "/wiki/Arity", "Edit section: Register pressure": "/w/index.php?title=Instruction_set_architecture&action=edit&section=12", "Register spilling": "/wiki/Register_spilling", "DEC Alpha": "/wiki/DEC_Alpha", "Edit section: Instruction length": "/w/index.php?title=Instruction_set_architecture&action=edit&section=13", "Personal computer": "/wiki/Personal_computer", "Mainframe computer": "/wiki/Mainframe_computer", "Supercomputer": "/wiki/Supercomputer", "Word (data type)": "/wiki/Word_(data_type)", "Variable-length code": "/wiki/Variable-length_code", "Byte": "/wiki/Byte", "Halfword": "/wiki/Halfword", "ARMv7": "/wiki/ARMv7", "Edit section: Code density": "/w/index.php?title=Instruction_set_architecture&action=edit&section=14", "Field-programmable gate array": "/wiki/Field-programmable_gate_array", "Multi-core": "/wiki/Multi-core", "Wikipedia:Verifiability": "/wiki/Wikipedia:Verifiability", "Executable compression": "/wiki/Executable_compression", "Kolmogorov complexity": "/wiki/Kolmogorov_complexity", "Optimizing compilers": "/wiki/Optimizing_compilers", "GNU Compiler Collection": "/wiki/GNU_Compiler_Collection", "Edit section: Representation": "/w/index.php?title=Instruction_set_architecture&action=edit&section=15", "Assembly language": "/wiki/Assembly_language", "High-level programming language": "/wiki/High-level_programming_language", "Edit section: Design": "/w/index.php?title=Instruction_set_architecture&action=edit&section=16", "CPU cache": "/wiki/CPU_cache", "System call": "/wiki/System_call", "Software interrupt": "/wiki/Software_interrupt", "MOS Technology 6502": "/wiki/MOS_Technology_6502", "Zilog Z80": "/wiki/Zilog_Z80", "Motorola 68000": "/wiki/Motorola_68000", "Popek and Goldberg virtualization requirements": "/wiki/Popek_and_Goldberg_virtualization_requirements", "Wikipedia:Please clarify": "/wiki/Wikipedia:Please_clarify", "NOP slide": "/wiki/NOP_slide", "Wikipedia:Accuracy dispute": "/wiki/Wikipedia:Accuracy_dispute#Disputed_statement", "Talk:Instruction set architecture": "/wiki/Talk:Instruction_set_architecture#Dubious", "Non-blocking synchronization": "/wiki/Non-blocking_synchronization", "Fetch-and-add": "/wiki/Fetch-and-add", "Load-link/store-conditional": "/wiki/Load-link/store-conditional", "Compare-and-swap": "/wiki/Compare-and-swap", "Edit section: Instruction set implementation": "/w/index.php?title=Instruction_set_architecture&action=edit&section=17", "Programming model": "/wiki/Programming_model", "Register transfer language": "/wiki/Register_transfer_language", "Control unit": "/wiki/Control_unit", "Read-only memory": "/wiki/Read-only_memory", "Programmable logic array": "/wiki/Programmable_logic_array", "Western Digital": "/wiki/Western_Digital", "MCP-1600": "/wiki/MCP-1600", "Writable control store": "/wiki/Writable_control_store", "RAM": "/wiki/RAM", "Flash memory": "/wiki/Flash_memory", "Rekursiv": "/wiki/Rekursiv", "Imsys (page does not exist)": "/w/index.php?title=Imsys&action=edit&redlink=1", "Cjip (page does not exist)": "/w/index.php?title=Cjip&action=edit&redlink=1", "Reconfigurable computing": "/wiki/Reconfigurable_computing", "Emulator": "/wiki/Emulator", "Interpreter (computing)": "/wiki/Interpreter_(computing)", "Instruction pipeline": "/wiki/Instruction_pipeline", "Load\u2013store architecture": "/wiki/Load%E2%80%93store_architecture", "Delay slot": "/wiki/Delay_slot", "Digital signal processor": "/wiki/Digital_signal_processor", "Harvard architecture": "/wiki/Harvard_architecture", "Multiply\u2013accumulate": "/wiki/Multiply%E2%80%93accumulate", "Binary multiplier": "/wiki/Binary_multiplier", "Edit section: See also": "/w/index.php?title=Instruction_set_architecture&action=edit&section=18", "Comparison of instruction set architectures": "/wiki/Comparison_of_instruction_set_architectures", "Compressed instruction set": "/wiki/Compressed_instruction_set", "Simulation": "/wiki/Simulation", "Instruction set simulator": "/wiki/Instruction_set_simulator", "OVPsim": "/wiki/OVPsim", "Micro-operation": "/wiki/Micro-operation", "Edit section: References": "/w/index.php?title=Instruction_set_architecture&action=edit&section=19", "ISBN (identifier)": "/wiki/ISBN_(identifier)", "Special:BookSources/0-262-16123-0": "/wiki/Special:BookSources/0-262-16123-0", "Computer (magazine)": "/wiki/Computer_(magazine)", "Doi (identifier)": "/wiki/Doi_(identifier)", "Springer Science+Business Media": "/wiki/Springer_Science%2BBusiness_Media", "Special:BookSources/978-1-4615-0237-1": "/wiki/Special:BookSources/978-1-4615-0237-1", "Bibcode (identifier)": "/wiki/Bibcode_(identifier)", "Special:BookSources/978-1-84882-255-9": "/wiki/Special:BookSources/978-1-84882-255-9", "CiteSeerX (identifier)": "/wiki/CiteSeerX_(identifier)", "Edit section: Further reading": "/w/index.php?title=Instruction_set_architecture&action=edit&section=20", "Jonathan Bowen": "/wiki/Jonathan_Bowen", "John L. Hennessy": "/wiki/John_L._Hennessy", "David Patterson (computer scientist)": "/wiki/David_Patterson_(computer_scientist)", "Morgan Kaufmann Publishers": "/wiki/Morgan_Kaufmann_Publishers", "Special:BookSources/1-55860-724-2": "/wiki/Special:BookSources/1-55860-724-2", "Edit section: External links": "/w/index.php?title=Instruction_set_architecture&action=edit&section=21", "wikibooks:Microprocessor Design": "https://en.wikibooks.org/wiki/Microprocessor_Design", "wikibooks:Microprocessor Design/Instruction Set Architectures": "https://en.wikibooks.org/wiki/Microprocessor_Design/Instruction_Set_Architectures", "commons:Category:Instruction set architectures": "https://commons.wikimedia.org/wiki/Category:Instruction_set_architectures", "Template:Processor technologies": "/wiki/Template:Processor_technologies", "Template talk:Processor technologies": "/wiki/Template_talk:Processor_technologies", "Processor (computing)": "/wiki/Processor_(computing)", "Model of computation": "/wiki/Model_of_computation", "Abstract machine": "/wiki/Abstract_machine", "Stored-program computer": "/wiki/Stored-program_computer", "Finite-state machine": "/wiki/Finite-state_machine", "Finite-state machine with datapath": "/wiki/Finite-state_machine_with_datapath", "Hierarchical state machine": "/wiki/Hierarchical_state_machine", "Deterministic finite automaton": "/wiki/Deterministic_finite_automaton", "Queue automaton": "/wiki/Queue_automaton", "Cellular automaton": "/wiki/Cellular_automaton", "Quantum cellular automaton": "/wiki/Quantum_cellular_automaton", "Turing machine": "/wiki/Turing_machine", "Alternating Turing machine": "/wiki/Alternating_Turing_machine", "Universal Turing machine": "/wiki/Universal_Turing_machine", "Post\u2013Turing machine": "/wiki/Post%E2%80%93Turing_machine", "Quantum Turing machine": "/wiki/Quantum_Turing_machine", "Nondeterministic Turing machine": "/wiki/Nondeterministic_Turing_machine", "Probabilistic Turing machine": "/wiki/Probabilistic_Turing_machine", "Hypercomputation": "/wiki/Hypercomputation", "Zeno machine": "/wiki/Zeno_machine", "History of general-purpose CPUs": "/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture", "Register machine": "/wiki/Register_machine", "Counter machine": "/wiki/Counter_machine", "Pointer machine": "/wiki/Pointer_machine", "Random-access machine": "/wiki/Random-access_machine", "Random-access stored-program machine": "/wiki/Random-access_stored-program_machine", "Von Neumann architecture": "/wiki/Von_Neumann_architecture", "Modified Harvard architecture": "/wiki/Modified_Harvard_architecture", "Dataflow architecture": "/wiki/Dataflow_architecture", "Cellular architecture": "/wiki/Cellular_architecture", "Endianness": "/wiki/Endianness", "Computer data storage": "/wiki/Computer_data_storage", "Non-uniform memory access": "/wiki/Non-uniform_memory_access", "Uniform memory access": "/wiki/Uniform_memory_access", "Register\u2013memory architecture": "/wiki/Register%E2%80%93memory_architecture", "Cache hierarchy": "/wiki/Cache_hierarchy", "Memory hierarchy": "/wiki/Memory_hierarchy", "Secondary storage": "/wiki/Secondary_storage", "Heterogeneous System Architecture": "/wiki/Heterogeneous_System_Architecture", "Fabric computing": "/wiki/Fabric_computing", "Multiprocessing": "/wiki/Multiprocessing", "Cognitive computing": "/wiki/Cognitive_computing", "Neuromorphic engineering": "/wiki/Neuromorphic_engineering", "Orthogonal instruction set": "/wiki/Orthogonal_instruction_set", "Application-specific instruction set processor": "/wiki/Application-specific_instruction_set_processor", "Explicit data graph execution": "/wiki/Explicit_data_graph_execution", "TRIPS architecture": "/wiki/TRIPS_architecture", "No instruction set computing": "/wiki/No_instruction_set_computing", "Zero instruction set computer": "/wiki/Zero_instruction_set_computer", "VISC architecture": "/wiki/VISC_architecture", "Quantum computing": "/wiki/Quantum_computing", "Motorola 68000 series": "/wiki/Motorola_68000_series", "PDP-11 architecture": "/wiki/PDP-11_architecture", "X86": "/wiki/X86", "ARM architecture family": "/wiki/ARM_architecture_family", "Stanford MIPS": "/wiki/Stanford_MIPS", "MIPS-X": "/wiki/MIPS-X", "IBM POWER architecture": "/wiki/IBM_POWER_architecture", "PowerPC": "/wiki/PowerPC", "Clipper architecture": "/wiki/Clipper_architecture", "SuperH": "/wiki/SuperH", "ETRAX CRIS": "/wiki/ETRAX_CRIS", "M32R": "/wiki/M32R", "Unicore": "/wiki/Unicore", "IA-64": "/wiki/IA-64", "OpenRISC": "/wiki/OpenRISC", "RISC-V": "/wiki/RISC-V", "MicroBlaze": "/wiki/MicroBlaze", "Little man computer": "/wiki/Little_man_computer", "IBM System/360 architecture": "/wiki/IBM_System/360_architecture", "IBM System/370": "/wiki/IBM_System/370", "IBM System/390": "/wiki/IBM_System/390", "Adapteva": "/wiki/Adapteva#Products", "Instruction cycle": "/wiki/Instruction_cycle", "Instruction pipelining": "/wiki/Instruction_pipelining", "Pipeline stall": "/wiki/Pipeline_stall", "Operand forwarding": "/wiki/Operand_forwarding", "Classic RISC pipeline": "/wiki/Classic_RISC_pipeline", "Hazard (computer architecture)": "/wiki/Hazard_(computer_architecture)", "Data dependency": "/wiki/Data_dependency", "Structural hazard": "/wiki/Structural_hazard", "Control hazard": "/wiki/Control_hazard", "False sharing": "/wiki/False_sharing", "Out-of-order execution": "/wiki/Out-of-order_execution", "Scoreboarding": "/wiki/Scoreboarding", "Tomasulo's algorithm": "/wiki/Tomasulo%27s_algorithm", "Reservation station": "/wiki/Reservation_station", "Re-order buffer": "/wiki/Re-order_buffer", "Register renaming": "/wiki/Register_renaming", "Wide-issue": "/wiki/Wide-issue", "Speculative execution": "/wiki/Speculative_execution", "Branch predictor": "/wiki/Branch_predictor", "Memory dependence prediction": "/wiki/Memory_dependence_prediction", "Parallel computing": "/wiki/Parallel_computing", "Bit-level parallelism": "/wiki/Bit-level_parallelism", "Bit-serial architecture": "/wiki/Bit-serial_architecture", "Word (computer architecture)": "/wiki/Word_(computer_architecture)", "Scalar processor": "/wiki/Scalar_processor", "Superscalar processor": "/wiki/Superscalar_processor", "Task parallelism": "/wiki/Task_parallelism", "Thread (computing)": "/wiki/Thread_(computing)", "Process (computing)": "/wiki/Process_(computing)", "Data parallelism": "/wiki/Data_parallelism", "Vector processor": "/wiki/Vector_processor", "Memory-level parallelism": "/wiki/Memory-level_parallelism", "Distributed architecture": "/wiki/Distributed_architecture", "Multithreading (computer architecture)": "/wiki/Multithreading_(computer_architecture)", "Temporal multithreading": "/wiki/Temporal_multithreading", "Simultaneous multithreading": "/wiki/Simultaneous_multithreading", "Hyper-threading": "/wiki/Hyper-threading", "Speculative multithreading": "/wiki/Speculative_multithreading", "Preemption (computing)": "/wiki/Preemption_(computing)", "Cooperative multitasking": "/wiki/Cooperative_multitasking", "Flynn's taxonomy": "/wiki/Flynn%27s_taxonomy", "Single instruction, single data": "/wiki/Single_instruction,_single_data", "Single instruction, multiple threads": "/wiki/Single_instruction,_multiple_threads", "SWAR": "/wiki/SWAR", "Multiple instruction, single data": "/wiki/Multiple_instruction,_single_data", "Multiple instruction, multiple data": "/wiki/Multiple_instruction,_multiple_data", "Single program, multiple data": "/wiki/Single_program,_multiple_data", "Transistor count": "/wiki/Transistor_count", "Instructions per cycle": "/wiki/Instructions_per_cycle", "Cycles per instruction": "/wiki/Cycles_per_instruction", "Instructions per second": "/wiki/Instructions_per_second", "FLOPS": "/wiki/FLOPS", "Transactions per second": "/wiki/Transactions_per_second", "SUPS": "/wiki/SUPS", "Performance per watt": "/wiki/Performance_per_watt", "Cache performance measurement and metric": "/wiki/Cache_performance_measurement_and_metric", "Computer performance by orders of magnitude": "/wiki/Computer_performance_by_orders_of_magnitude", "Graphics processing unit": "/wiki/Graphics_processing_unit", "General-purpose computing on graphics processing units": "/wiki/General-purpose_computing_on_graphics_processing_units", "Barrel processor": "/wiki/Barrel_processor", "Stream processing": "/wiki/Stream_processing", "Tile processor": "/wiki/Tile_processor", "Coprocessor": "/wiki/Coprocessor", "Programmable Array Logic": "/wiki/Programmable_Array_Logic", "Application-specific integrated circuit": "/wiki/Application-specific_integrated_circuit", "Field-programmable object array": "/wiki/Field-programmable_object_array", "Complex programmable logic device": "/wiki/Complex_programmable_logic_device", "Multi-chip module": "/wiki/Multi-chip_module", "System in a package": "/wiki/System_in_a_package", "Package on a package": "/wiki/Package_on_a_package", "Embedded system": "/wiki/Embedded_system", "Microprocessor": "/wiki/Microprocessor", "Mobile processor": "/wiki/Mobile_processor", "Ultra-low-voltage processor": "/wiki/Ultra-low-voltage_processor", "Soft microprocessor": "/wiki/Soft_microprocessor", "System on a chip": "/wiki/System_on_a_chip", "Multiprocessor system on a chip": "/wiki/Multiprocessor_system_on_a_chip", "Cypress PSoC": "/wiki/Cypress_PSoC", "Network on a chip": "/wiki/Network_on_a_chip", "Hardware acceleration": "/wiki/Hardware_acceleration", "AI accelerator": "/wiki/AI_accelerator", "Image processor": "/wiki/Image_processor", "Vision processing unit": "/wiki/Vision_processing_unit", "Physics processing unit": "/wiki/Physics_processing_unit", "Tensor Processing Unit": "/wiki/Tensor_Processing_Unit", "Secure cryptoprocessor": "/wiki/Secure_cryptoprocessor", "Network processor": "/wiki/Network_processor", "Baseband processor": "/wiki/Baseband_processor", "1-bit computing": "/wiki/1-bit_computing", "4-bit computing": "/wiki/4-bit_computing", "8-bit computing": "/wiki/8-bit_computing", "12-bit computing": "/wiki/12-bit_computing", "Apollo Guidance Computer": "/wiki/Apollo_Guidance_Computer", "16-bit computing": "/wiki/16-bit_computing", "24-bit computing": "/wiki/24-bit_computing", "32-bit computing": "/wiki/32-bit_computing", "48-bit computing": "/wiki/48-bit_computing", "64-bit computing": "/wiki/64-bit_computing", "128-bit computing": "/wiki/128-bit_computing", "256-bit computing": "/wiki/256-bit_computing", "512-bit computing": "/wiki/512-bit_computing", "Bit slicing": "/wiki/Bit_slicing", "Single-core": "/wiki/Single-core", "Multi-core processor": "/wiki/Multi-core_processor", "Manycore processor": "/wiki/Manycore_processor", "Heterogeneous computing": "/wiki/Heterogeneous_computing", "Cache (computing)": "/wiki/Cache_(computing)", "Scratchpad memory": "/wiki/Scratchpad_memory", "Data cache": "/wiki/Data_cache", "Instruction cache": "/wiki/Instruction_cache", "Cache replacement policies": "/wiki/Cache_replacement_policies", "Cache coherence": "/wiki/Cache_coherence", "Bus (computing)": "/wiki/Bus_(computing)", "Clock rate": "/wiki/Clock_rate", "Clock signal": "/wiki/Clock_signal", "FIFO (computing and electronics)": "/wiki/FIFO_(computing_and_electronics)", "Execution unit": "/wiki/Execution_unit", "Address generation unit": "/wiki/Address_generation_unit", "Floating-point unit": "/wiki/Floating-point_unit", "Memory management unit": "/wiki/Memory_management_unit", "Load\u2013store unit": "/wiki/Load%E2%80%93store_unit", "Translation lookaside buffer": "/wiki/Translation_lookaside_buffer", "Branch target predictor": "/wiki/Branch_target_predictor", "Memory controller": "/wiki/Memory_controller", "Instruction decoder": "/wiki/Instruction_decoder", "Logic gate": "/wiki/Logic_gate", "Combinational logic": "/wiki/Combinational_logic", "Sequential logic": "/wiki/Sequential_logic", "Glue logic": "/wiki/Glue_logic", "Quantum logic gate": "/wiki/Quantum_logic_gate", "Gate array": "/wiki/Gate_array", "Hardware register": "/wiki/Hardware_register", "Stack register": "/wiki/Stack_register", "Register file": "/wiki/Register_file", "Memory buffer register": "/wiki/Memory_buffer_register", "Memory address register": "/wiki/Memory_address_register", "Program counter": "/wiki/Program_counter", "Hardwired control unit": "/wiki/Hardwired_control_unit", "Instruction unit": "/wiki/Instruction_unit", "Data buffer": "/wiki/Data_buffer", "Write buffer": "/wiki/Write_buffer", "ROM image": "/wiki/ROM_image", "Counter (digital)": "/wiki/Counter_(digital)", "Datapath": "/wiki/Datapath", "Multiplexer": "/wiki/Multiplexer", "Demultiplexer": "/wiki/Demultiplexer", "Adder (electronics)": "/wiki/Adder_(electronics)", "CPU multiplier": "/wiki/CPU_multiplier", "Binary decoder": "/wiki/Binary_decoder", "Address decoder": "/wiki/Address_decoder", "Sum-addressed decoder": "/wiki/Sum-addressed_decoder", "Barrel shifter": "/wiki/Barrel_shifter", "Electronic circuit": "/wiki/Electronic_circuit", "Integrated circuit": "/wiki/Integrated_circuit", "Three-dimensional integrated circuit": "/wiki/Three-dimensional_integrated_circuit", "Mixed-signal integrated circuit": "/wiki/Mixed-signal_integrated_circuit", "Power management integrated circuit": "/wiki/Power_management_integrated_circuit", "Boolean circuit": "/wiki/Boolean_circuit", "Circuit (computer science)": "/wiki/Circuit_(computer_science)", "Analogue electronics": "/wiki/Analogue_electronics", "Quantum circuit": "/wiki/Quantum_circuit", "Switch": "/wiki/Switch#Electronic_switches", "Power management": "/wiki/Power_management", "Power Management Unit": "/wiki/Power_Management_Unit", "Advanced Power Management": "/wiki/Advanced_Power_Management", "ACPI": "/wiki/ACPI", "Dynamic frequency scaling": "/wiki/Dynamic_frequency_scaling", "Dynamic voltage scaling": "/wiki/Dynamic_voltage_scaling", "Clock gating": "/wiki/Clock_gating", "Microprocessor chronology": "/wiki/Microprocessor_chronology", "Digital electronics": "/wiki/Digital_electronics", "Hardware security module": "/wiki/Hardware_security_module", "Semiconductor device fabrication": "/wiki/Semiconductor_device_fabrication", "Tick\u2013tock model": "/wiki/Tick%E2%80%93tock_model", "Pin grid array": "/wiki/Pin_grid_array", "Chip carrier": "/wiki/Chip_carrier", "Help:Authority control": "/wiki/Help:Authority_control", "Edit this at Wikidata": "https://www.wikidata.org/wiki/Q272683#identifiers"}