# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab_2.srcs/sources_1/new/jk.vhd"
vhdl xil_defaultlib  "../../../lab_2.srcs/sources_1/new/full_scheme.vhd"
vhdl xil_defaultlib  "../../../lab_2.srcs/sim_1/new/full_scheme_tb.vhd"

# Do not sort compile order
nosort
