 Timing Path to o_values[29][6] 
  
 Path Start Point : o_values_reg[29][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[29][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[29]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[29]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.28111  13.703   17.9841           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[29][6]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[29][6]/Q             DFF_X1        Fall  0.0850  0.0850 0.0100             0.740148 5        5.74015           1       100      F             | 
|    o_values[29][6]                                 Fall  0.0840 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0840         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3840         | 
---------------------------------------------------------------


 Timing Path to o_values[24][15] 
  
 Path Start Point : o_values_reg[24][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[24][15]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[24][15]/Q            DFF_X1        Fall  0.0860  0.0860 0.0110             1.37487  5        6.37487           1       100      F             | 
|    o_values[24][15]                                Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[24][9] 
  
 Path Start Point : o_values_reg[24][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[24][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[24][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.529573 5        5.52957           1       100      F             | 
|    o_values[24][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[24][8] 
  
 Path Start Point : o_values_reg[24][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[24][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[24][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.634975 5        5.63498           1       100      F             | 
|    o_values[24][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[24][7] 
  
 Path Start Point : o_values_reg[24][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[24][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[24][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.739451 5        5.73945           1       100      F             | 
|    o_values[24][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[24][6] 
  
 Path Start Point : o_values_reg[24][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[24][6]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[24][6]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.10689  5        6.10689           1       100      F             | 
|    o_values[24][6]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[25][9] 
  
 Path Start Point : o_values_reg[25][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[25][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0430 3.90426  13.703   17.6073           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[25][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[25][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.531313 5        5.53131           1       100      F             | 
|    o_values[25][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[25][8] 
  
 Path Start Point : o_values_reg[25][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[25][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0430 3.90426  13.703   17.6073           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[25][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[25][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.585207 5        5.58521           1       100      F             | 
|    o_values[25][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[25][7] 
  
 Path Start Point : o_values_reg[25][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[25][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0430 3.90426  13.703   17.6073           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[25][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[25][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.581766 5        5.58177           1       100      F             | 
|    o_values[25][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[25][5] 
  
 Path Start Point : o_values_reg[25][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[25][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0430             3.90426  13.703   17.6073           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[25][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[25][5]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.12833  5        6.12833           1       100      F             | 
|    o_values[25][5]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[26][9] 
  
 Path Start Point : o_values_reg[26][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[26][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[26]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[26]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.81225  13.703   18.5153           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[26][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[26][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.47049  5        5.47049           1       100      F             | 
|    o_values[26][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[26][7] 
  
 Path Start Point : o_values_reg[26][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[26][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[26]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[26]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.81225  13.703   18.5153           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[26][7]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[26][7]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.33838  5        6.33838           1       100      F             | 
|    o_values[26][7]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[26][5] 
  
 Path Start Point : o_values_reg[26][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[26][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[26]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[26]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.81225  13.703   18.5153           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[26][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[26][5]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.26875  5        6.26875           1       100      F             | 
|    o_values[26][5]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][14] 
  
 Path Start Point : o_values_reg[27][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][14]/Q            DFF_X1        Fall  0.0850 0.0850 0.0100 0.709799 5        5.7098            1       100      F             | 
|    o_values[27][14]                                Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][12] 
  
 Path Start Point : o_values_reg[27][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[27][12]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[27][12]/Q            DFF_X1        Fall  0.0880  0.0880 0.0120             2.71637  5        7.71637           1       100      F             | 
|    o_values[27][12]                                Fall  0.0850 -0.0030 0.0120    -0.0030           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][9] 
  
 Path Start Point : o_values_reg[27][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.54911  5        5.54911           1       100      F             | 
|    o_values[27][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][8] 
  
 Path Start Point : o_values_reg[27][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.695153 5        5.69515           1       100      F             | 
|    o_values[27][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][7] 
  
 Path Start Point : o_values_reg[27][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.544099 5        5.5441            1       100      F             | 
|    o_values[27][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][6] 
  
 Path Start Point : o_values_reg[27][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.536752 5        5.53675           1       100      F             | 
|    o_values[27][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][1] 
  
 Path Start Point : o_values_reg[27][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[27][1]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[27][1]/Q             DFF_X1        Fall  0.0870  0.0870 0.0110             1.87832  5        6.87832           1       100      F             | 
|    o_values[27][1]                                 Fall  0.0850 -0.0020 0.0110    -0.0020           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][0] 
  
 Path Start Point : o_values_reg[27][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[27][0]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[27][0]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.41994  5        6.41994           1       100      F             | 
|    o_values[27][0]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[28][14] 
  
 Path Start Point : o_values_reg[28][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[28][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0480             5.8973   13.703   19.6003           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[28][14]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[28][14]/Q            DFF_X1        Fall  0.0890  0.0890 0.0130             3.46117  5        8.46117           1       100      F             | 
|    o_values[28][14]                                Fall  0.0850 -0.0040 0.0130    -0.0040           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[29][9] 
  
 Path Start Point : o_values_reg[29][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[29][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[29]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[29]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.28111  13.703   17.9841           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[29][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[29][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.617832 5        5.61783           1       100      F             | 
|    o_values[29][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[29][7] 
  
 Path Start Point : o_values_reg[29][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[29][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[29]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[29]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.28111  13.703   17.9841           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[29][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[29][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.600221 5        5.60022           1       100      F             | 
|    o_values[29][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[29][5] 
  
 Path Start Point : o_values_reg[29][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[29][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[29]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[29]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.28111  13.703   17.9841           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[29][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[29][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.70731  5        5.70731           1       100      F             | 
|    o_values[29][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[2][9] 
  
 Path Start Point : o_values_reg[2][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.46957  13.703   18.1726           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[2][9]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][9]/Q             DFF_X1        Fall  0.0910  0.0910 0.0140             4.62249  5        9.62249           1       100      F             | 
|    o_values[2][9]                                 Fall  0.0850 -0.0060 0.0140    -0.0060           5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][14] 
  
 Path Start Point : o_values_reg[31][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[31][14]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[31][14]/Q            DFF_X1        Fall  0.0860  0.0860 0.0110             1.27936  5        6.27936           1       100      F             | 
|    o_values[31][14]                                Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][9] 
  
 Path Start Point : o_values_reg[31][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[31][9]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[31][9]/Q             DFF_X1        Fall  0.0860  0.0860 0.0100             0.89547  5        5.89547           1       100      F             | 
|    o_values[31][9]                                 Fall  0.0850 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][8] 
  
 Path Start Point : o_values_reg[31][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[31][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[31][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.517401 5        5.5174            1       100      F             | 
|    o_values[31][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][7] 
  
 Path Start Point : o_values_reg[31][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[31][7]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[31][7]/Q             DFF_X1        Fall  0.0860  0.0860 0.0100             1.01755  5        6.01755           1       100      F             | 
|    o_values[31][7]                                 Fall  0.0850 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][6] 
  
 Path Start Point : o_values_reg[31][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[31][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[31][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.516408 5        5.51641           1       100      F             | 
|    o_values[31][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][5] 
  
 Path Start Point : o_values_reg[31][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[31][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[31][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.537018 5        5.53702           1       100      F             | 
|    o_values[31][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][2] 
  
 Path Start Point : o_values_reg[31][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[31][2]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[31][2]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.15895  5        6.15895           1       100      F             | 
|    o_values[31][2]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[33][0] 
  
 Path Start Point : o_values_reg[33][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[33][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[33]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[33]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.81917  13.703   18.5222           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[33][0]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[33][0]/Q             DFF_X1        Fall  0.0880  0.0880 0.0120             2.60501  5        7.60501           1       100      F             | 
|    o_values[33][0]                                 Fall  0.0850 -0.0030 0.0120    -0.0030           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[34][9] 
  
 Path Start Point : o_values_reg[34][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[34][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[34]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[34]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.735    13.703   18.438            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[34][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[34][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.430491 5        5.43049           1       100      F             | 
|    o_values[34][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[34][8] 
  
 Path Start Point : o_values_reg[34][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[34][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[34]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[34]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.735    13.703   18.438            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[34][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[34][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.357365 5        5.35736           1       100      F             | 
|    o_values[34][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[41][9] 
  
 Path Start Point : o_values_reg[41][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[41][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.40726  13.703   18.1103           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[41][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[41][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.505565 5        5.50556           1       100      F             | 
|    o_values[41][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[41][7] 
  
 Path Start Point : o_values_reg[41][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[41][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.40726  13.703   18.1103           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[41][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[41][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.574912 5        5.57491           1       100      F             | 
|    o_values[41][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[41][5] 
  
 Path Start Point : o_values_reg[41][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[41][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.40726  13.703   18.1103           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[41][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[41][5]/Q             DFF_X1        Fall  0.0860  0.0860 0.0100             0.814535 5        5.81454           1       100      F             | 
|    o_values[41][5]                                 Fall  0.0850 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[41][4] 
  
 Path Start Point : o_values_reg[41][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[41][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.40726  13.703   18.1103           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[41][4]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[41][4]/Q             DFF_X1        Fall  0.0860  0.0860 0.0100             0.967148 5        5.96715           1       100      F             | 
|    o_values[41][4]                                 Fall  0.0850 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][9] 
  
 Path Start Point : o_values_reg[42][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.381005 5        5.381             1       100      F             | 
|    o_values[42][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][8] 
  
 Path Start Point : o_values_reg[42][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.428571 5        5.42857           1       100      F             | 
|    o_values[42][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][7] 
  
 Path Start Point : o_values_reg[42][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.548152 5        5.54815           1       100      F             | 
|    o_values[42][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][6] 
  
 Path Start Point : o_values_reg[42][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.475895 5        5.4759            1       100      F             | 
|    o_values[42][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][5] 
  
 Path Start Point : o_values_reg[42][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.645052 5        5.64505           1       100      F             | 
|    o_values[42][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][4] 
  
 Path Start Point : o_values_reg[42][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.521347 5        5.52135           1       100      F             | 
|    o_values[42][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][1] 
  
 Path Start Point : o_values_reg[42][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.412643 5        5.41264           1       100      F             | 
|    o_values[42][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][9] 
  
 Path Start Point : o_values_reg[43][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.520802 5        5.5208            1       100      F             | 
|    o_values[43][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][7] 
  
 Path Start Point : o_values_reg[43][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.644363 5        5.64436           1       100      F             | 
|    o_values[43][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][6] 
  
 Path Start Point : o_values_reg[43][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.698621 5        5.69862           1       100      F             | 
|    o_values[43][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][5] 
  
 Path Start Point : o_values_reg[43][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.760915 5        5.76092           1       100      F             | 
|    o_values[43][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][2] 
  
 Path Start Point : o_values_reg[43][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][2]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.702119 5        5.70212           1       100      F             | 
|    o_values[43][2]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][9] 
  
 Path Start Point : o_values_reg[44][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.519367 5        5.51937           1       100      F             | 
|    o_values[44][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][8] 
  
 Path Start Point : o_values_reg[44][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.621727 5        5.62173           1       100      F             | 
|    o_values[44][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][7] 
  
 Path Start Point : o_values_reg[44][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.248633 5        5.24863           1       100      F             | 
|    o_values[44][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][5] 
  
 Path Start Point : o_values_reg[44][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.644502 5        5.6445            1       100      F             | 
|    o_values[44][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][4] 
  
 Path Start Point : o_values_reg[44][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.757718 5        5.75772           1       100      F             | 
|    o_values[44][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][9] 
  
 Path Start Point : o_values_reg[45][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.680308 5        5.68031           1       100      F             | 
|    o_values[45][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][8] 
  
 Path Start Point : o_values_reg[45][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.654571 5        5.65457           1       100      F             | 
|    o_values[45][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][7] 
  
 Path Start Point : o_values_reg[45][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.391628 5        5.39163           1       100      F             | 
|    o_values[45][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][6] 
  
 Path Start Point : o_values_reg[45][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.519689 5        5.51969           1       100      F             | 
|    o_values[45][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][5] 
  
 Path Start Point : o_values_reg[45][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.746497 5        5.7465            1       100      F             | 
|    o_values[45][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][4] 
  
 Path Start Point : o_values_reg[45][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.594001 5        5.594             1       100      F             | 
|    o_values[45][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][3] 
  
 Path Start Point : o_values_reg[45][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.636886 5        5.63689           1       100      F             | 
|    o_values[45][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][9] 
  
 Path Start Point : o_values_reg[46][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.50104  5        5.50104           1       100      F             | 
|    o_values[46][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][8] 
  
 Path Start Point : o_values_reg[46][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.354762 5        5.35476           1       100      F             | 
|    o_values[46][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][7] 
  
 Path Start Point : o_values_reg[46][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.4838   5        5.4838            1       100      F             | 
|    o_values[46][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][6] 
  
 Path Start Point : o_values_reg[46][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.346884 5        5.34688           1       100      F             | 
|    o_values[46][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][5] 
  
 Path Start Point : o_values_reg[46][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.576384 5        5.57638           1       100      F             | 
|    o_values[46][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][4] 
  
 Path Start Point : o_values_reg[46][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.6399   5        5.6399            1       100      F             | 
|    o_values[46][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][9] 
  
 Path Start Point : o_values_reg[47][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.741077 5        5.74108           1       100      F             | 
|    o_values[47][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][8] 
  
 Path Start Point : o_values_reg[47][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.178574 5        5.17857           1       100      F             | 
|    o_values[47][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][7] 
  
 Path Start Point : o_values_reg[47][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.659808 5        5.65981           1       100      F             | 
|    o_values[47][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][6] 
  
 Path Start Point : o_values_reg[47][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.17516  5        5.17516           1       100      F             | 
|    o_values[47][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][5] 
  
 Path Start Point : o_values_reg[47][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.594302 5        5.5943            1       100      F             | 
|    o_values[47][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][4] 
  
 Path Start Point : o_values_reg[47][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.523759 5        5.52376           1       100      F             | 
|    o_values[47][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][3] 
  
 Path Start Point : o_values_reg[47][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.499554 5        5.49955           1       100      F             | 
|    o_values[47][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][2] 
  
 Path Start Point : o_values_reg[47][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][2]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.607965 5        5.60796           1       100      F             | 
|    o_values[47][2]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[49][8] 
  
 Path Start Point : o_values_reg[49][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[49][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.89437  13.703   19.5974           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[49][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[49][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.52737  5        5.52737           1       100      F             | 
|    o_values[49][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[49][7] 
  
 Path Start Point : o_values_reg[49][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[49][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.89437  13.703   19.5974           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[49][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[49][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.417134 5        5.41713           1       100      F             | 
|    o_values[49][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[49][5] 
  
 Path Start Point : o_values_reg[49][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[49][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0480             5.89437  13.703   19.5974           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[49][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[49][5]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.27078  5        6.27078           1       100      F             | 
|    o_values[49][5]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[4][0] 
  
 Path Start Point : o_values_reg[4][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[4][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.89528  13.703   18.5983           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[4][0]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[4][0]/Q             DFF_X1        Fall  0.0890  0.0890 0.0130             3.40149  5        8.40149           1       100      F             | 
|    o_values[4][0]                                 Fall  0.0850 -0.0040 0.0130    -0.0040           5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][11] 
  
 Path Start Point : o_values_reg[50][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[50][11]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[50][11]/Q            DFF_X1        Fall  0.0880  0.0880 0.0120             2.36567  5        7.36567           1       100      F             | 
|    o_values[50][11]                                Fall  0.0850 -0.0030 0.0120    -0.0030           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][8] 
  
 Path Start Point : o_values_reg[50][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.350256 5        5.35026           1       100      F             | 
|    o_values[50][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][7] 
  
 Path Start Point : o_values_reg[50][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.225068 5        5.22507           1       100      F             | 
|    o_values[50][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][6] 
  
 Path Start Point : o_values_reg[50][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.474831 5        5.47483           1       100      F             | 
|    o_values[50][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][5] 
  
 Path Start Point : o_values_reg[50][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.664499 5        5.6645            1       100      F             | 
|    o_values[50][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][4] 
  
 Path Start Point : o_values_reg[50][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.509745 5        5.50974           1       100      F             | 
|    o_values[50][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][1] 
  
 Path Start Point : o_values_reg[50][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[50][1]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[50][1]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.1779   5        6.1779            1       100      F             | 
|    o_values[50][1]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][8] 
  
 Path Start Point : o_values_reg[51][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.267119 5        5.26712           1       100      F             | 
|    o_values[51][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][7] 
  
 Path Start Point : o_values_reg[51][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.409675 5        5.40967           1       100      F             | 
|    o_values[51][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][6] 
  
 Path Start Point : o_values_reg[51][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.473398 5        5.4734            1       100      F             | 
|    o_values[51][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][5] 
  
 Path Start Point : o_values_reg[51][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.547925 5        5.54793           1       100      F             | 
|    o_values[51][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][4] 
  
 Path Start Point : o_values_reg[51][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.737554 5        5.73755           1       100      F             | 
|    o_values[51][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][3] 
  
 Path Start Point : o_values_reg[51][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.756907 5        5.75691           1       100      F             | 
|    o_values[51][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][2] 
  
 Path Start Point : o_values_reg[51][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[51][2]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[51][2]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.34113  5        6.34113           1       100      F             | 
|    o_values[51][2]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[52][9] 
  
 Path Start Point : o_values_reg[52][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[52][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[52]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[52]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.34861  13.703   19.0516           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[52][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[52][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.685404 5        5.6854            1       100      F             | 
|    o_values[52][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[52][8] 
  
 Path Start Point : o_values_reg[52][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[52][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[52]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[52]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.34861  13.703   19.0516           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[52][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[52][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.757627 5        5.75763           1       100      F             | 
|    o_values[52][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[53][15] 
  
 Path Start Point : o_values_reg[53][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[53][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[53]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[53]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.94466  13.703   18.6477           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[53][15]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[53][15]/Q            DFF_X1        Fall  0.0870  0.0870 0.0110             1.84658  5        6.84658           1       100      F             | 
|    o_values[53][15]                                Fall  0.0850 -0.0020 0.0110    -0.0020           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[53][8] 
  
 Path Start Point : o_values_reg[53][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[53][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[53]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[53]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.94466  13.703   18.6477           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[53][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[53][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.385098 5        5.3851            1       100      F             | 
|    o_values[53][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1692M, PVMEM - 1870M)
 Timing Path to o_values[29][6] 
  
 Path Start Point : o_values_reg[29][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[29][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[29]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[29]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.28111  13.703   17.9841           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[29][6]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[29][6]/Q             DFF_X1        Fall  0.0850  0.0850 0.0100             0.740148 5        5.74015           1       100      F             | 
|    o_values[29][6]                                 Fall  0.0840 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0840         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3840         | 
---------------------------------------------------------------


 Timing Path to o_values[24][15] 
  
 Path Start Point : o_values_reg[24][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[24][15]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[24][15]/Q            DFF_X1        Fall  0.0860  0.0860 0.0110             1.37487  5        6.37487           1       100      F             | 
|    o_values[24][15]                                Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[24][9] 
  
 Path Start Point : o_values_reg[24][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[24][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[24][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.529573 5        5.52957           1       100      F             | 
|    o_values[24][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[24][8] 
  
 Path Start Point : o_values_reg[24][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[24][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[24][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.634975 5        5.63498           1       100      F             | 
|    o_values[24][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[24][7] 
  
 Path Start Point : o_values_reg[24][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[24][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[24][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.739451 5        5.73945           1       100      F             | 
|    o_values[24][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[24][6] 
  
 Path Start Point : o_values_reg[24][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[24][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[24]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[24]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.83367  13.703   18.5367           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[24][6]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[24][6]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.10689  5        6.10689           1       100      F             | 
|    o_values[24][6]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[25][9] 
  
 Path Start Point : o_values_reg[25][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[25][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0430 3.90426  13.703   17.6073           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[25][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[25][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.531313 5        5.53131           1       100      F             | 
|    o_values[25][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[25][8] 
  
 Path Start Point : o_values_reg[25][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[25][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0430 3.90426  13.703   17.6073           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[25][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[25][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.585207 5        5.58521           1       100      F             | 
|    o_values[25][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[25][7] 
  
 Path Start Point : o_values_reg[25][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[25][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0430 3.90426  13.703   17.6073           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[25][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[25][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.581766 5        5.58177           1       100      F             | 
|    o_values[25][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[25][5] 
  
 Path Start Point : o_values_reg[25][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[25][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[25]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[25]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0430             3.90426  13.703   17.6073           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[25][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[25][5]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.12833  5        6.12833           1       100      F             | 
|    o_values[25][5]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[26][9] 
  
 Path Start Point : o_values_reg[26][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[26][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[26]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[26]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.81225  13.703   18.5153           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[26][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[26][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.47049  5        5.47049           1       100      F             | 
|    o_values[26][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[26][7] 
  
 Path Start Point : o_values_reg[26][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[26][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[26]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[26]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.81225  13.703   18.5153           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[26][7]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[26][7]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.33838  5        6.33838           1       100      F             | 
|    o_values[26][7]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[26][5] 
  
 Path Start Point : o_values_reg[26][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[26][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[26]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[26]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.81225  13.703   18.5153           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[26][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[26][5]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.26875  5        6.26875           1       100      F             | 
|    o_values[26][5]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][14] 
  
 Path Start Point : o_values_reg[27][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][14]/Q            DFF_X1        Fall  0.0850 0.0850 0.0100 0.709799 5        5.7098            1       100      F             | 
|    o_values[27][14]                                Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][12] 
  
 Path Start Point : o_values_reg[27][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[27][12]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[27][12]/Q            DFF_X1        Fall  0.0880  0.0880 0.0120             2.71637  5        7.71637           1       100      F             | 
|    o_values[27][12]                                Fall  0.0850 -0.0030 0.0120    -0.0030           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][9] 
  
 Path Start Point : o_values_reg[27][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.54911  5        5.54911           1       100      F             | 
|    o_values[27][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][8] 
  
 Path Start Point : o_values_reg[27][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.695153 5        5.69515           1       100      F             | 
|    o_values[27][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][7] 
  
 Path Start Point : o_values_reg[27][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.544099 5        5.5441            1       100      F             | 
|    o_values[27][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][6] 
  
 Path Start Point : o_values_reg[27][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[27][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[27][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.536752 5        5.53675           1       100      F             | 
|    o_values[27][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][1] 
  
 Path Start Point : o_values_reg[27][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[27][1]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[27][1]/Q             DFF_X1        Fall  0.0870  0.0870 0.0110             1.87832  5        6.87832           1       100      F             | 
|    o_values[27][1]                                 Fall  0.0850 -0.0020 0.0110    -0.0020           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[27][0] 
  
 Path Start Point : o_values_reg[27][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[27][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[27]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[27]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.26511  13.703   17.9681           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[27][0]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[27][0]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.41994  5        6.41994           1       100      F             | 
|    o_values[27][0]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[28][14] 
  
 Path Start Point : o_values_reg[28][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[28][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[28]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[28]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0480             5.8973   13.703   19.6003           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[28][14]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[28][14]/Q            DFF_X1        Fall  0.0890  0.0890 0.0130             3.46117  5        8.46117           1       100      F             | 
|    o_values[28][14]                                Fall  0.0850 -0.0040 0.0130    -0.0040           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[29][9] 
  
 Path Start Point : o_values_reg[29][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[29][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[29]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[29]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.28111  13.703   17.9841           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[29][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[29][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.617832 5        5.61783           1       100      F             | 
|    o_values[29][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[29][7] 
  
 Path Start Point : o_values_reg[29][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[29][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[29]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[29]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.28111  13.703   17.9841           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[29][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[29][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.600221 5        5.60022           1       100      F             | 
|    o_values[29][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[29][5] 
  
 Path Start Point : o_values_reg[29][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[29][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[29]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[29]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.28111  13.703   17.9841           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[29][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[29][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.70731  5        5.70731           1       100      F             | 
|    o_values[29][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[2][9] 
  
 Path Start Point : o_values_reg[2][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[2][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[2]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[2]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.46957  13.703   18.1726           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[2][9]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[2][9]/Q             DFF_X1        Fall  0.0910  0.0910 0.0140             4.62249  5        9.62249           1       100      F             | 
|    o_values[2][9]                                 Fall  0.0850 -0.0060 0.0140    -0.0060           5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][14] 
  
 Path Start Point : o_values_reg[31][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[31][14]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[31][14]/Q            DFF_X1        Fall  0.0860  0.0860 0.0110             1.27936  5        6.27936           1       100      F             | 
|    o_values[31][14]                                Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][9] 
  
 Path Start Point : o_values_reg[31][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[31][9]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[31][9]/Q             DFF_X1        Fall  0.0860  0.0860 0.0100             0.89547  5        5.89547           1       100      F             | 
|    o_values[31][9]                                 Fall  0.0850 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][8] 
  
 Path Start Point : o_values_reg[31][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[31][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[31][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.517401 5        5.5174            1       100      F             | 
|    o_values[31][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][7] 
  
 Path Start Point : o_values_reg[31][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[31][7]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[31][7]/Q             DFF_X1        Fall  0.0860  0.0860 0.0100             1.01755  5        6.01755           1       100      F             | 
|    o_values[31][7]                                 Fall  0.0850 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][6] 
  
 Path Start Point : o_values_reg[31][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[31][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[31][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.516408 5        5.51641           1       100      F             | 
|    o_values[31][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][5] 
  
 Path Start Point : o_values_reg[31][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[31][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[31][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.537018 5        5.53702           1       100      F             | 
|    o_values[31][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[31][2] 
  
 Path Start Point : o_values_reg[31][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[31][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0450             4.48999  13.703   18.193            16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[31][2]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[31][2]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.15895  5        6.15895           1       100      F             | 
|    o_values[31][2]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[33][0] 
  
 Path Start Point : o_values_reg[33][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[33][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[33]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[33]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.81917  13.703   18.5222           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[33][0]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[33][0]/Q             DFF_X1        Fall  0.0880  0.0880 0.0120             2.60501  5        7.60501           1       100      F             | 
|    o_values[33][0]                                 Fall  0.0850 -0.0030 0.0120    -0.0030           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[34][9] 
  
 Path Start Point : o_values_reg[34][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[34][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[34]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[34]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.735    13.703   18.438            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[34][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[34][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.430491 5        5.43049           1       100      F             | 
|    o_values[34][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[34][8] 
  
 Path Start Point : o_values_reg[34][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[34][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[34]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[34]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.735    13.703   18.438            16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[34][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[34][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.357365 5        5.35736           1       100      F             | 
|    o_values[34][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[41][9] 
  
 Path Start Point : o_values_reg[41][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[41][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.40726  13.703   18.1103           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[41][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[41][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.505565 5        5.50556           1       100      F             | 
|    o_values[41][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[41][7] 
  
 Path Start Point : o_values_reg[41][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[41][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.40726  13.703   18.1103           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[41][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[41][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.574912 5        5.57491           1       100      F             | 
|    o_values[41][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[41][5] 
  
 Path Start Point : o_values_reg[41][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[41][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.40726  13.703   18.1103           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[41][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[41][5]/Q             DFF_X1        Fall  0.0860  0.0860 0.0100             0.814535 5        5.81454           1       100      F             | 
|    o_values[41][5]                                 Fall  0.0850 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[41][4] 
  
 Path Start Point : o_values_reg[41][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[41][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.40726  13.703   18.1103           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[41][4]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[41][4]/Q             DFF_X1        Fall  0.0860  0.0860 0.0100             0.967148 5        5.96715           1       100      F             | 
|    o_values[41][4]                                 Fall  0.0850 -0.0010 0.0100    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][9] 
  
 Path Start Point : o_values_reg[42][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.381005 5        5.381             1       100      F             | 
|    o_values[42][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][8] 
  
 Path Start Point : o_values_reg[42][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.428571 5        5.42857           1       100      F             | 
|    o_values[42][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][7] 
  
 Path Start Point : o_values_reg[42][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.548152 5        5.54815           1       100      F             | 
|    o_values[42][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][6] 
  
 Path Start Point : o_values_reg[42][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.475895 5        5.4759            1       100      F             | 
|    o_values[42][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][5] 
  
 Path Start Point : o_values_reg[42][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.645052 5        5.64505           1       100      F             | 
|    o_values[42][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][4] 
  
 Path Start Point : o_values_reg[42][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.521347 5        5.52135           1       100      F             | 
|    o_values[42][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[42][1] 
  
 Path Start Point : o_values_reg[42][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[42][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[42]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[42]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.7599   13.703   18.4629           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[42][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[42][1]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.412643 5        5.41264           1       100      F             | 
|    o_values[42][1]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][9] 
  
 Path Start Point : o_values_reg[43][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.520802 5        5.5208            1       100      F             | 
|    o_values[43][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][7] 
  
 Path Start Point : o_values_reg[43][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.644363 5        5.64436           1       100      F             | 
|    o_values[43][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][6] 
  
 Path Start Point : o_values_reg[43][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.698621 5        5.69862           1       100      F             | 
|    o_values[43][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][5] 
  
 Path Start Point : o_values_reg[43][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.760915 5        5.76092           1       100      F             | 
|    o_values[43][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[43][2] 
  
 Path Start Point : o_values_reg[43][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[43][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[43]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[43]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0450 4.51364  13.703   18.2167           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[43][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[43][2]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.702119 5        5.70212           1       100      F             | 
|    o_values[43][2]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][9] 
  
 Path Start Point : o_values_reg[44][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.519367 5        5.51937           1       100      F             | 
|    o_values[44][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][8] 
  
 Path Start Point : o_values_reg[44][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.621727 5        5.62173           1       100      F             | 
|    o_values[44][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][7] 
  
 Path Start Point : o_values_reg[44][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.248633 5        5.24863           1       100      F             | 
|    o_values[44][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][5] 
  
 Path Start Point : o_values_reg[44][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.644502 5        5.6445            1       100      F             | 
|    o_values[44][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[44][4] 
  
 Path Start Point : o_values_reg[44][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[44][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[44]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[44]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.8286   13.703   18.5316           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[44][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[44][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.757718 5        5.75772           1       100      F             | 
|    o_values[44][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][9] 
  
 Path Start Point : o_values_reg[45][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.680308 5        5.68031           1       100      F             | 
|    o_values[45][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][8] 
  
 Path Start Point : o_values_reg[45][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.654571 5        5.65457           1       100      F             | 
|    o_values[45][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][7] 
  
 Path Start Point : o_values_reg[45][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.391628 5        5.39163           1       100      F             | 
|    o_values[45][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][6] 
  
 Path Start Point : o_values_reg[45][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.519689 5        5.51969           1       100      F             | 
|    o_values[45][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][5] 
  
 Path Start Point : o_values_reg[45][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.746497 5        5.7465            1       100      F             | 
|    o_values[45][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][4] 
  
 Path Start Point : o_values_reg[45][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.594001 5        5.594             1       100      F             | 
|    o_values[45][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[45][3] 
  
 Path Start Point : o_values_reg[45][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[45][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[45]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[45]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.25363  13.703   17.9567           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[45][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[45][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.636886 5        5.63689           1       100      F             | 
|    o_values[45][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][9] 
  
 Path Start Point : o_values_reg[46][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.50104  5        5.50104           1       100      F             | 
|    o_values[46][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][8] 
  
 Path Start Point : o_values_reg[46][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.354762 5        5.35476           1       100      F             | 
|    o_values[46][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][7] 
  
 Path Start Point : o_values_reg[46][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.4838   5        5.4838            1       100      F             | 
|    o_values[46][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][6] 
  
 Path Start Point : o_values_reg[46][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.346884 5        5.34688           1       100      F             | 
|    o_values[46][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][5] 
  
 Path Start Point : o_values_reg[46][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.576384 5        5.57638           1       100      F             | 
|    o_values[46][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[46][4] 
  
 Path Start Point : o_values_reg[46][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[46][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[46]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[46]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.05089  13.703   18.7539           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[46][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[46][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.6399   5        5.6399            1       100      F             | 
|    o_values[46][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][9] 
  
 Path Start Point : o_values_reg[47][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.741077 5        5.74108           1       100      F             | 
|    o_values[47][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][8] 
  
 Path Start Point : o_values_reg[47][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.178574 5        5.17857           1       100      F             | 
|    o_values[47][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][7] 
  
 Path Start Point : o_values_reg[47][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.659808 5        5.65981           1       100      F             | 
|    o_values[47][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][6] 
  
 Path Start Point : o_values_reg[47][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.17516  5        5.17516           1       100      F             | 
|    o_values[47][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][5] 
  
 Path Start Point : o_values_reg[47][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.594302 5        5.5943            1       100      F             | 
|    o_values[47][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][4] 
  
 Path Start Point : o_values_reg[47][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.523759 5        5.52376           1       100      F             | 
|    o_values[47][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][3] 
  
 Path Start Point : o_values_reg[47][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.499554 5        5.49955           1       100      F             | 
|    o_values[47][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[47][2] 
  
 Path Start Point : o_values_reg[47][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[47][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[47]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[47]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.96611  13.703   18.6691           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[47][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[47][2]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.607965 5        5.60796           1       100      F             | 
|    o_values[47][2]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[49][8] 
  
 Path Start Point : o_values_reg[49][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[49][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.89437  13.703   19.5974           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[49][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[49][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.52737  5        5.52737           1       100      F             | 
|    o_values[49][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[49][7] 
  
 Path Start Point : o_values_reg[49][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[49][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480 5.89437  13.703   19.5974           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[49][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[49][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.417134 5        5.41713           1       100      F             | 
|    o_values[49][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[49][5] 
  
 Path Start Point : o_values_reg[49][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[49][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0480             5.89437  13.703   19.5974           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[49][5]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[49][5]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.27078  5        6.27078           1       100      F             | 
|    o_values[49][5]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[4][0] 
  
 Path Start Point : o_values_reg[4][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[4][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[4]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[4]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.89528  13.703   18.5983           16      100      FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[4][0]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[4][0]/Q             DFF_X1        Fall  0.0890  0.0890 0.0130             3.40149  5        8.40149           1       100      F             | 
|    o_values[4][0]                                 Fall  0.0850 -0.0040 0.0130    -0.0040           5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][11] 
  
 Path Start Point : o_values_reg[50][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[50][11]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[50][11]/Q            DFF_X1        Fall  0.0880  0.0880 0.0120             2.36567  5        7.36567           1       100      F             | 
|    o_values[50][11]                                Fall  0.0850 -0.0030 0.0120    -0.0030           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][8] 
  
 Path Start Point : o_values_reg[50][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.350256 5        5.35026           1       100      F             | 
|    o_values[50][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][7] 
  
 Path Start Point : o_values_reg[50][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.225068 5        5.22507           1       100      F             | 
|    o_values[50][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][6] 
  
 Path Start Point : o_values_reg[50][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.474831 5        5.47483           1       100      F             | 
|    o_values[50][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][5] 
  
 Path Start Point : o_values_reg[50][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.664499 5        5.6645            1       100      F             | 
|    o_values[50][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][4] 
  
 Path Start Point : o_values_reg[50][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0440 4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[50][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[50][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.509745 5        5.50974           1       100      F             | 
|    o_values[50][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[50][1] 
  
 Path Start Point : o_values_reg[50][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[50][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[50]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[50]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0440             4.34581  13.703   18.0488           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[50][1]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[50][1]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.1779   5        6.1779            1       100      F             | 
|    o_values[50][1]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][8] 
  
 Path Start Point : o_values_reg[51][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.267119 5        5.26712           1       100      F             | 
|    o_values[51][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][7] 
  
 Path Start Point : o_values_reg[51][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][7]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.409675 5        5.40967           1       100      F             | 
|    o_values[51][7]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][6] 
  
 Path Start Point : o_values_reg[51][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][6]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.473398 5        5.4734            1       100      F             | 
|    o_values[51][6]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][5] 
  
 Path Start Point : o_values_reg[51][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][5]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.547925 5        5.54793           1       100      F             | 
|    o_values[51][5]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][4] 
  
 Path Start Point : o_values_reg[51][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][4]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.737554 5        5.73755           1       100      F             | 
|    o_values[51][4]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][3] 
  
 Path Start Point : o_values_reg[51][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[51][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[51][3]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.756907 5        5.75691           1       100      F             | 
|    o_values[51][3]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[51][2] 
  
 Path Start Point : o_values_reg[51][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[51][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[51]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[51]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             5.14231  13.703   18.8454           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[51][2]/CK            DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[51][2]/Q             DFF_X1        Fall  0.0860  0.0860 0.0110             1.34113  5        6.34113           1       100      F             | 
|    o_values[51][2]                                 Fall  0.0850 -0.0010 0.0110    -0.0010           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[52][9] 
  
 Path Start Point : o_values_reg[52][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[52][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[52]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[52]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.34861  13.703   19.0516           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[52][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[52][9]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.685404 5        5.6854            1       100      F             | 
|    o_values[52][9]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[52][8] 
  
 Path Start Point : o_values_reg[52][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[52][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[52]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[52]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470 5.34861  13.703   19.0516           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[52][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[52][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.757627 5        5.75763           1       100      F             | 
|    o_values[52][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[53][15] 
  
 Path Start Point : o_values_reg[53][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[53][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.1000             56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[53]_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[53]_reg/GCK CLKGATETST_X1 Rise  0.0000  0.0000 0.0460             4.94466  13.703   18.6477           16      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    o_values_reg[53][15]/CK           DFF_X1        Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[53][15]/Q            DFF_X1        Fall  0.0870  0.0870 0.0110             1.84658  5        6.84658           1       100      F             | 
|    o_values[53][15]                                Fall  0.0850 -0.0020 0.0110    -0.0020           5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


 Timing Path to o_values[53][8] 
  
 Path Start Point : o_values_reg[53][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[53][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000 56.9404  140.077  197.018           84      100      c    K        | 
|    clk_gate_o_values_reg[53]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_o_values_reg[53]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460 4.94466  13.703   18.6477           16      100      FA   K        | 
| Data Path:                                                                                                                                       | 
|    o_values_reg[53][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    o_values_reg[53][8]/Q             DFF_X1        Fall  0.0850 0.0850 0.0100 0.385098 5        5.3851            1       100      F             | 
|    o_values[53][8]                                 Fall  0.0850 0.0000 0.0100          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.0850         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.3850         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1692M, PVMEM - 1870M)
