

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Jul 19 23:04:18 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184191026|  184191026| 1.842 sec | 1.842 sec |  184191026|  184191026|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_outp_x    |  92095512|  92095512|   7674626|          -|          -|    12|    no    |
        | + l_y          |   7674624|   7674624|      9993|          -|          -|   768|    no    |
        |  ++ l_r        |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_C_outp_x_0  |  92095512|  92095512|   7674626|          -|          -|    12|    no    |
        | + l_y_0        |   7674624|   7674624|      9993|          -|          -|   768|    no    |
        |  ++ l_r_0      |      9984|      9984|        13|          -|          -|   768|    no    |
        +----------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 2 
4 --> 5 17 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 3 
24 --> 25 
25 --> 26 24 
26 --> 27 39 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 26 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 25 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v0) nounwind, !map !7"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1) nounwind, !map !14"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2) nounwind, !map !19"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v3) nounwind, !map !23"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v4) nounwind, !map !28"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v5) nounwind, !map !32"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%B_outp = alloca [9216 x float], align 4" [kernel.cpp:24]   --->   Operation 53 'alloca' 'B_outp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%x_0_3 = phi i4 [ 0, %0 ], [ %x, %l_B_outp_x_end ]"   --->   Operation 55 'phi' 'x_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp eq i4 %x_0_3, -4" [kernel.cpp:25]   --->   Operation 56 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%x = add i4 %x_0_3, 1" [kernel.cpp:25]   --->   Operation 58 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader.preheader, label %l_B_outp_x_begin" [kernel.cpp:25]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [kernel.cpp:25]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [kernel.cpp:25]   --->   Operation 61 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_3, i10 0)" [kernel.cpp:32]   --->   Operation 62 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i14 %tmp_4 to i15" [kernel.cpp:32]   --->   Operation 63 'zext' 'zext_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_3, i8 0)" [kernel.cpp:32]   --->   Operation 64 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i12 %tmp_5 to i15" [kernel.cpp:32]   --->   Operation 65 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.81ns)   --->   "%sub_ln32 = sub i15 %zext_ln32, %zext_ln32_1" [kernel.cpp:32]   --->   Operation 66 'sub' 'sub_ln32' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 67 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:46]   --->   Operation 68 'br' <Predicate = (icmp_ln25)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%y_0_4 = phi i10 [ 0, %l_B_outp_x_begin ], [ %y, %l_y_end ]"   --->   Operation 69 'phi' 'y_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp eq i10 %y_0_4, -256" [kernel.cpp:26]   --->   Operation 70 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_4, 1" [kernel.cpp:26]   --->   Operation 72 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %l_B_outp_x_end, label %l_y_begin" [kernel.cpp:26]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:26]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [kernel.cpp:26]   --->   Operation 75 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %y_0_4 to i64" [kernel.cpp:33]   --->   Operation 76 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %y_0_4 to i15" [kernel.cpp:33]   --->   Operation 77 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_8 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_4, i10 0)" [kernel.cpp:33]   --->   Operation 78 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i20 %tmp_8 to i21" [kernel.cpp:33]   --->   Operation 79 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_4, i8 0)" [kernel.cpp:33]   --->   Operation 80 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i18 %tmp_9 to i21" [kernel.cpp:33]   --->   Operation 81 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.19ns)   --->   "%sub_ln33 = sub i21 %zext_ln33_2, %zext_ln33_3" [kernel.cpp:33]   --->   Operation 82 'sub' 'sub_ln33' <Predicate = (!icmp_ln26)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.94ns)   --->   "%add_ln43 = add i15 %sub_ln32, %zext_ln33_1" [kernel.cpp:43]   --->   Operation 83 'add' 'add_ln43' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i15 %add_ln43 to i64" [kernel.cpp:43]   --->   Operation 84 'sext' 'sext_ln43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%B_outp_addr = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln43" [kernel.cpp:43]   --->   Operation 85 'getelementptr' 'B_outp_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 86 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp) nounwind" [kernel.cpp:45]   --->   Operation 87 'specregionend' 'empty_9' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 88 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%v15 = phi float [ 0.000000e+00, %l_y_begin ], [ %v16, %4 ]"   --->   Operation 89 'phi' 'v15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%r_0_6 = phi i10 [ 0, %l_y_begin ], [ %r, %4 ]"   --->   Operation 90 'phi' 'r_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %r_0_6, -256" [kernel.cpp:30]   --->   Operation 91 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 92 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.73ns)   --->   "%r = add i10 %r_0_6, 1" [kernel.cpp:30]   --->   Operation 93 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_y_end, label %4" [kernel.cpp:30]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i10 %r_0_6 to i21" [kernel.cpp:32]   --->   Operation 95 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i10 %r_0_6 to i15" [kernel.cpp:32]   --->   Operation 96 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.94ns)   --->   "%add_ln32 = add i15 %sub_ln32, %zext_ln32_3" [kernel.cpp:32]   --->   Operation 97 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.22ns)   --->   "%add_ln33 = add i21 %sub_ln33, %zext_ln32_2" [kernel.cpp:33]   --->   Operation 98 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i21 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 99 'sext' 'sext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 100 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 101 [4/4] (3.25ns)   --->   "%v13 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 101 'load' 'v13' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [768 x float]* %v3, i64 0, i64 %zext_ln33" [kernel.cpp:41]   --->   Operation 102 'getelementptr' 'v3_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (3.25ns)   --->   "%v18 = load float* %v3_addr, align 4" [kernel.cpp:41]   --->   Operation 103 'load' 'v18' <Predicate = (icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 104 [3/4] (3.25ns)   --->   "%v13 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 104 'load' 'v13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i15 %add_ln32 to i64" [kernel.cpp:32]   --->   Operation 105 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 106 'getelementptr' 'v0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%v12 = load float* %v0_addr, align 4" [kernel.cpp:32]   --->   Operation 107 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 108 [2/4] (3.25ns)   --->   "%v13 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 108 'load' 'v13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 109 [1/2] (3.25ns)   --->   "%v12 = load float* %v0_addr, align 4" [kernel.cpp:32]   --->   Operation 109 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 110 [1/4] (3.25ns)   --->   "%v13 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 110 'load' 'v13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 111 [4/4] (5.70ns)   --->   "%v14 = fmul float %v12, %v13" [kernel.cpp:34]   --->   Operation 111 'fmul' 'v14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 112 [3/4] (5.70ns)   --->   "%v14 = fmul float %v12, %v13" [kernel.cpp:34]   --->   Operation 112 'fmul' 'v14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 113 [2/4] (5.70ns)   --->   "%v14 = fmul float %v12, %v13" [kernel.cpp:34]   --->   Operation 113 'fmul' 'v14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 114 [1/4] (5.70ns)   --->   "%v14 = fmul float %v12, %v13" [kernel.cpp:34]   --->   Operation 114 'fmul' 'v14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 115 [5/5] (7.25ns)   --->   "%v16 = fadd float %v14, %v15" [kernel.cpp:36]   --->   Operation 115 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 116 [4/5] (7.25ns)   --->   "%v16 = fadd float %v14, %v15" [kernel.cpp:36]   --->   Operation 116 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 117 [3/5] (7.25ns)   --->   "%v16 = fadd float %v14, %v15" [kernel.cpp:36]   --->   Operation 117 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 118 [2/5] (7.25ns)   --->   "%v16 = fadd float %v14, %v15" [kernel.cpp:36]   --->   Operation 118 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 119 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/5] (7.25ns)   --->   "%v16 = fadd float %v14, %v15" [kernel.cpp:36]   --->   Operation 120 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 3.25>
ST_17 : Operation 122 [1/2] (3.25ns)   --->   "%v18 = load float* %v3_addr, align 4" [kernel.cpp:41]   --->   Operation 122 'load' 'v18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 18 <SV = 5> <Delay = 7.25>
ST_18 : Operation 123 [5/5] (7.25ns)   --->   "%v19 = fadd float %v15, %v18" [kernel.cpp:42]   --->   Operation 123 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 7.25>
ST_19 : Operation 124 [4/5] (7.25ns)   --->   "%v19 = fadd float %v15, %v18" [kernel.cpp:42]   --->   Operation 124 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 7.25>
ST_20 : Operation 125 [3/5] (7.25ns)   --->   "%v19 = fadd float %v15, %v18" [kernel.cpp:42]   --->   Operation 125 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.25>
ST_21 : Operation 126 [2/5] (7.25ns)   --->   "%v19 = fadd float %v15, %v18" [kernel.cpp:42]   --->   Operation 126 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.25>
ST_22 : Operation 127 [1/5] (7.25ns)   --->   "%v19 = fadd float %v15, %v18" [kernel.cpp:42]   --->   Operation 127 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 3.25>
ST_23 : Operation 128 [1/1] (3.25ns)   --->   "store float %v19, float* %B_outp_addr, align 4" [kernel.cpp:43]   --->   Operation 128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_2) nounwind" [kernel.cpp:44]   --->   Operation 129 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 2> <Delay = 1.81>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ %x_0, %l_C_outp_x_0_end ], [ 0, %.preheader.preheader ]"   --->   Operation 131 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (1.30ns)   --->   "%icmp_ln46 = icmp eq i4 %x_0_0, -4" [kernel.cpp:46]   --->   Operation 132 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:46]   --->   Operation 134 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %8, label %l_C_outp_x_0_begin" [kernel.cpp:46]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [kernel.cpp:46]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [kernel.cpp:46]   --->   Operation 137 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:64]   --->   Operation 138 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i14 %tmp_6 to i15" [kernel.cpp:64]   --->   Operation 139 'zext' 'zext_ln64' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:64]   --->   Operation 140 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i12 %tmp_7 to i15" [kernel.cpp:64]   --->   Operation 141 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (1.81ns)   --->   "%sub_ln64 = sub i15 %zext_ln64, %zext_ln64_1" [kernel.cpp:64]   --->   Operation 142 'sub' 'sub_ln64' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:47]   --->   Operation 143 'br' <Predicate = (!icmp_ln46)> <Delay = 1.76>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:67]   --->   Operation 144 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 2.19>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_outp_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 145 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (1.77ns)   --->   "%icmp_ln47 = icmp eq i10 %y_0_0, -256" [kernel.cpp:47]   --->   Operation 146 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 147 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:47]   --->   Operation 148 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %l_C_outp_x_0_end, label %l_y_0_begin" [kernel.cpp:47]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [kernel.cpp:47]   --->   Operation 150 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4) nounwind" [kernel.cpp:47]   --->   Operation 151 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %y_0_0 to i64" [kernel.cpp:54]   --->   Operation 152 'zext' 'zext_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i10 %y_0_0 to i15" [kernel.cpp:54]   --->   Operation 153 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)" [kernel.cpp:54]   --->   Operation 154 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i20 %tmp_s to i21" [kernel.cpp:54]   --->   Operation 155 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_10 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)" [kernel.cpp:54]   --->   Operation 156 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i18 %tmp_10 to i21" [kernel.cpp:54]   --->   Operation 157 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (2.19ns)   --->   "%sub_ln54 = sub i21 %zext_ln54_2, %zext_ln54_3" [kernel.cpp:54]   --->   Operation 158 'sub' 'sub_ln54' <Predicate = (!icmp_ln47)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 159 [1/1] (1.94ns)   --->   "%add_ln64 = add i15 %sub_ln64, %zext_ln54_1" [kernel.cpp:64]   --->   Operation 159 'add' 'add_ln64' <Predicate = (!icmp_ln47)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i15 %add_ln64 to i64" [kernel.cpp:64]   --->   Operation 160 'sext' 'sext_ln64' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%v5_addr = getelementptr [9216 x float]* %v5, i64 0, i64 %sext_ln64" [kernel.cpp:64]   --->   Operation 161 'getelementptr' 'v5_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:51]   --->   Operation 162 'br' <Predicate = (!icmp_ln47)> <Delay = 1.76>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_1) nounwind" [kernel.cpp:66]   --->   Operation 163 'specregionend' 'empty_14' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:46]   --->   Operation 164 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 26 <SV = 4> <Delay = 5.47>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%v28 = phi float [ 0.000000e+00, %l_y_0_begin ], [ %v29, %7 ]"   --->   Operation 165 'phi' 'v28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%r_0_0 = phi i10 [ 0, %l_y_0_begin ], [ %r_0, %7 ]"   --->   Operation 166 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (1.77ns)   --->   "%icmp_ln51 = icmp eq i10 %r_0_0, -256" [kernel.cpp:51]   --->   Operation 167 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 168 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (1.73ns)   --->   "%r_0 = add i10 %r_0_0, 1" [kernel.cpp:51]   --->   Operation 169 'add' 'r_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %l_y_0_end, label %7" [kernel.cpp:51]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i10 %r_0_0 to i15" [kernel.cpp:54]   --->   Operation 171 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i10 %r_0_0 to i21" [kernel.cpp:54]   --->   Operation 172 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (2.22ns)   --->   "%add_ln54 = add i21 %sub_ln54, %zext_ln54_5" [kernel.cpp:54]   --->   Operation 173 'add' 'add_ln54' <Predicate = (!icmp_ln51)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i21 %add_ln54 to i64" [kernel.cpp:54]   --->   Operation 174 'sext' 'sext_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln54" [kernel.cpp:54]   --->   Operation 175 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (1.94ns)   --->   "%add_ln53 = add i15 %sub_ln64, %zext_ln54_4" [kernel.cpp:53]   --->   Operation 176 'add' 'add_ln53' <Predicate = (!icmp_ln51)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [4/4] (3.25ns)   --->   "%v26 = load float* %v2_addr, align 4" [kernel.cpp:54]   --->   Operation 177 'load' 'v26' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%v4_addr = getelementptr [768 x float]* %v4, i64 0, i64 %zext_ln54" [kernel.cpp:62]   --->   Operation 178 'getelementptr' 'v4_addr' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 179 [2/2] (3.25ns)   --->   "%v31 = load float* %v4_addr, align 4" [kernel.cpp:62]   --->   Operation 179 'load' 'v31' <Predicate = (icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 27 <SV = 5> <Delay = 3.25>
ST_27 : Operation 180 [3/4] (3.25ns)   --->   "%v26 = load float* %v2_addr, align 4" [kernel.cpp:54]   --->   Operation 180 'load' 'v26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 28 <SV = 6> <Delay = 3.25>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i15 %add_ln53 to i64" [kernel.cpp:53]   --->   Operation 181 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%B_outp_addr_1 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln53" [kernel.cpp:53]   --->   Operation 182 'getelementptr' 'B_outp_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [2/2] (3.25ns)   --->   "%v25 = load float* %B_outp_addr_1, align 4" [kernel.cpp:53]   --->   Operation 183 'load' 'v25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_28 : Operation 184 [2/4] (3.25ns)   --->   "%v26 = load float* %v2_addr, align 4" [kernel.cpp:54]   --->   Operation 184 'load' 'v26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 29 <SV = 7> <Delay = 3.25>
ST_29 : Operation 185 [1/2] (3.25ns)   --->   "%v25 = load float* %B_outp_addr_1, align 4" [kernel.cpp:53]   --->   Operation 185 'load' 'v25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_29 : Operation 186 [1/4] (3.25ns)   --->   "%v26 = load float* %v2_addr, align 4" [kernel.cpp:54]   --->   Operation 186 'load' 'v26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 30 <SV = 8> <Delay = 5.70>
ST_30 : Operation 187 [4/4] (5.70ns)   --->   "%v27 = fmul float %v25, %v26" [kernel.cpp:55]   --->   Operation 187 'fmul' 'v27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 9> <Delay = 5.70>
ST_31 : Operation 188 [3/4] (5.70ns)   --->   "%v27 = fmul float %v25, %v26" [kernel.cpp:55]   --->   Operation 188 'fmul' 'v27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 5.70>
ST_32 : Operation 189 [2/4] (5.70ns)   --->   "%v27 = fmul float %v25, %v26" [kernel.cpp:55]   --->   Operation 189 'fmul' 'v27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 5.70>
ST_33 : Operation 190 [1/4] (5.70ns)   --->   "%v27 = fmul float %v25, %v26" [kernel.cpp:55]   --->   Operation 190 'fmul' 'v27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 7.25>
ST_34 : Operation 191 [5/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:57]   --->   Operation 191 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 7.25>
ST_35 : Operation 192 [4/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:57]   --->   Operation 192 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 7.25>
ST_36 : Operation 193 [3/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:57]   --->   Operation 193 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 7.25>
ST_37 : Operation 194 [2/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:57]   --->   Operation 194 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 7.25>
ST_38 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind" [kernel.cpp:51]   --->   Operation 195 'specloopname' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 196 [1/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:57]   --->   Operation 196 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 197 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:51]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 5> <Delay = 3.25>
ST_39 : Operation 198 [1/2] (3.25ns)   --->   "%v31 = load float* %v4_addr, align 4" [kernel.cpp:62]   --->   Operation 198 'load' 'v31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 40 <SV = 6> <Delay = 7.25>
ST_40 : Operation 199 [5/5] (7.25ns)   --->   "%v32 = fadd float %v28, %v31" [kernel.cpp:63]   --->   Operation 199 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 7> <Delay = 7.25>
ST_41 : Operation 200 [4/5] (7.25ns)   --->   "%v32 = fadd float %v28, %v31" [kernel.cpp:63]   --->   Operation 200 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 8> <Delay = 7.25>
ST_42 : Operation 201 [3/5] (7.25ns)   --->   "%v32 = fadd float %v28, %v31" [kernel.cpp:63]   --->   Operation 201 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 9> <Delay = 7.25>
ST_43 : Operation 202 [2/5] (7.25ns)   --->   "%v32 = fadd float %v28, %v31" [kernel.cpp:63]   --->   Operation 202 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 10> <Delay = 7.25>
ST_44 : Operation 203 [1/5] (7.25ns)   --->   "%v32 = fadd float %v28, %v31" [kernel.cpp:63]   --->   Operation 203 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 11> <Delay = 3.25>
ST_45 : Operation 204 [1/1] (3.25ns)   --->   "store float %v32, float* %v5_addr, align 4" [kernel.cpp:64]   --->   Operation 204 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_45 : Operation 205 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_3) nounwind" [kernel.cpp:65]   --->   Operation 205 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 206 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:47]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', kernel.cpp:25) [17]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', kernel.cpp:25) [17]  (0 ns)
	'sub' operation ('sub_ln32', kernel.cpp:32) [29]  (1.81 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', kernel.cpp:26) [32]  (0 ns)
	'sub' operation ('sub_ln33', kernel.cpp:33) [46]  (2.2 ns)

 <State 4>: 5.48ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', kernel.cpp:30) [53]  (0 ns)
	'add' operation ('add_ln33', kernel.cpp:33) [65]  (2.23 ns)
	'getelementptr' operation ('v1_addr', kernel.cpp:33) [67]  (0 ns)
	'load' operation ('v13', kernel.cpp:33) on array 'v1' [69]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v13', kernel.cpp:33) on array 'v1' [69]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_addr', kernel.cpp:32) [64]  (0 ns)
	'load' operation ('v12', kernel.cpp:32) on array 'v0' [68]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v12', kernel.cpp:32) on array 'v0' [68]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v14', kernel.cpp:34) [70]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v14', kernel.cpp:34) [70]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v14', kernel.cpp:34) [70]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v14', kernel.cpp:34) [70]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [71]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [71]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [71]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [71]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [71]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('v18', kernel.cpp:41) on array 'v3' [75]  (3.25 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v19', kernel.cpp:42) [76]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v19', kernel.cpp:42) [76]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v19', kernel.cpp:42) [76]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v19', kernel.cpp:42) [76]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v19', kernel.cpp:42) [76]  (7.26 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln43', kernel.cpp:43) of variable 'v19', kernel.cpp:42 on array 'B_outp', kernel.cpp:24 [77]  (3.25 ns)

 <State 24>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_0') with incoming values : ('x_0', kernel.cpp:46) [86]  (0 ns)
	'sub' operation ('sub_ln64', kernel.cpp:64) [98]  (1.81 ns)

 <State 25>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y_0') with incoming values : ('y_0', kernel.cpp:47) [101]  (0 ns)
	'sub' operation ('sub_ln54', kernel.cpp:54) [115]  (2.2 ns)

 <State 26>: 5.48ns
The critical path consists of the following:
	'phi' operation ('r_0') with incoming values : ('r_0', kernel.cpp:51) [122]  (0 ns)
	'add' operation ('add_ln54', kernel.cpp:54) [131]  (2.23 ns)
	'getelementptr' operation ('v2_addr', kernel.cpp:54) [133]  (0 ns)
	'load' operation ('v26', kernel.cpp:54) on array 'v2' [138]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('v26', kernel.cpp:54) on array 'v2' [138]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_outp_addr_1', kernel.cpp:53) [136]  (0 ns)
	'load' operation ('v25', kernel.cpp:53) on array 'B_outp', kernel.cpp:24 [137]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('v25', kernel.cpp:53) on array 'B_outp', kernel.cpp:24 [137]  (3.25 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v27', kernel.cpp:55) [139]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v27', kernel.cpp:55) [139]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v27', kernel.cpp:55) [139]  (5.7 ns)

 <State 33>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v27', kernel.cpp:55) [139]  (5.7 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:57) [140]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:57) [140]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:57) [140]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:57) [140]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:57) [140]  (7.26 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('v31', kernel.cpp:62) on array 'v4' [144]  (3.25 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:63) [145]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:63) [145]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:63) [145]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:63) [145]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:63) [145]  (7.26 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln64', kernel.cpp:64) of variable 'v32', kernel.cpp:63 on array 'v5' [146]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
