{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763078323163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763078323163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 18:58:43 2025 " "Processing started: Thu Nov 13 18:58:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763078323163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078323163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_monociclo -c riscv_monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_monociclo -c riscv_monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078323163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763078323362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763078323362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "data_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/data_memory.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_UNIT " "Found entity 1: REG_UNIT" {  } { { "reg_unit.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/reg_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_UNIT " "Found entity 1: BRANCH_UNIT" {  } { { "branch_unit.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/branch_unit.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMM_GEN " "Found entity 1: IMM_GEN" {  } { { "imm_gen.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/pc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_tb " "Found entity 1: riscv_tb" {  } { { "riscv_tb.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv_tb.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 0 0 " "Found 0 design units, including 0 entities, in source file vga.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "riscv.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "control_unit.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/control_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "ffd.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/ffd.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_KEYBOARD " "Found entity 1: PS2_KEYBOARD" {  } { { "ps2_keyboard.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/ps2_keyboard.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/instruction_memory.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_wrapper " "Found entity 1: top_wrapper" {  } { { "top_wrapper.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/top_wrapper.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763078328563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078328563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_wrapper " "Elaborating entity \"top_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763078328603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV RISCV:cpu " "Elaborating entity \"RISCV\" for hierarchy \"RISCV:cpu\"" {  } { { "top_wrapper.sv" "cpu" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/top_wrapper.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC RISCV:cpu\|PC:PCU " "Elaborating entity \"PC\" for hierarchy \"RISCV:cpu\|PC:PCU\"" {  } { { "riscv.sv" "PCU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY RISCV:cpu\|INSTRUCTION_MEMORY:IMEM " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"RISCV:cpu\|INSTRUCTION_MEMORY:IMEM\"" {  } { { "riscv.sv" "IMEM" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328607 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 255 instruction_memory.sv(29) " "Verilog HDL warning at instruction_memory.sv(29): number of words (31) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/instruction_memory.sv" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763078328607 "|RISCV|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.sv(24) " "Net \"memory.data_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763078328607 "|RISCV|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.sv(24) " "Net \"memory.waddr_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763078328607 "|RISCV|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.sv(24) " "Net \"memory.we_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763078328607 "|RISCV|INSTRUCTION_MEMORY:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT RISCV:cpu\|CONTROL_UNIT:CU " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"RISCV:cpu\|CONTROL_UNIT:CU\"" {  } { { "riscv.sv" "CU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMM_GEN RISCV:cpu\|IMM_GEN:IMM " "Elaborating entity \"IMM_GEN\" for hierarchy \"RISCV:cpu\|IMM_GEN:IMM\"" {  } { { "riscv.sv" "IMM" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_UNIT RISCV:cpu\|REG_UNIT:RU " "Elaborating entity \"REG_UNIT\" for hierarchy \"RISCV:cpu\|REG_UNIT:RU\"" {  } { { "riscv.sv" "RU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISCV:cpu\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"RISCV:cpu\|ALU:ALU\"" {  } { { "riscv.sv" "ALU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY RISCV:cpu\|DATA_MEMORY:DMEM " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"RISCV:cpu\|DATA_MEMORY:DMEM\"" {  } { { "riscv.sv" "DMEM" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 data_memory.sv(23) " "Verilog HDL assignment warning at data_memory.sv(23): truncated value with size 30 to match size of target (8)" {  } { { "data_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/data_memory.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763078328734 "|RISCV|DATA_MEMORY:DMEM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 255 data_memory.sv(30) " "Verilog HDL warning at data_memory.sv(30): number of words (4) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "data_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/data_memory.sv" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763078328734 "|RISCV|DATA_MEMORY:DMEM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory data_memory.sv(29) " "Verilog HDL warning at data_memory.sv(29): initial value for variable memory should be constant" {  } { { "data_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/data_memory.sv" 29 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1763078328734 "|RISCV|DATA_MEMORY:DMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_UNIT RISCV:cpu\|BRANCH_UNIT:BU " "Elaborating entity \"BRANCH_UNIT\" for hierarchy \"RISCV:cpu\|BRANCH_UNIT:BU\"" {  } { { "riscv.sv" "BU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/riscv.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078328739 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RISCV:cpu\|REG_UNIT:RU\|ru " "RAM logic \"RISCV:cpu\|REG_UNIT:RU\|ru\" is uninferred due to asynchronous read logic" {  } { { "reg_unit.sv" "ru" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/reg_unit.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1763078332368 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763078332368 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/db/riscv_monociclo.ram0_INSTRUCTION_MEMORY_83394122.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/db/riscv_monociclo.ram0_INSTRUCTION_MEMORY_83394122.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1763078332380 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/db/riscv_monociclo.ram0_REG_UNIT_a6dc24ea.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/void/Documentos/Github/Arquitectura-Computadores/riscvmonociclo/db/riscv_monociclo.ram0_REG_UNIT_a6dc24ea.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 1 1763078336623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763078388679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763078403058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763078403058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14907 " "Implemented 14907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763078403880 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763078403880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14860 " "Implemented 14860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763078403880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763078403880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763078403905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 19:00:03 2025 " "Processing ended: Thu Nov 13 19:00:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763078403905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763078403905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763078403905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763078403905 ""}
