cscope 15 $HOME\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3"               0000895782
	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_adc.h

30 #iâdeà
__STM32F30x_ADC_H


31 
	#__STM32F30x_ADC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

56 
ušt32_t
 
ADC_CÚtšuousCÚvMode
;

59 
ušt32_t
 
ADC_ResÞutiÚ
;

61 
ušt32_t
 
ADC_Ex‹º®TrigCÚvEv’t
;

64 
ušt32_t
 
ADC_Ex‹º®TrigEv’tEdge
;

67 
ušt32_t
 
ADC_D©aAlign
;

69 
ušt32_t
 
ADC_Ov”runMode
;

71 
ušt32_t
 
ADC_AutoInjMode
;

74 
ušt8_t
 
ADC_NbrOfRegChªÃl
;

77 }
	tADC_In™Ty³Def
;

88 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚvEv’t
;

91 
ušt32_t
 
ADC_Ex‹º®TrigInjecEv’tEdge
;

94 
ušt8_t
 
ADC_NbrOfInjecChªÃl
;

97 
ušt32_t
 
ADC_InjecSequ’û1
;

98 
ušt32_t
 
ADC_InjecSequ’û2
;

99 
ušt32_t
 
ADC_InjecSequ’û3
;

100 
ušt32_t
 
ADC_InjecSequ’û4
;

101 }
	tADC_InjeùedIn™Ty³Def
;

108 
ušt32_t
 
ADC_Mode
;

111 
ušt32_t
 
ADC_Clock
;

114 
ušt32_t
 
ADC_DMAAcûssMode
;

117 
ušt32_t
 
ADC_DMAMode
;

119 
ušt8_t
 
ADC_TwoSam¶šgD–ay
;

122 }
	tADC_CommÚIn™Ty³Def
;

130 
	#IS_ADC_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
) || \

131 ((
PERIPH
è=ð
ADC2
) || \

132 ((
PERIPH
è=ð
ADC3
) || \

133 ((
PERIPH
è=ð
ADC4
))

	)

135 
	#IS_ADC_DMA_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
) || \

136 ((
PERIPH
è=ð
ADC2
) || \

137 ((
PERIPH
è=ð
ADC3
) || \

138 ((
PERIPH
è=ð
ADC4
))

	)

143 
	#ADC_CÚtšuousCÚvMode_EÇbË
 ((
ušt32_t
)0x00002000è

	)

144 
	#ADC_CÚtšuousCÚvMode_Di§bË
 ((
ušt32_t
)0x00000000è

	)

145 
	#IS_ADC_CONVMODE
(
MODE
è(((MODEè=ð
ADC_CÚtšuousCÚvMode_EÇbË
) || \

146 ((
MODE
è=ð
ADC_CÚtšuousCÚvMode_Di§bË
))

	)

153 
	#ADC_Ov”runMode_EÇbË
 ((
ušt32_t
)0x00001000è

	)

154 
	#ADC_Ov”runMode_Di§bË
 ((
ušt32_t
)0x00000000è

	)

155 
	#IS_ADC_OVRUNMODE
(
MODE
è(((MODEè=ð
ADC_Ov”runMode_EÇbË
) || \

156 ((
MODE
è=ð
ADC_Ov”runMode_Di§bË
))

	)

163 
	#ADC_AutoInjec_EÇbË
 ((
ušt32_t
)0x02000000è

	)

164 
	#ADC_AutoInjec_Di§bË
 ((
ušt32_t
)0x00000000è

	)

165 
	#IS_ADC_AUTOINJECMODE
(
MODE
è(((MODEè=ð
ADC_AutoInjec_EÇbË
) || \

166 ((
MODE
è=ð
ADC_AutoInjec_Di§bË
))

	)

173 
	#ADC_ResÞutiÚ_12b
 ((
ušt32_t
)0x00000000è

	)

174 
	#ADC_ResÞutiÚ_10b
 ((
ušt32_t
)0x00000008è

	)

175 
	#ADC_ResÞutiÚ_8b
 ((
ušt32_t
)0x00000010è

	)

176 
	#ADC_ResÞutiÚ_6b
 ((
ušt32_t
)0x00000018è

	)

177 
	#IS_ADC_RESOLUTION
(
RESOLUTION
è(((RESOLUTIONè=ð
ADC_ResÞutiÚ_12b
) || \

178 ((
RESOLUTION
è=ð
ADC_ResÞutiÚ_10b
) || \

179 ((
RESOLUTION
è=ð
ADC_ResÞutiÚ_8b
) || \

180 ((
RESOLUTION
è=ð
ADC_ResÞutiÚ_6b
))

	)

190 
	#ADC_Ex‹º®TrigEv’tEdge_NÚe
 ((
ušt16_t
)0x0000è

	)

191 
	#ADC_Ex‹º®TrigEv’tEdge_RisšgEdge
 ((
ušt16_t
)0x0400è

	)

192 
	#ADC_Ex‹º®TrigEv’tEdge_F®lšgEdge
 ((
ušt16_t
)0x0800è

	)

193 
	#ADC_Ex‹º®TrigEv’tEdge_BÙhEdge
 ((
ušt16_t
)0x0C00è

	)

195 
	#IS_EXTERNALTRIG_EDGE
(
EDGE
è(((EDGEè=ð
ADC_Ex‹º®TrigEv’tEdge_NÚe
) || \

196 ((
EDGE
è=ð
ADC_Ex‹º®TrigEv’tEdge_RisšgEdge
) || \

197 ((
EDGE
è=ð
ADC_Ex‹º®TrigEv’tEdge_F®lšgEdge
) || \

198 ((
EDGE
è=ð
ADC_Ex‹º®TrigEv’tEdge_BÙhEdge
))

	)

207 
	#ADC_Ex‹º®TrigInjecEv’tEdge_NÚe
 ((
ušt16_t
)0x0000è

	)

208 
	#ADC_Ex‹º®TrigInjecEv’tEdge_RisšgEdge
 ((
ušt16_t
)0x0040è

	)

209 
	#ADC_Ex‹º®TrigInjecEv’tEdge_F®lšgEdge
 ((
ušt16_t
)0x0080è

	)

210 
	#ADC_Ex‹º®TrigInjecEv’tEdge_BÙhEdge
 ((
ušt16_t
)0x00C0è

	)

212 
	#IS_EXTERNALTRIGINJ_EDGE
(
EDGE
è(((EDGEè=ð
ADC_Ex‹º®TrigInjecEv’tEdge_NÚe
) || \

213 ((
EDGE
è=ð
ADC_Ex‹º®TrigInjecEv’tEdge_RisšgEdge
) || \

214 ((
EDGE
è=ð
ADC_Ex‹º®TrigInjecEv’tEdge_F®lšgEdge
) || \

215 ((
EDGE
è=ð
ADC_Ex‹º®TrigInjecEv’tEdge_BÙhEdge
))

	)

220 
	#ADC_Ex‹º®TrigCÚvEv’t_0
 ((
ušt16_t
)0x0000è

	)

221 
	#ADC_Ex‹º®TrigCÚvEv’t_1
 ((
ušt16_t
)0x0040è

	)

222 
	#ADC_Ex‹º®TrigCÚvEv’t_2
 ((
ušt16_t
)0x0080è

	)

223 
	#ADC_Ex‹º®TrigCÚvEv’t_3
 ((
ušt16_t
)0x00C0è

	)

224 
	#ADC_Ex‹º®TrigCÚvEv’t_4
 ((
ušt16_t
)0x0100è

	)

225 
	#ADC_Ex‹º®TrigCÚvEv’t_5
 ((
ušt16_t
)0x0140è

	)

226 
	#ADC_Ex‹º®TrigCÚvEv’t_6
 ((
ušt16_t
)0x0180è

	)

227 
	#ADC_Ex‹º®TrigCÚvEv’t_7
 ((
ušt16_t
)0x01C0è

	)

228 
	#ADC_Ex‹º®TrigCÚvEv’t_8
 ((
ušt16_t
)0x0200è

	)

229 
	#ADC_Ex‹º®TrigCÚvEv’t_9
 ((
ušt16_t
)0x0240è

	)

230 
	#ADC_Ex‹º®TrigCÚvEv’t_10
 ((
ušt16_t
)0x0280è

	)

231 
	#ADC_Ex‹º®TrigCÚvEv’t_11
 ((
ušt16_t
)0x02C0è

	)

232 
	#ADC_Ex‹º®TrigCÚvEv’t_12
 ((
ušt16_t
)0x0300è

	)

233 
	#ADC_Ex‹º®TrigCÚvEv’t_13
 ((
ušt16_t
)0x0340è

	)

234 
	#ADC_Ex‹º®TrigCÚvEv’t_14
 ((
ušt16_t
)0x0380è

	)

235 
	#ADC_Ex‹º®TrigCÚvEv’t_15
 ((
ušt16_t
)0x03C0è

	)

237 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_Ex‹º®TrigCÚvEv’t_0
) || \

238 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_1
) || \

239 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_2
) || \

240 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_3
) || \

241 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_4
) || \

242 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_5
) || \

243 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_6
) || \

244 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_7
) || \

245 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_8
) || \

246 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_9
) || \

247 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_10
) || \

248 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_11
) || \

249 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_12
) || \

250 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_13
) || \

251 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_14
) || \

252 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚvEv’t_15
))

	)

262 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_0
 ((
ušt16_t
)0x0000è

	)

263 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_1
 ((
ušt16_t
)0x0004è

	)

264 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_2
 ((
ušt16_t
)0x0008è

	)

265 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_3
 ((
ušt16_t
)0x000Cè

	)

266 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_4
 ((
ušt16_t
)0x0010è

	)

267 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_5
 ((
ušt16_t
)0x0014è

	)

268 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_6
 ((
ušt16_t
)0x0018è

	)

269 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_7
 ((
ušt16_t
)0x001Cè

	)

270 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_8
 ((
ušt16_t
)0x0020è

	)

271 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_9
 ((
ušt16_t
)0x0024è

	)

272 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_10
 ((
ušt16_t
)0x0028è

	)

273 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_11
 ((
ušt16_t
)0x002Cè

	)

274 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_12
 ((
ušt16_t
)0x0030è

	)

275 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_13
 ((
ušt16_t
)0x0034è

	)

276 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_14
 ((
ušt16_t
)0x0038è

	)

277 
	#ADC_Ex‹º®TrigInjecCÚvEv’t_15
 ((
ušt16_t
)0x003Cè

	)

279 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_0
) || \

280 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_1
) || \

281 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_2
) || \

282 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_3
) || \

283 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_4
) || \

284 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_5
) || \

285 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_6
) || \

286 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_7
) || \

287 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_8
) || \

288 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_9
) || \

289 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_10
) || \

290 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_11
) || \

291 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_12
) || \

292 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_13
) || \

293 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_14
) || \

294 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚvEv’t_15
))

	)

302 
	#ADC_D©aAlign_Right
 ((
ušt32_t
)0x00000000è

	)

303 
	#ADC_D©aAlign_Leá
 ((
ušt32_t
)0x00000020è

	)

304 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ð
ADC_D©aAlign_Right
) || \

305 ((
ALIGN
è=ð
ADC_D©aAlign_Leá
))

	)

314 
	#ADC_ChªÃl_1
 ((
ušt8_t
)0x01è

	)

315 
	#ADC_ChªÃl_2
 ((
ušt8_t
)0x02è

	)

316 
	#ADC_ChªÃl_3
 ((
ušt8_t
)0x03è

	)

317 
	#ADC_ChªÃl_4
 ((
ušt8_t
)0x04è

	)

318 
	#ADC_ChªÃl_5
 ((
ušt8_t
)0x05è

	)

319 
	#ADC_ChªÃl_6
 ((
ušt8_t
)0x06è

	)

320 
	#ADC_ChªÃl_7
 ((
ušt8_t
)0x07è

	)

321 
	#ADC_ChªÃl_8
 ((
ušt8_t
)0x08è

	)

322 
	#ADC_ChªÃl_9
 ((
ušt8_t
)0x09è

	)

323 
	#ADC_ChªÃl_10
 ((
ušt8_t
)0x0Aè

	)

324 
	#ADC_ChªÃl_11
 ((
ušt8_t
)0x0Bè

	)

325 
	#ADC_ChªÃl_12
 ((
ušt8_t
)0x0Cè

	)

326 
	#ADC_ChªÃl_13
 ((
ušt8_t
)0x0Dè

	)

327 
	#ADC_ChªÃl_14
 ((
ušt8_t
)0x0Eè

	)

328 
	#ADC_ChªÃl_15
 ((
ušt8_t
)0x0Fè

	)

329 
	#ADC_ChªÃl_16
 ((
ušt8_t
)0x10è

	)

330 
	#ADC_ChªÃl_17
 ((
ušt8_t
)0x11è

	)

331 
	#ADC_ChªÃl_18
 ((
ušt8_t
)0x12è

	)

333 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_16
)

	)

334 
	#ADC_ChªÃl_V»fšt
 ((
ušt8_t
)
ADC_ChªÃl_18
)

	)

335 
	#ADC_ChªÃl_Vb©
 ((
ušt8_t
)
ADC_ChªÃl_17
)

	)

337 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_ChªÃl_1
) || \

338 ((
CHANNEL
è=ð
ADC_ChªÃl_2
) || \

339 ((
CHANNEL
è=ð
ADC_ChªÃl_3
) || \

340 ((
CHANNEL
è=ð
ADC_ChªÃl_4
) || \

341 ((
CHANNEL
è=ð
ADC_ChªÃl_5
) || \

342 ((
CHANNEL
è=ð
ADC_ChªÃl_6
) || \

343 ((
CHANNEL
è=ð
ADC_ChªÃl_7
) || \

344 ((
CHANNEL
è=ð
ADC_ChªÃl_8
) || \

345 ((
CHANNEL
è=ð
ADC_ChªÃl_9
) || \

346 ((
CHANNEL
è=ð
ADC_ChªÃl_10
) || \

347 ((
CHANNEL
è=ð
ADC_ChªÃl_11
) || \

348 ((
CHANNEL
è=ð
ADC_ChªÃl_12
) || \

349 ((
CHANNEL
è=ð
ADC_ChªÃl_13
) || \

350 ((
CHANNEL
è=ð
ADC_ChªÃl_14
) || \

351 ((
CHANNEL
è=ð
ADC_ChªÃl_15
) || \

352 ((
CHANNEL
è=ð
ADC_ChªÃl_16
) || \

353 ((
CHANNEL
è=ð
ADC_ChªÃl_17
) || \

354 ((
CHANNEL
è=ð
ADC_ChªÃl_18
))

	)

355 
	#IS_ADC_DIFFCHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_ChªÃl_1
) || \

356 ((
CHANNEL
è=ð
ADC_ChªÃl_2
) || \

357 ((
CHANNEL
è=ð
ADC_ChªÃl_3
) || \

358 ((
CHANNEL
è=ð
ADC_ChªÃl_4
) || \

359 ((
CHANNEL
è=ð
ADC_ChªÃl_5
) || \

360 ((
CHANNEL
è=ð
ADC_ChªÃl_6
) || \

361 ((
CHANNEL
è=ð
ADC_ChªÃl_7
) || \

362 ((
CHANNEL
è=ð
ADC_ChªÃl_8
) || \

363 ((
CHANNEL
è=ð
ADC_ChªÃl_9
) || \

364 ((
CHANNEL
è=ð
ADC_ChªÃl_10
) || \

365 ((
CHANNEL
è=ð
ADC_ChªÃl_11
) || \

366 ((
CHANNEL
è=ð
ADC_ChªÃl_12
) || \

367 ((
CHANNEL
è=ð
ADC_ChªÃl_13
) || \

368 ((
CHANNEL
è=ð
ADC_ChªÃl_14
))

	)

376 
	#ADC_Mode_Ind•’d’t
 ((
ušt32_t
)0x00000000è

	)

377 
	#ADC_Mode_CombRegSimulInjSimul
 ((
ušt32_t
)0x00000001è

	)

378 
	#ADC_Mode_CombRegSimulAÉTrig
 ((
ušt32_t
)0x00000002è

	)

379 
	#ADC_Mode_InjSimul
 ((
ušt32_t
)0x00000005è

	)

380 
	#ADC_Mode_RegSimul
 ((
ušt32_t
)0x00000006è

	)

381 
	#ADC_Mode_IÁ”Ëave
 ((
ušt32_t
)0x00000007è

	)

382 
	#ADC_Mode_AÉTrig
 ((
ušt32_t
)0x00000009è

	)

384 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ð
ADC_Mode_Ind•’d’t
) || \

385 ((
MODE
è=ð
ADC_Mode_CombRegSimulInjSimul
) || \

386 ((
MODE
è=ð
ADC_Mode_CombRegSimulAÉTrig
) || \

387 ((
MODE
è=ð
ADC_Mode_InjSimul
) || \

388 ((
MODE
è=ð
ADC_Mode_RegSimul
) || \

389 ((
MODE
è=ð
ADC_Mode_IÁ”Ëave
) || \

390 ((
MODE
è=ð
ADC_Mode_AÉTrig
))

	)

399 
	#ADC_Clock_AsynClkMode
 ((
ušt32_t
)0x00000000è

	)

400 
	#ADC_Clock_SynClkModeDiv1
 ((
ušt32_t
)0x00010000è

	)

401 
	#ADC_Clock_SynClkModeDiv2
 ((
ušt32_t
)0x00020000è

	)

402 
	#ADC_Clock_SynClkModeDiv4
 ((
ušt32_t
)0x00030000è

	)

403 
	#IS_ADC_CLOCKMODE
(
CLOCK
è(((CLOCKè=ð
ADC_Clock_AsynClkMode
) ||\

404 ((
CLOCK
è=ð
ADC_Clock_SynClkModeDiv1
) ||\

405 ((
CLOCK
è=ð
ADC_Clock_SynClkModeDiv2
)||\

406 ((
CLOCK
è=ð
ADC_Clock_SynClkModeDiv4
))

	)

413 
	#ADC_DMAAcûssMode_Di§bËd
 ((
ušt32_t
)0x00000000è

	)

414 
	#ADC_DMAAcûssMode_1
 ((
ušt32_t
)0x00008000è

	)

415 
	#ADC_DMAAcûssMode_2
 ((
ušt32_t
)0x0000C000è

	)

416 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
è(((MODEè=ð
ADC_DMAAcûssMode_Di§bËd
) || \

417 ((
MODE
è=ð
ADC_DMAAcûssMode_1
) || \

418 ((
MODE
è=ð
ADC_DMAAcûssMode_2
))

	)

427 
	#ADC_Sam¶eTime_1Cyþes5
 ((
ušt8_t
)0x00è

	)

428 
	#ADC_Sam¶eTime_2Cyþes5
 ((
ušt8_t
)0x01è

	)

429 
	#ADC_Sam¶eTime_4Cyþes5
 ((
ušt8_t
)0x02è

	)

430 
	#ADC_Sam¶eTime_7Cyþes5
 ((
ušt8_t
)0x03è

	)

431 
	#ADC_Sam¶eTime_19Cyþes5
 ((
ušt8_t
)0x04è

	)

432 
	#ADC_Sam¶eTime_61Cyþes5
 ((
ušt8_t
)0x05è

	)

433 
	#ADC_Sam¶eTime_181Cyþes5
 ((
ušt8_t
)0x06è

	)

434 
	#ADC_Sam¶eTime_601Cyþes5
 ((
ušt8_t
)0x07è

	)

435 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ð
ADC_Sam¶eTime_1Cyþes5
) || \

436 ((
TIME
è=ð
ADC_Sam¶eTime_2Cyþes5
) || \

437 ((
TIME
è=ð
ADC_Sam¶eTime_4Cyþes5
) || \

438 ((
TIME
è=ð
ADC_Sam¶eTime_7Cyþes5
) || \

439 ((
TIME
è=ð
ADC_Sam¶eTime_19Cyþes5
) || \

440 ((
TIME
è=ð
ADC_Sam¶eTime_61Cyþes5
) || \

441 ((
TIME
è=ð
ADC_Sam¶eTime_181Cyþes5
) || \

442 ((
TIME
è=ð
ADC_Sam¶eTime_601Cyþes5
))

	)

451 
	#ADC_InjeùedChªÃl_1
 
ADC_ChªÃl_1


	)

452 
	#ADC_InjeùedChªÃl_2
 
ADC_ChªÃl_2


	)

453 
	#ADC_InjeùedChªÃl_3
 
ADC_ChªÃl_3


	)

454 
	#ADC_InjeùedChªÃl_4
 
ADC_ChªÃl_4


	)

455 
	#ADC_InjeùedChªÃl_5
 
ADC_ChªÃl_5


	)

456 
	#ADC_InjeùedChªÃl_6
 
ADC_ChªÃl_6


	)

457 
	#ADC_InjeùedChªÃl_7
 
ADC_ChªÃl_7


	)

458 
	#ADC_InjeùedChªÃl_8
 
ADC_ChªÃl_8


	)

459 
	#ADC_InjeùedChªÃl_9
 
ADC_ChªÃl_9


	)

460 
	#ADC_InjeùedChªÃl_10
 
ADC_ChªÃl_10


	)

461 
	#ADC_InjeùedChªÃl_11
 
ADC_ChªÃl_11


	)

462 
	#ADC_InjeùedChªÃl_12
 
ADC_ChªÃl_12


	)

463 
	#ADC_InjeùedChªÃl_13
 
ADC_ChªÃl_13


	)

464 
	#ADC_InjeùedChªÃl_14
 
ADC_ChªÃl_14


	)

465 
	#ADC_InjeùedChªÃl_15
 
ADC_ChªÃl_15


	)

466 
	#ADC_InjeùedChªÃl_16
 
ADC_ChªÃl_16


	)

467 
	#ADC_InjeùedChªÃl_17
 
ADC_ChªÃl_17


	)

468 
	#ADC_InjeùedChªÃl_18
 
ADC_ChªÃl_18


	)

470 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_InjeùedChªÃl_1
) || \

471 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_2
) || \

472 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_3
) || \

473 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_4
) ||\

474 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_5
) ||\

475 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_6
) ||\

476 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_7
) ||\

477 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_8
) ||\

478 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_9
) ||\

479 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_10
) ||\

480 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_11
) ||\

481 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_12
) ||\

482 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_13
) ||\

483 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_14
) ||\

484 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_15
) ||\

485 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_16
) ||\

486 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_17
) ||\

487 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_18
))

	)

496 
	#ADC_InjeùedSequ’û_1
 
ADC_ChªÃl_1


	)

497 
	#ADC_InjeùedSequ’û_2
 
ADC_ChªÃl_2


	)

498 
	#ADC_InjeùedSequ’û_3
 
ADC_ChªÃl_3


	)

499 
	#ADC_InjeùedSequ’û_4
 
ADC_ChªÃl_4


	)

500 
	#IS_ADC_INJECTED_SEQUENCE
(
SEQUENCE
è(((SEQUENCEè=ð
ADC_InjeùedSequ’û_1
) || \

501 ((
SEQUENCE
è=ð
ADC_InjeùedSequ’û_2
) || \

502 ((
SEQUENCE
è=ð
ADC_InjeùedSequ’û_3
) || \

503 ((
SEQUENCE
è=ð
ADC_InjeùedSequ’û_4
))

	)

512 
	#ADC_AÇlogW©chdog_SšgËRegEÇbË
 ((
ušt32_t
)0x00C00000è

	)

513 
	#ADC_AÇlogW©chdog_SšgËInjecEÇbË
 ((
ušt32_t
)0x01400000è

	)

514 
	#ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
 ((
ušt32_t
)0x01C00000è

	)

515 
	#ADC_AÇlogW©chdog_AÎRegEÇbË
 ((
ušt32_t
)0x00800000è

	)

516 
	#ADC_AÇlogW©chdog_AÎInjecEÇbË
 ((
ušt32_t
)0x01000000è

	)

517 
	#ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
 ((
ušt32_t
)0x01800000è

	)

518 
	#ADC_AÇlogW©chdog_NÚe
 ((
ušt32_t
)0x00000000è

	)

520 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ð
ADC_AÇlogW©chdog_SšgËRegEÇbË
) || \

521 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËInjecEÇbË
) || \

522 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
) || \

523 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegEÇbË
) || \

524 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎInjecEÇbË
) || \

525 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
) || \

526 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_NÚe
))

	)

534 
	#ADC_C®ib¿tiÚMode_SšgË
 ((
ušt32_t
)0x00000000è

	)

535 
	#ADC_C®ib¿tiÚMode_Difã»ÁŸl
 ((
ušt32_t
)0x40000000è

	)

537 
	#IS_ADC_CALIBRATION_MODE
(
MODE
è(((MODEè=ð
ADC_C®ib¿tiÚMode_SšgË
è||((MODEè=ð
ADC_C®ib¿tiÚMode_Difã»ÁŸl
))

	)

546 
	#ADC_DMAMode_OÃShÙ
 ((
ušt32_t
)0x00000000è

	)

547 
	#ADC_DMAMode_CœcuÏr
 ((
ušt32_t
)0x00000002è

	)

549 
	#IS_ADC_DMA_MODE
(
MODE
è(((MODEè=ð
ADC_DMAMode_OÃShÙ
è|| ((MODEè=ð
ADC_DMAMode_CœcuÏr
))

	)

558 
	#ADC_IT_RDY
 ((
ušt16_t
)0x0001è

	)

559 
	#ADC_IT_EOSMP
 ((
ušt16_t
)0x0002è

	)

560 
	#ADC_IT_EOC
 ((
ušt16_t
)0x0004è

	)

561 
	#ADC_IT_EOS
 ((
ušt16_t
)0x0008è

	)

562 
	#ADC_IT_OVR
 ((
ušt16_t
)0x0010è

	)

563 
	#ADC_IT_JEOC
 ((
ušt16_t
)0x0020è

	)

564 
	#ADC_IT_JEOS
 ((
ušt16_t
)0x0040è

	)

565 
	#ADC_IT_AWD1
 ((
ušt16_t
)0x0080è

	)

566 
	#ADC_IT_AWD2
 ((
ušt16_t
)0x0100è

	)

567 
	#ADC_IT_AWD3
 ((
ušt16_t
)0x0200è

	)

568 
	#ADC_IT_JQOVF
 ((
ušt16_t
)0x0400è

	)

571 
	#IS_ADC_IT
(
IT
è((((ITè& (
ušt16_t
)0xF800è=ð0x0000è&& ((ITè!ð0x0000))

	)

573 
	#IS_ADC_GET_IT
(
IT
è(((ITè=ð
ADC_IT_RDY
è|| ((ITè=ð
ADC_IT_EOSMP
) || \

574 ((
IT
è=ð
ADC_IT_EOC
è|| ((ITè=ð
ADC_IT_EOS
) || \

575 ((
IT
è=ð
ADC_IT_OVR
è|| ((ITè=ð
ADC_IT_EOS
) || \

576 ((
IT
è=ð
ADC_IT_JEOS
è|| ((ITè=ð
ADC_IT_AWD1
) || \

577 ((
IT
è=ð
ADC_IT_AWD2
è|| ((ITè=ð
ADC_IT_AWD3
) || \

578 ((
IT
è=ð
ADC_IT_JQOVF
))

	)

587 
	#ADC_FLAG_RDY
 ((
ušt16_t
)0x0001è

	)

588 
	#ADC_FLAG_EOSMP
 ((
ušt16_t
)0x0002è

	)

589 
	#ADC_FLAG_EOC
 ((
ušt16_t
)0x0004è

	)

590 
	#ADC_FLAG_EOS
 ((
ušt16_t
)0x0008è

	)

591 
	#ADC_FLAG_OVR
 ((
ušt16_t
)0x0010è

	)

592 
	#ADC_FLAG_JEOC
 ((
ušt16_t
)0x0020è

	)

593 
	#ADC_FLAG_JEOS
 ((
ušt16_t
)0x0040è

	)

594 
	#ADC_FLAG_AWD1
 ((
ušt16_t
)0x0080è

	)

595 
	#ADC_FLAG_AWD2
 ((
ušt16_t
)0x0100è

	)

596 
	#ADC_FLAG_AWD3
 ((
ušt16_t
)0x0200è

	)

597 
	#ADC_FLAG_JQOVF
 ((
ušt16_t
)0x0400è

	)

599 
	#IS_ADC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xF800è=ð0x0000è&& ((FLAGè!ð0x0000))

	)

600 
	#IS_ADC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ADC_FLAG_RDY
è|| ((FLAGè=ð
ADC_FLAG_EOSMP
) || \

601 ((
FLAG
è=ð
ADC_FLAG_EOC
è|| ((FLAGè=ð
ADC_FLAG_EOS
) || \

602 ((
FLAG
è=ð
ADC_FLAG_OVR
è|| ((FLAGè=ð
ADC_FLAG_JEOC
) || \

603 ((
FLAG
è=ð
ADC_FLAG_JEOS
è|| ((FLAGè=ð
ADC_FLAG_AWD1
) || \

604 ((
FLAG
è=ð
ADC_FLAG_AWD2
è|| ((FLAGè=ð
ADC_FLAG_AWD3
) || \

605 ((
FLAG
è=ð
ADC_FLAG_JQOVF
))

	)

614 
	#ADC_FLAG_MSTRDY
 ((
ušt32_t
)0x00000001è

	)

615 
	#ADC_FLAG_MSTEOSMP
 ((
ušt32_t
)0x00000002è

	)

616 
	#ADC_FLAG_MSTEOC
 ((
ušt32_t
)0x00000004è

	)

617 
	#ADC_FLAG_MSTEOS
 ((
ušt32_t
)0x00000008è

	)

618 
	#ADC_FLAG_MSTOVR
 ((
ušt32_t
)0x00000010è

	)

619 
	#ADC_FLAG_MSTJEOC
 ((
ušt32_t
)0x00000020è

	)

620 
	#ADC_FLAG_MSTJEOS
 ((
ušt32_t
)0x00000040è

	)

621 
	#ADC_FLAG_MSTAWD1
 ((
ušt32_t
)0x00000080è

	)

622 
	#ADC_FLAG_MSTAWD2
 ((
ušt32_t
)0x00000100è

	)

623 
	#ADC_FLAG_MSTAWD3
 ((
ušt32_t
)0x00000200è

	)

624 
	#ADC_FLAG_MSTJQOVF
 ((
ušt32_t
)0x00000400è

	)

626 
	#ADC_FLAG_SLVRDY
 ((
ušt32_t
)0x00010000è

	)

627 
	#ADC_FLAG_SLVEOSMP
 ((
ušt32_t
)0x00020000è

	)

628 
	#ADC_FLAG_SLVEOC
 ((
ušt32_t
)0x00040000è

	)

629 
	#ADC_FLAG_SLVEOS
 ((
ušt32_t
)0x00080000è

	)

630 
	#ADC_FLAG_SLVOVR
 ((
ušt32_t
)0x00100000è

	)

631 
	#ADC_FLAG_SLVJEOC
 ((
ušt32_t
)0x00200000è

	)

632 
	#ADC_FLAG_SLVJEOS
 ((
ušt32_t
)0x00400000è

	)

633 
	#ADC_FLAG_SLVAWD1
 ((
ušt32_t
)0x00800000è

	)

634 
	#ADC_FLAG_SLVAWD2
 ((
ušt32_t
)0x01000000è

	)

635 
	#ADC_FLAG_SLVAWD3
 ((
ušt32_t
)0x02000000è

	)

636 
	#ADC_FLAG_SLVJQOVF
 ((
ušt32_t
)0x04000000è

	)

638 
	#IS_ADC_CLEAR_COMMONFLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xF800F800è=ð0x0000è&& ((FLAGè!ð0x00000000))

	)

639 
	#IS_ADC_GET_COMMONFLAG
(
FLAG
è(((FLAGè=ð
ADC_FLAG_MSTRDY
è|| ((FLAGè=ð
ADC_FLAG_MSTEOSMP
) || \

640 ((
FLAG
è=ð
ADC_FLAG_MSTEOC
è|| ((FLAGè=ð
ADC_FLAG_MSTEOS
) || \

641 ((
FLAG
è=ð
ADC_FLAG_MSTOVR
è|| ((FLAGè=ð
ADC_FLAG_MSTEOS
) || \

642 ((
FLAG
è=ð
ADC_FLAG_MSTJEOS
è|| ((FLAGè=ð
ADC_FLAG_MSTAWD1
) || \

643 ((
FLAG
è=ð
ADC_FLAG_MSTAWD2
è|| ((FLAGè=ð
ADC_FLAG_MSTAWD3
) || \

644 ((
FLAG
è=ð
ADC_FLAG_MSTJQOVF
) || \

645 ((
FLAG
è=ð
ADC_FLAG_SLVRDY
è|| ((FLAGè=ð
ADC_FLAG_SLVEOSMP
) || \

646 ((
FLAG
è=ð
ADC_FLAG_SLVEOC
è|| ((FLAGè=ð
ADC_FLAG_SLVEOS
) || \

647 ((
FLAG
è=ð
ADC_FLAG_SLVOVR
è|| ((FLAGè=ð
ADC_FLAG_SLVEOS
) || \

648 ((
FLAG
è=ð
ADC_FLAG_SLVJEOS
è|| ((FLAGè=ð
ADC_FLAG_SLVAWD1
) || \

649 ((
FLAG
è=ð
ADC_FLAG_SLVAWD2
è|| ((FLAGè=ð
ADC_FLAG_SLVAWD3
) || \

650 ((
FLAG
è=ð
ADC_FLAG_SLVJQOVF
))

	)

659 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ð0xFFF)

	)

669 
	#IS_ADC_OFFSET
(
OFFSET
è((OFFSETè<ð0xFFF)

	)

679 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x4))

	)

690 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x10))

	)

699 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ð0x1è&& ((NUMBERè<ð0x8))

	)

708 
	#IS_ADC_TWOSAMPLING_DELAY
(
DELAY
è(((DELAYè<ð0xF))

	)

722 
ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
);

725 
ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

726 
ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

727 
ADC_InjeùedIn™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_InjeùedIn™Ty³Def
* 
ADC_InjeùedIn™SŒuù
);

728 
ADC_InjeùedSŒuùIn™
(
ADC_InjeùedIn™Ty³Def
* 
ADC_InjeùedIn™SŒuù
);

729 
ADC_CommÚIn™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
);

730 
ADC_CommÚSŒuùIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
);

732 
ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

733 
ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

734 
ušt32_t
 
ADC_G‘C®ib¿tiÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

735 
ADC_S‘C®ib¿tiÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_C®ib¿tiÚ
);

736 
ADC_S–eùC®ib¿tiÚMode
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_C®ib¿tiÚMode
);

737 
FÏgStus
 
ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

738 
ADC_Di§bËCmd
(
ADC_Ty³Def
* 
ADCx
);

739 
FÏgStus
 
ADC_G‘Di§bËCmdStus
(
ADC_Ty³Def
* 
ADCx
);

740 
ADC_VÞgeReguÏtÜCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

741 
ADC_S–eùDifã»ÁŸlMode
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

742 
ADC_S–eùQueueOfCÚ‹xtMode
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

743 
ADC_AutoD–ayCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

746 
ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
);

747 
ADC_AÇlogW©chdog1Th»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
, ušt16_ˆ
LowTh»shÞd
);

748 
ADC_AÇlogW©chdog2Th»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
HighTh»shÞd
, ušt8_ˆ
LowTh»shÞd
);

749 
ADC_AÇlogW©chdog3Th»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
HighTh»shÞd
, ušt8_ˆ
LowTh»shÞd
);

750 
ADC_AÇlogW©chdog1SšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

751 
ADC_AÇlogW©chdog2SšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

752 
ADC_AÇlogW©chdog3SšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

755 
ADC_TempS’sÜCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

756 
ADC_V»fštCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

757 
ADC_Vb©Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

760 
ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

761 
ADC_ReguÏrChªÃlSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Sequ’ûrL’gth
);

762 
ADC_Ex‹º®Trigg”CÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_Ex‹º®TrigCÚvEv’t
, ušt16_ˆ
ADC_Ex‹º®TrigEv’tEdge
);

764 
ADC_S¹CÚv”siÚ
(
ADC_Ty³Def
* 
ADCx
);

765 
FÏgStus
 
ADC_G‘S¹CÚv”siÚStus
(
ADC_Ty³Def
* 
ADCx
);

766 
ADC_StÝCÚv”siÚ
(
ADC_Ty³Def
* 
ADCx
);

767 
ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
);

768 
ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

769 
ušt16_t
 
ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

770 
ušt32_t
 
ADC_G‘Du®ModeCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

772 
ADC_S‘ChªÃlOff£t1
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
ušt16_t
 
Off£t
);

773 
ADC_S‘ChªÃlOff£t2
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
ušt16_t
 
Off£t
);

774 
ADC_S‘ChªÃlOff£t3
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
ušt16_t
 
Off£t
);

775 
ADC_S‘ChªÃlOff£t4
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
ušt16_t
 
Off£t
);

777 
ADC_ChªÃlOff£t1Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

778 
ADC_ChªÃlOff£t2Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

779 
ADC_ChªÃlOff£t3Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

780 
ADC_ChªÃlOff£t4Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

783 
ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

784 
ADC_DMACÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_DMAMode
);

787 
ADC_InjeùedChªÃlSam¶eTimeCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, ušt8_ˆ
ADC_Sam¶eTime
);

788 
ADC_S¹InjeùedCÚv”siÚ
(
ADC_Ty³Def
* 
ADCx
);

789 
FÏgStus
 
ADC_G‘S¹InjeùedCÚv”siÚStus
(
ADC_Ty³Def
* 
ADCx
);

790 
ADC_StÝInjeùedCÚv”siÚ
(
ADC_Ty³Def
* 
ADCx
);

791 
ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

792 
ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

793 
ušt16_t
 
ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
);

796 
FÏgStus
 
ADC_G‘CommÚFÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_FLAG
);

797 
ADC_CË¬CommÚFÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_FLAG
);

800 
ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

801 
FÏgStus
 
ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_FLAG
);

802 
ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_FLAG
);

803 
ITStus
 
ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_IT
);

804 
ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_IT
);

806 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_can.h

30 #iâdeà
__STM32F30x_CAN_H


31 
	#__STM32F30x_CAN_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
CAN1
))

	)

57 
ušt16_t
 
CAN_P»sÿËr
;

60 
ušt8_t
 
CAN_Mode
;

63 
ušt8_t
 
CAN_SJW
;

68 
ušt8_t
 
CAN_BS1
;

72 
ušt8_t
 
CAN_BS2
;

75 
FunùiÚ®S‹
 
CAN_TTCM
;

78 
FunùiÚ®S‹
 
CAN_ABOM
;

81 
FunùiÚ®S‹
 
CAN_AWUM
;

84 
FunùiÚ®S‹
 
CAN_NART
;

87 
FunùiÚ®S‹
 
CAN_RFLM
;

90 
FunùiÚ®S‹
 
CAN_TXFP
;

92 } 
	tCAN_In™Ty³Def
;

99 
ušt16_t
 
CAN_Fž‹rIdHigh
;

103 
ušt16_t
 
CAN_Fž‹rIdLow
;

107 
ušt16_t
 
CAN_Fž‹rMaskIdHigh
;

112 
ušt16_t
 
CAN_Fž‹rMaskIdLow
;

117 
ušt16_t
 
CAN_Fž‹rFIFOAssignm’t
;

120 
ušt8_t
 
CAN_Fž‹rNumb”
;

122 
ušt8_t
 
CAN_Fž‹rMode
;

125 
ušt8_t
 
CAN_Fž‹rSÿË
;

128 
FunùiÚ®S‹
 
CAN_Fž‹rAùiv©iÚ
;

130 } 
	tCAN_Fž‹rIn™Ty³Def
;

137 
ušt32_t
 
StdId
;

140 
ušt32_t
 
ExtId
;

143 
ušt8_t
 
IDE
;

147 
ušt8_t
 
RTR
;

151 
ušt8_t
 
DLC
;

155 
ušt8_t
 
D©a
[8];

157 } 
	tCªTxMsg
;

164 
ušt32_t
 
StdId
;

167 
ušt32_t
 
ExtId
;

170 
ušt8_t
 
IDE
;

174 
ušt8_t
 
RTR
;

178 
ušt8_t
 
DLC
;

181 
ušt8_t
 
D©a
[8];

184 
ušt8_t
 
FMI
;

187 } 
	tCªRxMsg
;

199 
	#CAN_In™Stus_Fažed
 ((
ušt8_t
)0x00è

	)

200 
	#CAN_In™Stus_Sucûss
 ((
ušt8_t
)0x01è

	)

204 
	#CANINITFAILED
 
CAN_In™Stus_Fažed


	)

205 
	#CANINITOK
 
CAN_In™Stus_Sucûss


	)

214 
	#CAN_Mode_NÜm®
 ((
ušt8_t
)0x00è

	)

215 
	#CAN_Mode_LoÝBack
 ((
ušt8_t
)0x01è

	)

216 
	#CAN_Mode_Sž’t
 ((
ušt8_t
)0x02è

	)

217 
	#CAN_Mode_Sž’t_LoÝBack
 ((
ušt8_t
)0x03è

	)

219 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ð
CAN_Mode_NÜm®
) || \

220 ((
MODE
è=ð
CAN_Mode_LoÝBack
)|| \

221 ((
MODE
è=ð
CAN_Mode_Sž’t
) || \

222 ((
MODE
è=ð
CAN_Mode_Sž’t_LoÝBack
))

	)

232 
	#CAN_O³¿tšgMode_In™Ÿliz©iÚ
 ((
ušt8_t
)0x00è

	)

233 
	#CAN_O³¿tšgMode_NÜm®
 ((
ušt8_t
)0x01è

	)

234 
	#CAN_O³¿tšgMode_SË•
 ((
ušt8_t
)0x02è

	)

237 
	#IS_CAN_OPERATING_MODE
(
MODE
è(((MODEè=ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
) ||\

238 ((
MODE
è=ð
CAN_O³¿tšgMode_NÜm®
)|| \

239 ((
MODE
è=ð
CAN_O³¿tšgMode_SË•
))

	)

249 
	#CAN_ModeStus_Fažed
 ((
ušt8_t
)0x00è

	)

250 
	#CAN_ModeStus_Sucûss
 ((
ušt8_t
)!
CAN_ModeStus_Fažed
è

	)

258 
	#CAN_SJW_1tq
 ((
ušt8_t
)0x00è

	)

259 
	#CAN_SJW_2tq
 ((
ušt8_t
)0x01è

	)

260 
	#CAN_SJW_3tq
 ((
ušt8_t
)0x02è

	)

261 
	#CAN_SJW_4tq
 ((
ušt8_t
)0x03è

	)

263 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ð
CAN_SJW_1tq
è|| ((SJWè=ð
CAN_SJW_2tq
)|| \

264 ((
SJW
è=ð
CAN_SJW_3tq
è|| ((SJWè=ð
CAN_SJW_4tq
))

	)

272 
	#CAN_BS1_1tq
 ((
ušt8_t
)0x00è

	)

273 
	#CAN_BS1_2tq
 ((
ušt8_t
)0x01è

	)

274 
	#CAN_BS1_3tq
 ((
ušt8_t
)0x02è

	)

275 
	#CAN_BS1_4tq
 ((
ušt8_t
)0x03è

	)

276 
	#CAN_BS1_5tq
 ((
ušt8_t
)0x04è

	)

277 
	#CAN_BS1_6tq
 ((
ušt8_t
)0x05è

	)

278 
	#CAN_BS1_7tq
 ((
ušt8_t
)0x06è

	)

279 
	#CAN_BS1_8tq
 ((
ušt8_t
)0x07è

	)

280 
	#CAN_BS1_9tq
 ((
ušt8_t
)0x08è

	)

281 
	#CAN_BS1_10tq
 ((
ušt8_t
)0x09è

	)

282 
	#CAN_BS1_11tq
 ((
ušt8_t
)0x0Aè

	)

283 
	#CAN_BS1_12tq
 ((
ušt8_t
)0x0Bè

	)

284 
	#CAN_BS1_13tq
 ((
ušt8_t
)0x0Cè

	)

285 
	#CAN_BS1_14tq
 ((
ušt8_t
)0x0Dè

	)

286 
	#CAN_BS1_15tq
 ((
ušt8_t
)0x0Eè

	)

287 
	#CAN_BS1_16tq
 ((
ušt8_t
)0x0Fè

	)

289 
	#IS_CAN_BS1
(
BS1
è((BS1è<ð
CAN_BS1_16tq
)

	)

297 
	#CAN_BS2_1tq
 ((
ušt8_t
)0x00è

	)

298 
	#CAN_BS2_2tq
 ((
ušt8_t
)0x01è

	)

299 
	#CAN_BS2_3tq
 ((
ušt8_t
)0x02è

	)

300 
	#CAN_BS2_4tq
 ((
ušt8_t
)0x03è

	)

301 
	#CAN_BS2_5tq
 ((
ušt8_t
)0x04è

	)

302 
	#CAN_BS2_6tq
 ((
ušt8_t
)0x05è

	)

303 
	#CAN_BS2_7tq
 ((
ušt8_t
)0x06è

	)

304 
	#CAN_BS2_8tq
 ((
ušt8_t
)0x07è

	)

306 
	#IS_CAN_BS2
(
BS2
è((BS2è<ð
CAN_BS2_8tq
)

	)

314 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ð1è&& ((PRESCALERè<ð1024))

	)

322 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð27)

	)

330 
	#CAN_Fž‹rMode_IdMask
 ((
ušt8_t
)0x00è

	)

331 
	#CAN_Fž‹rMode_IdLi¡
 ((
ušt8_t
)0x01è

	)

333 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ð
CAN_Fž‹rMode_IdMask
) || \

334 ((
MODE
è=ð
CAN_Fž‹rMode_IdLi¡
))

	)

342 
	#CAN_Fž‹rSÿË_16b™
 ((
ušt8_t
)0x00è

	)

343 
	#CAN_Fž‹rSÿË_32b™
 ((
ušt8_t
)0x01è

	)

345 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ð
CAN_Fž‹rSÿË_16b™
) || \

346 ((
SCALE
è=ð
CAN_Fž‹rSÿË_32b™
))

	)

354 
	#CAN_Fž‹r_FIFO0
 ((
ušt8_t
)0x00è

	)

355 
	#CAN_Fž‹r_FIFO1
 ((
ušt8_t
)0x01è

	)

356 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ð
CAN_Fž‹rFIFO0
) || \

357 ((
FIFO
è=ð
CAN_Fž‹rFIFO1
))

	)

360 
	#CAN_Fž‹rFIFO0
 
CAN_Fž‹r_FIFO0


	)

361 
	#CAN_Fž‹rFIFO1
 
CAN_Fž‹r_FIFO1


	)

369 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è(((BANKNUMBERè>ð1è&& ((BANKNUMBERè<ð27))

	)

377 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ð((
ušt8_t
)0x02))

	)

378 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ð((
ušt32_t
)0x7FF))

	)

379 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ð((
ušt32_t
)0x1FFFFFFF))

	)

380 
	#IS_CAN_DLC
(
DLC
è((DLCè<ð((
ušt8_t
)0x08))

	)

388 
	#CAN_Id_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

389 
	#CAN_Id_Ex‹nded
 ((
ušt32_t
)0x00000004è

	)

390 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ð
CAN_Id_Snd¬d
) || \

391 ((
IDTYPE
è=ð
CAN_Id_Ex‹nded
))

	)

394 
	#CAN_ID_STD
 
CAN_Id_Snd¬d


	)

395 
	#CAN_ID_EXT
 
CAN_Id_Ex‹nded


	)

403 
	#CAN_RTR_D©a
 ((
ušt32_t
)0x00000000è

	)

404 
	#CAN_RTR_RemÙe
 ((
ušt32_t
)0x00000002è

	)

405 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ð
CAN_RTR_D©a
è|| ((RTRè=ð
CAN_RTR_RemÙe
))

	)

408 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

409 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemÙe


	)

417 
	#CAN_TxStus_Fažed
 ((
ušt8_t
)0x00)

	)

418 
	#CAN_TxStus_Ok
 ((
ušt8_t
)0x01è

	)

419 
	#CAN_TxStus_P’dšg
 ((
ušt8_t
)0x02è

	)

420 
	#CAN_TxStus_NoMažBox
 ((
ušt8_t
)0x04è

	)

423 
	#CANTXFAILED
 
CAN_TxStus_Fažed


	)

424 
	#CANTXOK
 
CAN_TxStus_Ok


	)

425 
	#CANTXPENDING
 
CAN_TxStus_P’dšg


	)

426 
	#CAN_NO_MB
 
CAN_TxStus_NoMažBox


	)

434 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

435 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

437 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FIFO0
è|| ((FIFOè=ð
CAN_FIFO1
))

	)

445 
	#CAN_SË•_Fažed
 ((
ušt8_t
)0x00è

	)

446 
	#CAN_SË•_Ok
 ((
ušt8_t
)0x01è

	)

449 
	#CANSLEEPFAILED
 
CAN_SË•_Fažed


	)

450 
	#CANSLEEPOK
 
CAN_SË•_Ok


	)

458 
	#CAN_WakeUp_Fažed
 ((
ušt8_t
)0x00è

	)

459 
	#CAN_WakeUp_Ok
 ((
ušt8_t
)0x01è

	)

462 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Fažed


	)

463 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

472 
	#CAN_E¼ÜCode_NoE¼
 ((
ušt8_t
)0x00è

	)

473 
	#CAN_E¼ÜCode_StuffE¼
 ((
ušt8_t
)0x10è

	)

474 
	#CAN_E¼ÜCode_FÜmE¼
 ((
ušt8_t
)0x20è

	)

475 
	#CAN_E¼ÜCode_ACKE¼
 ((
ušt8_t
)0x30è

	)

476 
	#CAN_E¼ÜCode_B™ReûssiveE¼
 ((
ušt8_t
)0x40è

	)

477 
	#CAN_E¼ÜCode_B™DomšªtE¼
 ((
ušt8_t
)0x50è

	)

478 
	#CAN_E¼ÜCode_CRCE¼
 ((
ušt8_t
)0x60è

	)

479 
	#CAN_E¼ÜCode_Soáw¬eS‘E¼
 ((
ušt8_t
)0x70è

	)

493 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x38000001è

	)

494 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x38000100è

	)

495 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x38010000è

	)

498 
	#CAN_FLAG_FMP0
 ((
ušt32_t
)0x12000003è

	)

499 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x32000008è

	)

500 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x32000010è

	)

501 
	#CAN_FLAG_FMP1
 ((
ušt32_t
)0x14000003è

	)

502 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x34000008è

	)

503 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x34000010è

	)

506 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x31000008è

	)

507 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x31000012è

	)

512 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x10F00001è

	)

513 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x10F00002è

	)

514 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x10F00004è

	)

515 
	#CAN_FLAG_LEC
 ((
ušt32_t
)0x30F00070è

	)

517 
	#IS_CAN_GET_FLAG
(
FLAG
è(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_BOF
) || \

518 ((
FLAG
è=ð
CAN_FLAG_EPV
è|| ((FLAGè=ð
CAN_FLAG_EWG
) || \

519 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) || \

520 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FMP0
) || \

521 ((
FLAG
è=ð
CAN_FLAG_FOV1
è|| ((FLAGè=ð
CAN_FLAG_FF1
) || \

522 ((
FLAG
è=ð
CAN_FLAG_FMP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

523 ((
FLAG
è=ð
CAN_FLAG_RQCP1
)|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

524 ((
FLAG
è=ð
CAN_FLAG_SLAK
 ))

	)

526 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

527 ((
FLAG
è=ð
CAN_FLAG_RQCP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

528 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) ||\

529 ((
FLAG
è=ð
CAN_FLAG_FF1
è|| ((FLAGè=ð
CAN_FLAG_FOV1
) || \

530 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_SLAK
))

	)

539 
	#CAN_IT_TME
 ((
ušt32_t
)0x00000001è

	)

542 
	#CAN_IT_FMP0
 ((
ušt32_t
)0x00000002è

	)

543 
	#CAN_IT_FF0
 ((
ušt32_t
)0x00000004è

	)

544 
	#CAN_IT_FOV0
 ((
ušt32_t
)0x00000008è

	)

545 
	#CAN_IT_FMP1
 ((
ušt32_t
)0x00000010è

	)

546 
	#CAN_IT_FF1
 ((
ušt32_t
)0x00000020è

	)

547 
	#CAN_IT_FOV1
 ((
ušt32_t
)0x00000040è

	)

550 
	#CAN_IT_WKU
 ((
ušt32_t
)0x00010000è

	)

551 
	#CAN_IT_SLK
 ((
ušt32_t
)0x00020000è

	)

554 
	#CAN_IT_EWG
 ((
ušt32_t
)0x00000100è

	)

555 
	#CAN_IT_EPV
 ((
ušt32_t
)0x00000200è

	)

556 
	#CAN_IT_BOF
 ((
ušt32_t
)0x00000400è

	)

557 
	#CAN_IT_LEC
 ((
ušt32_t
)0x00000800è

	)

558 
	#CAN_IT_ERR
 ((
ušt32_t
)0x00008000è

	)

561 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

562 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

566 
	#IS_CAN_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FMP0
) ||\

567 ((
IT
è=ð
CAN_IT_FF0
è|| ((ITè=ð
CAN_IT_FOV0
) ||\

568 ((
IT
è=ð
CAN_IT_FMP1
è|| ((ITè=ð
CAN_IT_FF1
) ||\

569 ((
IT
è=ð
CAN_IT_FOV1
è|| ((ITè=ð
CAN_IT_EWG
) ||\

570 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

571 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

572 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

	)

574 
	#IS_CAN_CLEAR_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FF0
) ||\

575 ((
IT
è=ð
CAN_IT_FOV0
)|| ((ITè=ð
CAN_IT_FF1
) ||\

576 ((
IT
è=ð
CAN_IT_FOV1
)|| ((ITè=ð
CAN_IT_EWG
) ||\

577 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

578 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

579 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

	)

592 
CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
);

595 
ušt8_t
 
CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

596 
CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
);

597 
CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

598 
CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
);

599 
CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

600 
CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

603 
ušt8_t
 
CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
);

604 
ušt8_t
 
CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
T¿nsm™Mažbox
);

605 
CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
);

608 
CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
);

609 
CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
);

610 
ušt8_t
 
CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
FIFONumb”
);

613 
ušt8_t
 
CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
CAN_O³¿tšgMode
);

614 
ušt8_t
 
CAN_SË•
(
CAN_Ty³Def
* 
CANx
);

615 
ušt8_t
 
CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
);

618 
ušt8_t
 
CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
);

619 
ušt8_t
 
CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

620 
ušt8_t
 
CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

623 
CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
);

624 
FÏgStus
 
CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

625 
CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

626 
ITStus
 
CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

627 
CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

629 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_comp.h

30 #iâdeà
__STM32F30x_COMP_H


31 
	#__STM32F30x_COMP_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

57 
ušt32_t
 
COMP_Inv”tšgIÅut
;

60 
ušt32_t
 
COMP_NÚInv”tšgIÅut
;

63 
ušt32_t
 
COMP_Ouut
;

66 
ušt32_t
 
COMP_BÏnkšgSrû
;

69 
ušt32_t
 
COMP_OuutPÞ
;

72 
ušt32_t
 
COMP_Hy¡”esis
;

75 
ušt32_t
 
COMP_Mode
;

79 }
	tCOMP_In™Ty³Def
;

91 
	#COMP_S–eùiÚ_COMP1
 ((
ušt32_t
)0x00000000è

	)

92 
	#COMP_S–eùiÚ_COMP2
 ((
ušt32_t
)0x00000004è

	)

93 
	#COMP_S–eùiÚ_COMP3
 ((
ušt32_t
)0x00000008è

	)

94 
	#COMP_S–eùiÚ_COMP4
 ((
ušt32_t
)0x0000000Cè

	)

95 
	#COMP_S–eùiÚ_COMP5
 ((
ušt32_t
)0x00000010è

	)

96 
	#COMP_S–eùiÚ_COMP6
 ((
ušt32_t
)0x00000014è

	)

97 
	#COMP_S–eùiÚ_COMP7
 ((
ušt32_t
)0x00000018è

	)

99 
	#IS_COMP_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
COMP_S–eùiÚ_COMP1
) || \

100 ((
PERIPH
è=ð
COMP_S–eùiÚ_COMP2
) || \

101 ((
PERIPH
è=ð
COMP_S–eùiÚ_COMP3
) || \

102 ((
PERIPH
è=ð
COMP_S–eùiÚ_COMP4
) || \

103 ((
PERIPH
è=ð
COMP_S–eùiÚ_COMP5
) || \

104 ((
PERIPH
è=ð
COMP_S–eùiÚ_COMP6
) || \

105 ((
PERIPH
è=ð
COMP_S–eùiÚ_COMP7
))

	)

115 
	#COMP_Inv”tšgIÅut_1_4VREFINT
 ((
ušt32_t
)0x00000000è

	)

116 
	#COMP_Inv”tšgIÅut_1_2VREFINT
 
COMP_CSR_COMPxINSEL_0


	)

117 
	#COMP_Inv”tšgIÅut_3_4VREFINT
 
COMP_CSR_COMPxINSEL_1


	)

118 
	#COMP_Inv”tšgIÅut_VREFINT
 ((
ušt32_t
)0x00000030è

	)

119 
	#COMP_Inv”tšgIÅut_DAC1
 
COMP_CSR_COMPxINSEL_2


	)

120 
	#COMP_Inv”tšgIÅut_DAC2
 ((
ušt32_t
)0x00000050è

	)

121 
	#COMP_Inv”tšgIÅut_IO1
 ((
ušt32_t
)0x00000060è

	)

125 
	#COMP_Inv”tšgIÅut_IO2
 
COMP_CSR_COMPxINSEL


	)

128 
	#IS_COMP_INVERTING_INPUT
(
INPUT
è(((INPUTè=ð
COMP_Inv”tšgIÅut_1_4VREFINT
) || \

129 ((
INPUT
è=ð
COMP_Inv”tšgIÅut_1_2VREFINT
) || \

130 ((
INPUT
è=ð
COMP_Inv”tšgIÅut_3_4VREFINT
) || \

131 ((
INPUT
è=ð
COMP_Inv”tšgIÅut_VREFINT
) || \

132 ((
INPUT
è=ð
COMP_Inv”tšgIÅut_DAC1
) || \

133 ((
INPUT
è=ð
COMP_Inv”tšgIÅut_DAC2
) || \

134 ((
INPUT
è=ð
COMP_Inv”tšgIÅut_IO1
) || \

135 ((
INPUT
è=ð
COMP_Inv”tšgIÅut_IO2
))

	)

144 
	#COMP_NÚInv”tšgIÅut_IO1
 ((
ušt32_t
)0x00000000è

	)

148 
	#COMP_NÚInv”tšgIÅut_IO2
 
COMP_CSR_COMPxNONINSEL


	)

151 
	#IS_COMP_NONINVERTING_INPUT
(
INPUT
è(((INPUTè=ð
COMP_NÚInv”tšgIÅut_IO1
) || \

152 ((
INPUT
è=ð
COMP_NÚInv”tšgIÅut_IO2
))

	)

161 
	#COMP_Ouut_NÚe
 ((
ušt32_t
)0x00000000è

	)

164 
	#COMP_Ouut_TIM1BKIN
 
COMP_CSR_COMPxOUTSEL_0


	)

165 
	#COMP_Ouut_TIM1BKIN2
 ((
ušt32_t
)0x00000800è

	)

166 
	#COMP_Ouut_TIM8BKIN
 ((
ušt32_t
)0x00000C00è

	)

167 
	#COMP_Ouut_TIM8BKIN2
 ((
ušt32_t
)0x00001000è

	)

168 
	#COMP_Ouut_TIM1BKIN2_TIM8BKIN2
 ((
ušt32_t
)0x00001400è

	)

171 
	#COMP_Ouut_TIM1OCREFCLR
 ((
ušt32_t
)0x00001800è

	)

172 
	#COMP_Ouut_TIM1IC1
 ((
ušt32_t
)0x00001C00è

	)

173 
	#COMP_Ouut_TIM2IC4
 ((
ušt32_t
)0x00002000è

	)

174 
	#COMP_Ouut_TIM2OCREFCLR
 ((
ušt32_t
)0x00002400è

	)

175 
	#COMP_Ouut_TIM3IC1
 ((
ušt32_t
)0x00002800è

	)

176 
	#COMP_Ouut_TIM3OCREFCLR
 ((
ušt32_t
)0x00002C00è

	)

179 
	#COMP_Ouut_TIM4IC1
 ((
ušt32_t
)0x00001C00è

	)

180 
	#COMP_Ouut_TIM3IC2
 ((
ušt32_t
)0x00002000è

	)

181 
	#COMP_Ouut_TIM15IC1
 ((
ušt32_t
)0x00002800è

	)

182 
	#COMP_Ouut_TIM15BKIN
 ((
ušt32_t
)0x00002C00è

	)

185 
	#COMP_Ouut_TIM3IC3
 ((
ušt32_t
)0x00001800è

	)

186 
	#COMP_Ouut_TIM8OCREFCLR
 ((
ušt32_t
)0x00001C00è

	)

187 
	#COMP_Ouut_TIM15IC2
 ((
ušt32_t
)0x00002000è

	)

188 
	#COMP_Ouut_TIM4IC2
 ((
ušt32_t
)0x00002400è

	)

189 
	#COMP_Ouut_TIM15OCREFCLR
 ((
ušt32_t
)0x00002800è

	)

192 
	#COMP_Ouut_TIM2IC1
 ((
ušt32_t
)0x00001800è

	)

193 
	#COMP_Ouut_TIM17IC1
 ((
ušt32_t
)0x00002000è

	)

194 
	#COMP_Ouut_TIM4IC3
 ((
ušt32_t
)0x00002400è

	)

195 
	#COMP_Ouut_TIM16BKIN
 ((
ušt32_t
)0x00002800è

	)

198 
	#COMP_Ouut_TIM2IC2
 ((
ušt32_t
)0x00001800è

	)

199 
	#COMP_Ouut_COMP6TIM2OCREFCLR
 ((
ušt32_t
)0x00002000è

	)

200 
	#COMP_Ouut_TIM16OCREFCLR
 ((
ušt32_t
)0x00002400è

	)

201 
	#COMP_Ouut_TIM16IC1
 ((
ušt32_t
)0x00002800è

	)

202 
	#COMP_Ouut_TIM4IC4
 ((
ušt32_t
)0x00002C00è

	)

205 
	#COMP_Ouut_TIM2IC3
 ((
ušt32_t
)0x00002000è

	)

206 
	#COMP_Ouut_TIM1IC2
 ((
ušt32_t
)0x00002400è

	)

207 
	#COMP_Ouut_TIM17OCREFCLR
 ((
ušt32_t
)0x00002800è

	)

208 
	#COMP_Ouut_TIM17BKIN
 ((
ušt32_t
)0x00002C00è

	)

210 
	#IS_COMP_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
COMP_Ouut_NÚe
) || \

211 ((
OUTPUT
è=ð
COMP_Ouut_TIM1BKIN
) || \

212 ((
OUTPUT
è=ð
COMP_Ouut_TIM1IC1
) || \

213 ((
OUTPUT
è=ð
COMP_Ouut_TIM1OCREFCLR
) || \

214 ((
OUTPUT
è=ð
COMP_Ouut_TIM2IC4
) || \

215 ((
OUTPUT
è=ð
COMP_Ouut_TIM2OCREFCLR
) || \

216 ((
OUTPUT
è=ð
COMP_Ouut_COMP6TIM2OCREFCLR
) || \

217 ((
OUTPUT
è=ð
COMP_Ouut_TIM3IC1
) || \

218 ((
OUTPUT
è=ð
COMP_Ouut_TIM3OCREFCLR
) || \

219 ((
OUTPUT
è=ð
COMP_Ouut_TIM8BKIN
) || \

220 ((
OUTPUT
è=ð
COMP_Ouut_TIM1BKIN2
) || \

221 ((
OUTPUT
è=ð
COMP_Ouut_TIM8BKIN2
) || \

222 ((
OUTPUT
è=ð
COMP_Ouut_TIM2OCREFCLR
) || \

223 ((
OUTPUT
è=ð
COMP_Ouut_TIM1BKIN2_TIM8BKIN2
) || \

224 ((
OUTPUT
è=ð
COMP_Ouut_TIM3IC2
) || \

225 ((
OUTPUT
è=ð
COMP_Ouut_TIM4IC1
) || \

226 ((
OUTPUT
è=ð
COMP_Ouut_TIM15IC1
) || \

227 ((
OUTPUT
è=ð
COMP_Ouut_TIM15BKIN
) || \

228 ((
OUTPUT
è=ð
COMP_Ouut_TIM8OCREFCLR
) || \

229 ((
OUTPUT
è=ð
COMP_Ouut_TIM3IC3
) || \

230 ((
OUTPUT
è=ð
COMP_Ouut_TIM4IC1
) || \

231 ((
OUTPUT
è=ð
COMP_Ouut_TIM15IC1
) || \

232 ((
OUTPUT
è=ð
COMP_Ouut_TIM2IC1
) || \

233 ((
OUTPUT
è=ð
COMP_Ouut_TIM4IC3
) || \

234 ((
OUTPUT
è=ð
COMP_Ouut_TIM16BKIN
) || \

235 ((
OUTPUT
è=ð
COMP_Ouut_TIM17IC1
) || \

236 ((
OUTPUT
è=ð
COMP_Ouut_TIM2IC2
) || \

237 ((
OUTPUT
è=ð
COMP_Ouut_TIM16IC1
) || \

238 ((
OUTPUT
è=ð
COMP_Ouut_TIM4IC4
) || \

239 ((
OUTPUT
è=ð
COMP_Ouut_TIM16OCREFCLR
) || \

240 ((
OUTPUT
è=ð
COMP_Ouut_TIM2IC3
) || \

241 ((
OUTPUT
è=ð
COMP_Ouut_TIM1IC2
) || \

242 ((
OUTPUT
è=ð
COMP_Ouut_TIM17BKIN
) || \

243 ((
OUTPUT
è=ð
COMP_Ouut_TIM17OCREFCLR
))

	)

253 
	#COMP_BÏnkšgSrû_NÚe
 ((
ušt32_t
)0x00000000è

	)

256 
	#COMP_BÏnkšgSrû_TIM1OC5
 
COMP_CSR_COMPxBLANKING_0


	)

259 
	#COMP_BÏnkšgSrû_TIM2OC3
 
COMP_CSR_COMPxBLANKING_1


	)

262 
	#COMP_BÏnkšgSrû_TIM3OC3
 ((
ušt32_t
)0x000C0000è

	)

265 
	#COMP_BÏnkšgSrû_TIM2OC4
 ((
ušt32_t
)0x000C0000è

	)

268 
	#COMP_BÏnkšgSrû_TIM8OC5
 
COMP_CSR_COMPxBLANKING_1


	)

271 
	#COMP_BÏnkšgSrû_TIM3OC4
 
COMP_CSR_COMPxBLANKING_0


	)

272 
	#COMP_BÏnkšgSrû_TIM15OC1
 ((
ušt32_t
)0x000C0000è

	)

275 
	#COMP_BÏnkšgSrû_TIM15OC2
 
COMP_CSR_COMPxBLANKING_2


	)

277 
	#IS_COMP_BLANKING_SOURCE
(
SOURCE
è(((SOURCEè=ð
COMP_BÏnkšgSrû_NÚe
) || \

278 ((
SOURCE
è=ð
COMP_BÏnkšgSrû_TIM1OC5
) || \

279 ((
SOURCE
è=ð
COMP_BÏnkšgSrû_TIM2OC3
) || \

280 ((
SOURCE
è=ð
COMP_BÏnkšgSrû_TIM3OC3
) || \

281 ((
SOURCE
è=ð
COMP_BÏnkšgSrû_TIM2OC4
) || \

282 ((
SOURCE
è=ð
COMP_BÏnkšgSrû_TIM8OC5
) || \

283 ((
SOURCE
è=ð
COMP_BÏnkšgSrû_TIM3OC4
) || \

284 ((
SOURCE
è=ð
COMP_BÏnkšgSrû_TIM15OC1
) || \

285 ((
SOURCE
è=ð
COMP_BÏnkšgSrû_TIM15OC2
))

	)

293 
	#COMP_OuutPÞ_NÚInv”‹d
 ((
ušt32_t
)0x00000000è

	)

294 
	#COMP_OuutPÞ_Inv”‹d
 
COMP_CSR_COMPxPOL


	)

296 
	#IS_COMP_OUTPUT_POL
(
POL
è(((POLè=ð
COMP_OuutPÞ_NÚInv”‹d
) || \

297 ((
POL
è=ð
COMP_OuutPÞ_Inv”‹d
))

	)

308 
	#COMP_Hy¡”esis_No
 0x00000000

	)

309 
	#COMP_Hy¡”esis_Low
 
COMP_CSR_COMPxHYST_0


	)

310 
	#COMP_Hy¡”esis_Medium
 
COMP_CSR_COMPxHYST_1


	)

311 
	#COMP_Hy¡”esis_High
 
COMP_CSR_COMPxHYST


	)

313 
	#IS_COMP_HYSTERESIS
(
HYSTERESIS
è(((HYSTERESISè=ð
COMP_Hy¡”esis_No
) || \

314 ((
HYSTERESIS
è=ð
COMP_Hy¡”esis_Low
) || \

315 ((
HYSTERESIS
è=ð
COMP_Hy¡”esis_Medium
) || \

316 ((
HYSTERESIS
è=ð
COMP_Hy¡”esis_High
))

	)

326 
	#COMP_Mode_HighS³ed
 0x00000000

	)

327 
	#COMP_Mode_MediumS³ed
 
COMP_CSR_COMPxMODE_0


	)

328 
	#COMP_Mode_LowPow”
 
COMP_CSR_COMPxMODE_1


	)

329 
	#COMP_Mode_UÉ¿LowPow”
 
COMP_CSR_COMPxMODE


	)

331 
	#IS_COMP_MODE
(
MODE
è(((MODEè=ð
COMP_Mode_UÉ¿LowPow”
) || \

332 ((
MODE
è=ð
COMP_Mode_LowPow”
) || \

333 ((
MODE
è=ð
COMP_Mode_MediumS³ed
) || \

334 ((
MODE
è=ð
COMP_Mode_HighS³ed
))

	)

344 
	#COMP_OuutLev–_High
 
COMP_CSR_COMPxOUT


	)

347 
	#COMP_OuutLev–_Low
 ((
ušt32_t
)0x00000000)

	)

356 
	#IS_COMP_WINDOW
(
WINDOW
è(((WINDOWè=ð
COMP_S–eùiÚ_COMP2
) || \

357 ((
WINDOW
è=ð
COMP_S–eùiÚ_COMP4
) || \

358 ((
WINDOW
è=ð
COMP_S–eùiÚ_COMP6
))

	)

371 
COMP_DeIn™
(
ušt32_t
 
COMP_S–eùiÚ
);

374 
COMP_In™
(
ušt32_t
 
COMP_S–eùiÚ
, 
COMP_In™Ty³Def
* 
COMP_In™SŒuù
);

375 
COMP_SŒuùIn™
(
COMP_In™Ty³Def
* 
COMP_In™SŒuù
);

376 
COMP_Cmd
(
ušt32_t
 
COMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
);

377 
COMP_Sw™chCmd
(
ušt32_t
 
COMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
);

378 
ušt32_t
 
COMP_G‘OuutLev–
(ušt32_ˆ
COMP_S–eùiÚ
);

381 
COMP_WšdowCmd
(
ušt32_t
 
COMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
);

384 
COMP_LockCÚfig
(
ušt32_t
 
COMP_S–eùiÚ
);

386 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_crc.h

30 #iâdeà
__STM32F30x_CRC_H


31 
	#__STM32F30x_CRC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

54 
	#CRC_Rev”£IÅutD©a_No
 ((
ušt32_t
)0x00000000è

	)

55 
	#CRC_Rev”£IÅutD©a_8b™s
 
CRC_CR_REV_IN_0


	)

56 
	#CRC_Rev”£IÅutD©a_16b™s
 
CRC_CR_REV_IN_1


	)

57 
	#CRC_Rev”£IÅutD©a_32b™s
 
CRC_CR_REV_IN


	)

59 
	#IS_CRC_REVERSE_INPUT_DATA
(
DATA
è(((DATAè=ð
CRC_Rev”£IÅutD©a_No
) || \

60 ((
DATA
è=ð
CRC_Rev”£IÅutD©a_8b™s
) || \

61 ((
DATA
è=ð
CRC_Rev”£IÅutD©a_16b™s
) || \

62 ((
DATA
è=ð
CRC_Rev”£IÅutD©a_32b™s
))

	)

71 
	#CRC_PÞSize_7
 
CRC_CR_POLSIZE


	)

72 
	#CRC_PÞSize_8
 
CRC_CR_POLSIZE_1


	)

73 
	#CRC_PÞSize_16
 
CRC_CR_POLSIZE_0


	)

74 
	#CRC_PÞSize_32
 ((
ušt32_t
)0x00000000)

	)

76 
	#IS_CRC_POL_SIZE
(
SIZE
è(((SIZEè=ð
CRC_PÞSize_7
) || \

77 ((
SIZE
è=ð
CRC_PÞSize_8
) || \

78 ((
SIZE
è=ð
CRC_PÞSize_16
) || \

79 ((
SIZE
è=ð
CRC_PÞSize_32
))

	)

88 
CRC_DeIn™
();

89 
CRC_Re£tDR
();

90 
CRC_PÞynomŸlSizeS–eù
(
ušt32_t
 
CRC_PÞSize
);

91 
CRC_Rev”£IÅutD©aS–eù
(
ušt32_t
 
CRC_Rev”£IÅutD©a
);

92 
CRC_Rev”£OuutD©aCmd
(
FunùiÚ®S‹
 
NewS‹
);

93 
CRC_S‘In™Regi¡”
(
ušt32_t
 
CRC_In™V®ue
);

94 
CRC_S‘PÞynomŸl
(
ušt32_t
 
CRC_PÞ
);

97 
ušt32_t
 
CRC_C®cCRC
(ušt32_ˆ
CRC_D©a
);

98 
ušt32_t
 
CRC_C®cCRC16b™s
(
ušt16_t
 
CRC_D©a
);

99 
ušt32_t
 
CRC_C®cCRC8b™s
(
ušt8_t
 
CRC_D©a
);

100 
ušt32_t
 
CRC_C®cBlockCRC
(ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

101 
ušt32_t
 
CRC_G‘CRC
();

104 
CRC_S‘IDRegi¡”
(
ušt8_t
 
CRC_IDV®ue
);

105 
ušt8_t
 
CRC_G‘IDRegi¡”
();

107 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_dac.h

30 #iâdeà
__STM32F30x_DAC_H


31 
	#__STM32F30x_DAC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

49 
	#DAC_CR_DMAUDRIE
 ((
ušt32_t
)0x00002000è

	)

57 
ušt32_t
 
DAC_Trigg”
;

60 
ušt32_t
 
DAC_WaveG’”©iÚ
;

64 
ušt32_t
 
DAC_LFSRUnmask_TrŸngËAm¶™ude
;

68 
ušt32_t
 
DAC_OuutBufãr
;

70 }
	tDAC_In™Ty³Def
;

82 
	#DAC_Trigg”_NÚe
 ((
ušt32_t
)0x00000000è

	)

84 
	#DAC_Trigg”_T2_TRGO
 ((
ušt32_t
)0x00000024è

	)

85 
	#DAC_Trigg”_T3_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

86 
	#DAC_Trigg”_T4_TRGO
 ((
ušt32_t
)0x0000002Cè

	)

87 
	#DAC_Trigg”_T6_TRGO
 ((
ušt32_t
)0x00000004è

	)

88 
	#DAC_Trigg”_T7_TRGO
 ((
ušt32_t
)0x00000014è

	)

89 
	#DAC_Trigg”_T8_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

90 
	#DAC_Trigg”_T15_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

91 
	#DAC_Trigg”_Ext_IT9
 ((
ušt32_t
)0x00000034è

	)

92 
	#DAC_Trigg”_Soáw¬e
 ((
ušt32_t
)0x0000003Cè

	)

94 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
DAC_Trigg”_NÚe
) || \

95 ((
TRIGGER
è=ð
DAC_Trigg”_T2_TRGO
) || \

96 ((
TRIGGER
è=ð
DAC_Trigg”_T3_TRGO
) || \

97 ((
TRIGGER
è=ð
DAC_Trigg”_T4_TRGO
) || \

98 ((
TRIGGER
è=ð
DAC_Trigg”_T6_TRGO
) || \

99 ((
TRIGGER
è=ð
DAC_Trigg”_T7_TRGO
) || \

100 ((
TRIGGER
è=ð
DAC_Trigg”_T8_TRGO
) || \

101 ((
TRIGGER
è=ð
DAC_Trigg”_T15_TRGO
) || \

102 ((
TRIGGER
è=ð
DAC_Trigg”_Ext_IT9
) || \

103 ((
TRIGGER
è=ð
DAC_Trigg”_Soáw¬e
))

	)

113 
	#DAC_WaveG’”©iÚ_NÚe
 ((
ušt32_t
)0x00000000)

	)

114 
	#DAC_WaveG’”©iÚ_Noi£
 ((
ušt32_t
)0x00000040)

	)

115 
	#DAC_WaveG’”©iÚ_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

116 
	#IS_DAC_GENERATE_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WaveG’”©iÚ_NÚe
) || \

117 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_Noi£
) || \

118 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_TrŸngË
))

	)

127 
	#DAC_LFSRUnmask_B™0
 ((
ušt32_t
)0x00000000è

	)

128 
	#DAC_LFSRUnmask_B™s1_0
 ((
ušt32_t
)0x00000100è

	)

129 
	#DAC_LFSRUnmask_B™s2_0
 ((
ušt32_t
)0x00000200è

	)

130 
	#DAC_LFSRUnmask_B™s3_0
 ((
ušt32_t
)0x00000300è

	)

131 
	#DAC_LFSRUnmask_B™s4_0
 ((
ušt32_t
)0x00000400è

	)

132 
	#DAC_LFSRUnmask_B™s5_0
 ((
ušt32_t
)0x00000500è

	)

133 
	#DAC_LFSRUnmask_B™s6_0
 ((
ušt32_t
)0x00000600è

	)

134 
	#DAC_LFSRUnmask_B™s7_0
 ((
ušt32_t
)0x00000700è

	)

135 
	#DAC_LFSRUnmask_B™s8_0
 ((
ušt32_t
)0x00000800è

	)

136 
	#DAC_LFSRUnmask_B™s9_0
 ((
ušt32_t
)0x00000900è

	)

137 
	#DAC_LFSRUnmask_B™s10_0
 ((
ušt32_t
)0x00000A00è

	)

138 
	#DAC_LFSRUnmask_B™s11_0
 ((
ušt32_t
)0x00000B00è

	)

139 
	#DAC_TrŸngËAm¶™ude_1
 ((
ušt32_t
)0x00000000è

	)

140 
	#DAC_TrŸngËAm¶™ude_3
 ((
ušt32_t
)0x00000100è

	)

141 
	#DAC_TrŸngËAm¶™ude_7
 ((
ušt32_t
)0x00000200è

	)

142 
	#DAC_TrŸngËAm¶™ude_15
 ((
ušt32_t
)0x00000300è

	)

143 
	#DAC_TrŸngËAm¶™ude_31
 ((
ušt32_t
)0x00000400è

	)

144 
	#DAC_TrŸngËAm¶™ude_63
 ((
ušt32_t
)0x00000500è

	)

145 
	#DAC_TrŸngËAm¶™ude_127
 ((
ušt32_t
)0x00000600è

	)

146 
	#DAC_TrŸngËAm¶™ude_255
 ((
ušt32_t
)0x00000700è

	)

147 
	#DAC_TrŸngËAm¶™ude_511
 ((
ušt32_t
)0x00000800è

	)

148 
	#DAC_TrŸngËAm¶™ude_1023
 ((
ušt32_t
)0x00000900è

	)

149 
	#DAC_TrŸngËAm¶™ude_2047
 ((
ušt32_t
)0x00000A00è

	)

150 
	#DAC_TrŸngËAm¶™ude_4095
 ((
ušt32_t
)0x00000B00è

	)

152 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ð
DAC_LFSRUnmask_B™0
) || \

153 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s1_0
) || \

154 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s2_0
) || \

155 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s3_0
) || \

156 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s4_0
) || \

157 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s5_0
) || \

158 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s6_0
) || \

159 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s7_0
) || \

160 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s8_0
) || \

161 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s9_0
) || \

162 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s10_0
) || \

163 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s11_0
) || \

164 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1
) || \

165 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_3
) || \

166 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_7
) || \

167 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_15
) || \

168 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_31
) || \

169 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_63
) || \

170 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_127
) || \

171 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_255
) || \

172 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_511
) || \

173 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1023
) || \

174 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_2047
) || \

175 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_4095
))

	)

184 
	#DAC_OuutBufãr_EÇbË
 ((
ušt32_t
)0x00000000)

	)

185 
	#DAC_OuutBufãr_Di§bË
 ((
ušt32_t
)0x00000002)

	)

186 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ð
DAC_OuutBufãr_EÇbË
) || \

187 ((
STATE
è=ð
DAC_OuutBufãr_Di§bË
))

	)

196 
	#DAC_ChªÃl_1
 ((
ušt32_t
)0x00000000)

	)

197 
	#DAC_ChªÃl_2
 ((
ušt32_t
)0x00000010)

	)

198 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DAC_ChªÃl_1
) || \

199 ((
CHANNEL
è=ð
DAC_ChªÃl_2
))

	)

208 
	#DAC_Align_12b_R
 ((
ušt32_t
)0x00000000)

	)

209 
	#DAC_Align_12b_L
 ((
ušt32_t
)0x00000004)

	)

210 
	#DAC_Align_8b_R
 ((
ušt32_t
)0x00000008)

	)

211 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ð
DAC_Align_12b_R
) || \

212 ((
ALIGN
è=ð
DAC_Align_12b_L
) || \

213 ((
ALIGN
è=ð
DAC_Align_8b_R
))

	)

222 
	#DAC_Wave_Noi£
 ((
ušt32_t
)0x00000040)

	)

223 
	#DAC_Wave_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

224 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_Wave_Noi£
) || \

225 ((
WAVE
è=ð
DAC_Wave_TrŸngË
))

	)

234 
	#IS_DAC_DATA
(
DATA
è((DATAè<ð0xFFF0)

	)

242 
	#DAC_IT_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

243 
	#IS_DAC_IT
(
IT
è(((ITè=ð
DAC_IT_DMAUDR
))

	)

253 
	#DAC_FLAG_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

254 
	#IS_DAC_FLAG
(
FLAG
è(((FLAGè=ð
DAC_FLAG_DMAUDR
))

	)

268 
DAC_DeIn™
();

271 
DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

272 
DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

273 
DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

274 
DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

275 
DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

276 
DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
);

277 
DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

278 
DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

279 
DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
);

280 
ušt16_t
 
DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
);

283 
DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

286 
DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

287 
FÏgStus
 
DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

288 
DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

289 
ITStus
 
DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

290 
DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

292 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_dbgmcu.h

29 #iâdeà
__STM32F30x_DBGMCU_H


30 
	#__STM32F30x_DBGMCU_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"¡m32f30x.h
"

53 
	#DBGMCU_SLEEP
 ((
ušt32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ušt32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ušt32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFF8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

62 
	#DBGMCU_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

63 
	#DBGMCU_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

64 
	#DBGMCU_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

65 
	#DBGMCU_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

66 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

67 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

68 
	#DBGMCU_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

70 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
è((((PERIPHè& 0xFD9FE3C8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

72 
	#DBGMCU_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

73 
	#DBGMCU_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

74 
	#DBGMCU_TIM15_STOP
 ((
ušt32_t
)0x00000004)

	)

75 
	#DBGMCU_TIM16_STOP
 ((
ušt32_t
)0x00000008)

	)

76 
	#DBGMCU_TIM17_STOP
 ((
ušt32_t
)0x00000010)

	)

77 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFE0è=ð0x00è&& ((PERIPHè!ð0x00))

	)

86 
ušt32_t
 
DBGMCU_G‘REVID
();

87 
ušt32_t
 
DBGMCU_G‘DEVID
();

90 
DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

91 
DBGMCU_APB1P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

92 
DBGMCU_APB2P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

94 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_dma.h

30 #iâdeà
__STM32F30X_DMA_H


31 
	#__STM32F30X_DMA_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

55 
ušt32_t
 
DMA_P”h”®Ba£Addr
;

57 
ušt32_t
 
DMA_MemÜyBa£Addr
;

59 
ušt32_t
 
DMA_DIR
;

62 
ušt16_t
 
DMA_BufãrSize
;

66 
ušt32_t
 
DMA_P”h”®Inc
;

69 
ušt32_t
 
DMA_MemÜyInc
;

72 
ušt32_t
 
DMA_P”h”®D©aSize
;

75 
ušt32_t
 
DMA_MemÜyD©aSize
;

78 
ušt32_t
 
DMA_Mode
;

83 
ušt32_t
 
DMA_PriÜ™y
;

86 
ušt32_t
 
DMA_M2M
;

88 }
	tDMA_In™Ty³Def
;

96 
	#IS_DMA_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
DMA1_ChªÃl1
) || \

97 ((
PERIPH
è=ð
DMA1_ChªÃl2
) || \

98 ((
PERIPH
è=ð
DMA1_ChªÃl3
) || \

99 ((
PERIPH
è=ð
DMA1_ChªÃl4
) || \

100 ((
PERIPH
è=ð
DMA1_ChªÃl5
) || \

101 ((
PERIPH
è=ð
DMA1_ChªÃl6
) || \

102 ((
PERIPH
è=ð
DMA1_ChªÃl7
) || \

103 ((
PERIPH
è=ð
DMA2_ChªÃl1
) || \

104 ((
PERIPH
è=ð
DMA2_ChªÃl2
) || \

105 ((
PERIPH
è=ð
DMA2_ChªÃl3
) || \

106 ((
PERIPH
è=ð
DMA2_ChªÃl4
) || \

107 ((
PERIPH
è=ð
DMA2_ChªÃl5
))

	)

113 
	#DMA_DIR_P”h”®SRC
 ((
ušt32_t
)0x00000000)

	)

114 
	#DMA_DIR_P”h”®DST
 
DMA_CCR_DIR


	)

116 
	#IS_DMA_DIR
(
DIR
è(((DIRè=ð
DMA_DIR_P”h”®SRC
) || \

117 ((
DIR
è=ð
DMA_DIR_P”h”®DST
))

	)

127 
	#DMA_P”h”®Inc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

128 
	#DMA_P”h”®Inc_EÇbË
 
DMA_CCR_PINC


	)

130 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_P”h”®Inc_Di§bË
) || \

131 ((
STATE
è=ð
DMA_P”h”®Inc_EÇbË
))

	)

140 
	#DMA_MemÜyInc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

141 
	#DMA_MemÜyInc_EÇbË
 
DMA_CCR_MINC


	)

143 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MemÜyInc_Di§bË
) || \

144 ((
STATE
è=ð
DMA_MemÜyInc_EÇbË
))

	)

153 
	#DMA_P”h”®D©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

154 
	#DMA_P”h”®D©aSize_H®fWÜd
 
DMA_CCR_PSIZE_0


	)

155 
	#DMA_P”h”®D©aSize_WÜd
 
DMA_CCR_PSIZE_1


	)

157 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_P”h”®D©aSize_By‹
) || \

158 ((
SIZE
è=ð
DMA_P”h”®D©aSize_H®fWÜd
) || \

159 ((
SIZE
è=ð
DMA_P”h”®D©aSize_WÜd
))

	)

168 
	#DMA_MemÜyD©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

169 
	#DMA_MemÜyD©aSize_H®fWÜd
 
DMA_CCR_MSIZE_0


	)

170 
	#DMA_MemÜyD©aSize_WÜd
 
DMA_CCR_MSIZE_1


	)

172 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MemÜyD©aSize_By‹
) || \

173 ((
SIZE
è=ð
DMA_MemÜyD©aSize_H®fWÜd
) || \

174 ((
SIZE
è=ð
DMA_MemÜyD©aSize_WÜd
))

	)

183 
	#DMA_Mode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

184 
	#DMA_Mode_CœcuÏr
 
DMA_CCR_CIRC


	)

186 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_Mode_NÜm®
è|| ((MODEè=ð
DMA_Mode_CœcuÏr
))

	)

195 
	#DMA_PriÜ™y_V”yHigh
 
DMA_CCR_PL


	)

196 
	#DMA_PriÜ™y_High
 
DMA_CCR_PL_1


	)

197 
	#DMA_PriÜ™y_Medium
 
DMA_CCR_PL_0


	)

198 
	#DMA_PriÜ™y_Low
 ((
ušt32_t
)0x00000000)

	)

200 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PriÜ™y_V”yHigh
) || \

201 ((
PRIORITY
è=ð
DMA_PriÜ™y_High
) || \

202 ((
PRIORITY
è=ð
DMA_PriÜ™y_Medium
) || \

203 ((
PRIORITY
è=ð
DMA_PriÜ™y_Low
))

	)

212 
	#DMA_M2M_Di§bË
 ((
ušt32_t
)0x00000000)

	)

213 
	#DMA_M2M_EÇbË
 
DMA_CCR_MEM2MEM


	)

215 
	#IS_DMA_M2M_STATE
(
STATE
è(((STATEè=ð
DMA_M2M_Di§bË
è|| ((STATEè=ð
DMA_M2M_EÇbË
))

	)

225 
	#DMA_IT_TC
 ((
ušt32_t
)0x00000002)

	)

226 
	#DMA_IT_HT
 ((
ušt32_t
)0x00000004)

	)

227 
	#DMA_IT_TE
 ((
ušt32_t
)0x00000008)

	)

228 
	#IS_DMA_CONFIG_IT
(
IT
è((((ITè& 0xFFFFFFF1è=ð0x00è&& ((ITè!ð0x00))

	)

230 
	#DMA1_IT_GL1
 ((
ušt32_t
)0x00000001)

	)

231 
	#DMA1_IT_TC1
 ((
ušt32_t
)0x00000002)

	)

232 
	#DMA1_IT_HT1
 ((
ušt32_t
)0x00000004)

	)

233 
	#DMA1_IT_TE1
 ((
ušt32_t
)0x00000008)

	)

234 
	#DMA1_IT_GL2
 ((
ušt32_t
)0x00000010)

	)

235 
	#DMA1_IT_TC2
 ((
ušt32_t
)0x00000020)

	)

236 
	#DMA1_IT_HT2
 ((
ušt32_t
)0x00000040)

	)

237 
	#DMA1_IT_TE2
 ((
ušt32_t
)0x00000080)

	)

238 
	#DMA1_IT_GL3
 ((
ušt32_t
)0x00000100)

	)

239 
	#DMA1_IT_TC3
 ((
ušt32_t
)0x00000200)

	)

240 
	#DMA1_IT_HT3
 ((
ušt32_t
)0x00000400)

	)

241 
	#DMA1_IT_TE3
 ((
ušt32_t
)0x00000800)

	)

242 
	#DMA1_IT_GL4
 ((
ušt32_t
)0x00001000)

	)

243 
	#DMA1_IT_TC4
 ((
ušt32_t
)0x00002000)

	)

244 
	#DMA1_IT_HT4
 ((
ušt32_t
)0x00004000)

	)

245 
	#DMA1_IT_TE4
 ((
ušt32_t
)0x00008000)

	)

246 
	#DMA1_IT_GL5
 ((
ušt32_t
)0x00010000)

	)

247 
	#DMA1_IT_TC5
 ((
ušt32_t
)0x00020000)

	)

248 
	#DMA1_IT_HT5
 ((
ušt32_t
)0x00040000)

	)

249 
	#DMA1_IT_TE5
 ((
ušt32_t
)0x00080000)

	)

250 
	#DMA1_IT_GL6
 ((
ušt32_t
)0x00100000)

	)

251 
	#DMA1_IT_TC6
 ((
ušt32_t
)0x00200000)

	)

252 
	#DMA1_IT_HT6
 ((
ušt32_t
)0x00400000)

	)

253 
	#DMA1_IT_TE6
 ((
ušt32_t
)0x00800000)

	)

254 
	#DMA1_IT_GL7
 ((
ušt32_t
)0x01000000)

	)

255 
	#DMA1_IT_TC7
 ((
ušt32_t
)0x02000000)

	)

256 
	#DMA1_IT_HT7
 ((
ušt32_t
)0x04000000)

	)

257 
	#DMA1_IT_TE7
 ((
ušt32_t
)0x08000000)

	)

259 
	#DMA2_IT_GL1
 ((
ušt32_t
)0x10000001)

	)

260 
	#DMA2_IT_TC1
 ((
ušt32_t
)0x10000002)

	)

261 
	#DMA2_IT_HT1
 ((
ušt32_t
)0x10000004)

	)

262 
	#DMA2_IT_TE1
 ((
ušt32_t
)0x10000008)

	)

263 
	#DMA2_IT_GL2
 ((
ušt32_t
)0x10000010)

	)

264 
	#DMA2_IT_TC2
 ((
ušt32_t
)0x10000020)

	)

265 
	#DMA2_IT_HT2
 ((
ušt32_t
)0x10000040)

	)

266 
	#DMA2_IT_TE2
 ((
ušt32_t
)0x10000080)

	)

267 
	#DMA2_IT_GL3
 ((
ušt32_t
)0x10000100)

	)

268 
	#DMA2_IT_TC3
 ((
ušt32_t
)0x10000200)

	)

269 
	#DMA2_IT_HT3
 ((
ušt32_t
)0x10000400)

	)

270 
	#DMA2_IT_TE3
 ((
ušt32_t
)0x10000800)

	)

271 
	#DMA2_IT_GL4
 ((
ušt32_t
)0x10001000)

	)

272 
	#DMA2_IT_TC4
 ((
ušt32_t
)0x10002000)

	)

273 
	#DMA2_IT_HT4
 ((
ušt32_t
)0x10004000)

	)

274 
	#DMA2_IT_TE4
 ((
ušt32_t
)0x10008000)

	)

275 
	#DMA2_IT_GL5
 ((
ušt32_t
)0x10010000)

	)

276 
	#DMA2_IT_TC5
 ((
ušt32_t
)0x10020000)

	)

277 
	#DMA2_IT_HT5
 ((
ušt32_t
)0x10040000)

	)

278 
	#DMA2_IT_TE5
 ((
ušt32_t
)0x10080000)

	)

280 
	#IS_DMA_CLEAR_IT
(
IT
è(((((ITè& 0xF0000000è=ð0x00è|| (((ITè& 0xEFF00000è=ð0x00)è&& ((ITè!ð0x00))

	)

282 
	#IS_DMA_GET_IT
(
IT
è(((ITè=ð
DMA1_IT_GL1
è|| ((ITè=ð
DMA1_IT_TC1
) || \

283 ((
IT
è=ð
DMA1_IT_HT1
è|| ((ITè=ð
DMA1_IT_TE1
) || \

284 ((
IT
è=ð
DMA1_IT_GL2
è|| ((ITè=ð
DMA1_IT_TC2
) || \

285 ((
IT
è=ð
DMA1_IT_HT2
è|| ((ITè=ð
DMA1_IT_TE2
) || \

286 ((
IT
è=ð
DMA1_IT_GL3
è|| ((ITè=ð
DMA1_IT_TC3
) || \

287 ((
IT
è=ð
DMA1_IT_HT3
è|| ((ITè=ð
DMA1_IT_TE3
) || \

288 ((
IT
è=ð
DMA1_IT_GL4
è|| ((ITè=ð
DMA1_IT_TC4
) || \

289 ((
IT
è=ð
DMA1_IT_HT4
è|| ((ITè=ð
DMA1_IT_TE4
) || \

290 ((
IT
è=ð
DMA1_IT_GL5
è|| ((ITè=ð
DMA1_IT_TC5
) || \

291 ((
IT
è=ð
DMA1_IT_HT5
è|| ((ITè=ð
DMA1_IT_TE5
) || \

292 ((
IT
è=ð
DMA1_IT_GL6
è|| ((ITè=ð
DMA1_IT_TC6
) || \

293 ((
IT
è=ð
DMA1_IT_HT6
è|| ((ITè=ð
DMA1_IT_TE6
) || \

294 ((
IT
è=ð
DMA1_IT_GL7
è|| ((ITè=ð
DMA1_IT_TC7
) || \

295 ((
IT
è=ð
DMA1_IT_HT7
è|| ((ITè=ð
DMA1_IT_TE7
) || \

296 ((
IT
è=ð
DMA2_IT_GL1
è|| ((ITè=ð
DMA2_IT_TC1
) || \

297 ((
IT
è=ð
DMA2_IT_HT1
è|| ((ITè=ð
DMA2_IT_TE1
) || \

298 ((
IT
è=ð
DMA2_IT_GL2
è|| ((ITè=ð
DMA2_IT_TC2
) || \

299 ((
IT
è=ð
DMA2_IT_HT2
è|| ((ITè=ð
DMA2_IT_TE2
) || \

300 ((
IT
è=ð
DMA2_IT_GL3
è|| ((ITè=ð
DMA2_IT_TC3
) || \

301 ((
IT
è=ð
DMA2_IT_HT3
è|| ((ITè=ð
DMA2_IT_TE3
) || \

302 ((
IT
è=ð
DMA2_IT_GL4
è|| ((ITè=ð
DMA2_IT_TC4
) || \

303 ((
IT
è=ð
DMA2_IT_HT4
è|| ((ITè=ð
DMA2_IT_TE4
) || \

304 ((
IT
è=ð
DMA2_IT_GL5
è|| ((ITè=ð
DMA2_IT_TC5
) || \

305 ((
IT
è=ð
DMA2_IT_HT5
è|| ((ITè=ð
DMA2_IT_TE5
))

	)

315 
	#DMA1_FLAG_GL1
 ((
ušt32_t
)0x00000001)

	)

316 
	#DMA1_FLAG_TC1
 ((
ušt32_t
)0x00000002)

	)

317 
	#DMA1_FLAG_HT1
 ((
ušt32_t
)0x00000004)

	)

318 
	#DMA1_FLAG_TE1
 ((
ušt32_t
)0x00000008)

	)

319 
	#DMA1_FLAG_GL2
 ((
ušt32_t
)0x00000010)

	)

320 
	#DMA1_FLAG_TC2
 ((
ušt32_t
)0x00000020)

	)

321 
	#DMA1_FLAG_HT2
 ((
ušt32_t
)0x00000040)

	)

322 
	#DMA1_FLAG_TE2
 ((
ušt32_t
)0x00000080)

	)

323 
	#DMA1_FLAG_GL3
 ((
ušt32_t
)0x00000100)

	)

324 
	#DMA1_FLAG_TC3
 ((
ušt32_t
)0x00000200)

	)

325 
	#DMA1_FLAG_HT3
 ((
ušt32_t
)0x00000400)

	)

326 
	#DMA1_FLAG_TE3
 ((
ušt32_t
)0x00000800)

	)

327 
	#DMA1_FLAG_GL4
 ((
ušt32_t
)0x00001000)

	)

328 
	#DMA1_FLAG_TC4
 ((
ušt32_t
)0x00002000)

	)

329 
	#DMA1_FLAG_HT4
 ((
ušt32_t
)0x00004000)

	)

330 
	#DMA1_FLAG_TE4
 ((
ušt32_t
)0x00008000)

	)

331 
	#DMA1_FLAG_GL5
 ((
ušt32_t
)0x00010000)

	)

332 
	#DMA1_FLAG_TC5
 ((
ušt32_t
)0x00020000)

	)

333 
	#DMA1_FLAG_HT5
 ((
ušt32_t
)0x00040000)

	)

334 
	#DMA1_FLAG_TE5
 ((
ušt32_t
)0x00080000)

	)

335 
	#DMA1_FLAG_GL6
 ((
ušt32_t
)0x00100000)

	)

336 
	#DMA1_FLAG_TC6
 ((
ušt32_t
)0x00200000)

	)

337 
	#DMA1_FLAG_HT6
 ((
ušt32_t
)0x00400000)

	)

338 
	#DMA1_FLAG_TE6
 ((
ušt32_t
)0x00800000)

	)

339 
	#DMA1_FLAG_GL7
 ((
ušt32_t
)0x01000000)

	)

340 
	#DMA1_FLAG_TC7
 ((
ušt32_t
)0x02000000)

	)

341 
	#DMA1_FLAG_HT7
 ((
ušt32_t
)0x04000000)

	)

342 
	#DMA1_FLAG_TE7
 ((
ušt32_t
)0x08000000)

	)

344 
	#DMA2_FLAG_GL1
 ((
ušt32_t
)0x10000001)

	)

345 
	#DMA2_FLAG_TC1
 ((
ušt32_t
)0x10000002)

	)

346 
	#DMA2_FLAG_HT1
 ((
ušt32_t
)0x10000004)

	)

347 
	#DMA2_FLAG_TE1
 ((
ušt32_t
)0x10000008)

	)

348 
	#DMA2_FLAG_GL2
 ((
ušt32_t
)0x10000010)

	)

349 
	#DMA2_FLAG_TC2
 ((
ušt32_t
)0x10000020)

	)

350 
	#DMA2_FLAG_HT2
 ((
ušt32_t
)0x10000040)

	)

351 
	#DMA2_FLAG_TE2
 ((
ušt32_t
)0x10000080)

	)

352 
	#DMA2_FLAG_GL3
 ((
ušt32_t
)0x10000100)

	)

353 
	#DMA2_FLAG_TC3
 ((
ušt32_t
)0x10000200)

	)

354 
	#DMA2_FLAG_HT3
 ((
ušt32_t
)0x10000400)

	)

355 
	#DMA2_FLAG_TE3
 ((
ušt32_t
)0x10000800)

	)

356 
	#DMA2_FLAG_GL4
 ((
ušt32_t
)0x10001000)

	)

357 
	#DMA2_FLAG_TC4
 ((
ušt32_t
)0x10002000)

	)

358 
	#DMA2_FLAG_HT4
 ((
ušt32_t
)0x10004000)

	)

359 
	#DMA2_FLAG_TE4
 ((
ušt32_t
)0x10008000)

	)

360 
	#DMA2_FLAG_GL5
 ((
ušt32_t
)0x10010000)

	)

361 
	#DMA2_FLAG_TC5
 ((
ušt32_t
)0x10020000)

	)

362 
	#DMA2_FLAG_HT5
 ((
ušt32_t
)0x10040000)

	)

363 
	#DMA2_FLAG_TE5
 ((
ušt32_t
)0x10080000)

	)

365 
	#IS_DMA_CLEAR_FLAG
(
FLAG
è(((((FLAGè& 0xF0000000è=ð0x00è|| (((FLAGè& 0xEFF00000è=ð0x00)è&& ((FLAGè!ð0x00))

	)

367 
	#IS_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ð
DMA1_FLAG_GL1
è|| ((FLAGè=ð
DMA1_FLAG_TC1
) || \

368 ((
FLAG
è=ð
DMA1_FLAG_HT1
è|| ((FLAGè=ð
DMA1_FLAG_TE1
) || \

369 ((
FLAG
è=ð
DMA1_FLAG_GL2
è|| ((FLAGè=ð
DMA1_FLAG_TC2
) || \

370 ((
FLAG
è=ð
DMA1_FLAG_HT2
è|| ((FLAGè=ð
DMA1_FLAG_TE2
) || \

371 ((
FLAG
è=ð
DMA1_FLAG_GL3
è|| ((FLAGè=ð
DMA1_FLAG_TC3
) || \

372 ((
FLAG
è=ð
DMA1_FLAG_HT3
è|| ((FLAGè=ð
DMA1_FLAG_TE3
) || \

373 ((
FLAG
è=ð
DMA1_FLAG_GL4
è|| ((FLAGè=ð
DMA1_FLAG_TC4
) || \

374 ((
FLAG
è=ð
DMA1_FLAG_HT4
è|| ((FLAGè=ð
DMA1_FLAG_TE4
) || \

375 ((
FLAG
è=ð
DMA1_FLAG_GL5
è|| ((FLAGè=ð
DMA1_FLAG_TC5
) || \

376 ((
FLAG
è=ð
DMA1_FLAG_HT5
è|| ((FLAGè=ð
DMA1_FLAG_TE5
) || \

377 ((
FLAG
è=ð
DMA1_FLAG_GL6
è|| ((FLAGè=ð
DMA1_FLAG_TC6
) || \

378 ((
FLAG
è=ð
DMA1_FLAG_HT6
è|| ((FLAGè=ð
DMA1_FLAG_TE6
) || \

379 ((
FLAG
è=ð
DMA1_FLAG_GL7
è|| ((FLAGè=ð
DMA1_FLAG_TC7
) || \

380 ((
FLAG
è=ð
DMA1_FLAG_HT7
è|| ((FLAGè=ð
DMA1_FLAG_TE7
) || \

381 ((
FLAG
è=ð
DMA2_FLAG_GL1
è|| ((FLAGè=ð
DMA2_FLAG_TC1
) || \

382 ((
FLAG
è=ð
DMA2_FLAG_HT1
è|| ((FLAGè=ð
DMA2_FLAG_TE1
) || \

383 ((
FLAG
è=ð
DMA2_FLAG_GL2
è|| ((FLAGè=ð
DMA2_FLAG_TC2
) || \

384 ((
FLAG
è=ð
DMA2_FLAG_HT2
è|| ((FLAGè=ð
DMA2_FLAG_TE2
) || \

385 ((
FLAG
è=ð
DMA2_FLAG_GL3
è|| ((FLAGè=ð
DMA2_FLAG_TC3
) || \

386 ((
FLAG
è=ð
DMA2_FLAG_HT3
è|| ((FLAGè=ð
DMA2_FLAG_TE3
) || \

387 ((
FLAG
è=ð
DMA2_FLAG_GL4
è|| ((FLAGè=ð
DMA2_FLAG_TC4
) || \

388 ((
FLAG
è=ð
DMA2_FLAG_HT4
è|| ((FLAGè=ð
DMA2_FLAG_TE4
) || \

389 ((
FLAG
è=ð
DMA2_FLAG_GL5
è|| ((FLAGè=ð
DMA2_FLAG_TC5
) || \

390 ((
FLAG
è=ð
DMA2_FLAG_HT5
è|| ((FLAGè=ð
DMA2_FLAG_TE5
))

	)

404 
DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

407 
DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

408 
DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

409 
DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
);

412 
DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
);

413 
ušt16_t
 
DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

416 
DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
);

417 
FÏgStus
 
DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
);

418 
DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
);

419 
ITStus
 
DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
);

420 
DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
);

422 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_exti.h

30 #iâdeà
__STM32F30x_EXTI_H


31 
	#__STM32F30x_EXTI_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

56 
EXTI_Mode_IÁ”ru±
 = 0x00,

57 
EXTI_Mode_Ev’t
 = 0x04

58 }
	tEXTIMode_Ty³Def
;

60 
	#IS_EXTI_MODE
(
MODE
è(((MODEè=ð
EXTI_Mode_IÁ”ru±
è|| ((MODEè=ð
EXTI_Mode_Ev’t
))

	)

68 
EXTI_Trigg”_Risšg
 = 0x08,

69 
EXTI_Trigg”_F®lšg
 = 0x0C,

70 
EXTI_Trigg”_Risšg_F®lšg
 = 0x10

71 }
	tEXTITrigg”_Ty³Def
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
EXTI_Trigg”_Risšg
) || \

74 ((
TRIGGER
è=ð
EXTI_Trigg”_F®lšg
) || \

75 ((
TRIGGER
è=ð
EXTI_Trigg”_Risšg_F®lšg
))

	)

82 
ušt32_t
 
EXTI_Lše
;

85 
EXTIMode_Ty³Def
 
EXTI_Mode
;

88 
EXTITrigg”_Ty³Def
 
EXTI_Trigg”
;

91 
FunùiÚ®S‹
 
EXTI_LšeCmd
;

93 }
	tEXTI_In™Ty³Def
;

104 
	#EXTI_Lše0
 ((
ušt32_t
)0x00è

	)

105 
	#EXTI_Lše1
 ((
ušt32_t
)0x01è

	)

106 
	#EXTI_Lše2
 ((
ušt32_t
)0x02è

	)

107 
	#EXTI_Lše3
 ((
ušt32_t
)0x03è

	)

108 
	#EXTI_Lše4
 ((
ušt32_t
)0x04è

	)

109 
	#EXTI_Lše5
 ((
ušt32_t
)0x05è

	)

110 
	#EXTI_Lše6
 ((
ušt32_t
)0x06è

	)

111 
	#EXTI_Lše7
 ((
ušt32_t
)0x07è

	)

112 
	#EXTI_Lše8
 ((
ušt32_t
)0x08è

	)

113 
	#EXTI_Lše9
 ((
ušt32_t
)0x09è

	)

114 
	#EXTI_Lše10
 ((
ušt32_t
)0x0Aè

	)

115 
	#EXTI_Lše11
 ((
ušt32_t
)0x0Bè

	)

116 
	#EXTI_Lše12
 ((
ušt32_t
)0x0Cè

	)

117 
	#EXTI_Lše13
 ((
ušt32_t
)0x0Dè

	)

118 
	#EXTI_Lše14
 ((
ušt32_t
)0x0Eè

	)

119 
	#EXTI_Lše15
 ((
ušt32_t
)0x0Fè

	)

120 
	#EXTI_Lše16
 ((
ušt32_t
)0x10è

	)

122 
	#EXTI_Lše17
 ((
ušt32_t
)0x11è

	)

125 
	#EXTI_Lše18
 ((
ušt32_t
)0x12è

	)

128 
	#EXTI_Lše19
 ((
ušt32_t
)0x13è

	)

131 
	#EXTI_Lše20
 ((
ušt32_t
)0x14è

	)

134 
	#EXTI_Lše21
 ((
ušt32_t
)0x15è

	)

137 
	#EXTI_Lše22
 ((
ušt32_t
)0x16è

	)

140 
	#EXTI_Lše23
 ((
ušt32_t
)0x17è

	)

143 
	#EXTI_Lše24
 ((
ušt32_t
)0x18è

	)

146 
	#EXTI_Lše25
 ((
ušt32_t
)0x19è

	)

149 
	#EXTI_Lše26
 ((
ušt32_t
)0x1Aè

	)

152 
	#EXTI_Lše27
 ((
ušt32_t
)0x1Bè

	)

154 
	#EXTI_Lše28
 ((
ušt32_t
)0x1Cè

	)

157 
	#EXTI_Lše29
 ((
ušt32_t
)0x1Dè

	)

160 
	#EXTI_Lše30
 ((
ušt32_t
)0x1Eè

	)

163 
	#EXTI_Lše31
 ((
ušt32_t
)0x1Fè

	)

166 
	#EXTI_Lše32
 ((
ušt32_t
)0x20è

	)

169 
	#EXTI_Lše33
 ((
ušt32_t
)0x21è

	)

172 
	#EXTI_Lše34
 ((
ušt32_t
)0x22è

	)

175 
	#EXTI_Lše35
 ((
ušt32_t
)0x23è

	)

179 
	#IS_EXTI_LINE_ALL
(
LINE
è((LINEè<ð0x23)

	)

180 
	#IS_EXTI_LINE_EXT
(
LINE
è(((LINEè<ð0x16è|| (((LINEè=ð
EXTI_Lše29
è|| ((LINEè=ð
EXTI_Lše30
) || \

181 ((
LINE
è=ð
EXTI_Lše31
è|| ((LINEè=ð
EXTI_Lše32
è|| ((LINEè=ð
EXTI_Lše33
)))

	)

183 
	#IS_GET_EXTI_LINE
(
LINE
è(((LINEè=ð
EXTI_Lše0
è|| ((LINEè=ð
EXTI_Lše1
) || \

184 ((
LINE
è=ð
EXTI_Lše2
è|| ((LINEè=ð
EXTI_Lše3
) || \

185 ((
LINE
è=ð
EXTI_Lše4
è|| ((LINEè=ð
EXTI_Lše5
) || \

186 ((
LINE
è=ð
EXTI_Lše6
è|| ((LINEè=ð
EXTI_Lše7
) || \

187 ((
LINE
è=ð
EXTI_Lše8
è|| ((LINEè=ð
EXTI_Lše9
) || \

188 ((
LINE
è=ð
EXTI_Lše10
è|| ((LINEè=ð
EXTI_Lše11
) || \

189 ((
LINE
è=ð
EXTI_Lše12
è|| ((LINEè=ð
EXTI_Lše13
) || \

190 ((
LINE
è=ð
EXTI_Lše14
è|| ((LINEè=ð
EXTI_Lše15
) || \

191 ((
LINE
è=ð
EXTI_Lše16
è|| ((LINEè=ð
EXTI_Lše17
) || \

192 ((
LINE
è=ð
EXTI_Lše18
è|| ((LINEè=ð
EXTI_Lše19
) || \

193 ((
LINE
è=ð
EXTI_Lše20
è|| ((LINEè=ð
EXTI_Lše21
) || \

194 ((
LINE
è=ð
EXTI_Lše22
è|| ((LINEè=ð
EXTI_Lše29
) || \

195 ((
LINE
è=ð
EXTI_Lše30
è|| ((LINEè=ð
EXTI_Lše31
) || \

196 ((
LINE
è=ð
EXTI_Lše32
è|| ((LINEè=ð
EXTI_Lše33
))

	)

208 
EXTI_DeIn™
();

211 
EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

212 
EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

213 
EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
);

216 
FÏgStus
 
EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
);

217 
EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
);

218 
ITStus
 
EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
);

219 
EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
);

221 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_flash.h

30 #iâdeà
__STM32F30x_FLASH_H


31 
	#__STM32F30x_FLASH_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_WRP
,

56 
FLASH_ERROR_PROGRAM
,

57 
FLASH_COMPLETE
,

58 
FLASH_TIMEOUT


59 }
	tFLASH_Stus
;

70 
	#FLASH_L©’cy_0
 ((
ušt8_t
)0x0000è

	)

71 
	#FLASH_L©’cy_1
 
FLASH_ACR_LATENCY_0


	)

72 
	#FLASH_L©’cy_2
 
FLASH_ACR_LATENCY_1


	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_L©’cy_0
) || \

75 ((
LATENCY
è=ð
FLASH_L©’cy_1
) || \

76 ((
LATENCY
è=ð
FLASH_L©’cy_2
))

	)

85 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

86 
	#FLASH_IT_ERR
 
FLASH_CR_ERRIE


	)

87 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFEBFFè=ð0x00000000è&& (((ITè!ð0x00000000)))

	)

95 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð0x08000000è&& ((ADDRESSè<ð0x0803FFFF))

	)

104 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð0x1FFFF804è|| ((ADDRESSè=ð0x1FFFF806))

	)

114 
	#OB_WRP_Pages0to1
 ((
ušt32_t
)0x00000001è

	)

115 
	#OB_WRP_Pages2to3
 ((
ušt32_t
)0x00000002è

	)

116 
	#OB_WRP_Pages4to5
 ((
ušt32_t
)0x00000004è

	)

117 
	#OB_WRP_Pages6to7
 ((
ušt32_t
)0x00000008è

	)

118 
	#OB_WRP_Pages8to9
 ((
ušt32_t
)0x00000010è

	)

119 
	#OB_WRP_Pages10to11
 ((
ušt32_t
)0x00000020è

	)

120 
	#OB_WRP_Pages12to13
 ((
ušt32_t
)0x00000040è

	)

121 
	#OB_WRP_Pages14to15
 ((
ušt32_t
)0x00000080è

	)

122 
	#OB_WRP_Pages16to17
 ((
ušt32_t
)0x00000100è

	)

123 
	#OB_WRP_Pages18to19
 ((
ušt32_t
)0x00000200è

	)

124 
	#OB_WRP_Pages20to21
 ((
ušt32_t
)0x00000400è

	)

125 
	#OB_WRP_Pages22to23
 ((
ušt32_t
)0x00000800è

	)

126 
	#OB_WRP_Pages24to25
 ((
ušt32_t
)0x00001000è

	)

127 
	#OB_WRP_Pages26to27
 ((
ušt32_t
)0x00002000è

	)

128 
	#OB_WRP_Pages28to29
 ((
ušt32_t
)0x00004000è

	)

129 
	#OB_WRP_Pages30to31
 ((
ušt32_t
)0x00008000è

	)

130 
	#OB_WRP_Pages32to33
 ((
ušt32_t
)0x00010000è

	)

131 
	#OB_WRP_Pages34to35
 ((
ušt32_t
)0x00020000è

	)

132 
	#OB_WRP_Pages36to37
 ((
ušt32_t
)0x00040000è

	)

133 
	#OB_WRP_Pages38to39
 ((
ušt32_t
)0x00080000è

	)

134 
	#OB_WRP_Pages40to41
 ((
ušt32_t
)0x00100000è

	)

135 
	#OB_WRP_Pages42to43
 ((
ušt32_t
)0x00200000è

	)

136 
	#OB_WRP_Pages44to45
 ((
ušt32_t
)0x00400000è

	)

137 
	#OB_WRP_Pages46to47
 ((
ušt32_t
)0x00800000è

	)

138 
	#OB_WRP_Pages48to49
 ((
ušt32_t
)0x01000000è

	)

139 
	#OB_WRP_Pages50to51
 ((
ušt32_t
)0x02000000è

	)

140 
	#OB_WRP_Pages52to53
 ((
ušt32_t
)0x04000000è

	)

141 
	#OB_WRP_Pages54to55
 ((
ušt32_t
)0x08000000è

	)

142 
	#OB_WRP_Pages56to57
 ((
ušt32_t
)0x10000000è

	)

143 
	#OB_WRP_Pages58to59
 ((
ušt32_t
)0x20000000è

	)

144 
	#OB_WRP_Pages60to61
 ((
ušt32_t
)0x40000000è

	)

145 
	#OB_WRP_Pages62to127
 ((
ušt32_t
)0x80000000è

	)

147 
	#OB_WRP_AÎPages
 ((
ušt32_t
)0xFFFFFFFFè

	)

149 
	#IS_OB_WRP
(
PAGE
è(((PAGEè!ð0x0000000))

	)

162 
	#OB_RDP_Lev–_0
 ((
ušt8_t
)0xAA)

	)

163 
	#OB_RDP_Lev–_1
 ((
ušt8_t
)0xBB)

	)

167 
	#IS_OB_RDP
(
LEVEL
è(((LEVELè=ð
OB_RDP_Lev–_0
)||\

168 ((
LEVEL
è=ð
OB_RDP_Lev–_1
))

	)

178 
	#OB_IWDG_SW
 ((
ušt8_t
)0x01è

	)

179 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00è

	)

180 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

190 
	#OB_STOP_NoRST
 ((
ušt8_t
)0x02è

	)

191 
	#OB_STOP_RST
 ((
ušt8_t
)0x00è

	)

192 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NoRST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

202 
	#OB_STDBY_NoRST
 ((
ušt8_t
)0x04è

	)

203 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00è

	)

204 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NoRST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

213 
	#OB_BOOT1_RESET
 ((
ušt8_t
)0x00è

	)

214 
	#OB_BOOT1_SET
 ((
ušt8_t
)0x10è

	)

215 
	#IS_OB_BOOT1
(
BOOT1
è(((BOOT1è=ð
OB_BOOT1_RESET
è|| ((BOOT1è=ð
OB_BOOT1_SET
))

	)

224 
	#OB_VDDA_ANALOG_ON
 ((
ušt8_t
)0x20è

	)

225 
	#OB_VDDA_ANALOG_OFF
 ((
ušt8_t
)0x00è

	)

227 
	#IS_OB_VDDA_ANALOG
(
ANALOG
è(((ANALOGè=ð
OB_VDDA_ANALOG_ON
è|| ((ANALOGè=ð
OB_VDDA_ANALOG_OFF
))

	)

237 
	#OB_SRAM_PARITY_SET
 ((
ušt8_t
)0x00è

	)

238 
	#OB_SRAM_PARITY_RESET
 ((
ušt8_t
)0x40è

	)

240 
	#IS_OB_SRAM_PARITY
(
PARITY
è(((PARITYè=ð
OB_SRAM_PARITY_SET
è|| ((PARITYè=ð
OB_SRAM_PARITY_RESET
))

	)

250 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

251 
	#FLASH_FLAG_PGERR
 
FLASH_SR_PGERR


	)

252 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

253 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

255 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFC3è=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

257 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
FLASH_FLAG_BSY
è|| ((FLAGè=ð
FLASH_FLAG_PGERR
) || \

258 ((
FLAG
è=ð
FLASH_FLAG_WRPERR
è|| ((FLAGè=ð
FLASH_FLAG_EOP
))

	)

265 
	#FLASH_ER_PRG_TIMEOUT
 ((
ušt32_t
)0x000B0000)

	)

279 
FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
);

280 
FLASH_H®fCyþeAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

281 
FLASH_P»ãtchBufãrCmd
(
FunùiÚ®S‹
 
NewS‹
);

284 
FLASH_UÆock
();

285 
FLASH_Lock
();

286 
FLASH_Stus
 
FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
);

287 
FLASH_Stus
 
FLASH_E¿£AÎPages
();

288 
FLASH_Stus
 
FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

289 
FLASH_Stus
 
FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

292 
FLASH_OB_UÆock
();

293 
FLASH_OB_Lock
();

294 
FLASH_OB_Launch
();

295 
FLASH_Stus
 
FLASH_OB_E¿£
();

296 
FLASH_Stus
 
FLASH_OB_EÇbËWRP
(
ušt32_t
 
OB_WRP
);

297 
FLASH_Stus
 
FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
);

298 
FLASH_Stus
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
);

299 
FLASH_Stus
 
FLASH_OB_BOOTCÚfig
(
ušt8_t
 
OB_BOOT1
);

300 
FLASH_Stus
 
FLASH_OB_VDDACÚfig
(
ušt8_t
 
OB_VDDA_ANALOG
);

301 
FLASH_Stus
 
FLASH_OB_SRAMP¬™yCÚfig
(
ušt8_t
 
OB_SRAM_P¬™y
);

302 
FLASH_Stus
 
FLASH_OB_Wr™eU£r
(
ušt8_t
 
OB_USER
);

303 
FLASH_Stus
 
FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

304 
ušt8_t
 
FLASH_OB_G‘U£r
();

305 
ušt32_t
 
FLASH_OB_G‘WRP
();

306 
FÏgStus
 
FLASH_OB_G‘RDP
();

309 
FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

310 
FÏgStus
 
FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
);

311 
FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
);

312 
FLASH_Stus
 
FLASH_G‘Stus
();

313 
FLASH_Stus
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

315 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_gpio.h

30 #iâdeà
__STM32F30x_GPIO_H


31 
	#__STM32F30x_GPIO_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
GPIOA
) || \

51 ((
PERIPH
è=ð
GPIOB
) || \

52 ((
PERIPH
è=ð
GPIOC
) || \

53 ((
PERIPH
è=ð
GPIOD
) || \

54 ((
PERIPH
è=ð
GPIOE
) || \

55 ((
PERIPH
è=ð
GPIOF
))

	)

57 
	#IS_GPIO_LIST_PERIPH
(
PERIPH
è(((PERIPHè=ð
GPIOA
) || \

58 ((
PERIPH
è=ð
GPIOB
) || \

59 ((
PERIPH
è=ð
GPIOD
))

	)

65 
GPIO_Mode_IN
 = 0x00,

66 
GPIO_Mode_OUT
 = 0x01,

67 
GPIO_Mode_AF
 = 0x02,

68 
GPIO_Mode_AN
 = 0x03

69 }
	tGPIOMode_Ty³Def
;

71 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_Mode_IN
)|| ((MODEè=ð
GPIO_Mode_OUT
) || \

72 ((
MODE
è=ð
GPIO_Mode_AF
)|| ((MODEè=ð
GPIO_Mode_AN
))

	)

82 
GPIO_OTy³_PP
 = 0x00,

83 
GPIO_OTy³_OD
 = 0x01

84 }
	tGPIOOTy³_Ty³Def
;

86 
	#IS_GPIO_OTYPE
(
OTYPE
è(((OTYPEè=ð
GPIO_OTy³_PP
è|| ((OTYPEè=ð
GPIO_OTy³_OD
))

	)

97 
GPIO_S³ed_Lev–_1
 = 0x01,

98 
GPIO_S³ed_Lev–_2
 = 0x02,

99 
GPIO_S³ed_Lev–_3
 = 0x03

100 }
	tGPIOS³ed_Ty³Def
;

102 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_S³ed_Lev–_1
è|| ((SPEEDè=ð
GPIO_S³ed_Lev–_2
) || \

103 ((
SPEED
è=ð
GPIO_S³ed_Lev–_3
))

	)

113 
GPIO_PuPd_NOPULL
 = 0x00,

114 
GPIO_PuPd_UP
 = 0x01,

115 
GPIO_PuPd_DOWN
 = 0x02

116 }
	tGPIOPuPd_Ty³Def
;

118 
	#IS_GPIO_PUPD
(
PUPD
è(((PUPDè=ð
GPIO_PuPd_NOPULL
è|| ((PUPDè=ð
GPIO_PuPd_UP
) || \

119 ((
PUPD
è=ð
GPIO_PuPd_DOWN
))

	)

129 
B™_RESET
 = 0,

130 
B™_SET


131 }
	tB™AùiÚ
;

133 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ð
B™_RESET
è|| ((ACTIONè=ð
B™_SET
))

	)

143 
ušt32_t
 
GPIO_Pš
;

146 
GPIOMode_Ty³Def
 
GPIO_Mode
;

149 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

152 
GPIOOTy³_Ty³Def
 
GPIO_OTy³
;

155 
GPIOPuPd_Ty³Def
 
GPIO_PuPd
;

157 }
	tGPIO_In™Ty³Def
;

168 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

169 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

170 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

171 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

172 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

173 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

174 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

175 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

176 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

177 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

178 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

179 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

180 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

181 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

182 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

183 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

184 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

186 
	#IS_GPIO_PIN
(
PIN
è((PINè!ð(
ušt16_t
)0x00)

	)

188 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ð
GPIO_Pš_0
) || \

189 ((
PIN
è=ð
GPIO_Pš_1
) || \

190 ((
PIN
è=ð
GPIO_Pš_2
) || \

191 ((
PIN
è=ð
GPIO_Pš_3
) || \

192 ((
PIN
è=ð
GPIO_Pš_4
) || \

193 ((
PIN
è=ð
GPIO_Pš_5
) || \

194 ((
PIN
è=ð
GPIO_Pš_6
) || \

195 ((
PIN
è=ð
GPIO_Pš_7
) || \

196 ((
PIN
è=ð
GPIO_Pš_8
) || \

197 ((
PIN
è=ð
GPIO_Pš_9
) || \

198 ((
PIN
è=ð
GPIO_Pš_10
) || \

199 ((
PIN
è=ð
GPIO_Pš_11
) || \

200 ((
PIN
è=ð
GPIO_Pš_12
) || \

201 ((
PIN
è=ð
GPIO_Pš_13
) || \

202 ((
PIN
è=ð
GPIO_Pš_14
) || \

203 ((
PIN
è=ð
GPIO_Pš_15
))

	)

212 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

213 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

214 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

215 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

216 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

217 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

218 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

219 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

220 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

221 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

222 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

223 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

224 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

225 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

226 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

227 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

229 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ð
GPIO_PšSourû0
) || \

230 ((
PINSOURCE
è=ð
GPIO_PšSourû1
) || \

231 ((
PINSOURCE
è=ð
GPIO_PšSourû2
) || \

232 ((
PINSOURCE
è=ð
GPIO_PšSourû3
) || \

233 ((
PINSOURCE
è=ð
GPIO_PšSourû4
) || \

234 ((
PINSOURCE
è=ð
GPIO_PšSourû5
) || \

235 ((
PINSOURCE
è=ð
GPIO_PšSourû6
) || \

236 ((
PINSOURCE
è=ð
GPIO_PšSourû7
) || \

237 ((
PINSOURCE
è=ð
GPIO_PšSourû8
) || \

238 ((
PINSOURCE
è=ð
GPIO_PšSourû9
) || \

239 ((
PINSOURCE
è=ð
GPIO_PšSourû10
) || \

240 ((
PINSOURCE
è=ð
GPIO_PšSourû11
) || \

241 ((
PINSOURCE
è=ð
GPIO_PšSourû12
) || \

242 ((
PINSOURCE
è=ð
GPIO_PšSourû13
) || \

243 ((
PINSOURCE
è=ð
GPIO_PšSourû14
) || \

244 ((
PINSOURCE
è=ð
GPIO_PšSourû15
))

	)

256 
	#GPIO_AF_0
 ((
ušt8_t
)0x00è

	)

261 
	#GPIO_AF_1
 ((
ušt8_t
)0x01è

	)

266 
	#GPIO_AF_2
 ((
ušt8_t
)0x02è

	)

271 
	#GPIO_AF_3
 ((
ušt8_t
)0x03è

	)

276 
	#GPIO_AF_4
 ((
ušt8_t
)0x04è

	)

281 
	#GPIO_AF_5
 ((
ušt8_t
)0x05è

	)

286 
	#GPIO_AF_6
 ((
ušt8_t
)0x06è

	)

291 
	#GPIO_AF_7
 ((
ušt8_t
)0x07è

	)

297 
	#GPIO_AF_8
 ((
ušt8_t
)0x08è

	)

303 
	#GPIO_AF_9
 ((
ušt8_t
)0x09è

	)

308 
	#GPIO_AF_10
 ((
ušt8_t
)0x0Aè

	)

313 
	#GPIO_AF_11
 ((
ušt8_t
)0x0Bè

	)

318 
	#GPIO_AF_12
 ((
ušt8_t
)0x0Eè

	)

323 
	#GPIO_AF_14
 ((
ušt8_t
)0x0Eè

	)

328 
	#GPIO_AF_15
 ((
ušt8_t
)0x0Fè

	)

330 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF_0
)||((AFè=ð
GPIO_AF_1
)||\

331 ((
AF
è=ð
GPIO_AF_2
)||((AFè=ð
GPIO_AF_3
)||\

332 ((
AF
è=ð
GPIO_AF_4
)||((AFè=ð
GPIO_AF_5
)||\

333 ((
AF
è=ð
GPIO_AF_6
)||((AFè=ð
GPIO_AF_7
)||\

334 ((
AF
è=ð
GPIO_AF_8
)||((AFè=ð
GPIO_AF_9
)||\

335 ((
AF
è=ð
GPIO_AF_10
)||((AFè=ð
GPIO_AF_11
)||\

336 ((
AF
è=ð
GPIO_AF_14
)||((AFè=ð
GPIO_AF_15
))

	)

346 
	#GPIO_S³ed_10MHz
 
GPIO_S³ed_Lev–_1


	)

347 
	#GPIO_S³ed_2MHz
 
GPIO_S³ed_Lev–_2


	)

348 
	#GPIO_S³ed_50MHz
 
GPIO_S³ed_Lev–_3


	)

361 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

364 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

365 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

366 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

369 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

370 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

371 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

372 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

373 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

374 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

375 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

376 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

379 
GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
);

381 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_i2c.h

30 #iâdeà
__STM32F30x_I2C_H


31 
	#__STM32F30x_I2C_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

56 
ušt32_t
 
I2C_Timšg
;

60 
ušt32_t
 
I2C_AÇlogFž‹r
;

63 
ušt32_t
 
I2C_Dig™®Fž‹r
;

66 
ušt32_t
 
I2C_Mode
;

69 
ušt32_t
 
I2C_OwnAdd»ss1
;

72 
ušt32_t
 
I2C_Ack
;

75 
ušt32_t
 
I2C_AcknowËdgedAdd»ss
;

77 }
	tI2C_In™Ty³Def
;

86 
	#IS_I2C_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
I2C1
) || \

87 ((
PERIPH
è=ð
I2C2
))

	)

93 
	#I2C_AÇlogFž‹r_EÇbË
 ((
ušt32_t
)0x00000000)

	)

94 
	#I2C_AÇlogFž‹r_Di§bË
 
I2C_CR1_ANFOFF


	)

96 
	#IS_I2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ð
I2C_AÇlogFž‹r_EÇbË
) || \

97 ((
FILTER
è=ð
I2C_AÇlogFž‹r_Di§bË
))

	)

106 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ð0x0000000F)

	)

115 
	#I2C_Mode_I2C
 ((
ušt32_t
)0x00000000)

	)

116 
	#I2C_Mode_SMBusDeviû
 
I2C_CR1_SMBDEN


	)

117 
	#I2C_Mode_SMBusHo¡
 
I2C_CR1_SMBHEN


	)

119 
	#IS_I2C_MODE
(
MODE
è(((MODEè=ð
I2C_Mode_I2C
) || \

120 ((
MODE
è=ð
I2C_Mode_SMBusDeviû
) || \

121 ((
MODE
è=ð
I2C_Mode_SMBusHo¡
))

	)

130 
	#I2C_Ack_EÇbË
 ((
ušt32_t
)0x00000000)

	)

131 
	#I2C_Ack_Di§bË
 
I2C_CR2_NACK


	)

133 
	#IS_I2C_ACK
(
ACK
è(((ACKè=ð
I2C_Ack_EÇbË
) || \

134 ((
ACK
è=ð
I2C_Ack_Di§bË
))

	)

143 
	#I2C_AcknowËdgedAdd»ss_7b™
 ((
ušt32_t
)0x00000000)

	)

144 
	#I2C_AcknowËdgedAdd»ss_10b™
 
I2C_OAR1_OA1MODE


	)

146 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_AcknowËdgedAdd»ss_7b™
) || \

147 ((
ADDRESS
è=ð
I2C_AcknowËdgedAdd»ss_10b™
))

	)

156 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð(
ušt32_t
)0x000003FF)

	)

165 
	#I2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt16_t
)0x0000)

	)

166 
	#I2C_DœeùiÚ_Reûiv”
 ((
ušt16_t
)0x0400)

	)

168 
	#IS_I2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
I2C_DœeùiÚ_T¿nsm™‹r
) || \

169 ((
DIRECTION
è=ð
I2C_DœeùiÚ_Reûiv”
))

	)

178 
	#I2C_DMAReq_Tx
 
I2C_CR1_TXDMAEN


	)

179 
	#I2C_DMAReq_Rx
 
I2C_CR1_RXDMAEN


	)

181 
	#IS_I2C_DMA_REQ
(
REQ
è((((REQè& (
ušt32_t
)0xFFFF3FFFè=ð0x00è&& ((REQè!ð0x00))

	)

190 
	#IS_I2C_SLAVE_ADDRESS
(
ADDRESS
è((ADDRESSè<ð(
ušt16_t
)0x03FF)

	)

200 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
è((ADDRESS2è<ð(
ušt16_t
)0x00FF)

	)

210 
	#I2C_OA2_NoMask
 ((
ušt8_t
)0x00)

	)

211 
	#I2C_OA2_Mask01
 ((
ušt8_t
)0x01)

	)

212 
	#I2C_OA2_Mask02
 ((
ušt8_t
)0x02)

	)

213 
	#I2C_OA2_Mask03
 ((
ušt8_t
)0x03)

	)

214 
	#I2C_OA2_Mask04
 ((
ušt8_t
)0x04)

	)

215 
	#I2C_OA2_Mask05
 ((
ušt8_t
)0x05)

	)

216 
	#I2C_OA2_Mask06
 ((
ušt8_t
)0x06)

	)

217 
	#I2C_OA2_Mask07
 ((
ušt8_t
)0x07)

	)

219 
	#IS_I2C_OWN_ADDRESS2_MASK
(
MASK
è(((MASKè=ð
I2C_OA2_NoMask
) || \

220 ((
MASK
è=ð
I2C_OA2_Mask01
) || \

221 ((
MASK
è=ð
I2C_OA2_Mask02
) || \

222 ((
MASK
è=ð
I2C_OA2_Mask03
) || \

223 ((
MASK
è=ð
I2C_OA2_Mask04
) || \

224 ((
MASK
è=ð
I2C_OA2_Mask05
) || \

225 ((
MASK
è=ð
I2C_OA2_Mask06
) || \

226 ((
MASK
è=ð
I2C_OA2_Mask07
))

	)

236 
	#IS_I2C_TIMEOUT
(
TIMEOUT
è((TIMEOUTè<ð(
ušt16_t
)0x0FFF)

	)

246 
	#I2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

247 
	#I2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

248 
	#I2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

249 
	#I2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

250 
	#I2C_Regi¡”_TIMINGR
 ((
ušt8_t
)0x10)

	)

251 
	#I2C_Regi¡”_TIMEOUTR
 ((
ušt8_t
)0x14)

	)

252 
	#I2C_Regi¡”_ISR
 ((
ušt8_t
)0x18)

	)

253 
	#I2C_Regi¡”_ICR
 ((
ušt8_t
)0x1C)

	)

254 
	#I2C_Regi¡”_PECR
 ((
ušt8_t
)0x20)

	)

255 
	#I2C_Regi¡”_RXDR
 ((
ušt8_t
)0x24)

	)

256 
	#I2C_Regi¡”_TXDR
 ((
ušt8_t
)0x28)

	)

258 
	#IS_I2C_REGISTER
(
REGISTER
è(((REGISTERè=ð
I2C_Regi¡”_CR1
) || \

259 ((
REGISTER
è=ð
I2C_Regi¡”_CR2
) || \

260 ((
REGISTER
è=ð
I2C_Regi¡”_OAR1
) || \

261 ((
REGISTER
è=ð
I2C_Regi¡”_OAR2
) || \

262 ((
REGISTER
è=ð
I2C_Regi¡”_TIMINGR
) || \

263 ((
REGISTER
è=ð
I2C_Regi¡”_TIMEOUTR
) || \

264 ((
REGISTER
è=ð
I2C_Regi¡”_ISR
) || \

265 ((
REGISTER
è=ð
I2C_Regi¡”_ICR
) || \

266 ((
REGISTER
è=ð
I2C_Regi¡”_PECR
) || \

267 ((
REGISTER
è=ð
I2C_Regi¡”_RXDR
) || \

268 ((
REGISTER
è=ð
I2C_Regi¡”_TXDR
))

	)

277 
	#I2C_IT_ERRI
 
I2C_CR1_ERRIE


	)

278 
	#I2C_IT_TCI
 
I2C_CR1_TCIE


	)

279 
	#I2C_IT_STOPI
 
I2C_CR1_STOPIE


	)

280 
	#I2C_IT_NACKI
 
I2C_CR1_NACKIE


	)

281 
	#I2C_IT_ADDRI
 
I2C_CR1_ADDRIE


	)

282 
	#I2C_IT_RXI
 
I2C_CR1_RXIE


	)

283 
	#I2C_IT_TXI
 
I2C_CR1_TXIE


	)

285 
	#IS_I2C_CONFIG_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFF01è=ð0x00è&& ((ITè!ð0x00))

	)

295 
	#I2C_FLAG_TXE
 
I2C_ISR_TXE


	)

296 
	#I2C_FLAG_TXIS
 
I2C_ISR_TXIS


	)

297 
	#I2C_FLAG_RXNE
 
I2C_ISR_RXNE


	)

298 
	#I2C_FLAG_ADDR
 
I2C_ISR_ADDR


	)

299 
	#I2C_FLAG_NACKF
 
I2C_ISR_NACKF


	)

300 
	#I2C_FLAG_STOPF
 
I2C_ISR_STOPF


	)

301 
	#I2C_FLAG_TC
 
I2C_ISR_TC


	)

302 
	#I2C_FLAG_TCR
 
I2C_ISR_TCR


	)

303 
	#I2C_FLAG_BERR
 
I2C_ISR_BERR


	)

304 
	#I2C_FLAG_ARLO
 
I2C_ISR_ARLO


	)

305 
	#I2C_FLAG_OVR
 
I2C_ISR_OVR


	)

306 
	#I2C_FLAG_PECERR
 
I2C_ISR_PECERR


	)

307 
	#I2C_FLAG_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

308 
	#I2C_FLAG_ALERT
 
I2C_ISR_ALERT


	)

309 
	#I2C_FLAG_BUSY
 
I2C_ISR_BUSY


	)

311 
	#IS_I2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFF4000è=ð0x00è&& ((FLAGè!ð0x00))

	)

313 
	#IS_I2C_GET_FLAG
(
FLAG
è(((FLAGè=ð
I2C_FLAG_TXE
è|| ((FLAGè=ð
I2C_FLAG_TXIS
) || \

314 ((
FLAG
è=ð
I2C_FLAG_RXNE
è|| ((FLAGè=ð
I2C_FLAG_ADDR
) || \

315 ((
FLAG
è=ð
I2C_FLAG_NACKF
è|| ((FLAGè=ð
I2C_FLAG_STOPF
) || \

316 ((
FLAG
è=ð
I2C_FLAG_TC
è|| ((FLAGè=ð
I2C_FLAG_TCR
) || \

317 ((
FLAG
è=ð
I2C_FLAG_BERR
è|| ((FLAGè=ð
I2C_FLAG_ARLO
) || \

318 ((
FLAG
è=ð
I2C_FLAG_OVR
è|| ((FLAGè=ð
I2C_FLAG_PECERR
) || \

319 ((
FLAG
è=ð
I2C_FLAG_TIMEOUT
è|| ((FLAGè=ð
I2C_FLAG_ALERT
) || \

320 ((
FLAG
è=ð
I2C_FLAG_BUSY
))

	)

331 
	#I2C_IT_TXIS
 
I2C_ISR_TXIS


	)

332 
	#I2C_IT_RXNE
 
I2C_ISR_RXNE


	)

333 
	#I2C_IT_ADDR
 
I2C_ISR_ADDR


	)

334 
	#I2C_IT_NACKF
 
I2C_ISR_NACKF


	)

335 
	#I2C_IT_STOPF
 
I2C_ISR_STOPF


	)

336 
	#I2C_IT_TC
 
I2C_ISR_TC


	)

337 
	#I2C_IT_TCR
 
I2C_ISR_TCR


	)

338 
	#I2C_IT_BERR
 
I2C_ISR_BERR


	)

339 
	#I2C_IT_ARLO
 
I2C_ISR_ARLO


	)

340 
	#I2C_IT_OVR
 
I2C_ISR_OVR


	)

341 
	#I2C_IT_PECERR
 
I2C_ISR_PECERR


	)

342 
	#I2C_IT_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

343 
	#I2C_IT_ALERT
 
I2C_ISR_ALERT


	)

345 
	#IS_I2C_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFC001è=ð0x00è&& ((ITè!ð0x00))

	)

347 
	#IS_I2C_GET_IT
(
IT
è(((ITè=ð
I2C_IT_TXIS
è|| ((ITè=ð
I2C_IT_RXNE
) || \

348 ((
IT
è=ð
I2C_IT_ADDR
è|| ((ITè=ð
I2C_IT_NACKF
) || \

349 ((
IT
è=ð
I2C_IT_STOPF
è|| ((ITè=ð
I2C_IT_TC
) || \

350 ((
IT
è=ð
I2C_IT_TCR
è|| ((ITè=ð
I2C_IT_BERR
) || \

351 ((
IT
è=ð
I2C_IT_ARLO
è|| ((ITè=ð
I2C_IT_OVR
) || \

352 ((
IT
è=ð
I2C_IT_PECERR
è|| ((ITè=ð
I2C_IT_TIMEOUT
) || \

353 ((
IT
è=ð
I2C_IT_ALERT
))

	)

364 
	#I2C_R–ßd_Mode
 
I2C_CR2_RELOAD


	)

365 
	#I2C_AutoEnd_Mode
 
I2C_CR2_AUTOEND


	)

366 
	#I2C_SoáEnd_Mode
 ((
ušt32_t
)0x00000000)

	)

369 
	#IS_RELOAD_END_MODE
(
MODE
è(((MODEè=ð
I2C_R–ßd_Mode
) || \

370 ((
MODE
è=ð
I2C_AutoEnd_Mode
) || \

371 ((
MODE
è=ð
I2C_SoáEnd_Mode
))

	)

382 
	#I2C_No_S¹StÝ
 ((
ušt32_t
)0x00000000)

	)

383 
	#I2C_G’”©e_StÝ
 
I2C_CR2_STOP


	)

384 
	#I2C_G’”©e_S¹_R—d
 (
ušt32_t
)(
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
)

	)

385 
	#I2C_G’”©e_S¹_Wr™e
 
I2C_CR2_START


	)

388 
	#IS_START_STOP_MODE
(
MODE
è(((MODEè=ð
I2C_G’”©e_StÝ
) || \

389 ((
MODE
è=ð
I2C_G’”©e_S¹_R—d
) || \

390 ((
MODE
è=ð
I2C_G’”©e_S¹_Wr™e
) || \

391 ((
MODE
è=ð
I2C_No_S¹StÝ
))

	)

407 
I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
);

408 
I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

409 
I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

410 
I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

411 
I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
);

412 
I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

413 
I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

414 
I2C_StÝModeCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

415 
I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

416 
I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Add»ss
, 
ušt8_t
 
Mask
);

417 
I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

418 
I2C_SÏveBy‹CÚŒÞCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

419 
I2C_SÏveAdd»ssCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Add»ss
);

420 
I2C_10B™Add»ssšgModeCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

423 
I2C_AutoEndCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

424 
I2C_R–ßdCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

425 
I2C_Numb”OfBy‹sCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Numb”_By‹s
);

426 
I2C_Ma¡”Reque¡CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DœeùiÚ
);

427 
I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

428 
I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

429 
I2C_10B™Add»ssH—d”Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

430 
I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

431 
ušt8_t
 
I2C_G‘Add»ssM©ched
(
I2C_Ty³Def
* 
I2Cx
);

432 
ušt16_t
 
I2C_G‘T¿nsãrDœeùiÚ
(
I2C_Ty³Def
* 
I2Cx
);

433 
I2C_T¿nsãrHªdlšg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Add»ss
, 
ušt8_t
 
Numb”_By‹s
, 
ušt32_t
 
R–ßdEndMode
, ušt32_ˆ
S¹StÝMode
);

436 
I2C_SMBusAË¹Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

437 
I2C_ClockTimeoutCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

438 
I2C_Ex‹ndedClockTimeoutCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

439 
I2C_IdËClockTimeoutCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

440 
I2C_TimeoutACÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Timeout
);

441 
I2C_TimeoutBCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Timeout
);

442 
I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

443 
I2C_PECReque¡Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

444 
ušt8_t
 
I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
);

447 
ušt32_t
 
I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
);

450 
I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
);

451 
ušt8_t
 
I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
);

454 
I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

457 
FÏgStus
 
I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

458 
I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

459 
ITStus
 
I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

460 
I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

463 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_iwdg.h

30 #iâdeà
__STM32F30X_IWDG_H


31 
	#__STM32F30X_IWDG_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

59 
	#IWDG_Wr™eAcûss_EÇbË
 ((
ušt16_t
)0x5555)

	)

60 
	#IWDG_Wr™eAcûss_Di§bË
 ((
ušt16_t
)0x0000)

	)

61 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
è(((ACCESSè=ð
IWDG_Wr™eAcûss_EÇbË
) || \

62 ((
ACCESS
è=ð
IWDG_Wr™eAcûss_Di§bË
))

	)

71 
	#IWDG_P»sÿËr_4
 ((
ušt8_t
)0x00)

	)

72 
	#IWDG_P»sÿËr_8
 ((
ušt8_t
)0x01)

	)

73 
	#IWDG_P»sÿËr_16
 ((
ušt8_t
)0x02)

	)

74 
	#IWDG_P»sÿËr_32
 ((
ušt8_t
)0x03)

	)

75 
	#IWDG_P»sÿËr_64
 ((
ušt8_t
)0x04)

	)

76 
	#IWDG_P»sÿËr_128
 ((
ušt8_t
)0x05)

	)

77 
	#IWDG_P»sÿËr_256
 ((
ušt8_t
)0x06)

	)

78 
	#IS_IWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
IWDG_P»sÿËr_4
) || \

79 ((
PRESCALER
è=ð
IWDG_P»sÿËr_8
) || \

80 ((
PRESCALER
è=ð
IWDG_P»sÿËr_16
) || \

81 ((
PRESCALER
è=ð
IWDG_P»sÿËr_32
) || \

82 ((
PRESCALER
è=ð
IWDG_P»sÿËr_64
) || \

83 ((
PRESCALER
è=ð
IWDG_P»sÿËr_128
)|| \

84 ((
PRESCALER
è=ð
IWDG_P»sÿËr_256
))

	)

93 
	#IWDG_FLAG_PVU
 ((
ušt16_t
)0x0001)

	)

94 
	#IWDG_FLAG_RVU
 ((
ušt16_t
)0x0002)

	)

95 
	#IWDG_FLAG_WVU
 ((
ušt16_t
)0x0002)

	)

96 
	#IS_IWDG_FLAG
(
FLAG
è(((FLAGè=ð
IWDG_FLAG_PVU
è|| ((FLAGè=ð
IWDG_FLAG_RVU
) || \

97 ((
FLAG
è=ð
IWDG_FLAG_WVU
))

	)

105 
	#IS_IWDG_RELOAD
(
RELOAD
è((RELOADè<ð0xFFF)

	)

114 
	#IS_IWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ð0xFFF)

	)

127 
IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
);

128 
IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
);

129 
IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
);

130 
IWDG_R–ßdCouÁ”
();

131 
IWDG_S‘WšdowV®ue
(
ušt16_t
 
WšdowV®ue
);

134 
IWDG_EÇbË
();

137 
FÏgStus
 
IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
);

139 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_misc.h

30 #iâdeà
__STM32F30x_MISC_H


31 
	#__STM32F30x_MISC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

56 
ušt8_t
 
NVIC_IRQChªÃl
;

61 
ušt8_t
 
NVIC_IRQChªÃlP»em±iÚPriÜ™y
;

67 
ušt8_t
 
NVIC_IRQChªÃlSubPriÜ™y
;

72 
FunùiÚ®S‹
 
NVIC_IRQChªÃlCmd
;

75 } 
	tNVIC_In™Ty³Def
;

113 
	#NVIC_VeùTab_RAM
 ((
ušt32_t
)0x20000000)

	)

114 
	#NVIC_VeùTab_FLASH
 ((
ušt32_t
)0x08000000)

	)

115 
	#IS_NVIC_VECTTAB
(
VECTTAB
è(((VECTTABè=ð
NVIC_VeùTab_RAM
) || \

116 ((
VECTTAB
è=ð
NVIC_VeùTab_FLASH
))

	)

125 
	#NVIC_LP_SEVONPEND
 ((
ušt8_t
)0x10)

	)

126 
	#NVIC_LP_SLEEPDEEP
 ((
ušt8_t
)0x04)

	)

127 
	#NVIC_LP_SLEEPONEXIT
 ((
ušt8_t
)0x02)

	)

128 
	#IS_NVIC_LP
(
LP
è(((LPè=ð
NVIC_LP_SEVONPEND
) || \

129 ((
LP
è=ð
NVIC_LP_SLEEPDEEP
) || \

130 ((
LP
è=ð
NVIC_LP_SLEEPONEXIT
))

	)

139 
	#NVIC_PriÜ™yGroup_0
 ((
ušt32_t
)0x700è

	)

141 
	#NVIC_PriÜ™yGroup_1
 ((
ušt32_t
)0x600è

	)

143 
	#NVIC_PriÜ™yGroup_2
 ((
ušt32_t
)0x500è

	)

145 
	#NVIC_PriÜ™yGroup_3
 ((
ušt32_t
)0x400è

	)

147 
	#NVIC_PriÜ™yGroup_4
 ((
ušt32_t
)0x300è

	)

150 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PriÜ™yGroup_0
) || \

151 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_1
) || \

152 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_2
) || \

153 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_3
) || \

154 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_4
))

	)

156 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

158 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

160 
	#IS_NVIC_OFFSET
(
OFFSET
è((OFFSETè< 0x000FFFFF)

	)

169 
	#SysTick_CLKSourû_HCLK_Div8
 ((
ušt32_t
)0xFFFFFFFB)

	)

170 
	#SysTick_CLKSourû_HCLK
 ((
ušt32_t
)0x00000004)

	)

171 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SysTick_CLKSourû_HCLK
) || \

172 ((
SOURCE
è=ð
SysTick_CLKSourû_HCLK_Div8
))

	)

184 
NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
);

185 
NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
);

186 
NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
);

187 
NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
);

188 
SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
);

190 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_opamp.h

30 #iâdeà
__STM32F30x_OPAMP_H


31 
	#__STM32F30x_OPAMP_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

57 
ušt32_t
 
OPAMP_Inv”tšgIÅut
;

60 
ušt32_t
 
OPAMP_NÚInv”tšgIÅut
;

63 }
	tOPAMP_In™Ty³Def
;

75 
	#OPAMP_S–eùiÚ_OPAMP1
 ((
ušt32_t
)0x00000000è

	)

76 
	#OPAMP_S–eùiÚ_OPAMP2
 ((
ušt32_t
)0x00000004è

	)

77 
	#OPAMP_S–eùiÚ_OPAMP3
 ((
ušt32_t
)0x00000008è

	)

78 
	#OPAMP_S–eùiÚ_OPAMP4
 ((
ušt32_t
)0x0000000Cè

	)

80 
	#IS_OPAMP_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
OPAMP_S–eùiÚ_OPAMP1
) || \

81 ((
PERIPH
è=ð
OPAMP_S–eùiÚ_OPAMP2
) || \

82 ((
PERIPH
è=ð
OPAMP_S–eùiÚ_OPAMP3
) || \

83 ((
PERIPH
è=ð
OPAMP_S–eùiÚ_OPAMP4
))

	)

93 
	#OPAMP_Inv”tšgIÅut_IO1
 ((
ušt32_t
)0x00000000è

	)

95 
	#OPAMP_Inv”tšgIÅut_IO2
 
OPAMP_CSR_VMSEL_0


	)

97 
	#OPAMP_Inv”tšgIÅut_PGA
 
OPAMP_CSR_VMSEL_1


	)

98 
	#OPAMP_Inv”tšgIÅut_Vout
 
OPAMP_CSR_VMSEL


	)

100 
	#IS_OPAMP_INVERTING_INPUT
(
INPUT
è(((INPUTè=ð
OPAMP_Inv”tšgIÅut_IO1
) || \

101 ((
INPUT
è=ð
OPAMP_Inv”tšgIÅut_IO2
) || \

102 ((
INPUT
è=ð
OPAMP_Inv”tšgIÅut_PGA
) || \

103 ((
INPUT
è=ð
OPAMP_Inv”tšgIÅut_Vout
))

	)

112 
	#OPAMP_NÚInv”tšgIÅut_IO1
 ((
ušt32_t
)0x00000000è

	)

114 
	#OPAMP_NÚInv”tšgIÅut_IO2
 
OPAMP_CSR_VPSEL_0


	)

116 
	#OPAMP_NÚInv”tšgIÅut_IO3
 
OPAMP_CSR_VPSEL_1


	)

118 
	#OPAMP_NÚInv”tšgIÅut_IO4
 
OPAMP_CSR_VPSEL


	)

121 
	#IS_OPAMP_NONINVERTING_INPUT
(
INPUT
è(((INPUTè=ð
OPAMP_NÚInv”tšgIÅut_IO1
) || \

122 ((
INPUT
è=ð
OPAMP_NÚInv”tšgIÅut_IO2
) || \

123 ((
INPUT
è=ð
OPAMP_NÚInv”tšgIÅut_IO3
) || \

124 ((
INPUT
è=ð
OPAMP_NÚInv”tšgIÅut_IO4
))

	)

133 
	#OPAMP_OPAMP_PGAGaš_2
 ((
ušt32_t
)0x00000000)

	)

134 
	#OPAMP_OPAMP_PGAGaš_4
 
OPAMP_CSR_PGGAIN_0


	)

135 
	#OPAMP_OPAMP_PGAGaš_8
 
OPAMP_CSR_PGGAIN_1


	)

136 
	#OPAMP_OPAMP_PGAGaš_16
 ((
ušt32_t
)0x0000C000)

	)

138 
	#IS_OPAMP_PGAGAIN
(
GAIN
è(((GAINè=ð
OPAMP_OPAMP_PGAGaš_2
) || \

139 ((
GAIN
è=ð
OPAMP_OPAMP_PGAGaš_4
) || \

140 ((
GAIN
è=ð
OPAMP_OPAMP_PGAGaš_8
) || \

141 ((
GAIN
è=ð
OPAMP_OPAMP_PGAGaš_16
))

	)

150 
	#OPAMP_PGACÚÃù_No
 ((
ušt32_t
)0x00000000)

	)

151 
	#OPAMP_PGACÚÃù_IO1
 
OPAMP_CSR_PGGAIN_3


	)

152 
	#OPAMP_PGACÚÃù_IO2
 ((
ušt32_t
)0x00030000)

	)

154 
	#IS_OPAMP_PGACONNECT
(
CONNECT
è(((CONNECTè=ð
OPAMP_PGACÚÃù_No
) || \

155 ((
CONNECT
è=ð
OPAMP_PGACÚÃù_IO1
) || \

156 ((
CONNECT
è=ð
OPAMP_PGACÚÃù_IO2
))

	)

165 
	#IS_OPAMP_SECONDARY_INVINPUT
(
INVINPUT
è(((INVINPUTè=ð
OPAMP_Inv”tšgIÅut_IO1
) || \

166 ((
INVINPUT
è=ð
OPAMP_Inv”tšgIÅut_IO2
))

	)

175 
	#OPAMP_IÅut_Inv”tšg
 ((
ušt32_t
)0x00000018è

	)

176 
	#OPAMP_IÅut_NÚInv”tšg
 ((
ušt32_t
)0x00000013è

	)

178 
	#IS_OPAMP_INPUT
(
INPUT
è(((INPUTè=ð
OPAMP_IÅut_Inv”tšg
) || \

179 ((
INPUT
è=ð
OPAMP_IÅut_NÚInv”tšg
))

	)

189 
	#OPAMP_V»f_3VDDA
 ((
ušt32_t
)0x00000000è

	)

190 
	#OPAMP_V»f_10VDDA
 
OPAMP_CSR_CALSEL_0


	)

191 
	#OPAMP_V»f_50VDDA
 
OPAMP_CSR_CALSEL_1


	)

192 
	#OPAMP_V»f_90VDDA
 
OPAMP_CSR_CALSEL


	)

194 
	#IS_OPAMP_VREF
(
VREF
è(((VREFè=ð
OPAMP_V»f_3VDDA
) || \

195 ((
VREF
è=ð
OPAMP_V»f_10VDDA
) || \

196 ((
VREF
è=ð
OPAMP_V»f_50VDDA
) || \

197 ((
VREF
è=ð
OPAMP_V»f_90VDDA
))

	)

206 
	#OPAMP_Trimmšg_FaùÜy
 ((
ušt32_t
)0x00000000è

	)

207 
	#OPAMP_Trimmšg_U£r
 
OPAMP_CSR_USERTRIM


	)

209 
	#IS_OPAMP_TRIMMING
(
TRIMMING
è(((TRIMMINGè=ð
OPAMP_Trimmšg_FaùÜy
) || \

210 ((
TRIMMING
è=ð
OPAMP_Trimmšg_U£r
))

	)

220 
	#IS_OPAMP_TRIMMINGVALUE
(
VALUE
è((VALUEè<ð0x0000001Fè

	)

230 
	#OPAMP_OuutLev–_High
 
OPAMP_CSR_OUTCAL


	)

231 
	#OPAMP_OuutLev–_Low
 ((
ušt32_t
)0x00000000)

	)

241 
OPAMP_DeIn™
(
ušt32_t
 
OPAMP_S–eùiÚ
);

244 
OPAMP_In™
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
OPAMP_In™Ty³Def
* 
OPAMP_In™SŒuù
);

245 
OPAMP_SŒuùIn™
(
OPAMP_In™Ty³Def
* 
OPAMP_In™SŒuù
);

246 
OPAMP_PGACÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
, ušt32_ˆ
OPAMP_PGAGaš
, ušt32_ˆ
OPAMP_PGACÚÃù
);

247 
OPAMP_V»fCÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
, ušt32_ˆ
OPAMP_V»f
);

248 
OPAMP_V»fCÚÃùADCCmd
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
);

249 
OPAMP_Tim”CÚŒÞËdMuxCÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
OPAMP_In™Ty³Def
* 
OPAMP_In™SŒuù
);

250 
OPAMP_Tim”CÚŒÞËdMuxCmd
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
);

251 
OPAMP_Cmd
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
);

252 
ušt32_t
 
OPAMP_G‘OuutLev–
(ušt32_ˆ
OPAMP_S–eùiÚ
);

255 
OPAMP_V»fCÚÃùNÚInv”tšgIÅut
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
);

256 
OPAMP_Off£tTrimModeS–eù
(
ušt32_t
 
OPAMP_S–eùiÚ
, ušt32_ˆ
OPAMP_Trimmšg
);

257 
OPAMP_Off£tTrimCÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
, ušt32_ˆ
OPAMP_IÅut
, ušt32_ˆ
OPAMP_TrimV®ue
);

258 
OPAMP_S¹C®ib¿tiÚ
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
);

261 
OPAMP_LockCÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
);

263 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_pwr.h

30 #iâdeà
__STM32F30x_PWR_H


31 
	#__STM32F30x_PWR_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

59 
	#PWR_PVDLev–_0
 
PWR_CR_PLS_LEV0


	)

60 
	#PWR_PVDLev–_1
 
PWR_CR_PLS_LEV1


	)

61 
	#PWR_PVDLev–_2
 
PWR_CR_PLS_LEV2


	)

62 
	#PWR_PVDLev–_3
 
PWR_CR_PLS_LEV3


	)

63 
	#PWR_PVDLev–_4
 
PWR_CR_PLS_LEV4


	)

64 
	#PWR_PVDLev–_5
 
PWR_CR_PLS_LEV5


	)

65 
	#PWR_PVDLev–_6
 
PWR_CR_PLS_LEV6


	)

66 
	#PWR_PVDLev–_7
 
PWR_CR_PLS_LEV7


	)

68 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLev–_0
è|| ((LEVELè=ð
PWR_PVDLev–_1
)|| \

69 ((
LEVEL
è=ð
PWR_PVDLev–_2
è|| ((LEVELè=ð
PWR_PVDLev–_3
)|| \

70 ((
LEVEL
è=ð
PWR_PVDLev–_4
è|| ((LEVELè=ð
PWR_PVDLev–_5
)|| \

71 ((
LEVEL
è=ð
PWR_PVDLev–_6
è|| ((LEVELè=ð
PWR_PVDLev–_7
))

	)

80 
	#PWR_WakeUpPš_1
 
PWR_CSR_EWUP1


	)

81 
	#PWR_WakeUpPš_2
 
PWR_CSR_EWUP2


	)

82 
	#PWR_WakeUpPš_3
 
PWR_CSR_EWUP3


	)

83 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WakeUpPš_1
) || \

84 ((
PIN
è=ð
PWR_WakeUpPš_2
) || \

85 ((
PIN
è=ð
PWR_WakeUpPš_3
))

	)

95 
	#PWR_ReguÏtÜ_ON
 ((
ušt32_t
)0x00000000)

	)

96 
	#PWR_ReguÏtÜ_LowPow”
 
PWR_CR_LPSDSR


	)

97 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_ReguÏtÜ_ON
) || \

98 ((
REGULATOR
è=ð
PWR_ReguÏtÜ_LowPow”
))

	)

107 
	#PWR_SLEEPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

108 
	#PWR_SLEEPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

109 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPEÁry_WFI
è|| ((ENTRYè=ð
PWR_SLEEPEÁry_WFE
))

	)

119 
	#PWR_STOPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

120 
	#PWR_STOPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

121 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPEÁry_WFI
è|| ((ENTRYè=ð
PWR_STOPEÁry_WFE
))

	)

131 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

132 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

133 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

134 
	#PWR_FLAG_VREFINTRDY
 
PWR_CSR_VREFINTRDYF


	)

136 
	#IS_PWR_GET_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
) || \

137 ((
FLAG
è=ð
PWR_FLAG_PVDO
è|| ((FLAGè=ð
PWR_FLAG_VREFINTRDY
))

	)

139 
	#IS_PWR_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
))

	)

152 
PWR_DeIn™
();

155 
PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

158 
PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
);

159 
PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
);

162 
PWR_WakeUpPšCmd
(
ušt32_t
 
PWR_WakeUpPš
, 
FunùiÚ®S‹
 
NewS‹
);

165 
PWR_EÁ”SË•Mode
(
ušt8_t
 
PWR_SLEEPEÁry
);

166 
PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

167 
PWR_EÁ”STANDBYMode
();

170 
FÏgStus
 
PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
);

171 
PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
);

173 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_rcc.h

30 #iâdeà
__STM32F30x_RCC_H


31 
	#__STM32F30x_RCC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

52 
ušt32_t
 
SYSCLK_F»qu’cy
;

53 
ušt32_t
 
HCLK_F»qu’cy
;

54 
ušt32_t
 
PCLK1_F»qu’cy
;

55 
ušt32_t
 
PCLK2_F»qu’cy
;

56 
ušt32_t
 
ADC12CLK_F»qu’cy
;

57 
ušt32_t
 
ADC34CLK_F»qu’cy
;

58 
ušt32_t
 
I2C1CLK_F»qu’cy
;

59 
ušt32_t
 
I2C2CLK_F»qu’cy
;

60 
ušt32_t
 
TIM1CLK_F»qu’cy
;

61 
ušt32_t
 
TIM8CLK_F»qu’cy
;

62 
ušt32_t
 
USART1CLK_F»qu’cy
;

63 
ušt32_t
 
USART2CLK_F»qu’cy
;

64 
ušt32_t
 
USART3CLK_F»qu’cy
;

65 
ušt32_t
 
UART4CLK_F»qu’cy
;

66 
ušt32_t
 
UART5CLK_F»qu’cy
;

67 }
	tRCC_ClocksTy³Def
;

79 
	#RCC_HSE_OFF
 ((
ušt8_t
)0x00)

	)

80 
	#RCC_HSE_ON
 ((
ušt8_t
)0x01)

	)

81 
	#RCC_HSE_By·ss
 ((
ušt8_t
)0x05)

	)

82 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
) || \

83 ((
HSE
è=ð
RCC_HSE_By·ss
))

	)

93 
	#RCC_PLLSourû_HSI_Div2
 
RCC_CFGR_PLLSRC_HSI_Div2


	)

94 
	#RCC_PLLSourû_PREDIV1
 
RCC_CFGR_PLLSRC_PREDIV1


	)

96 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI_Div2
) || \

97 ((
SOURCE
è=ð
RCC_PLLSourû_PREDIV1
))

	)

106 
	#RCC_PLLMul_2
 
RCC_CFGR_PLLMULL2


	)

107 
	#RCC_PLLMul_3
 
RCC_CFGR_PLLMULL3


	)

108 
	#RCC_PLLMul_4
 
RCC_CFGR_PLLMULL4


	)

109 
	#RCC_PLLMul_5
 
RCC_CFGR_PLLMULL5


	)

110 
	#RCC_PLLMul_6
 
RCC_CFGR_PLLMULL6


	)

111 
	#RCC_PLLMul_7
 
RCC_CFGR_PLLMULL7


	)

112 
	#RCC_PLLMul_8
 
RCC_CFGR_PLLMULL8


	)

113 
	#RCC_PLLMul_9
 
RCC_CFGR_PLLMULL9


	)

114 
	#RCC_PLLMul_10
 
RCC_CFGR_PLLMULL10


	)

115 
	#RCC_PLLMul_11
 
RCC_CFGR_PLLMULL11


	)

116 
	#RCC_PLLMul_12
 
RCC_CFGR_PLLMULL12


	)

117 
	#RCC_PLLMul_13
 
RCC_CFGR_PLLMULL13


	)

118 
	#RCC_PLLMul_14
 
RCC_CFGR_PLLMULL14


	)

119 
	#RCC_PLLMul_15
 
RCC_CFGR_PLLMULL15


	)

120 
	#RCC_PLLMul_16
 
RCC_CFGR_PLLMULL16


	)

121 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ð
RCC_PLLMul_2
è|| ((MULè=ð
RCC_PLLMul_3
) || \

122 ((
MUL
è=ð
RCC_PLLMul_4
è|| ((MULè=ð
RCC_PLLMul_5
) || \

123 ((
MUL
è=ð
RCC_PLLMul_6
è|| ((MULè=ð
RCC_PLLMul_7
) || \

124 ((
MUL
è=ð
RCC_PLLMul_8
è|| ((MULè=ð
RCC_PLLMul_9
) || \

125 ((
MUL
è=ð
RCC_PLLMul_10
è|| ((MULè=ð
RCC_PLLMul_11
) || \

126 ((
MUL
è=ð
RCC_PLLMul_12
è|| ((MULè=ð
RCC_PLLMul_13
) || \

127 ((
MUL
è=ð
RCC_PLLMul_14
è|| ((MULè=ð
RCC_PLLMul_15
) || \

128 ((
MUL
è=ð
RCC_PLLMul_16
))

	)

136 
	#RCC_PREDIV1_Div1
 
RCC_CFGR2_PREDIV1_DIV1


	)

137 
	#RCC_PREDIV1_Div2
 
RCC_CFGR2_PREDIV1_DIV2


	)

138 
	#RCC_PREDIV1_Div3
 
RCC_CFGR2_PREDIV1_DIV3


	)

139 
	#RCC_PREDIV1_Div4
 
RCC_CFGR2_PREDIV1_DIV4


	)

140 
	#RCC_PREDIV1_Div5
 
RCC_CFGR2_PREDIV1_DIV5


	)

141 
	#RCC_PREDIV1_Div6
 
RCC_CFGR2_PREDIV1_DIV6


	)

142 
	#RCC_PREDIV1_Div7
 
RCC_CFGR2_PREDIV1_DIV7


	)

143 
	#RCC_PREDIV1_Div8
 
RCC_CFGR2_PREDIV1_DIV8


	)

144 
	#RCC_PREDIV1_Div9
 
RCC_CFGR2_PREDIV1_DIV9


	)

145 
	#RCC_PREDIV1_Div10
 
RCC_CFGR2_PREDIV1_DIV10


	)

146 
	#RCC_PREDIV1_Div11
 
RCC_CFGR2_PREDIV1_DIV11


	)

147 
	#RCC_PREDIV1_Div12
 
RCC_CFGR2_PREDIV1_DIV12


	)

148 
	#RCC_PREDIV1_Div13
 
RCC_CFGR2_PREDIV1_DIV13


	)

149 
	#RCC_PREDIV1_Div14
 
RCC_CFGR2_PREDIV1_DIV14


	)

150 
	#RCC_PREDIV1_Div15
 
RCC_CFGR2_PREDIV1_DIV15


	)

151 
	#RCC_PREDIV1_Div16
 
RCC_CFGR2_PREDIV1_DIV16


	)

153 
	#IS_RCC_PREDIV1
(
PREDIV1
è(((PREDIV1è=ð
RCC_PREDIV1_Div1
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div2
) || \

154 ((
PREDIV1
è=ð
RCC_PREDIV1_Div3
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div4
) || \

155 ((
PREDIV1
è=ð
RCC_PREDIV1_Div5
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div6
) || \

156 ((
PREDIV1
è=ð
RCC_PREDIV1_Div7
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div8
) || \

157 ((
PREDIV1
è=ð
RCC_PREDIV1_Div9
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div10
) || \

158 ((
PREDIV1
è=ð
RCC_PREDIV1_Div11
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div12
) || \

159 ((
PREDIV1
è=ð
RCC_PREDIV1_Div13
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div14
) || \

160 ((
PREDIV1
è=ð
RCC_PREDIV1_Div15
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div16
))

	)

169 
	#RCC_SYSCLKSourû_HSI
 
RCC_CFGR_SW_HSI


	)

170 
	#RCC_SYSCLKSourû_HSE
 
RCC_CFGR_SW_HSE


	)

171 
	#RCC_SYSCLKSourû_PLLCLK
 
RCC_CFGR_SW_PLL


	)

172 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSourû_HSI
) || \

173 ((
SOURCE
è=ð
RCC_SYSCLKSourû_HSE
) || \

174 ((
SOURCE
è=ð
RCC_SYSCLKSourû_PLLCLK
))

	)

183 
	#RCC_SYSCLK_Div1
 
RCC_CFGR_HPRE_DIV1


	)

184 
	#RCC_SYSCLK_Div2
 
RCC_CFGR_HPRE_DIV2


	)

185 
	#RCC_SYSCLK_Div4
 
RCC_CFGR_HPRE_DIV4


	)

186 
	#RCC_SYSCLK_Div8
 
RCC_CFGR_HPRE_DIV8


	)

187 
	#RCC_SYSCLK_Div16
 
RCC_CFGR_HPRE_DIV16


	)

188 
	#RCC_SYSCLK_Div64
 
RCC_CFGR_HPRE_DIV64


	)

189 
	#RCC_SYSCLK_Div128
 
RCC_CFGR_HPRE_DIV128


	)

190 
	#RCC_SYSCLK_Div256
 
RCC_CFGR_HPRE_DIV256


	)

191 
	#RCC_SYSCLK_Div512
 
RCC_CFGR_HPRE_DIV512


	)

192 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_Div1
è|| ((HCLKè=ð
RCC_SYSCLK_Div2
) || \

193 ((
HCLK
è=ð
RCC_SYSCLK_Div4
è|| ((HCLKè=ð
RCC_SYSCLK_Div8
) || \

194 ((
HCLK
è=ð
RCC_SYSCLK_Div16
è|| ((HCLKè=ð
RCC_SYSCLK_Div64
) || \

195 ((
HCLK
è=ð
RCC_SYSCLK_Div128
è|| ((HCLKè=ð
RCC_SYSCLK_Div256
) || \

196 ((
HCLK
è=ð
RCC_SYSCLK_Div512
))

	)

205 
	#RCC_HCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

206 
	#RCC_HCLK_Div2
 ((
ušt32_t
)0x00000400)

	)

207 
	#RCC_HCLK_Div4
 ((
ušt32_t
)0x00000500)

	)

208 
	#RCC_HCLK_Div8
 ((
ušt32_t
)0x00000600)

	)

209 
	#RCC_HCLK_Div16
 ((
ušt32_t
)0x00000700)

	)

210 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_Div1
è|| ((PCLKè=ð
RCC_HCLK_Div2
) || \

211 ((
PCLK
è=ð
RCC_HCLK_Div4
è|| ((PCLKè=ð
RCC_HCLK_Div8
) || \

212 ((
PCLK
è=ð
RCC_HCLK_Div16
))

	)

222 
	#RCC_ADC12PLLCLK_OFF
 ((
ušt32_t
)0x00000000)

	)

223 
	#RCC_ADC12PLLCLK_Div1
 ((
ušt32_t
)0x00000100)

	)

224 
	#RCC_ADC12PLLCLK_Div2
 ((
ušt32_t
)0x00000110)

	)

225 
	#RCC_ADC12PLLCLK_Div4
 ((
ušt32_t
)0x00000120)

	)

226 
	#RCC_ADC12PLLCLK_Div6
 ((
ušt32_t
)0x00000130)

	)

227 
	#RCC_ADC12PLLCLK_Div8
 ((
ušt32_t
)0x00000140)

	)

228 
	#RCC_ADC12PLLCLK_Div10
 ((
ušt32_t
)0x00000150)

	)

229 
	#RCC_ADC12PLLCLK_Div12
 ((
ušt32_t
)0x00000160)

	)

230 
	#RCC_ADC12PLLCLK_Div16
 ((
ušt32_t
)0x00000170)

	)

231 
	#RCC_ADC12PLLCLK_Div32
 ((
ušt32_t
)0x00000180)

	)

232 
	#RCC_ADC12PLLCLK_Div64
 ((
ušt32_t
)0x00000190)

	)

233 
	#RCC_ADC12PLLCLK_Div128
 ((
ušt32_t
)0x000001A0)

	)

234 
	#RCC_ADC12PLLCLK_Div256
 ((
ušt32_t
)0x000001B0)

	)

237 
	#RCC_ADC34PLLCLK_OFF
 ((
ušt32_t
)0x10000000)

	)

238 
	#RCC_ADC34PLLCLK_Div1
 ((
ušt32_t
)0x10002000)

	)

239 
	#RCC_ADC34PLLCLK_Div2
 ((
ušt32_t
)0x10002200)

	)

240 
	#RCC_ADC34PLLCLK_Div4
 ((
ušt32_t
)0x10002400)

	)

241 
	#RCC_ADC34PLLCLK_Div6
 ((
ušt32_t
)0x10002600)

	)

242 
	#RCC_ADC34PLLCLK_Div8
 ((
ušt32_t
)0x10002800)

	)

243 
	#RCC_ADC34PLLCLK_Div10
 ((
ušt32_t
)0x10002A00)

	)

244 
	#RCC_ADC34PLLCLK_Div12
 ((
ušt32_t
)0x10002C00)

	)

245 
	#RCC_ADC34PLLCLK_Div16
 ((
ušt32_t
)0x10002E00)

	)

246 
	#RCC_ADC34PLLCLK_Div32
 ((
ušt32_t
)0x10003000)

	)

247 
	#RCC_ADC34PLLCLK_Div64
 ((
ušt32_t
)0x10003200)

	)

248 
	#RCC_ADC34PLLCLK_Div128
 ((
ušt32_t
)0x10003400)

	)

249 
	#RCC_ADC34PLLCLK_Div256
 ((
ušt32_t
)0x10003600)

	)

251 
	#IS_RCC_ADCCLK
(
ADCCLK
è(((ADCCLKè=ð
RCC_ADC12PLLCLK_OFF
è|| ((ADCCLKè=ð
RCC_ADC12PLLCLK_Div1
) || \

252 ((
ADCCLK
è=ð
RCC_ADC12PLLCLK_Div2
è|| ((ADCCLKè=ð
RCC_ADC12PLLCLK_Div4
) || \

253 ((
ADCCLK
è=ð
RCC_ADC12PLLCLK_Div6
è|| ((ADCCLKè=ð
RCC_ADC12PLLCLK_Div8
) || \

254 ((
ADCCLK
è=ð
RCC_ADC12PLLCLK_Div10
è|| ((ADCCLKè=ð
RCC_ADC12PLLCLK_Div12
) || \

255 ((
ADCCLK
è=ð
RCC_ADC12PLLCLK_Div16
è|| ((ADCCLKè=ð
RCC_ADC12PLLCLK_Div32
) || \

256 ((
ADCCLK
è=ð
RCC_ADC12PLLCLK_Div64
è|| ((ADCCLKè=ð
RCC_ADC12PLLCLK_Div128
) || \

257 ((
ADCCLK
è=ð
RCC_ADC12PLLCLK_Div256
è|| ((ADCCLKè=ð
RCC_ADC34PLLCLK_OFF
) || \

258 ((
ADCCLK
è=ð
RCC_ADC34PLLCLK_Div1
è|| ((ADCCLKè=ð
RCC_ADC34PLLCLK_Div2
) || \

259 ((
ADCCLK
è=ð
RCC_ADC34PLLCLK_Div4
è|| ((ADCCLKè=ð
RCC_ADC34PLLCLK_Div6
) || \

260 ((
ADCCLK
è=ð
RCC_ADC34PLLCLK_Div8
è|| ((ADCCLKè=ð
RCC_ADC34PLLCLK_Div10
) || \

261 ((
ADCCLK
è=ð
RCC_ADC34PLLCLK_Div12
è|| ((ADCCLKè=ð
RCC_ADC34PLLCLK_Div16
) || \

262 ((
ADCCLK
è=ð
RCC_ADC34PLLCLK_Div32
è|| ((ADCCLKè=ð
RCC_ADC34PLLCLK_Div64
) || \

263 ((
ADCCLK
è=ð
RCC_ADC34PLLCLK_Div128
è|| ((ADCCLKè=ð
RCC_ADC34PLLCLK_Div256
))

	)

273 
	#RCC_TIM1CLK_HCLK
 ((
ušt32_t
)0x00000000)

	)

274 
	#RCC_TIM1CLK_PLLCLK
 
RCC_CFGR3_TIM1SW


	)

276 
	#RCC_TIM8CLK_HCLK
 ((
ušt32_t
)0x10000000)

	)

277 
	#RCC_TIM8CLK_PLLCLK
 ((
ušt32_t
)0x10000200)

	)

279 
	#IS_RCC_TIMCLK
(
TIMCLK
è(((TIMCLKè=ð
RCC_TIM1CLK_HCLK
è|| ((TIMCLKè=ð
RCC_TIM1CLK_PLLCLK
) || \

280 ((
TIMCLK
è=ð
RCC_TIM8CLK_HCLK
è|| ((TIMCLKè=ð
RCC_TIM8CLK_PLLCLK
))

	)

290 
	#RCC_I2C1CLK_HSI
 ((
ušt32_t
)0x00000000)

	)

291 
	#RCC_I2C1CLK_SYSCLK
 
RCC_CFGR3_I2C1SW


	)

293 
	#RCC_I2C2CLK_HSI
 ((
ušt32_t
)0x10000000)

	)

294 
	#RCC_I2C2CLK_SYSCLK
 ((
ušt32_t
)0x10000020)

	)

296 
	#IS_RCC_I2CCLK
(
I2CCLK
è(((I2CCLKè=ð
RCC_I2C1CLK_HSI
è|| ((I2CCLKè=ð
RCC_I2C1CLK_SYSCLK
) || \

297 ((
I2CCLK
è=ð
RCC_I2C2CLK_HSI
è|| ((I2CCLKè=ð
RCC_I2C2CLK_SYSCLK
))

	)

307 
	#RCC_USART1CLK_PCLK
 ((
ušt32_t
)0x10000000)

	)

308 
	#RCC_USART1CLK_SYSCLK
 ((
ušt32_t
)0x10000001)

	)

309 
	#RCC_USART1CLK_LSE
 ((
ušt32_t
)0x10000002)

	)

310 
	#RCC_USART1CLK_HSI
 ((
ušt32_t
)0x10000003)

	)

312 
	#RCC_USART2CLK_PCLK
 ((
ušt32_t
)0x20000000)

	)

313 
	#RCC_USART2CLK_SYSCLK
 ((
ušt32_t
)0x20010000)

	)

314 
	#RCC_USART2CLK_LSE
 ((
ušt32_t
)0x20020000)

	)

315 
	#RCC_USART2CLK_HSI
 ((
ušt32_t
)0x20030000)

	)

317 
	#RCC_USART3CLK_PCLK
 ((
ušt32_t
)0x30000000)

	)

318 
	#RCC_USART3CLK_SYSCLK
 ((
ušt32_t
)0x30040000)

	)

319 
	#RCC_USART3CLK_LSE
 ((
ušt32_t
)0x30080000)

	)

320 
	#RCC_USART3CLK_HSI
 ((
ušt32_t
)0x300C0000)

	)

322 
	#RCC_UART4CLK_PCLK
 ((
ušt32_t
)0x40000000)

	)

323 
	#RCC_UART4CLK_SYSCLK
 ((
ušt32_t
)0x40100000)

	)

324 
	#RCC_UART4CLK_LSE
 ((
ušt32_t
)0x40200000)

	)

325 
	#RCC_UART4CLK_HSI
 ((
ušt32_t
)0x40300000)

	)

327 
	#RCC_UART5CLK_PCLK
 ((
ušt32_t
)0x50000000)

	)

328 
	#RCC_UART5CLK_SYSCLK
 ((
ušt32_t
)0x50400000)

	)

329 
	#RCC_UART5CLK_LSE
 ((
ušt32_t
)0x50800000)

	)

330 
	#RCC_UART5CLK_HSI
 ((
ušt32_t
)0x50C00000)

	)

332 
	#IS_RCC_USARTCLK
(
USARTCLK
è(((USARTCLKè=ð
RCC_USART1CLK_PCLK
è|| ((USARTCLKè=ð
RCC_USART1CLK_SYSCLK
) || \

333 ((
USARTCLK
è=ð
RCC_USART1CLK_LSE
è|| ((USARTCLKè=ð
RCC_USART1CLK_HSI
) ||\

334 ((
USARTCLK
è=ð
RCC_USART2CLK_PCLK
è|| ((USARTCLKè=ð
RCC_USART2CLK_SYSCLK
) || \

335 ((
USARTCLK
è=ð
RCC_USART2CLK_LSE
è|| ((USARTCLKè=ð
RCC_USART2CLK_HSI
) || \

336 ((
USARTCLK
è=ð
RCC_USART3CLK_PCLK
è|| ((USARTCLKè=ð
RCC_USART3CLK_SYSCLK
) || \

337 ((
USARTCLK
è=ð
RCC_USART3CLK_LSE
è|| ((USARTCLKè=ð
RCC_USART3CLK_HSI
) || \

338 ((
USARTCLK
è=ð
RCC_UART4CLK_PCLK
è|| ((USARTCLKè=ð
RCC_UART4CLK_SYSCLK
) || \

339 ((
USARTCLK
è=ð
RCC_UART4CLK_LSE
è|| ((USARTCLKè=ð
RCC_UART4CLK_HSI
) || \

340 ((
USARTCLK
è=ð
RCC_UART5CLK_PCLK
è|| ((USARTCLKè=ð
RCC_UART5CLK_SYSCLK
) || \

341 ((
USARTCLK
è=ð
RCC_UART5CLK_LSE
è|| ((USARTCLKè=ð
RCC_UART5CLK_HSI
))

	)

351 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

352 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

353 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

354 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

355 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

356 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

358 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0xC0è=ð0x00è&& ((ITè!ð0x00))

	)

360 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
) || \

361 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

362 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_CSS
))

	)

365 
	#IS_RCC_CLEAR_IT
(
IT
è((((ITè& (
ušt8_t
)0x40è=ð0x00è&& ((ITè!ð0x00))

	)

375 
	#RCC_LSE_OFF
 ((
ušt32_t
)0x00000000)

	)

376 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

377 
	#RCC_LSE_By·ss
 ((
ušt32_t
)(
RCC_BDCR_LSEON
 | 
RCC_BDCR_LSEBYP
))

	)

378 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
) || \

379 ((
LSE
è=ð
RCC_LSE_By·ss
))

	)

388 
	#RCC_RTCCLKSourû_LSE
 
RCC_BDCR_RTCSEL_LSE


	)

389 
	#RCC_RTCCLKSourû_LSI
 
RCC_BDCR_RTCSEL_LSI


	)

390 
	#RCC_RTCCLKSourû_HSE_Div32
 
RCC_BDCR_RTCSEL_HSE


	)

392 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_RTCCLKSourû_LSE
) || \

393 ((
SOURCE
è=ð
RCC_RTCCLKSourû_LSI
) || \

394 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div32
))

	)

402 
	#RCC_I2S2CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

403 
	#RCC_I2S2CLKSourû_Ext
 ((
ušt8_t
)0x01)

	)

405 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2S2CLKSourû_SYSCLK
è|| ((SOURCEè=ð
RCC_I2S2CLKSourû_Ext
))

	)

411 
	#RCC_LSEDrive_Low
 ((
ušt32_t
)0x00000000)

	)

412 
	#RCC_LSEDrive_MediumLow
 
RCC_BDCR_LSEDRV_0


	)

413 
	#RCC_LSEDrive_MediumHigh
 
RCC_BDCR_LSEDRV_1


	)

414 
	#RCC_LSEDrive_High
 
RCC_BDCR_LSEDRV


	)

415 
	#IS_RCC_LSE_DRIVE
(
DRIVE
è(((DRIVEè=ð
RCC_LSEDrive_Low
è|| ((DRIVEè=ð
RCC_LSEDrive_MediumLow
) || \

416 ((
DRIVE
è=ð
RCC_LSEDrive_MediumHigh
è|| ((DRIVEè=ð
RCC_LSEDrive_High
))

	)

425 
	#RCC_AHBP”h_ADC34
 
RCC_AHBENR_ADC34EN


	)

426 
	#RCC_AHBP”h_ADC12
 
RCC_AHBENR_ADC12EN


	)

427 
	#RCC_AHBP”h_GPIOA
 
RCC_AHBENR_GPIOAEN


	)

428 
	#RCC_AHBP”h_GPIOB
 
RCC_AHBENR_GPIOBEN


	)

429 
	#RCC_AHBP”h_GPIOC
 
RCC_AHBENR_GPIOCEN


	)

430 
	#RCC_AHBP”h_GPIOD
 
RCC_AHBENR_GPIODEN


	)

431 
	#RCC_AHBP”h_GPIOE
 
RCC_AHBENR_GPIOEEN


	)

432 
	#RCC_AHBP”h_GPIOF
 
RCC_AHBENR_GPIOFEN


	)

433 
	#RCC_AHBP”h_TS
 
RCC_AHBENR_TSEN


	)

434 
	#RCC_AHBP”h_CRC
 
RCC_AHBENR_CRCEN


	)

435 
	#RCC_AHBP”h_FLITF
 
RCC_AHBENR_FLITFEN


	)

436 
	#RCC_AHBP”h_SRAM
 
RCC_AHBENR_SRAMEN


	)

437 
	#RCC_AHBP”h_DMA2
 
RCC_AHBENR_DMA2EN


	)

438 
	#RCC_AHBP”h_DMA1
 
RCC_AHBENR_DMA1EN


	)

440 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xCE81FFA8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

441 
	#IS_RCC_AHB_RST_PERIPH
(
PERIPH
è((((PERIPHè& 0xCE81FFFFè=ð0x00è&& ((PERIPHè!ð0x00))

	)

451 
	#RCC_APB2P”h_SYSCFG
 ((
ušt32_t
)0x00000001)

	)

452 
	#RCC_APB2P”h_TIM1
 ((
ušt32_t
)0x00000800)

	)

453 
	#RCC_APB2P”h_SPI1
 ((
ušt32_t
)0x00001000)

	)

454 
	#RCC_APB2P”h_TIM8
 ((
ušt32_t
)0x00002000)

	)

455 
	#RCC_APB2P”h_USART1
 ((
ušt32_t
)0x00004000)

	)

456 
	#RCC_APB2P”h_TIM15
 ((
ušt32_t
)0x00010000)

	)

457 
	#RCC_APB2P”h_TIM16
 ((
ušt32_t
)0x00020000)

	)

458 
	#RCC_APB2P”h_TIM17
 ((
ušt32_t
)0x00040000)

	)

460 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFF887FEè=ð0x00è&& ((PERIPHè!ð0x00))

	)

469 
	#RCC_APB1P”h_TIM2
 ((
ušt32_t
)0x00000001)

	)

470 
	#RCC_APB1P”h_TIM3
 ((
ušt32_t
)0x00000002)

	)

471 
	#RCC_APB1P”h_TIM4
 ((
ušt32_t
)0x00000004)

	)

472 
	#RCC_APB1P”h_TIM6
 ((
ušt32_t
)0x00000010)

	)

473 
	#RCC_APB1P”h_TIM7
 ((
ušt32_t
)0x00000020)

	)

474 
	#RCC_APB1P”h_WWDG
 ((
ušt32_t
)0x00000800)

	)

475 
	#RCC_APB1P”h_SPI2
 ((
ušt32_t
)0x00004000)

	)

476 
	#RCC_APB1P”h_SPI3
 ((
ušt32_t
)0x00008000)

	)

477 
	#RCC_APB1P”h_USART2
 ((
ušt32_t
)0x00020000)

	)

478 
	#RCC_APB1P”h_USART3
 ((
ušt32_t
)0x00040000)

	)

479 
	#RCC_APB1P”h_UART4
 ((
ušt32_t
)0x00080000)

	)

480 
	#RCC_APB1P”h_UART5
 ((
ušt32_t
)0x00100000)

	)

481 
	#RCC_APB1P”h_I2C1
 ((
ušt32_t
)0x00200000)

	)

482 
	#RCC_APB1P”h_I2C2
 ((
ušt32_t
)0x00400000)

	)

483 
	#RCC_APB1P”h_USB
 ((
ušt32_t
)0x00800000)

	)

484 
	#RCC_APB1P”h_CAN1
 ((
ušt32_t
)0x02000000)

	)

485 
	#RCC_APB1P”h_PWR
 ((
ušt32_t
)0x10000000)

	)

486 
	#RCC_APB1P”h_DAC
 ((
ušt32_t
)0x20000000)

	)

488 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0xCD0137C8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

497 
	#RCC_MCOSourû_NoClock
 ((
ušt8_t
)0x00)

	)

498 
	#RCC_MCOSourû_LSI
 ((
ušt8_t
)0x02)

	)

499 
	#RCC_MCOSourû_LSE
 ((
ušt8_t
)0x03)

	)

500 
	#RCC_MCOSourû_SYSCLK
 ((
ušt8_t
)0x04)

	)

501 
	#RCC_MCOSourû_HSI
 ((
ušt8_t
)0x05)

	)

502 
	#RCC_MCOSourû_HSE
 ((
ušt8_t
)0x06)

	)

503 
	#RCC_MCOSourû_PLLCLK_Div2
 ((
ušt8_t
)0x07)

	)

505 
	#IS_RCC_MCO_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCOSourû_NoClock
è||((SOURCEè=ð
RCC_MCOSourû_SYSCLK
) ||\

506 ((
SOURCE
è=ð
RCC_MCOSourû_HSI
è|| ((SOURCEè=ð
RCC_MCOSourû_HSE
) || \

507 ((
SOURCE
è=ð
RCC_MCOSourû_LSI
è|| ((SOURCEè=ð
RCC_MCOSourû_LSE
) || \

508 ((
SOURCE
è=ð
RCC_MCOSourû_PLLCLK_Div2
))

	)

517 
	#RCC_USBCLKSourû_PLLCLK_1Div5
 ((
ušt8_t
)0x00)

	)

518 
	#RCC_USBCLKSourû_PLLCLK_Div1
 ((
ušt8_t
)0x01)

	)

520 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_USBCLKSourû_PLLCLK_1Div5
) || \

521 ((
SOURCE
è=ð
RCC_USBCLKSourû_PLLCLK_Div1
))

	)

529 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x01)

	)

530 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x11)

	)

531 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x19)

	)

532 
	#RCC_FLAG_MCOF
 ((
ušt8_t
)0x9C)

	)

533 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x21)

	)

534 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x41)

	)

535 
	#RCC_FLAG_OBLRST
 ((
ušt8_t
)0x59)

	)

536 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x5A)

	)

537 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x5B)

	)

538 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x5C)

	)

539 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x5D)

	)

540 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x5E)

	)

541 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x5F)

	)

543 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
) || \

544 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

545 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_OBLRST
) || \

546 ((
FLAG
è=ð
RCC_FLAG_PINRST
è|| ((FLAGè=ð
RCC_FLAG_PORRST
) || \

547 ((
FLAG
è=ð
RCC_FLAG_SFTRST
è|| ((FLAGè=ð
RCC_FLAG_IWDGRST
)|| \

548 ((
FLAG
è=ð
RCC_FLAG_WWDGRST
)|| ((FLAGè=ð
RCC_FLAG_LPWRRST
)|| \

549 ((
FLAG
è=ð
RCC_FLAG_MCOF
))

	)

551 
	#IS_RCC_HSI_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1F)

	)

565 
RCC_DeIn™
();

568 
RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
);

569 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

570 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

571 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

572 
RCC_LSECÚfig
(
ušt32_t
 
RCC_LSE
);

573 
RCC_LSEDriveCÚfig
(
ušt32_t
 
RCC_LSEDrive
);

574 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

575 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
);

576 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

577 
RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Div
);

578 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

579 
RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCOSourû
);

582 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

583 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

584 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

585 
RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
);

586 
RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
);

587 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

590 
RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PLLCLK
);

591 
RCC_I2CCLKCÚfig
(
ušt32_t
 
RCC_I2CCLK
);

592 
RCC_TIMCLKCÚfig
(
ušt32_t
 
RCC_TIMCLK
);

593 
RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
);

594 
RCC_USARTCLKCÚfig
(
ušt32_t
 
RCC_USARTCLK
);

595 
RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
);

597 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

598 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

599 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

601 
RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

602 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

603 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

605 
RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

606 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

607 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

610 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

611 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

612 
RCC_CË¬FÏg
();

613 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

614 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

616 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_rtc.h

30 #iâdeà
__STM32F30x_RTC_H


31 
	#__STM32F30x_RTC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

55 
ušt32_t
 
RTC_HourFÜm©
;

58 
ušt32_t
 
RTC_AsynchP»div
;

61 
ušt32_t
 
RTC_SynchP»div
;

63 }
	tRTC_In™Ty³Def
;

70 
ušt8_t
 
RTC_Hours
;

75 
ušt8_t
 
RTC_Mšu‹s
;

78 
ušt8_t
 
RTC_SecÚds
;

81 
ušt8_t
 
RTC_H12
;

83 }
	tRTC_TimeTy³Def
;

90 
ušt8_t
 
RTC_W“kDay
;

93 
ušt8_t
 
RTC_MÚth
;

96 
ušt8_t
 
RTC_D©e
;

99 
ušt8_t
 
RTC_Y—r
;

101 }
	tRTC_D©eTy³Def
;

108 
RTC_TimeTy³Def
 
RTC_AÏrmTime
;

110 
ušt32_t
 
RTC_AÏrmMask
;

113 
ušt32_t
 
RTC_AÏrmD©eW“kDayS–
;

116 
ušt8_t
 
RTC_AÏrmD©eW“kDay
;

121 }
	tRTC_AÏrmTy³Def
;

133 
	#RTC_HourFÜm©_24
 ((
ušt32_t
)0x00000000)

	)

134 
	#RTC_HourFÜm©_12
 ((
ušt32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_HourFÜm©_12
) || \

136 ((
FORMAT
è=ð
RTC_HourFÜm©_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
è(((HOURè> 0è&& ((HOURè<ð12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
è((HOURè<ð23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
è((MINUTESè<ð59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
è((SECONDSè<ð59)

	)

175 
	#RTC_H12_AM
 ((
ušt8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ušt8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
è(((PMè=ð
RTC_H12_AM
è|| ((PMè=ð
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
è((YEARè<ð99)

	)

197 
	#RTC_MÚth_Jªu¬y
 ((
ušt8_t
)0x01)

	)

198 
	#RTC_MÚth_Febru¬y
 ((
ušt8_t
)0x02)

	)

199 
	#RTC_MÚth_M¬ch
 ((
ušt8_t
)0x03)

	)

200 
	#RTC_MÚth_A´ž
 ((
ušt8_t
)0x04)

	)

201 
	#RTC_MÚth_May
 ((
ušt8_t
)0x05)

	)

202 
	#RTC_MÚth_JuÃ
 ((
ušt8_t
)0x06)

	)

203 
	#RTC_MÚth_July
 ((
ušt8_t
)0x07)

	)

204 
	#RTC_MÚth_Augu¡
 ((
ušt8_t
)0x08)

	)

205 
	#RTC_MÚth_S•‹mb”
 ((
ušt8_t
)0x09)

	)

206 
	#RTC_MÚth_Oùob”
 ((
ušt8_t
)0x10)

	)

207 
	#RTC_MÚth_Novemb”
 ((
ušt8_t
)0x11)

	)

208 
	#RTC_MÚth_Deûmb”
 ((
ušt8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
è(((MONTHè>ð1è&& ((MONTHè<ð12))

	)

210 
	#IS_RTC_DATE
(
DATE
è(((DATEè>ð1è&& ((DATEè<ð31))

	)

220 
	#RTC_W“kday_MÚday
 ((
ušt8_t
)0x01)

	)

221 
	#RTC_W“kday_Tuesday
 ((
ušt8_t
)0x02)

	)

222 
	#RTC_W“kday_WedÃsday
 ((
ušt8_t
)0x03)

	)

223 
	#RTC_W“kday_Thursday
 ((
ušt8_t
)0x04)

	)

224 
	#RTC_W“kday_Friday
 ((
ušt8_t
)0x05)

	)

225 
	#RTC_W“kday_S©urday
 ((
ušt8_t
)0x06)

	)

226 
	#RTC_W“kday_Sunday
 ((
ušt8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_W“kday_MÚday
) || \

228 ((
WEEKDAY
è=ð
RTC_W“kday_Tuesday
) || \

229 ((
WEEKDAY
è=ð
RTC_W“kday_WedÃsday
) || \

230 ((
WEEKDAY
è=ð
RTC_W“kday_Thursday
) || \

231 ((
WEEKDAY
è=ð
RTC_W“kday_Friday
) || \

232 ((
WEEKDAY
è=ð
RTC_W“kday_S©urday
) || \

233 ((
WEEKDAY
è=ð
RTC_W“kday_Sunday
))

	)

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
è(((DATEè> 0è&& ((DATEè<ð31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_W“kday_MÚday
) || \

244 ((
WEEKDAY
è=ð
RTC_W“kday_Tuesday
) || \

245 ((
WEEKDAY
è=ð
RTC_W“kday_WedÃsday
) || \

246 ((
WEEKDAY
è=ð
RTC_W“kday_Thursday
) || \

247 ((
WEEKDAY
è=ð
RTC_W“kday_Friday
) || \

248 ((
WEEKDAY
è=ð
RTC_W“kday_S©urday
) || \

249 ((
WEEKDAY
è=ð
RTC_W“kday_Sunday
))

	)

259 
	#RTC_AÏrmD©eW“kDayS–_D©e
 ((
ušt32_t
)0x00000000)

	)

260 
	#RTC_AÏrmD©eW“kDayS–_W“kDay
 ((
ušt32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
è(((SELè=ð
RTC_AÏrmD©eW“kDayS–_D©e
) || \

263 ((
SEL
è=ð
RTC_AÏrmD©eW“kDayS–_W“kDay
))

	)

273 
	#RTC_AÏrmMask_NÚe
 ((
ušt32_t
)0x00000000)

	)

274 
	#RTC_AÏrmMask_D©eW“kDay
 ((
ušt32_t
)0x80000000)

	)

275 
	#RTC_AÏrmMask_Hours
 ((
ušt32_t
)0x00800000)

	)

276 
	#RTC_AÏrmMask_Mšu‹s
 ((
ušt32_t
)0x00008000)

	)

277 
	#RTC_AÏrmMask_SecÚds
 ((
ušt32_t
)0x00000080)

	)

278 
	#RTC_AÏrmMask_AÎ
 ((
ušt32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
è(((MASKè& 0x7F7F7F7Fè=ð(
ušt32_t
)
RESET
)

	)

288 
	#RTC_AÏrm_A
 ((
ušt32_t
)0x00000100)

	)

289 
	#RTC_AÏrm_B
 ((
ušt32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
è(((ALARMè=ð
RTC_AÏrm_A
è|| ((ALARMè=ð
RTC_AÏrm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
è(((ALARMè& (
RTC_AÏrm_A
 | 
RTC_AÏrm_B
)è!ð(
ušt32_t
)
RESET
)

	)

300 
	#RTC_AÏrmSubSecÚdMask_AÎ
 ((
ušt32_t
)0x00000000è

	)

303 
	#RTC_AÏrmSubSecÚdMask_SS14_1
 ((
ušt32_t
)0x01000000è

	)

305 
	#RTC_AÏrmSubSecÚdMask_SS14_2
 ((
ušt32_t
)0x02000000è

	)

307 
	#RTC_AÏrmSubSecÚdMask_SS14_3
 ((
ušt32_t
)0x03000000è

	)

309 
	#RTC_AÏrmSubSecÚdMask_SS14_4
 ((
ušt32_t
)0x04000000è

	)

311 
	#RTC_AÏrmSubSecÚdMask_SS14_5
 ((
ušt32_t
)0x05000000è

	)

313 
	#RTC_AÏrmSubSecÚdMask_SS14_6
 ((
ušt32_t
)0x06000000è

	)

315 
	#RTC_AÏrmSubSecÚdMask_SS14_7
 ((
ušt32_t
)0x07000000è

	)

317 
	#RTC_AÏrmSubSecÚdMask_SS14_8
 ((
ušt32_t
)0x08000000è

	)

319 
	#RTC_AÏrmSubSecÚdMask_SS14_9
 ((
ušt32_t
)0x09000000è

	)

321 
	#RTC_AÏrmSubSecÚdMask_SS14_10
 ((
ušt32_t
)0x0A000000è

	)

323 
	#RTC_AÏrmSubSecÚdMask_SS14_11
 ((
ušt32_t
)0x0B000000è

	)

325 
	#RTC_AÏrmSubSecÚdMask_SS14_12
 ((
ušt32_t
)0x0C000000è

	)

327 
	#RTC_AÏrmSubSecÚdMask_SS14_13
 ((
ušt32_t
)0x0D000000è

	)

329 
	#RTC_AÏrmSubSecÚdMask_SS14
 ((
ušt32_t
)0x0E000000è

	)

331 
	#RTC_AÏrmSubSecÚdMask_NÚe
 ((
ušt32_t
)0x0F000000è

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
è(((MASKè=ð
RTC_AÏrmSubSecÚdMask_AÎ
) || \

334 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_1
) || \

335 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_2
) || \

336 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_3
) || \

337 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_4
) || \

338 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_5
) || \

339 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_6
) || \

340 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_7
) || \

341 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_8
) || \

342 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_9
) || \

343 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_10
) || \

344 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_11
) || \

345 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_12
) || \

346 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_13
) || \

347 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14
) || \

348 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_NÚe
))

	)

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
è((VALUEè<ð0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ušt32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ušt32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ušt32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ušt32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16b™s
 ((
ušt32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17b™s
 ((
ušt32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
è(((CLOCKè=ð
RTC_WakeUpClock_RTCCLK_Div16
) || \

373 ((
CLOCK
è=ð
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
è=ð
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
è=ð
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
è=ð
RTC_WakeUpClock_CK_SPRE_16b™s
) || \

377 ((
CLOCK
è=ð
RTC_WakeUpClock_CK_SPRE_17b™s
))

	)

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
è((COUNTERè<ð0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_F®lšg
 ((
ušt32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
è(((EDGEè=ð
RTC_TimeSmpEdge_Risšg
) || \

389 ((
EDGE
è=ð
RTC_TimeSmpEdge_F®lšg
))

	)

397 
	#RTC_Ouut_Di§bË
 ((
ušt32_t
)0x00000000)

	)

398 
	#RTC_Ouut_AÏrmA
 ((
ušt32_t
)0x00200000)

	)

399 
	#RTC_Ouut_AÏrmB
 ((
ušt32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ušt32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_Ouut_Di§bË
) || \

403 ((
OUTPUT
è=ð
RTC_Ouut_AÏrmA
) || \

404 ((
OUTPUT
è=ð
RTC_Ouut_AÏrmB
) || \

405 ((
OUTPUT
è=ð
RTC_Ouut_WakeUp
))

	)

414 
	#RTC_OuutPÞ¬™y_High
 ((
ušt32_t
)0x00000000)

	)

415 
	#RTC_OuutPÞ¬™y_Low
 ((
ušt32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
è(((POLè=ð
RTC_OuutPÞ¬™y_High
) || \

417 ((
POL
è=ð
RTC_OuutPÞ¬™y_Low
))

	)

425 
	#RTC_C®ibSign_Pos™ive
 ((
ušt32_t
)0x00000000)

	)

426 
	#RTC_C®ibSign_Neg©ive
 ((
ušt32_t
)0x00000080)

	)

427 
	#IS_RTC_CALIB_SIGN
(
SIGN
è(((SIGNè=ð
RTC_C®ibSign_Pos™ive
) || \

428 ((
SIGN
è=ð
RTC_C®ibSign_Neg©ive
))

	)

429 
	#IS_RTC_CALIB_VALUE
(
VALUE
è((VALUEè< 0x20)

	)

438 
	#RTC_C®ibOuut_512Hz
 ((
ušt32_t
)0x00000000)

	)

439 
	#RTC_C®ibOuut_1Hz
 ((
ušt32_t
)0x00080000)

	)

440 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_C®ibOuut_512Hz
) || \

441 ((
OUTPUT
è=ð
RTC_C®ibOuut_1Hz
))

	)

449 
	#RTC_SmoÙhC®ibP”iod_32£c
 ((
ušt32_t
)0x00000000è

	)

451 
	#RTC_SmoÙhC®ibP”iod_16£c
 ((
ušt32_t
)0x00002000è

	)

453 
	#RTC_SmoÙhC®ibP”iod_8£c
 ((
ušt32_t
)0x00004000è

	)

455 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
è(((PERIODè=ð
RTC_SmoÙhC®ibP”iod_32£c
) || \

456 ((
PERIOD
è=ð
RTC_SmoÙhC®ibP”iod_16£c
) || \

457 ((
PERIOD
è=ð
RTC_SmoÙhC®ibP”iod_8£c
))

	)

466 
	#RTC_SmoÙhC®ibPlusPul£s_S‘
 ((
ušt32_t
)0x00008000è

	)

469 
	#RTC_SmoÙhC®ibPlusPul£s_Re£t
 ((
ušt32_t
)0x00000000è

	)

471 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
è(((PLUSè=ð
RTC_SmoÙhC®ibPlusPul£s_S‘
) || \

472 ((
PLUS
è=ð
RTC_SmoÙhC®ibPlusPul£s_Re£t
))

	)

481 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
è((VALUEè<ð0x000001FF)

	)

490 
	#RTC_DayLightSavšg_SUB1H
 ((
ušt32_t
)0x00020000)

	)

491 
	#RTC_DayLightSavšg_ADD1H
 ((
ušt32_t
)0x00010000)

	)

492 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
è(((SAVEè=ð
RTC_DayLightSavšg_SUB1H
) || \

493 ((
SAVE
è=ð
RTC_DayLightSavšg_ADD1H
))

	)

495 
	#RTC_StÜeO³¿tiÚ_Re£t
 ((
ušt32_t
)0x00000000)

	)

496 
	#RTC_StÜeO³¿tiÚ_S‘
 ((
ušt32_t
)0x00040000)

	)

497 
	#IS_RTC_STORE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
RTC_StÜeO³¿tiÚ_Re£t
) || \

498 ((
OPERATION
è=ð
RTC_StÜeO³¿tiÚ_S‘
))

	)

506 
	#RTC_Tam³rTrigg”_RisšgEdge
 ((
ušt32_t
)0x00000000)

	)

507 
	#RTC_Tam³rTrigg”_F®lšgEdge
 ((
ušt32_t
)0x00000001)

	)

508 
	#RTC_Tam³rTrigg”_LowLev–
 ((
ušt32_t
)0x00000000)

	)

509 
	#RTC_Tam³rTrigg”_HighLev–
 ((
ušt32_t
)0x00000001)

	)

510 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
RTC_Tam³rTrigg”_RisšgEdge
) || \

511 ((
TRIGGER
è=ð
RTC_Tam³rTrigg”_F®lšgEdge
) || \

512 ((
TRIGGER
è=ð
RTC_Tam³rTrigg”_LowLev–
) || \

513 ((
TRIGGER
è=ð
RTC_Tam³rTrigg”_HighLev–
))

	)

522 
	#RTC_Tam³rFž‹r_Di§bË
 ((
ušt32_t
)0x00000000è

	)

524 
	#RTC_Tam³rFž‹r_2Sam¶e
 ((
ušt32_t
)0x00000800è

	)

526 
	#RTC_Tam³rFž‹r_4Sam¶e
 ((
ušt32_t
)0x00001000è

	)

528 
	#RTC_Tam³rFž‹r_8Sam¶e
 ((
ušt32_t
)0x00001800è

	)

530 
	#IS_RTC_TAMPER_FILTER
(
FILTER
è(((FILTERè=ð
RTC_Tam³rFž‹r_Di§bË
) || \

531 ((
FILTER
è=ð
RTC_Tam³rFž‹r_2Sam¶e
) || \

532 ((
FILTER
è=ð
RTC_Tam³rFž‹r_4Sam¶e
) || \

533 ((
FILTER
è=ð
RTC_Tam³rFž‹r_8Sam¶e
))

	)

541 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div32768
 ((
ušt32_t
)0x00000000è

	)

543 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div16384
 ((
ušt32_t
)0x000000100è

	)

545 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div8192
 ((
ušt32_t
)0x00000200è

	)

547 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div4096
 ((
ušt32_t
)0x00000300è

	)

549 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div2048
 ((
ušt32_t
)0x00000400è

	)

551 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div1024
 ((
ušt32_t
)0x00000500è

	)

553 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div512
 ((
ušt32_t
)0x00000600è

	)

555 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div256
 ((
ušt32_t
)0x00000700è

	)

557 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
è(((FREQè==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div32768
) || \

558 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div16384
) || \

559 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div8192
) || \

560 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div4096
) || \

561 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div2048
) || \

562 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div1024
) || \

563 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div512
) || \

564 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div256
))

	)

573 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_1RTCCLK
 ((
ušt32_t
)0x00000000è

	)

575 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_2RTCCLK
 ((
ušt32_t
)0x00002000è

	)

577 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_4RTCCLK
 ((
ušt32_t
)0x00004000è

	)

579 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_8RTCCLK
 ((
ušt32_t
)0x00006000è

	)

582 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
è(((DURATIONè=ð
RTC_Tam³rP»ch¬geDu¿tiÚ_1RTCCLK
) || \

583 ((
DURATION
è=ð
RTC_Tam³rP»ch¬geDu¿tiÚ_2RTCCLK
) || \

584 ((
DURATION
è=ð
RTC_Tam³rP»ch¬geDu¿tiÚ_4RTCCLK
) || \

585 ((
DURATION
è=ð
RTC_Tam³rP»ch¬geDu¿tiÚ_8RTCCLK
))

	)

593 
	#RTC_Tam³r_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#RTC_Tam³r_2
 
RTC_TAFCR_TAMP2E


	)

597 
	#RTC_Tam³r_3
 
RTC_TAFCR_TAMP3E


	)

600 
	#IS_RTC_TAMPER
(
TAMPER
è((((TAMPERè& (
ušt32_t
)0xFFFFFFD6è=ð0x00è&& ((TAMPERè!ð(ušt32_t)
RESET
))

	)

610 
	#RTC_OuutTy³_O³nD¿š
 ((
ušt32_t
)0x00000000)

	)

611 
	#RTC_OuutTy³_PushPuÎ
 ((
ušt32_t
)0x00040000)

	)

612 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
è(((TYPEè=ð
RTC_OuutTy³_O³nD¿š
) || \

613 ((
TYPE
è=ð
RTC_OuutTy³_PushPuÎ
))

	)

622 
	#RTC_ShiáAdd1S_Re£t
 ((
ušt32_t
)0x00000000)

	)

623 
	#RTC_ShiáAdd1S_S‘
 ((
ušt32_t
)0x80000000)

	)

624 
	#IS_RTC_SHIFT_ADD1S
(
SEL
è(((SELè=ð
RTC_ShiáAdd1S_Re£t
) || \

625 ((
SEL
è=ð
RTC_ShiáAdd1S_S‘
))

	)

633 
	#IS_RTC_SHIFT_SUBFS
(
FS
è((FSè<ð0x00007FFF)

	)

643 
	#RTC_BKP_DR0
 ((
ušt32_t
)0x00000000)

	)

644 
	#RTC_BKP_DR1
 ((
ušt32_t
)0x00000001)

	)

645 
	#RTC_BKP_DR2
 ((
ušt32_t
)0x00000002)

	)

646 
	#RTC_BKP_DR3
 ((
ušt32_t
)0x00000003)

	)

647 
	#RTC_BKP_DR4
 ((
ušt32_t
)0x00000004)

	)

648 
	#RTC_BKP_DR5
 ((
ušt32_t
)0x00000005)

	)

649 
	#RTC_BKP_DR6
 ((
ušt32_t
)0x00000006)

	)

650 
	#RTC_BKP_DR7
 ((
ušt32_t
)0x00000007)

	)

651 
	#RTC_BKP_DR8
 ((
ušt32_t
)0x00000008)

	)

652 
	#RTC_BKP_DR9
 ((
ušt32_t
)0x00000009)

	)

653 
	#RTC_BKP_DR10
 ((
ušt32_t
)0x0000000A)

	)

654 
	#RTC_BKP_DR11
 ((
ušt32_t
)0x0000000B)

	)

655 
	#RTC_BKP_DR12
 ((
ušt32_t
)0x0000000C)

	)

656 
	#RTC_BKP_DR13
 ((
ušt32_t
)0x0000000D)

	)

657 
	#RTC_BKP_DR14
 ((
ušt32_t
)0x0000000E)

	)

658 
	#RTC_BKP_DR15
 ((
ušt32_t
)0x0000000F)

	)

659 
	#IS_RTC_BKP
(
BKP
è(((BKPè=ð
RTC_BKP_DR0
) || \

660 ((
BKP
è=ð
RTC_BKP_DR1
) || \

661 ((
BKP
è=ð
RTC_BKP_DR2
) || \

662 ((
BKP
è=ð
RTC_BKP_DR3
) || \

663 ((
BKP
è=ð
RTC_BKP_DR4
) || \

664 ((
BKP
è=ð
RTC_BKP_DR5
) || \

665 ((
BKP
è=ð
RTC_BKP_DR6
) || \

666 ((
BKP
è=ð
RTC_BKP_DR7
) || \

667 ((
BKP
è=ð
RTC_BKP_DR8
) || \

668 ((
BKP
è=ð
RTC_BKP_DR9
) || \

669 ((
BKP
è=ð
RTC_BKP_DR10
) || \

670 ((
BKP
è=ð
RTC_BKP_DR11
) || \

671 ((
BKP
è=ð
RTC_BKP_DR12
) || \

672 ((
BKP
è=ð
RTC_BKP_DR13
) || \

673 ((
BKP
è=ð
RTC_BKP_DR14
) || \

674 ((
BKP
è=ð
RTC_BKP_DR15
))

	)

682 
	#RTC_FÜm©_BIN
 ((
ušt32_t
)0x000000000)

	)

683 
	#RTC_FÜm©_BCD
 ((
ušt32_t
)0x000000001)

	)

684 
	#IS_RTC_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_FÜm©_BIN
è|| ((FORMATè=ð
RTC_FÜm©_BCD
))

	)

693 
	#RTC_FLAG_RECALPF
 ((
ušt32_t
)0x00010000)

	)

694 
	#RTC_FLAG_TAMP3F
 ((
ušt32_t
)0x00008000)

	)

695 
	#RTC_FLAG_TAMP2F
 ((
ušt32_t
)0x00004000)

	)

696 
	#RTC_FLAG_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

697 
	#RTC_FLAG_TSOVF
 ((
ušt32_t
)0x00001000)

	)

698 
	#RTC_FLAG_TSF
 ((
ušt32_t
)0x00000800)

	)

699 
	#RTC_FLAG_WUTF
 ((
ušt32_t
)0x00000400)

	)

700 
	#RTC_FLAG_ALRBF
 ((
ušt32_t
)0x00000200)

	)

701 
	#RTC_FLAG_ALRAF
 ((
ušt32_t
)0x00000100)

	)

702 
	#RTC_FLAG_INITF
 ((
ušt32_t
)0x00000040)

	)

703 
	#RTC_FLAG_RSF
 ((
ušt32_t
)0x00000020)

	)

704 
	#RTC_FLAG_INITS
 ((
ušt32_t
)0x00000010)

	)

705 
	#RTC_FLAG_SHPF
 ((
ušt32_t
)0x00000008)

	)

706 
	#RTC_FLAG_WUTWF
 ((
ušt32_t
)0x00000004)

	)

707 
	#RTC_FLAG_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

708 
	#RTC_FLAG_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

709 
	#IS_RTC_GET_FLAG
(
FLAG
è(((FLAGè=ð
RTC_FLAG_TSOVF
è|| ((FLAGè=ð
RTC_FLAG_TSF
) || \

710 ((
FLAG
è=ð
RTC_FLAG_WUTF
è|| ((FLAGè=ð
RTC_FLAG_ALRBF
) || \

711 ((
FLAG
è=ð
RTC_FLAG_ALRAF
è|| ((FLAGè=ð
RTC_FLAG_INITF
) || \

712 ((
FLAG
è=ð
RTC_FLAG_RSF
è|| ((FLAGè=ð
RTC_FLAG_WUTWF
) || \

713 ((
FLAG
è=ð
RTC_FLAG_ALRBWF
è|| ((FLAGè=ð
RTC_FLAG_ALRAWF
) || \

714 ((
FLAG
è=ð
RTC_FLAG_TAMP1F
è|| ((FLAGè=ð
RTC_FLAG_TAMP2F
) || \

715 ((
FLAG
è=ð
RTC_FLAG_TAMP3F
è|| ((FLAGè=ð
RTC_FLAG_RECALPF
) || \

716 ((
FLAG
è=ð
RTC_FLAG_SHPF
))

	)

717 
	#IS_RTC_CLEAR_FLAG
(
FLAG
è(((FLAGè!ð(
ušt32_t
)
RESET
è&& (((FLAGè& 0xFFFF00DFè=ð(ušt32_t)RESET))

	)

726 
	#RTC_IT_TS
 ((
ušt32_t
)0x00008000)

	)

727 
	#RTC_IT_WUT
 ((
ušt32_t
)0x00004000)

	)

728 
	#RTC_IT_ALRB
 ((
ušt32_t
)0x00002000)

	)

729 
	#RTC_IT_ALRA
 ((
ušt32_t
)0x00001000)

	)

730 
	#RTC_IT_TAMP
 ((
ušt32_t
)0x00000004è

	)

731 
	#RTC_IT_TAMP1
 ((
ušt32_t
)0x00020000)

	)

732 
	#RTC_IT_TAMP2
 ((
ušt32_t
)0x00040000)

	)

733 
	#RTC_IT_TAMP3
 ((
ušt32_t
)0x00080000)

	)

736 
	#IS_RTC_CONFIG_IT
(
IT
è(((ITè!ð(
ušt32_t
)
RESET
è&& (((ITè& 0xFFFF0FFBè=ð(ušt32_t)RESET))

	)

737 
	#IS_RTC_GET_IT
(
IT
è(((ITè=ð
RTC_IT_TS
è|| ((ITè=ð
RTC_IT_WUT
) || \

738 ((
IT
è=ð
RTC_IT_ALRB
è|| ((ITè=ð
RTC_IT_ALRA
) || \

739 ((
IT
è=ð
RTC_IT_TAMP1
è|| ((ITè=ð
RTC_IT_TAMP2
) || \

740 ((
IT
è=ð
RTC_IT_TAMP3
))

	)

741 
	#IS_RTC_CLEAR_IT
(
IT
è(((ITè!ð(
ušt32_t
)
RESET
è&& (((ITè& 0xFFF10FFFè=ð(ušt32_t)RESET))

	)

756 
E¼ÜStus
 
RTC_DeIn™
();

760 
E¼ÜStus
 
RTC_In™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
);

761 
RTC_SŒuùIn™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
);

762 
RTC_Wr™ePrÙeùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

763 
E¼ÜStus
 
RTC_EÁ”In™Mode
();

764 
RTC_Ex™In™Mode
();

765 
E¼ÜStus
 
RTC_Wa™FÜSynchro
();

766 
E¼ÜStus
 
RTC_RefClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

767 
RTC_By·ssShadowCmd
(
FunùiÚ®S‹
 
NewS‹
);

770 
E¼ÜStus
 
RTC_S‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

771 
RTC_TimeSŒuùIn™
(
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

772 
RTC_G‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

773 
ušt32_t
 
RTC_G‘SubSecÚd
();

774 
E¼ÜStus
 
RTC_S‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

775 
RTC_D©eSŒuùIn™
(
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

776 
RTC_G‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

779 
RTC_S‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

780 
RTC_AÏrmSŒuùIn™
(
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

781 
RTC_G‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

782 
E¼ÜStus
 
RTC_AÏrmCmd
(
ušt32_t
 
RTC_AÏrm
, 
FunùiÚ®S‹
 
NewS‹
);

783 
RTC_AÏrmSubSecÚdCÚfig
(
ušt32_t
 
RTC_AÏrm
, ušt32_ˆ
RTC_AÏrmSubSecÚdV®ue
, ušt32_ˆ
RTC_AÏrmSubSecÚdMask
);

784 
ušt32_t
 
RTC_G‘AÏrmSubSecÚd
(ušt32_ˆ
RTC_AÏrm
);

787 
RTC_WakeUpClockCÚfig
(
ušt32_t
 
RTC_WakeUpClock
);

788 
RTC_S‘WakeUpCouÁ”
(
ušt32_t
 
RTC_WakeUpCouÁ”
);

789 
ušt32_t
 
RTC_G‘WakeUpCouÁ”
();

790 
E¼ÜStus
 
RTC_WakeUpCmd
(
FunùiÚ®S‹
 
NewS‹
);

793 
RTC_DayLightSavšgCÚfig
(
ušt32_t
 
RTC_DayLightSavšg
, ušt32_ˆ
RTC_StÜeO³¿tiÚ
);

794 
ušt32_t
 
RTC_G‘StÜeO³¿tiÚ
();

797 
RTC_OuutCÚfig
(
ušt32_t
 
RTC_Ouut
, ušt32_ˆ
RTC_OuutPÞ¬™y
);

800 
RTC_C®ibOuutCmd
(
FunùiÚ®S‹
 
NewS‹
);

801 
RTC_C®ibOuutCÚfig
(
ušt32_t
 
RTC_C®ibOuut
);

802 
E¼ÜStus
 
RTC_SmoÙhC®ibCÚfig
(
ušt32_t
 
RTC_SmoÙhC®ibP”iod
,

803 
ušt32_t
 
RTC_SmoÙhC®ibPlusPul£s
,

804 
ušt32_t
 
RTC_SmouthC®ibMšusPul£sV®ue
);

807 
RTC_TimeSmpCmd
(
ušt32_t
 
RTC_TimeSmpEdge
, 
FunùiÚ®S‹
 
NewS‹
);

808 
RTC_G‘TimeSmp
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_SmpTimeSŒuù
,

809 
RTC_D©eTy³Def
* 
RTC_SmpD©eSŒuù
);

810 
ušt32_t
 
RTC_G‘TimeSmpSubSecÚd
();

813 
RTC_Tam³rTrigg”CÚfig
(
ušt32_t
 
RTC_Tam³r
, ušt32_ˆ
RTC_Tam³rTrigg”
);

814 
RTC_Tam³rCmd
(
ušt32_t
 
RTC_Tam³r
, 
FunùiÚ®S‹
 
NewS‹
);

815 
RTC_Tam³rFž‹rCÚfig
(
ušt32_t
 
RTC_Tam³rFž‹r
);

816 
RTC_Tam³rSam¶šgF»qCÚfig
(
ušt32_t
 
RTC_Tam³rSam¶šgF»q
);

817 
RTC_Tam³rPšsP»ch¬geDu¿tiÚ
(
ušt32_t
 
RTC_Tam³rP»ch¬geDu¿tiÚ
);

818 
RTC_TimeSmpOnTam³rD‘eùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

819 
RTC_Tam³rPuÎUpCmd
(
FunùiÚ®S‹
 
NewS‹
);

822 
RTC_Wr™eBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
, ušt32_ˆ
D©a
);

823 
ušt32_t
 
RTC_R—dBackupRegi¡”
(ušt32_ˆ
RTC_BKP_DR
);

826 
RTC_OuutTy³CÚfig
(
ušt32_t
 
RTC_OuutTy³
);

829 
E¼ÜStus
 
RTC_SynchroShiáCÚfig
(
ušt32_t
 
RTC_ShiáAdd1S
, ušt32_ˆ
RTC_ShiáSubFS
);

832 
RTC_ITCÚfig
(
ušt32_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

833 
FÏgStus
 
RTC_G‘FÏgStus
(
ušt32_t
 
RTC_FLAG
);

834 
RTC_CË¬FÏg
(
ušt32_t
 
RTC_FLAG
);

835 
ITStus
 
RTC_G‘ITStus
(
ušt32_t
 
RTC_IT
);

836 
RTC_CË¬ITP’dšgB™
(
ušt32_t
 
RTC_IT
);

838 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_spi.h

30 #iâdeà
__STM32F30x_SPI_H


31 
	#__STM32F30x_SPI_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

56 
ušt16_t
 
SPI_DœeùiÚ
;

59 
ušt16_t
 
SPI_Mode
;

62 
ušt16_t
 
SPI_D©aSize
;

65 
ušt16_t
 
SPI_CPOL
;

68 
ušt16_t
 
SPI_CPHA
;

71 
ušt16_t
 
SPI_NSS
;

75 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

81 
ušt16_t
 
SPI_Fœ¡B™
;

84 
ušt16_t
 
SPI_CRCPÞynomŸl
;

85 }
	tSPI_In™Ty³Def
;

94 
ušt16_t
 
I2S_Mode
;

97 
ušt16_t
 
I2S_Snd¬d
;

100 
ušt16_t
 
I2S_D©aFÜm©
;

103 
ušt16_t
 
I2S_MCLKOuut
;

106 
ušt32_t
 
I2S_AudioF»q
;

109 
ušt16_t
 
I2S_CPOL
;

111 }
	tI2S_In™Ty³Def
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI1
) || \

120 ((
PERIPH
è=ð
SPI2
) || \

121 ((
PERIPH
è=ð
SPI3
))

	)

123 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
è(((PERIPHè=ð
SPI1
) || \

124 ((
PERIPH
è=ð
SPI2
) || \

125 ((
PERIPH
è=ð
SPI3
) || \

126 ((
PERIPH
è=ð
I2S2ext
) || \

127 ((
PERIPH
è=ð
I2S3ext
))

	)

129 
	#IS_SPI_23_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI2
) || \

130 ((
PERIPH
è=ð
SPI3
))

	)

132 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
è(((PERIPHè=ð
SPI2
) || \

133 ((
PERIPH
è=ð
SPI3
) || \

134 ((
PERIPH
è=ð
I2S2ext
) || \

135 ((
PERIPH
è=ð
I2S3ext
))

	)

137 
	#IS_I2S_EXT_PERIPH
(
PERIPH
è(((PERIPHè=ð
I2S2ext
) || \

138 ((
PERIPH
è=ð
I2S3ext
))

	)

144 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

145 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

146 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

147 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

148 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ð
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
) || \

149 ((
MODE
è=ð
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

150 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Rx
) || \

151 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Tx
))

	)

160 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

161 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

162 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_Mode_Ma¡”
) || \

163 ((
MODE
è=ð
SPI_Mode_SÏve
))

	)

172 
	#SPI_D©aSize_4b
 ((
ušt16_t
)0x0300)

	)

173 
	#SPI_D©aSize_5b
 ((
ušt16_t
)0x0400)

	)

174 
	#SPI_D©aSize_6b
 ((
ušt16_t
)0x0500)

	)

175 
	#SPI_D©aSize_7b
 ((
ušt16_t
)0x0600)

	)

176 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0700)

	)

177 
	#SPI_D©aSize_9b
 ((
ušt16_t
)0x0800)

	)

178 
	#SPI_D©aSize_10b
 ((
ušt16_t
)0x0900)

	)

179 
	#SPI_D©aSize_11b
 ((
ušt16_t
)0x0A00)

	)

180 
	#SPI_D©aSize_12b
 ((
ušt16_t
)0x0B00)

	)

181 
	#SPI_D©aSize_13b
 ((
ušt16_t
)0x0C00)

	)

182 
	#SPI_D©aSize_14b
 ((
ušt16_t
)0x0D00)

	)

183 
	#SPI_D©aSize_15b
 ((
ušt16_t
)0x0E00)

	)

184 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0F00)

	)

185 
	#IS_SPI_DATA_SIZE
(
SIZE
è(((SIZEè=ð
SPI_D©aSize_4b
) || \

186 ((
SIZE
è=ð
SPI_D©aSize_5b
) || \

187 ((
SIZE
è=ð
SPI_D©aSize_6b
) || \

188 ((
SIZE
è=ð
SPI_D©aSize_7b
) || \

189 ((
SIZE
è=ð
SPI_D©aSize_8b
) || \

190 ((
SIZE
è=ð
SPI_D©aSize_9b
) || \

191 ((
SIZE
è=ð
SPI_D©aSize_10b
) || \

192 ((
SIZE
è=ð
SPI_D©aSize_11b
) || \

193 ((
SIZE
è=ð
SPI_D©aSize_12b
) || \

194 ((
SIZE
è=ð
SPI_D©aSize_13b
) || \

195 ((
SIZE
è=ð
SPI_D©aSize_14b
) || \

196 ((
SIZE
è=ð
SPI_D©aSize_15b
) || \

197 ((
SIZE
è=ð
SPI_D©aSize_16b
))

	)

206 
	#SPI_CRCL’gth_8b
 ((
ušt16_t
)0x0000)

	)

207 
	#SPI_CRCL’gth_16b
 ((
ušt16_t
)0x0800)

	)

208 
	#IS_SPI_CRC_LENGTH
(
LENGTH
è(((LENGTHè=ð
SPI_CRCL’gth_8b
) || \

209 ((
LENGTH
è=ð
SPI_CRCL’gth_16b
))

	)

218 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

219 
	#SPI_CPOL_High
 ((
ušt16_t
)0x0002)

	)

220 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_CPOL_Low
) || \

221 ((
CPOL
è=ð
SPI_CPOL_High
))

	)

230 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

231 
	#SPI_CPHA_2Edge
 ((
ušt16_t
)0x0001)

	)

232 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_CPHA_1Edge
) || \

233 ((
CPHA
è=ð
SPI_CPHA_2Edge
))

	)

242 
	#SPI_NSS_Soá
 ((
ušt16_t
)0x0200)

	)

243 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

244 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_Soá
) || \

245 ((
NSS
è=ð
SPI_NSS_H¬d
))

	)

254 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

255 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

256 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

257 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

258 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

259 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

260 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

261 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

262 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BaudR©eP»sÿËr_2
) || \

263 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_4
) || \

264 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_8
) || \

265 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_16
) || \

266 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_32
) || \

267 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_64
) || \

268 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_128
) || \

269 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_256
))

	)

278 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

279 
	#SPI_Fœ¡B™_LSB
 ((
ušt16_t
)0x0080)

	)

280 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_Fœ¡B™_MSB
) || \

281 ((
BIT
è=ð
SPI_Fœ¡B™_LSB
))

	)

290 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

291 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

292 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

293 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

294 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ð
I2S_Mode_SÏveTx
) || \

295 ((
MODE
è=ð
I2S_Mode_SÏveRx
) || \

296 ((
MODE
è=ð
I2S_Mode_Ma¡”Tx
)|| \

297 ((
MODE
è=ð
I2S_Mode_Ma¡”Rx
))

	)

306 
	#I2S_Snd¬d_Phžls
 ((
ušt16_t
)0x0000)

	)

307 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

308 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

309 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

310 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

311 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ð
I2S_Snd¬d_Phžls
) || \

312 ((
STANDARD
è=ð
I2S_Snd¬d_MSB
) || \

313 ((
STANDARD
è=ð
I2S_Snd¬d_LSB
) || \

314 ((
STANDARD
è=ð
I2S_Snd¬d_PCMShÜt
) || \

315 ((
STANDARD
è=ð
I2S_Snd¬d_PCMLÚg
))

	)

324 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

325 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

326 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

327 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

328 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
I2S_D©aFÜm©_16b
) || \

329 ((
FORMAT
è=ð
I2S_D©aFÜm©_16bex‹nded
) || \

330 ((
FORMAT
è=ð
I2S_D©aFÜm©_24b
) || \

331 ((
FORMAT
è=ð
I2S_D©aFÜm©_32b
))

	)

340 
	#I2S_MCLKOuut_EÇbË
 ((
ušt16_t
)0x0200)

	)

341 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

342 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
I2S_MCLKOuut_EÇbË
) || \

343 ((
OUTPUT
è=ð
I2S_MCLKOuut_Di§bË
))

	)

352 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

353 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

354 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

355 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

356 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

357 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

358 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

359 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

360 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

361 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

363 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ð
I2S_AudioF»q_8k
) && \

364 ((
FREQ
è<ð
I2S_AudioF»q_192k
)) || \

365 ((
FREQ
è=ð
I2S_AudioF»q_DeçuÉ
))

	)

374 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

375 
	#I2S_CPOL_High
 ((
ušt16_t
)0x0008)

	)

376 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ð
I2S_CPOL_Low
) || \

377 ((
CPOL
è=ð
I2S_CPOL_High
))

	)

386 
	#SPI_RxFIFOTh»shÞd_HF
 ((
ušt16_t
)0x0000)

	)

387 
	#SPI_RxFIFOTh»shÞd_QF
 ((
ušt16_t
)0x1000)

	)

388 
	#IS_SPI_RX_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
SPI_RxFIFOTh»shÞd_HF
) || \

389 ((
THRESHOLD
è=ð
SPI_RxFIFOTh»shÞd_QF
))

	)

398 
	#SPI_I2S_DMAReq_Tx
 ((
ušt16_t
)0x0002)

	)

399 
	#SPI_I2S_DMAReq_Rx
 ((
ušt16_t
)0x0001)

	)

400 
	#IS_SPI_I2S_DMA_REQ
(
REQ
è((((REQè& (
ušt16_t
)0xFFFCè=ð0x00è&& ((REQè!ð0x00))

	)

409 
	#SPI_La¡DMAT¿nsãr_TxEv’RxEv’
 ((
ušt16_t
)0x0000)

	)

410 
	#SPI_La¡DMAT¿nsãr_TxOddRxEv’
 ((
ušt16_t
)0x4000)

	)

411 
	#SPI_La¡DMAT¿nsãr_TxEv’RxOdd
 ((
ušt16_t
)0x2000)

	)

412 
	#SPI_La¡DMAT¿nsãr_TxOddRxOdd
 ((
ušt16_t
)0x6000)

	)

413 
	#IS_SPI_LAST_DMA_TRANSFER
(
TRANSFER
è(((TRANSFERè=ð
SPI_La¡DMAT¿nsãr_TxEv’RxEv’
) || \

414 ((
TRANSFER
è=ð
SPI_La¡DMAT¿nsãr_TxOddRxEv’
) || \

415 ((
TRANSFER
è=ð
SPI_La¡DMAT¿nsãr_TxEv’RxOdd
) || \

416 ((
TRANSFER
è=ð
SPI_La¡DMAT¿nsãr_TxOddRxOdd
))

	)

424 
	#SPI_NSSIÁ”ÇlSoá_S‘
 ((
ušt16_t
)0x0100)

	)

425 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

426 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ð
SPI_NSSIÁ”ÇlSoá_S‘
) || \

427 ((
INTERNAL
è=ð
SPI_NSSIÁ”ÇlSoá_Re£t
))

	)

436 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

437 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

438 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ð
SPI_CRC_Tx
è|| ((CRCè=ð
SPI_CRC_Rx
))

	)

447 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

448 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

449 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
SPI_DœeùiÚ_Rx
) || \

450 ((
DIRECTION
è=ð
SPI_DœeùiÚ_Tx
))

	)

459 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

460 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

461 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

463 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_TXE
) || \

464 ((
IT
è=ð
SPI_I2S_IT_RXNE
) || \

465 ((
IT
è=ð
SPI_I2S_IT_ERR
))

	)

467 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

468 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

469 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

470 
	#SPI_I2S_IT_FRE
 ((
ušt8_t
)0x58)

	)

472 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_RXNE
è|| ((ITè=ð
SPI_I2S_IT_TXE
) || \

473 ((
IT
è=ð
SPI_I2S_IT_OVR
è|| ((ITè=ð
SPI_IT_MODF
) || \

474 ((
IT
è=ð
SPI_I2S_IT_FRE
)|| ((ITè=ð
I2S_IT_UDR
))

	)

484 
	#SPI_T¿nsmissiÚFIFOStus_Em±y
 ((
ušt16_t
)0x0000)

	)

485 
	#SPI_T¿nsmissiÚFIFOStus_1Qu¬‹rFuÎ
 ((
ušt16_t
)0x0800)

	)

486 
	#SPI_T¿nsmissiÚFIFOStus_H®fFuÎ
 ((
ušt16_t
)0x1000)

	)

487 
	#SPI_T¿nsmissiÚFIFOStus_FuÎ
 ((
ušt16_t
)0x1800)

	)

496 
	#SPI_Reû±iÚFIFOStus_Em±y
 ((
ušt16_t
)0x0000)

	)

497 
	#SPI_Reû±iÚFIFOStus_1Qu¬‹rFuÎ
 ((
ušt16_t
)0x0200)

	)

498 
	#SPI_Reû±iÚFIFOStus_H®fFuÎ
 ((
ušt16_t
)0x0400)

	)

499 
	#SPI_Reû±iÚFIFOStus_FuÎ
 ((
ušt16_t
)0x0600)

	)

510 
	#SPI_I2S_FLAG_RXNE
 ((
ušt16_t
)0x0001)

	)

511 
	#SPI_I2S_FLAG_TXE
 ((
ušt16_t
)0x0002)

	)

512 
	#I2S_FLAG_CHSIDE
 ((
ušt16_t
)0x0004)

	)

513 
	#I2S_FLAG_UDR
 ((
ušt16_t
)0x0008)

	)

514 
	#SPI_FLAG_CRCERR
 ((
ušt16_t
)0x0010)

	)

515 
	#SPI_FLAG_MODF
 ((
ušt16_t
)0x0020)

	)

516 
	#SPI_I2S_FLAG_OVR
 ((
ušt16_t
)0x0040)

	)

517 
	#SPI_I2S_FLAG_BSY
 ((
ušt16_t
)0x0080)

	)

518 
	#SPI_I2S_FLAG_FRE
 ((
ušt16_t
)0x0100)

	)

522 
	#IS_SPI_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
SPI_FLAG_CRCERR
))

	)

523 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ð
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ð
SPI_I2S_FLAG_OVR
) || \

524 ((
FLAG
è=ð
SPI_FLAG_MODF
è|| ((FLAGè=ð
SPI_FLAG_CRCERR
) || \

525 ((
FLAG
è=ð
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ð
SPI_I2S_FLAG_RXNE
)|| \

526 ((
FLAG
è=ð
SPI_I2S_FLAG_FRE
)|| ((FLAGè=ð
I2S_FLAG_CHSIDE
)|| \

527 ((
FLAG
è=ð
I2S_FLAG_UDR
))

	)

536 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ð0x1)

	)

549 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

552 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

553 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

554 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

555 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

556 
SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

557 
SPI_NSSPul£ModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

558 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

559 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

560 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

561 
SPI_RxFIFOTh»shÞdCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_RxFIFOTh»shÞd
);

562 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

563 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

564 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

565 
I2S_FuÎDu¶exCÚfig
(
SPI_Ty³Def
* 
I2Sxext
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

568 
SPI_S’dD©a8
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
D©a
);

569 
SPI_I2S_S’dD©a16
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

570 
ušt8_t
 
SPI_ReûiveD©a8
(
SPI_Ty³Def
* 
SPIx
);

571 
ušt16_t
 
SPI_I2S_ReûiveD©a16
(
SPI_Ty³Def
* 
SPIx
);

574 
SPI_CRCL’gthCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_CRCL’gth
);

575 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

576 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

577 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

578 
ušt16_t
 
SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

581 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

582 
SPI_La¡DMAT¿nsãrCmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_La¡DMAT¿nsãr
);

585 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

586 
ušt16_t
 
SPI_G‘T¿nsmissiÚFIFOStus
(
SPI_Ty³Def
* 
SPIx
);

587 
ušt16_t
 
SPI_G‘Reû±iÚFIFOStus
(
SPI_Ty³Def
* 
SPIx
);

588 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

589 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

590 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

592 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_syscfg.h

30 #iâdeà
__STM32F30x_SYSCFG_H


31 
	#__STM32F30x_SYSCFG_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

58 
	#EXTI_PÜtSourûGPIOA
 ((
ušt8_t
)0x00)

	)

59 
	#EXTI_PÜtSourûGPIOB
 ((
ušt8_t
)0x01)

	)

60 
	#EXTI_PÜtSourûGPIOC
 ((
ušt8_t
)0x02)

	)

61 
	#EXTI_PÜtSourûGPIOD
 ((
ušt8_t
)0x03)

	)

62 
	#EXTI_PÜtSourûGPIOE
 ((
ušt8_t
)0x04)

	)

63 
	#EXTI_PÜtSourûGPIOF
 ((
ušt8_t
)0x05)

	)

65 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ð
EXTI_PÜtSourûGPIOA
) || \

66 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOB
) || \

67 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOC
) || \

68 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOD
) || \

69 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOE
) || \

70 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOF
))

	)

78 
	#EXTI_PšSourû0
 ((
ušt8_t
)0x00)

	)

79 
	#EXTI_PšSourû1
 ((
ušt8_t
)0x01)

	)

80 
	#EXTI_PšSourû2
 ((
ušt8_t
)0x02)

	)

81 
	#EXTI_PšSourû3
 ((
ušt8_t
)0x03)

	)

82 
	#EXTI_PšSourû4
 ((
ušt8_t
)0x04)

	)

83 
	#EXTI_PšSourû5
 ((
ušt8_t
)0x05)

	)

84 
	#EXTI_PšSourû6
 ((
ušt8_t
)0x06)

	)

85 
	#EXTI_PšSourû7
 ((
ušt8_t
)0x07)

	)

86 
	#EXTI_PšSourû8
 ((
ušt8_t
)0x08)

	)

87 
	#EXTI_PšSourû9
 ((
ušt8_t
)0x09)

	)

88 
	#EXTI_PšSourû10
 ((
ušt8_t
)0x0A)

	)

89 
	#EXTI_PšSourû11
 ((
ušt8_t
)0x0B)

	)

90 
	#EXTI_PšSourû12
 ((
ušt8_t
)0x0C)

	)

91 
	#EXTI_PšSourû13
 ((
ušt8_t
)0x0D)

	)

92 
	#EXTI_PšSourû14
 ((
ušt8_t
)0x0E)

	)

93 
	#EXTI_PšSourû15
 ((
ušt8_t
)0x0F)

	)

95 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ð
EXTI_PšSourû0
) || \

96 ((
PINSOURCE
è=ð
EXTI_PšSourû1
) || \

97 ((
PINSOURCE
è=ð
EXTI_PšSourû2
) || \

98 ((
PINSOURCE
è=ð
EXTI_PšSourû3
) || \

99 ((
PINSOURCE
è=ð
EXTI_PšSourû4
) || \

100 ((
PINSOURCE
è=ð
EXTI_PšSourû5
) || \

101 ((
PINSOURCE
è=ð
EXTI_PšSourû6
) || \

102 ((
PINSOURCE
è=ð
EXTI_PšSourû7
) || \

103 ((
PINSOURCE
è=ð
EXTI_PšSourû8
) || \

104 ((
PINSOURCE
è=ð
EXTI_PšSourû9
) || \

105 ((
PINSOURCE
è=ð
EXTI_PšSourû10
) || \

106 ((
PINSOURCE
è=ð
EXTI_PšSourû11
) || \

107 ((
PINSOURCE
è=ð
EXTI_PšSourû12
) || \

108 ((
PINSOURCE
è=ð
EXTI_PšSourû13
) || \

109 ((
PINSOURCE
è=ð
EXTI_PšSourû14
) || \

110 ((
PINSOURCE
è=ð
EXTI_PšSourû15
))

	)

118 
	#SYSCFG_MemÜyRem­_FÏsh
 ((
ušt8_t
)0x00)

	)

119 
	#SYSCFG_MemÜyRem­_Sy¡emMemÜy
 ((
ušt8_t
)0x01)

	)

120 
	#SYSCFG_MemÜyRem­_SRAM
 ((
ušt8_t
)0x03)

	)

123 
	#IS_SYSCFG_MEMORY_REMAP
(
REMAP
è(((REMAPè=ð
SYSCFG_MemÜyRem­_FÏsh
) || \

124 ((
REMAP
è=ð
SYSCFG_MemÜyRem­_Sy¡emMemÜy
) || \

125 ((
REMAP
è=ð
SYSCFG_MemÜyRem­_SRAM
))

	)

134 
	#SYSCFG_DMARem­_TIM17
 
SYSCFG_CFGR1_TIM17_DMA_RMP


	)

135 
	#SYSCFG_DMARem­_TIM16
 
SYSCFG_CFGR1_TIM16_DMA_RMP


	)

136 
	#SYSCFG_DMARem­_TIM6DAC1
 
SYSCFG_CFGR1_TIM6DAC1_DMA_RMP


	)

137 
	#SYSCFG_DMARem­_TIM7DAC2
 
SYSCFG_CFGR1_TIM7DAC2_DMA_RMP


	)

138 
	#SYSCFG_DMARem­_ADC2ADC4
 
SYSCFG_CFGR1_ADC24_DMA_RMP


	)

140 
	#IS_SYSCFG_DMA_REMAP
(
REMAP
è(((REMAPè=ð
SYSCFG_DMARem­_TIM17
) || \

141 ((
REMAP
è=ð
SYSCFG_DMARem­_TIM16
) || \

142 ((
REMAP
è=ð
SYSCFG_DMARem­_TIM6DAC1
) || \

143 ((
REMAP
è=ð
SYSCFG_DMARem­_TIM7DAC2
) || \

144 ((
REMAP
è=ð
SYSCFG_DMARem­_ADC2ADC4
))

	)

153 
	#SYSCFG_Trigg”Rem­_DACTIM3
 
SYSCFG_CFGR1_DAC_TRIG_RMP


	)

154 
	#SYSCFG_Trigg”Rem­_TIM1TIM17
 
SYSCFG_CFGR1_TIM1_ITR3_RMP


	)

156 
	#IS_SYSCFG_TRIGGER_REMAP
(
REMAP
è(((REMAPè=ð
SYSCFG_Trigg”Rem­_DACTIM3
) || \

157 ((
REMAP
è=ð
SYSCFG_Trigg”Rem­_TIM1TIM17
))

	)

166 
	#SYSCFG_Encod”Rem­_No
 ((
ušt32_t
)0x00000000è

	)

167 
	#SYSCFG_Encod”Rem­_TIM2
 
SYSCFG_CFGR1_ENCODER_MODE_0


	)

168 
	#SYSCFG_Encod”Rem­_TIM3
 
SYSCFG_CFGR1_ENCODER_MODE_1


	)

169 
	#SYSCFG_Encod”Rem­_TIM4
 
SYSCFG_CFGR1_ENCODER_MODE


	)

171 
	#IS_SYSCFG_ENCODER_REMAP
(
REMAP
è(((REMAPè=ð
SYSCFG_Encod”Rem­_No
) || \

172 ((
REMAP
è=ð
SYSCFG_Encod”Rem­_TIM2
) || \

173 ((
REMAP
è=ð
SYSCFG_Encod”Rem­_TIM3
) || \

174 ((
REMAP
è=ð
SYSCFG_Encod”Rem­_TIM4
))

	)

183 
	#SYSCFG_I2CFa¡ModePlus_PB6
 
SYSCFG_CFGR1_I2C_PB6_FMP


	)

184 
	#SYSCFG_I2CFa¡ModePlus_PB7
 
SYSCFG_CFGR1_I2C_PB7_FMP


	)

185 
	#SYSCFG_I2CFa¡ModePlus_PB8
 
SYSCFG_CFGR1_I2C_PB8_FMP


	)

186 
	#SYSCFG_I2CFa¡ModePlus_PB9
 
SYSCFG_CFGR1_I2C_PB9_FMP


	)

187 
	#SYSCFG_I2CFa¡ModePlus_I2C1
 
SYSCFG_CFGR1_I2C1_FMP


	)

188 
	#SYSCFG_I2CFa¡ModePlus_I2C2
 
SYSCFG_CFGR1_I2C2_FMP


	)

190 
	#IS_SYSCFG_I2C_FMP
(
PIN
è(((PINè=ð
SYSCFG_I2CFa¡ModePlus_PB6
) || \

191 ((
PIN
è=ð
SYSCFG_I2CFa¡ModePlus_PB7
) || \

192 ((
PIN
è=ð
SYSCFG_I2CFa¡ModePlus_PB8
) || \

193 ((
PIN
è=ð
SYSCFG_I2CFa¡ModePlus_PB9
) || \

194 ((
PIN
è=ð
SYSCFG_I2CFa¡ModePlus_I2C1
) || \

195 ((
PIN
è=ð
SYSCFG_I2CFa¡ModePlus_I2C2
))

	)

204 
	#SYSCFG_IT_IXC
 
SYSCFG_CFGR1_FPU_IE_5


	)

205 
	#SYSCFG_IT_IDC
 
SYSCFG_CFGR1_FPU_IE_4


	)

206 
	#SYSCFG_IT_OFC
 
SYSCFG_CFGR1_FPU_IE_3


	)

207 
	#SYSCFG_IT_UFC
 
SYSCFG_CFGR1_FPU_IE_2


	)

208 
	#SYSCFG_IT_DZC
 
SYSCFG_CFGR1_FPU_IE_1


	)

209 
	#SYSCFG_IT_IOC
 
SYSCFG_CFGR1_FPU_IE_0


	)

211 
	#IS_SYSCFG_IT
(
IT
è((((ITè& (
ušt32_t
)0x03FFFFFFè=ð0è&& ((ITè!ð0))

	)

220 
	#SYSCFG_B»ak_PVD
 
SYSCFG_CFGR2_PVD_LOCK


	)

221 
	#SYSCFG_B»ak_SRAMP¬™y
 
SYSCFG_CFGR2_SRAM_PARITY_LOCK


	)

222 
	#SYSCFG_B»ak_Lockup
 
SYSCFG_CFGR2_LOCKUP_LOCK


	)

224 
	#IS_SYSCFG_LOCK_CONFIG
(
CONFIG
è(((CONFIGè=ð
SYSCFG_B»ak_PVD
) || \

225 ((
CONFIG
è=ð
SYSCFG_B»ak_SRAMP¬™y
) || \

226 ((
CONFIG
è=ð
SYSCFG_B»ak_Lockup
))

	)

235 
	#SYSCFG_SRAMWRP_Page0
 
SYSCFG_RCR_PAGE0


	)

236 
	#SYSCFG_SRAMWRP_Page1
 
SYSCFG_RCR_PAGE1


	)

237 
	#SYSCFG_SRAMWRP_Page2
 
SYSCFG_RCR_PAGE2


	)

238 
	#SYSCFG_SRAMWRP_Page3
 
SYSCFG_RCR_PAGE3


	)

239 
	#SYSCFG_SRAMWRP_Page4
 
SYSCFG_RCR_PAGE4


	)

240 
	#SYSCFG_SRAMWRP_Page5
 
SYSCFG_RCR_PAGE5


	)

241 
	#SYSCFG_SRAMWRP_Page6
 
SYSCFG_RCR_PAGE6


	)

242 
	#SYSCFG_SRAMWRP_Page7
 
SYSCFG_RCR_PAGE7


	)

244 
	#IS_SYSCFG_PAGE
(
PAGE
)((((PAGEè& (
ušt32_t
)0xFFFFFF00è=ð0x00000000è&& ((PAGEè!ð0x00000000))

	)

254 
	#SYSCFG_FLAG_PE
 
SYSCFG_CFGR2_SRAM_PE


	)

256 
	#IS_SYSCFG_FLAG
(
FLAG
è(((FLAGè=ð
SYSCFG_FLAG_PE
))

	)

270 
SYSCFG_DeIn™
();

273 
SYSCFG_MemÜyRem­CÚfig
(
ušt32_t
 
SYSCFG_MemÜyRem­
);

274 
SYSCFG_DMAChªÃlRem­CÚfig
(
ušt32_t
 
SYSCFG_DMARem­
, 
FunùiÚ®S‹
 
NewS‹
);

275 
SYSCFG_Trigg”Rem­CÚfig
(
ušt32_t
 
SYSCFG_Trigg”Rem­
, 
FunùiÚ®S‹
 
NewS‹
);

276 
SYSCFG_Encod”Rem­CÚfig
(
ušt32_t
 
SYSCFG_Encod”Rem­
);

277 
SYSCFG_USBIÁ”ru±LšeRem­Cmd
(
FunùiÚ®S‹
 
NewS‹
);

278 
SYSCFG_I2CFa¡ModePlusCÚfig
(
ušt32_t
 
SYSCFG_I2CFa¡ModePlus
, 
FunùiÚ®S‹
 
NewS‹
);

279 
SYSCFG_ITCÚfig
(
ušt32_t
 
SYSCFG_IT
, 
FunùiÚ®S‹
 
NewS‹
);

280 
SYSCFG_EXTILšeCÚfig
(
ušt8_t
 
EXTI_PÜtSourûGPIOx
, ušt8_ˆ
EXTI_PšSourûx
);

281 
SYSCFG_B»akCÚfig
(
ušt32_t
 
SYSCFG_B»ak
);

282 
SYSCFG_By·ssP¬™yCheckDi§bË
();

283 
SYSCFG_SRAMWRPEÇbË
(
ušt32_t
 
SYSCFG_SRAMWRP
);

284 
FÏgStus
 
SYSCFG_G‘FÏgStus
(
ušt32_t
 
SYSCFG_FÏg
);

285 
SYSCFG_CË¬FÏg
(
ušt32_t
 
SYSCFG_FÏg
);

287 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_tim.h

30 #iâdeà
__¡m32f30x_TIM_H


31 
	#__¡m32f30x_TIM_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

57 
ušt16_t
 
TIM_P»sÿËr
;

60 
ušt16_t
 
TIM_CouÁ”Mode
;

63 
ušt32_t
 
TIM_P”iod
;

67 
ušt16_t
 
TIM_ClockDivisiÚ
;

70 
ušt8_t
 
TIM_R•‘™iÚCouÁ”
;

78 } 
	tTIM_TimeBa£In™Ty³Def
;

86 
ušt32_t
 
TIM_OCMode
;

89 
ušt16_t
 
TIM_OuutS‹
;

92 
ušt16_t
 
TIM_OuutNS‹
;

96 
ušt32_t
 
TIM_Pul£
;

99 
ušt16_t
 
TIM_OCPÞ¬™y
;

102 
ušt16_t
 
TIM_OCNPÞ¬™y
;

106 
ušt16_t
 
TIM_OCIdËS‹
;

110 
ušt16_t
 
TIM_OCNIdËS‹
;

113 } 
	tTIM_OCIn™Ty³Def
;

122 
ušt16_t
 
TIM_ChªÃl
;

125 
ušt16_t
 
TIM_ICPÞ¬™y
;

128 
ušt16_t
 
TIM_ICS–eùiÚ
;

131 
ušt16_t
 
TIM_ICP»sÿËr
;

134 
ušt16_t
 
TIM_ICFž‹r
;

136 } 
	tTIM_ICIn™Ty³Def
;

146 
ušt16_t
 
TIM_OSSRS‹
;

149 
ušt16_t
 
TIM_OSSIS‹
;

152 
ušt16_t
 
TIM_LOCKLev–
;

155 
ušt16_t
 
TIM_D—dTime
;

159 
ušt16_t
 
TIM_B»ak
;

162 
ušt16_t
 
TIM_B»akPÞ¬™y
;

165 
ušt16_t
 
TIM_Autom©icOuut
;

167 } 
	tTIM_BDTRIn™Ty³Def
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

176 ((
PERIPH
è=ð
TIM2
) || \

177 ((
PERIPH
è=ð
TIM3
) || \

178 ((
PERIPH
è=ð
TIM4
) || \

179 ((
PERIPH
è=ð
TIM6
) || \

180 ((
PERIPH
è=ð
TIM7
) || \

181 ((
PERIPH
è=ð
TIM8
) || \

182 ((
PERIPH
è=ð
TIM15
) || \

183 ((
PERIPH
è=ð
TIM16
) || \

184 ((
PERIPH
è=ð
TIM17
))

	)

186 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

187 ((
PERIPH
è=ð
TIM2
) || \

188 ((
PERIPH
è=ð
TIM3
) || \

189 ((
PERIPH
è=ð
TIM4
) || \

190 ((
PERIPH
è=ð
TIM8
) || \

191 ((
PERIPH
è=ð
TIM15
) || \

192 ((
PERIPH
è=ð
TIM16
) || \

193 ((
PERIPH
è=ð
TIM17
))

	)

196 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

197 ((
PERIPH
è=ð
TIM2
) || \

198 ((
PERIPH
è=ð
TIM3
) || \

199 ((
PERIPH
è=ð
TIM4
) || \

200 ((
PERIPH
è=ð
TIM8
) || \

201 ((
PERIPH
è=ð
TIM15
))

	)

203 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

204 ((
PERIPH
è=ð
TIM2
) || \

205 ((
PERIPH
è=ð
TIM3
) || \

206 ((
PERIPH
è=ð
TIM4
) || \

207 ((
PERIPH
è=ð
TIM8
))

	)

209 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) ||\

210 ((
PERIPH
è=ð
TIM8
))

	)

212 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

213 ((
PERIPH
è=ð
TIM2
) || \

214 ((
PERIPH
è=ð
TIM3
) || \

215 ((
PERIPH
è=ð
TIM4
) || \

216 ((
PERIPH
è=ð
TIM6
) || \

217 ((
PERIPH
è=ð
TIM7
) || \

218 ((
PERIPH
è=ð
TIM8
))

	)

220 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

221 ((
PERIPH
è=ð
TIM8
) || \

222 ((
PERIPH
è=ð
TIM15
) || \

223 ((
PERIPH
è=ð
TIM16
) || \

224 ((
PERIPH
è=ð
TIM17
))

	)

227 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

228 ((
PERIPH
è=ð
TIM2
) || \

229 ((
PERIPH
è=ð
TIM3
) || \

230 ((
PERIPH
è=ð
TIM4
) || \

231 ((
PERIPH
è=ð
TIM6
) || \

232 ((
PERIPH
è=ð
TIM7
) || \

233 ((
PERIPH
è=ð
TIM8
) || \

234 ((
PERIPH
è=ð
TIM15
))

	)

236 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM16
)|| \

237 ((
PERIPH
è=ð
TIM1
)||\

238 ((
PERIPH
è=ð
TIM8
))

	)

244 
	#TIM_OCMode_Timšg
 ((
ušt32_t
)0x00000)

	)

245 
	#TIM_OCMode_Aùive
 ((
ušt32_t
)0x00010)

	)

246 
	#TIM_OCMode_IÇùive
 ((
ušt32_t
)0x00020)

	)

247 
	#TIM_OCMode_ToggË
 ((
ušt32_t
)0x00030)

	)

248 
	#TIM_OCMode_PWM1
 ((
ušt32_t
)0x00060)

	)

249 
	#TIM_OCMode_PWM2
 ((
ušt32_t
)0x00070)

	)

251 
	#TIM_OCMode_R‘rig”¿bË_OPM1
 ((
ušt32_t
)0x10000)

	)

252 
	#TIM_OCMode_R‘rig”¿bË_OPM2
 ((
ušt32_t
)0x10010)

	)

253 
	#TIM_OCMode_Combšed_PWM1
 ((
ušt32_t
)0x10040)

	)

254 
	#TIM_OCMode_Combšed_PWM2
 ((
ušt32_t
)0x10050)

	)

255 
	#TIM_OCMode_Asymm‘ric_PWM1
 ((
ušt32_t
)0x10060)

	)

256 
	#TIM_OCMode_Asymm‘ric_PWM2
 ((
ušt32_t
)0x10070)

	)

258 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
) || \

259 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

260 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

261 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

262 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

263 ((
MODE
è=ð
TIM_OCMode_PWM2
) || \

264 ((
MODE
è=ð
TIM_OCMode_R‘rig”¿bË_OPM1
) || \

265 ((
MODE
è=ð
TIM_OCMode_R‘rig”¿bË_OPM2
) || \

266 ((
MODE
è=ð
TIM_OCMode_Combšed_PWM1
) || \

267 ((
MODE
è=ð
TIM_OCMode_Combšed_PWM2
) || \

268 ((
MODE
è=ð
TIM_OCMode_Asymm‘ric_PWM1
) || \

269 ((
MODE
è=ð
TIM_OCMode_Asymm‘ric_PWM2
))

	)

271 
	#IS_TIM_OCM
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
) || \

272 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

273 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

274 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

275 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

276 ((
MODE
è=ð
TIM_OCMode_PWM2
) || \

277 ((
MODE
è=ð
TIM_FÜûdAùiÚ_Aùive
) || \

278 ((
MODE
è=ð
TIM_FÜûdAùiÚ_InAùive
) || \

279 ((
MODE
è=ð
TIM_OCMode_R‘rig”¿bË_OPM1
) || \

280 ((
MODE
è=ð
TIM_OCMode_R‘rig”¿bË_OPM2
) || \

281 ((
MODE
è=ð
TIM_OCMode_Combšed_PWM1
) || \

282 ((
MODE
è=ð
TIM_OCMode_Combšed_PWM2
) || \

283 ((
MODE
è=ð
TIM_OCMode_Asymm‘ric_PWM1
) || \

284 ((
MODE
è=ð
TIM_OCMode_Asymm‘ric_PWM2
))

	)

293 
	#TIM_OPMode_SšgË
 ((
ušt16_t
)0x0008)

	)

294 
	#TIM_OPMode_R•‘™ive
 ((
ušt16_t
)0x0000)

	)

295 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMode_SšgË
) || \

296 ((
MODE
è=ð
TIM_OPMode_R•‘™ive
))

	)

305 
	#TIM_ChªÃl_1
 ((
ušt16_t
)0x0000)

	)

306 
	#TIM_ChªÃl_2
 ((
ušt16_t
)0x0004)

	)

307 
	#TIM_ChªÃl_3
 ((
ušt16_t
)0x0008)

	)

308 
	#TIM_ChªÃl_4
 ((
ušt16_t
)0x000C)

	)

309 
	#TIM_ChªÃl_5
 ((
ušt16_t
)0x0010)

	)

310 
	#TIM_ChªÃl_6
 ((
ušt16_t
)0x0014)

	)

312 
	#IS_TIM_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

313 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

314 ((
CHANNEL
è=ð
TIM_ChªÃl_3
) || \

315 ((
CHANNEL
è=ð
TIM_ChªÃl_4
))

	)

317 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

318 ((
CHANNEL
è=ð
TIM_ChªÃl_2
))

	)

319 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

320 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

321 ((
CHANNEL
è=ð
TIM_ChªÃl_3
))

	)

330 
	#TIM_CKD_DIV1
 ((
ušt16_t
)0x0000)

	)

331 
	#TIM_CKD_DIV2
 ((
ušt16_t
)0x0100)

	)

332 
	#TIM_CKD_DIV4
 ((
ušt16_t
)0x0200)

	)

333 
	#IS_TIM_CKD_DIV
(
DIV
è(((DIVè=ð
TIM_CKD_DIV1
) || \

334 ((
DIV
è=ð
TIM_CKD_DIV2
) || \

335 ((
DIV
è=ð
TIM_CKD_DIV4
))

	)

344 
	#TIM_CouÁ”Mode_Up
 ((
ušt16_t
)0x0000)

	)

345 
	#TIM_CouÁ”Mode_Down
 ((
ušt16_t
)0x0010)

	)

346 
	#TIM_CouÁ”Mode_C’‹rAligÃd1
 ((
ušt16_t
)0x0020)

	)

347 
	#TIM_CouÁ”Mode_C’‹rAligÃd2
 ((
ušt16_t
)0x0040)

	)

348 
	#TIM_CouÁ”Mode_C’‹rAligÃd3
 ((
ušt16_t
)0x0060)

	)

349 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_CouÁ”Mode_Up
) || \

350 ((
MODE
è=ð
TIM_CouÁ”Mode_Down
) || \

351 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd1
) || \

352 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd2
) || \

353 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd3
))

	)

362 
	#TIM_OCPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

363 
	#TIM_OCPÞ¬™y_Low
 ((
ušt16_t
)0x0002)

	)

364 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPÞ¬™y_High
) || \

365 ((
POLARITY
è=ð
TIM_OCPÞ¬™y_Low
))

	)

374 
	#TIM_OCNPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

375 
	#TIM_OCNPÞ¬™y_Low
 ((
ušt16_t
)0x0008)

	)

376 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPÞ¬™y_High
) || \

377 ((
POLARITY
è=ð
TIM_OCNPÞ¬™y_Low
))

	)

386 
	#TIM_OuutS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

387 
	#TIM_OuutS‹_EÇbË
 ((
ušt16_t
)0x0001)

	)

388 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_OuutS‹_Di§bË
) || \

389 ((
STATE
è=ð
TIM_OuutS‹_EÇbË
))

	)

398 
	#TIM_OuutNS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

399 
	#TIM_OuutNS‹_EÇbË
 ((
ušt16_t
)0x0004)

	)

400 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ð
TIM_OuutNS‹_Di§bË
) || \

401 ((
STATE
è=ð
TIM_OuutNS‹_EÇbË
))

	)

410 
	#TIM_CCx_EÇbË
 ((
ušt16_t
)0x0001)

	)

411 
	#TIM_CCx_Di§bË
 ((
ušt16_t
)0x0000)

	)

412 
	#IS_TIM_CCX
(
CCX
è(((CCXè=ð
TIM_CCx_EÇbË
) || \

413 ((
CCX
è=ð
TIM_CCx_Di§bË
))

	)

422 
	#TIM_CCxN_EÇbË
 ((
ušt16_t
)0x0004)

	)

423 
	#TIM_CCxN_Di§bË
 ((
ušt16_t
)0x0000)

	)

424 
	#IS_TIM_CCXN
(
CCXN
è(((CCXNè=ð
TIM_CCxN_EÇbË
) || \

425 ((
CCXN
è=ð
TIM_CCxN_Di§bË
))

	)

434 
	#TIM_B»ak_EÇbË
 ((
ušt16_t
)0x1000)

	)

435 
	#TIM_B»ak_Di§bË
 ((
ušt16_t
)0x0000)

	)

436 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_B»ak_EÇbË
) || \

437 ((
STATE
è=ð
TIM_B»ak_Di§bË
))

	)

446 
	#TIM_B»ak1_EÇbË
 ((
ušt32_t
)0x00001000)

	)

447 
	#TIM_B»ak1_Di§bË
 ((
ušt32_t
)0x00000000)

	)

448 
	#IS_TIM_BREAK1_STATE
(
STATE
è(((STATEè=ð
TIM_B»ak1_EÇbË
) || \

449 ((
STATE
è=ð
TIM_B»ak1_Di§bË
))

	)

458 
	#TIM_B»ak2_EÇbË
 ((
ušt32_t
)0x01000000)

	)

459 
	#TIM_B»ak2_Di§bË
 ((
ušt32_t
)0x00000000)

	)

460 
	#IS_TIM_BREAK2_STATE
(
STATE
è(((STATEè=ð
TIM_B»ak2_EÇbË
) || \

461 ((
STATE
è=ð
TIM_B»ak2_Di§bË
))

	)

470 
	#TIM_B»akPÞ¬™y_Low
 ((
ušt16_t
)0x0000)

	)

471 
	#TIM_B»akPÞ¬™y_High
 ((
ušt16_t
)0x2000)

	)

472 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_B»akPÞ¬™y_Low
) || \

473 ((
POLARITY
è=ð
TIM_B»akPÞ¬™y_High
))

	)

482 
	#TIM_B»ak1PÞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

483 
	#TIM_B»ak1PÞ¬™y_High
 ((
ušt32_t
)0x00002000)

	)

484 
	#IS_TIM_BREAK1_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_B»ak1PÞ¬™y_Low
) || \

485 ((
POLARITY
è=ð
TIM_B»ak1PÞ¬™y_High
))

	)

494 
	#TIM_B»ak2PÞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

495 
	#TIM_B»ak2PÞ¬™y_High
 ((
ušt32_t
)0x02000000)

	)

496 
	#IS_TIM_BREAK2_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_B»ak2PÞ¬™y_Low
) || \

497 ((
POLARITY
è=ð
TIM_B»ak2PÞ¬™y_High
))

	)

506 
	#IS_TIM_BREAK1_FILTER
(
FILTER
è((FILTERè<ð0xF)

	)

515 
	#IS_TIM_BREAK2_FILTER
(
FILTER
è((FILTERè<ð0xF)

	)

524 
	#TIM_Autom©icOuut_EÇbË
 ((
ušt16_t
)0x4000)

	)

525 
	#TIM_Autom©icOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

526 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_Autom©icOuut_EÇbË
) || \

527 ((
STATE
è=ð
TIM_Autom©icOuut_Di§bË
))

	)

536 
	#TIM_LOCKLev–_OFF
 ((
ušt16_t
)0x0000)

	)

537 
	#TIM_LOCKLev–_1
 ((
ušt16_t
)0x0100)

	)

538 
	#TIM_LOCKLev–_2
 ((
ušt16_t
)0x0200)

	)

539 
	#TIM_LOCKLev–_3
 ((
ušt16_t
)0x0300)

	)

540 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLev–_OFF
) || \

541 ((
LEVEL
è=ð
TIM_LOCKLev–_1
) || \

542 ((
LEVEL
è=ð
TIM_LOCKLev–_2
) || \

543 ((
LEVEL
è=ð
TIM_LOCKLev–_3
))

	)

552 
	#TIM_OSSIS‹_EÇbË
 ((
ušt16_t
)0x0400)

	)

553 
	#TIM_OSSIS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

554 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSIS‹_EÇbË
) || \

555 ((
STATE
è=ð
TIM_OSSIS‹_Di§bË
))

	)

564 
	#TIM_OSSRS‹_EÇbË
 ((
ušt16_t
)0x0800)

	)

565 
	#TIM_OSSRS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

566 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSRS‹_EÇbË
) || \

567 ((
STATE
è=ð
TIM_OSSRS‹_Di§bË
))

	)

576 
	#TIM_OCIdËS‹_S‘
 ((
ušt16_t
)0x0100)

	)

577 
	#TIM_OCIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

578 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIdËS‹_S‘
) || \

579 ((
STATE
è=ð
TIM_OCIdËS‹_Re£t
))

	)

588 
	#TIM_OCNIdËS‹_S‘
 ((
ušt16_t
)0x0200)

	)

589 
	#TIM_OCNIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

590 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIdËS‹_S‘
) || \

591 ((
STATE
è=ð
TIM_OCNIdËS‹_Re£t
))

	)

600 
	#TIM_ICPÞ¬™y_Risšg
 ((
ušt16_t
)0x0000)

	)

601 
	#TIM_ICPÞ¬™y_F®lšg
 ((
ušt16_t
)0x0002)

	)

602 
	#TIM_ICPÞ¬™y_BÙhEdge
 ((
ušt16_t
)0x000A)

	)

603 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPÞ¬™y_Risšg
) || \

604 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_F®lšg
)|| \

605 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_BÙhEdge
))

	)

614 
	#TIM_ICS–eùiÚ_DœeùTI
 ((
ušt16_t
)0x0001è

	)

616 
	#TIM_ICS–eùiÚ_IndœeùTI
 ((
ušt16_t
)0x0002è

	)

618 
	#TIM_ICS–eùiÚ_TRC
 ((
ušt16_t
)0x0003è

	)

619 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICS–eùiÚ_DœeùTI
) || \

620 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_IndœeùTI
) || \

621 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_TRC
))

	)

630 
	#TIM_ICPSC_DIV1
 ((
ušt16_t
)0x0000è

	)

631 
	#TIM_ICPSC_DIV2
 ((
ušt16_t
)0x0004è

	)

632 
	#TIM_ICPSC_DIV4
 ((
ušt16_t
)0x0008è

	)

633 
	#TIM_ICPSC_DIV8
 ((
ušt16_t
)0x000Cè

	)

634 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
) || \

635 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

636 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

637 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

	)

646 
	#TIM_IT_Upd©e
 ((
ušt16_t
)0x0001)

	)

647 
	#TIM_IT_CC1
 ((
ušt16_t
)0x0002)

	)

648 
	#TIM_IT_CC2
 ((
ušt16_t
)0x0004)

	)

649 
	#TIM_IT_CC3
 ((
ušt16_t
)0x0008)

	)

650 
	#TIM_IT_CC4
 ((
ušt16_t
)0x0010)

	)

651 
	#TIM_IT_COM
 ((
ušt16_t
)0x0020)

	)

652 
	#TIM_IT_Trigg”
 ((
ušt16_t
)0x0040)

	)

653 
	#TIM_IT_B»ak
 ((
ušt16_t
)0x0080)

	)

654 
	#IS_TIM_IT
(
IT
è((((ITè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((ITè!ð0x0000))

	)

656 
	#IS_TIM_GET_IT
(
IT
è(((ITè=ð
TIM_IT_Upd©e
) || \

657 ((
IT
è=ð
TIM_IT_CC1
) || \

658 ((
IT
è=ð
TIM_IT_CC2
) || \

659 ((
IT
è=ð
TIM_IT_CC3
) || \

660 ((
IT
è=ð
TIM_IT_CC4
) || \

661 ((
IT
è=ð
TIM_IT_COM
) || \

662 ((
IT
è=ð
TIM_IT_Trigg”
) || \

663 ((
IT
è=ð
TIM_IT_B»ak
))

	)

672 
	#TIM_DMABa£_CR1
 ((
ušt16_t
)0x0000)

	)

673 
	#TIM_DMABa£_CR2
 ((
ušt16_t
)0x0001)

	)

674 
	#TIM_DMABa£_SMCR
 ((
ušt16_t
)0x0002)

	)

675 
	#TIM_DMABa£_DIER
 ((
ušt16_t
)0x0003)

	)

676 
	#TIM_DMABa£_SR
 ((
ušt16_t
)0x0004)

	)

677 
	#TIM_DMABa£_EGR
 ((
ušt16_t
)0x0005)

	)

678 
	#TIM_DMABa£_CCMR1
 ((
ušt16_t
)0x0006)

	)

679 
	#TIM_DMABa£_CCMR2
 ((
ušt16_t
)0x0007)

	)

680 
	#TIM_DMABa£_CCER
 ((
ušt16_t
)0x0008)

	)

681 
	#TIM_DMABa£_CNT
 ((
ušt16_t
)0x0009)

	)

682 
	#TIM_DMABa£_PSC
 ((
ušt16_t
)0x000A)

	)

683 
	#TIM_DMABa£_ARR
 ((
ušt16_t
)0x000B)

	)

684 
	#TIM_DMABa£_RCR
 ((
ušt16_t
)0x000C)

	)

685 
	#TIM_DMABa£_CCR1
 ((
ušt16_t
)0x000D)

	)

686 
	#TIM_DMABa£_CCR2
 ((
ušt16_t
)0x000E)

	)

687 
	#TIM_DMABa£_CCR3
 ((
ušt16_t
)0x000F)

	)

688 
	#TIM_DMABa£_CCR4
 ((
ušt16_t
)0x0010)

	)

689 
	#TIM_DMABa£_BDTR
 ((
ušt16_t
)0x0011)

	)

690 
	#TIM_DMABa£_DCR
 ((
ušt16_t
)0x0012)

	)

691 
	#TIM_DMABa£_OR
 ((
ušt16_t
)0x0013)

	)

692 
	#TIM_DMABa£_CCMR3
 ((
ušt16_t
)0x0014)

	)

693 
	#TIM_DMABa£_CCR5
 ((
ušt16_t
)0x0015)

	)

694 
	#TIM_DMABa£_CCR6
 ((
ušt16_t
)0x0016)

	)

695 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABa£_CR1
) || \

696 ((
BASE
è=ð
TIM_DMABa£_CR2
) || \

697 ((
BASE
è=ð
TIM_DMABa£_SMCR
) || \

698 ((
BASE
è=ð
TIM_DMABa£_DIER
) || \

699 ((
BASE
è=ð
TIM_DMABa£_SR
) || \

700 ((
BASE
è=ð
TIM_DMABa£_EGR
) || \

701 ((
BASE
è=ð
TIM_DMABa£_CCMR1
) || \

702 ((
BASE
è=ð
TIM_DMABa£_CCMR2
) || \

703 ((
BASE
è=ð
TIM_DMABa£_CCER
) || \

704 ((
BASE
è=ð
TIM_DMABa£_CNT
) || \

705 ((
BASE
è=ð
TIM_DMABa£_PSC
) || \

706 ((
BASE
è=ð
TIM_DMABa£_ARR
) || \

707 ((
BASE
è=ð
TIM_DMABa£_RCR
) || \

708 ((
BASE
è=ð
TIM_DMABa£_CCR1
) || \

709 ((
BASE
è=ð
TIM_DMABa£_CCR2
) || \

710 ((
BASE
è=ð
TIM_DMABa£_CCR3
) || \

711 ((
BASE
è=ð
TIM_DMABa£_CCR4
) || \

712 ((
BASE
è=ð
TIM_DMABa£_BDTR
) || \

713 ((
BASE
è=ð
TIM_DMABa£_DCR
) || \

714 ((
BASE
è=ð
TIM_DMABa£_OR
) || \

715 ((
BASE
è=ð
TIM_DMABa£_CCMR3
) || \

716 ((
BASE
è=ð
TIM_DMABa£_CCR5
) || \

717 ((
BASE
è=ð
TIM_DMABa£_CCR6
))

	)

726 
	#TIM_DMABur¡L’gth_1T¿nsãr
 ((
ušt16_t
)0x0000)

	)

727 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 ((
ušt16_t
)0x0100)

	)

728 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 ((
ušt16_t
)0x0200)

	)

729 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 ((
ušt16_t
)0x0300)

	)

730 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 ((
ušt16_t
)0x0400)

	)

731 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 ((
ušt16_t
)0x0500)

	)

732 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 ((
ušt16_t
)0x0600)

	)

733 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 ((
ušt16_t
)0x0700)

	)

734 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 ((
ušt16_t
)0x0800)

	)

735 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 ((
ušt16_t
)0x0900)

	)

736 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 ((
ušt16_t
)0x0A00)

	)

737 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 ((
ušt16_t
)0x0B00)

	)

738 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 ((
ušt16_t
)0x0C00)

	)

739 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 ((
ušt16_t
)0x0D00)

	)

740 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 ((
ušt16_t
)0x0E00)

	)

741 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 ((
ušt16_t
)0x0F00)

	)

742 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 ((
ušt16_t
)0x1000)

	)

743 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 ((
ušt16_t
)0x1100)

	)

744 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABur¡L’gth_1T¿nsãr
) || \

745 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_2T¿nsãrs
) || \

746 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_3T¿nsãrs
) || \

747 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_4T¿nsãrs
) || \

748 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_5T¿nsãrs
) || \

749 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_6T¿nsãrs
) || \

750 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_7T¿nsãrs
) || \

751 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_8T¿nsãrs
) || \

752 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_9T¿nsãrs
) || \

753 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_10T¿nsãrs
) || \

754 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_11T¿nsãrs
) || \

755 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_12T¿nsãrs
) || \

756 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_13T¿nsãrs
) || \

757 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_14T¿nsãrs
) || \

758 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_15T¿nsãrs
) || \

759 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_16T¿nsãrs
) || \

760 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_17T¿nsãrs
) || \

761 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_18T¿nsãrs
))

	)

770 
	#TIM_DMA_Upd©e
 ((
ušt16_t
)0x0100)

	)

771 
	#TIM_DMA_CC1
 ((
ušt16_t
)0x0200)

	)

772 
	#TIM_DMA_CC2
 ((
ušt16_t
)0x0400)

	)

773 
	#TIM_DMA_CC3
 ((
ušt16_t
)0x0800)

	)

774 
	#TIM_DMA_CC4
 ((
ušt16_t
)0x1000)

	)

775 
	#TIM_DMA_COM
 ((
ušt16_t
)0x2000)

	)

776 
	#TIM_DMA_Trigg”
 ((
ušt16_t
)0x4000)

	)

777 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0x80FFè=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

787 
	#TIM_ExtTRGPSC_OFF
 ((
ušt16_t
)0x0000)

	)

788 
	#TIM_ExtTRGPSC_DIV2
 ((
ušt16_t
)0x1000)

	)

789 
	#TIM_ExtTRGPSC_DIV4
 ((
ušt16_t
)0x2000)

	)

790 
	#TIM_ExtTRGPSC_DIV8
 ((
ušt16_t
)0x3000)

	)

791 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ExtTRGPSC_OFF
) || \

792 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV2
) || \

793 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV4
) || \

794 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV8
))

	)

803 
	#TIM_TS_ITR0
 ((
ušt16_t
)0x0000)

	)

804 
	#TIM_TS_ITR1
 ((
ušt16_t
)0x0010)

	)

805 
	#TIM_TS_ITR2
 ((
ušt16_t
)0x0020)

	)

806 
	#TIM_TS_ITR3
 ((
ušt16_t
)0x0030)

	)

807 
	#TIM_TS_TI1F_ED
 ((
ušt16_t
)0x0040)

	)

808 
	#TIM_TS_TI1FP1
 ((
ušt16_t
)0x0050)

	)

809 
	#TIM_TS_TI2FP2
 ((
ušt16_t
)0x0060)

	)

810 
	#TIM_TS_ETRF
 ((
ušt16_t
)0x0070)

	)

811 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

812 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

813 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

814 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

815 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

816 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

817 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

818 ((
SELECTION
è=ð
TIM_TS_ETRF
))

	)

819 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

820 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

821 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

822 ((
SELECTION
è=ð
TIM_TS_ITR3
))

	)

831 
	#TIM_TIxEx‹º®CLK1Sourû_TI1
 ((
ušt16_t
)0x0050)

	)

832 
	#TIM_TIxEx‹º®CLK1Sourû_TI2
 ((
ušt16_t
)0x0060)

	)

833 
	#TIM_TIxEx‹º®CLK1Sourû_TI1ED
 ((
ušt16_t
)0x0040)

	)

842 
	#TIM_ExtTRGPÞ¬™y_Inv”‹d
 ((
ušt16_t
)0x8000)

	)

843 
	#TIM_ExtTRGPÞ¬™y_NÚInv”‹d
 ((
ušt16_t
)0x0000)

	)

844 
	#IS_TIM_EXT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ExtTRGPÞ¬™y_Inv”‹d
) || \

845 ((
POLARITY
è=ð
TIM_ExtTRGPÞ¬™y_NÚInv”‹d
))

	)

854 
	#TIM_PSCR–ßdMode_Upd©e
 ((
ušt16_t
)0x0000)

	)

855 
	#TIM_PSCR–ßdMode_ImmedŸ‹
 ((
ušt16_t
)0x0001)

	)

856 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
è(((RELOADè=ð
TIM_PSCR–ßdMode_Upd©e
) || \

857 ((
RELOAD
è=ð
TIM_PSCR–ßdMode_ImmedŸ‹
))

	)

866 
	#TIM_FÜûdAùiÚ_Aùive
 ((
ušt16_t
)0x0050)

	)

867 
	#TIM_FÜûdAùiÚ_InAùive
 ((
ušt16_t
)0x0040)

	)

868 
	#IS_TIM_FORCED_ACTION
(
ACTION
è(((ACTIONè=ð
TIM_FÜûdAùiÚ_Aùive
) || \

869 ((
ACTION
è=ð
TIM_FÜûdAùiÚ_InAùive
))

	)

878 
	#TIM_Encod”Mode_TI1
 ((
ušt16_t
)0x0001)

	)

879 
	#TIM_Encod”Mode_TI2
 ((
ušt16_t
)0x0002)

	)

880 
	#TIM_Encod”Mode_TI12
 ((
ušt16_t
)0x0003)

	)

881 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_Encod”Mode_TI1
) || \

882 ((
MODE
è=ð
TIM_Encod”Mode_TI2
) || \

883 ((
MODE
è=ð
TIM_Encod”Mode_TI12
))

	)

893 
	#TIM_Ev’tSourû_Upd©e
 ((
ušt16_t
)0x0001)

	)

894 
	#TIM_Ev’tSourû_CC1
 ((
ušt16_t
)0x0002)

	)

895 
	#TIM_Ev’tSourû_CC2
 ((
ušt16_t
)0x0004)

	)

896 
	#TIM_Ev’tSourû_CC3
 ((
ušt16_t
)0x0008)

	)

897 
	#TIM_Ev’tSourû_CC4
 ((
ušt16_t
)0x0010)

	)

898 
	#TIM_Ev’tSourû_COM
 ((
ušt16_t
)0x0020)

	)

899 
	#TIM_Ev’tSourû_Trigg”
 ((
ušt16_t
)0x0040)

	)

900 
	#TIM_Ev’tSourû_B»ak
 ((
ušt16_t
)0x0080)

	)

901 
	#TIM_Ev’tSourû_B»ak2
 ((
ušt16_t
)0x0100)

	)

902 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0xFE00è=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

912 
	#TIM_Upd©eSourû_Glob®
 ((
ušt16_t
)0x0000è

	)

915 
	#TIM_Upd©eSourû_ReguÏr
 ((
ušt16_t
)0x0001è

	)

916 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_Upd©eSourû_Glob®
) || \

917 ((
SOURCE
è=ð
TIM_Upd©eSourû_ReguÏr
))

	)

926 
	#TIM_OCP»lßd_EÇbË
 ((
ušt16_t
)0x0008)

	)

927 
	#TIM_OCP»lßd_Di§bË
 ((
ušt16_t
)0x0000)

	)

928 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
è(((STATEè=ð
TIM_OCP»lßd_EÇbË
) || \

929 ((
STATE
è=ð
TIM_OCP»lßd_Di§bË
))

	)

938 
	#TIM_OCFa¡_EÇbË
 ((
ušt16_t
)0x0004)

	)

939 
	#TIM_OCFa¡_Di§bË
 ((
ušt16_t
)0x0000)

	)

940 
	#IS_TIM_OCFAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFa¡_EÇbË
) || \

941 ((
STATE
è=ð
TIM_OCFa¡_Di§bË
))

	)

951 
	#TIM_OCCË¬_EÇbË
 ((
ušt16_t
)0x0080)

	)

952 
	#TIM_OCCË¬_Di§bË
 ((
ušt16_t
)0x0000)

	)

953 
	#IS_TIM_OCCLEAR_STATE
(
STATE
è(((STATEè=ð
TIM_OCCË¬_EÇbË
) || \

954 ((
STATE
è=ð
TIM_OCCË¬_Di§bË
))

	)

963 
	#TIM_TRGOSourû_Re£t
 ((
ušt16_t
)0x0000)

	)

964 
	#TIM_TRGOSourû_EÇbË
 ((
ušt16_t
)0x0010)

	)

965 
	#TIM_TRGOSourû_Upd©e
 ((
ušt16_t
)0x0020)

	)

966 
	#TIM_TRGOSourû_OC1
 ((
ušt16_t
)0x0030)

	)

967 
	#TIM_TRGOSourû_OC1Ref
 ((
ušt16_t
)0x0040)

	)

968 
	#TIM_TRGOSourû_OC2Ref
 ((
ušt16_t
)0x0050)

	)

969 
	#TIM_TRGOSourû_OC3Ref
 ((
ušt16_t
)0x0060)

	)

970 
	#TIM_TRGOSourû_OC4Ref
 ((
ušt16_t
)0x0070)

	)

971 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGOSourû_Re£t
) || \

972 ((
SOURCE
è=ð
TIM_TRGOSourû_EÇbË
) || \

973 ((
SOURCE
è=ð
TIM_TRGOSourû_Upd©e
) || \

974 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1
) || \

975 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1Ref
) || \

976 ((
SOURCE
è=ð
TIM_TRGOSourû_OC2Ref
) || \

977 ((
SOURCE
è=ð
TIM_TRGOSourû_OC3Ref
) || \

978 ((
SOURCE
è=ð
TIM_TRGOSourû_OC4Ref
))

	)

981 
	#TIM_TRGO2Sourû_Re£t
 ((
ušt32_t
)0x00000000)

	)

982 
	#TIM_TRGO2Sourû_EÇbË
 ((
ušt32_t
)0x00100000)

	)

983 
	#TIM_TRGO2Sourû_Upd©e
 ((
ušt32_t
)0x00200000)

	)

984 
	#TIM_TRGO2Sourû_OC1
 ((
ušt32_t
)0x00300000)

	)

985 
	#TIM_TRGO2Sourû_OC1Ref
 ((
ušt32_t
)0x00400000)

	)

986 
	#TIM_TRGO2Sourû_OC2Ref
 ((
ušt32_t
)0x00500000)

	)

987 
	#TIM_TRGO2Sourû_OC3Ref
 ((
ušt32_t
)0x00600000)

	)

988 
	#TIM_TRGO2Sourû_OC4Ref
 ((
ušt32_t
)0x00700000)

	)

989 
	#TIM_TRGO2Sourû_OC5Ref
 ((
ušt32_t
)0x00800000)

	)

990 
	#TIM_TRGO2Sourû_OC6Ref
 ((
ušt32_t
)0x00900000)

	)

991 
	#TIM_TRGO2Sourû_OC4Ref_RisšgF®lšg
 ((
ušt32_t
)0x00A00000)

	)

992 
	#TIM_TRGO2Sourû_OC6Ref_RisšgF®lšg
 ((
ušt32_t
)0x00B00000)

	)

993 
	#TIM_TRGO2Sourû_OC4RefRisšg_OC6RefRisšg
 ((
ušt32_t
)0x00C00000)

	)

994 
	#TIM_TRGO2Sourû_OC4RefRisšg_OC6RefF®lšg
 ((
ušt32_t
)0x00D00000)

	)

995 
	#TIM_TRGO2Sourû_OC5RefRisšg_OC6RefRisšg
 ((
ušt32_t
)0x00E00000)

	)

996 
	#TIM_TRGO2Sourû_OC5RefRisšg_OC6RefF®lšg
 ((
ušt32_t
)0x00F00000)

	)

997 
	#IS_TIM_TRGO2_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGO2Sourû_Re£t
) || \

998 ((
SOURCE
è=ð
TIM_TRGO2Sourû_EÇbË
) || \

999 ((
SOURCE
è=ð
TIM_TRGO2Sourû_Upd©e
) || \

1000 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC1
) || \

1001 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC1Ref
) || \

1002 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC2Ref
) || \

1003 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC3Ref
) || \

1004 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC4Ref
) || \

1005 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC5Ref
) || \

1006 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC6Ref
) || \

1007 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC4Ref_RisšgF®lšg
) || \

1008 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC6Ref_RisšgF®lšg
) || \

1009 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC4RefRisšg_OC6RefRisšg
) || \

1010 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC4RefRisšg_OC6RefF®lšg
) || \

1011 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC5RefRisšg_OC6RefRisšg
) || \

1012 ((
SOURCE
è=ð
TIM_TRGO2Sourû_OC5RefRisšg_OC6RefF®lšg
))

	)

1021 
	#TIM_SÏveMode_Re£t
 ((
ušt32_t
)0x00004)

	)

1022 
	#TIM_SÏveMode_G©ed
 ((
ušt32_t
)0x00005)

	)

1023 
	#TIM_SÏveMode_Trigg”
 ((
ušt32_t
)0x00006)

	)

1024 
	#TIM_SÏveMode_Ex‹º®1
 ((
ušt32_t
)0x00007)

	)

1025 
	#TIM_SÏveMode_Combšed_Re£tTrigg”
 ((
ušt32_t
)0x10000)

	)

1026 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SÏveMode_Re£t
) || \

1027 ((
MODE
è=ð
TIM_SÏveMode_G©ed
) || \

1028 ((
MODE
è=ð
TIM_SÏveMode_Trigg”
) || \

1029 ((
MODE
è=ð
TIM_SÏveMode_Ex‹º®1
) || \

1030 ((
MODE
è=ð
TIM_SÏveMode_Combšed_Re£tTrigg”
))

	)

1039 
	#TIM_Ma¡”SÏveMode_EÇbË
 ((
ušt16_t
)0x0080)

	)

1040 
	#TIM_Ma¡”SÏveMode_Di§bË
 ((
ušt16_t
)0x0000)

	)

1041 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_Ma¡”SÏveMode_EÇbË
) || \

1042 ((
STATE
è=ð
TIM_Ma¡”SÏveMode_Di§bË
))

	)

1049 
	#TIM16_GPIO
 ((
ušt16_t
)0x0000)

	)

1050 
	#TIM16_RTC_CLK
 ((
ušt16_t
)0x0001)

	)

1051 
	#TIM16_HSEDiv32
 ((
ušt16_t
)0x0002)

	)

1052 
	#TIM16_MCO
 ((
ušt16_t
)0x0003)

	)

1054 
	#TIM1_ADC1_AWDG1
 ((
ušt16_t
)0x0001)

	)

1055 
	#TIM1_ADC1_AWDG2
 ((
ušt16_t
)0x0002)

	)

1056 
	#TIM1_ADC1_AWDG3
 ((
ušt16_t
)0x0003)

	)

1057 
	#TIM1_ADC4_AWDG1
 ((
ušt16_t
)0x0004)

	)

1058 
	#TIM1_ADC4_AWDG2
 ((
ušt16_t
)0x0008)

	)

1059 
	#TIM1_ADC4_AWDG3
 ((
ušt16_t
)0x000C)

	)

1061 
	#TIM8_ADC2_AWDG1
 ((
ušt16_t
)0x0001)

	)

1062 
	#TIM8_ADC2_AWDG2
 ((
ušt16_t
)0x0002)

	)

1063 
	#TIM8_ADC2_AWDG3
 ((
ušt16_t
)0x0003)

	)

1064 
	#TIM8_ADC3_AWDG1
 ((
ušt16_t
)0x0004)

	)

1065 
	#TIM8_ADC3_AWDG2
 ((
ušt16_t
)0x0008)

	)

1066 
	#TIM8_ADC3_AWDG3
 ((
ušt16_t
)0x000C)

	)

1068 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM16_GPIO
)|| \

1069 ((
TIM_REMAP
è=ð
TIM16_RTC_CLK
) || \

1070 ((
TIM_REMAP
è=ð
TIM16_HSEDiv32
) || \

1071 ((
TIM_REMAP
è=ð
TIM16_MCO
) ||\

1072 ((
TIM_REMAP
è=ð
TIM1_ADC1_AWDG1
) ||\

1073 ((
TIM_REMAP
è=ð
TIM1_ADC1_AWDG2
) ||\

1074 ((
TIM_REMAP
è=ð
TIM1_ADC1_AWDG3
) ||\

1075 ((
TIM_REMAP
è=ð
TIM1_ADC4_AWDG1
) ||\

1076 ((
TIM_REMAP
è=ð
TIM1_ADC4_AWDG2
) ||\

1077 ((
TIM_REMAP
è=ð
TIM1_ADC4_AWDG3
) ||\

1078 ((
TIM_REMAP
è=ð
TIM8_ADC2_AWDG1
) ||\

1079 ((
TIM_REMAP
è=ð
TIM8_ADC2_AWDG2
) ||\

1080 ((
TIM_REMAP
è=ð
TIM8_ADC2_AWDG3
) ||\

1081 ((
TIM_REMAP
è=ð
TIM8_ADC3_AWDG1
) ||\

1082 ((
TIM_REMAP
è=ð
TIM8_ADC3_AWDG2
) ||\

1083 ((
TIM_REMAP
è=ð
TIM8_ADC3_AWDG3
))

	)

1092 
	#TIM_FLAG_Upd©e
 ((
ušt32_t
)0x00001)

	)

1093 
	#TIM_FLAG_CC1
 ((
ušt32_t
)0x00002)

	)

1094 
	#TIM_FLAG_CC2
 ((
ušt32_t
)0x00004)

	)

1095 
	#TIM_FLAG_CC3
 ((
ušt32_t
)0x00008)

	)

1096 
	#TIM_FLAG_CC4
 ((
ušt32_t
)0x00010)

	)

1097 
	#TIM_FLAG_COM
 ((
ušt32_t
)0x00020)

	)

1098 
	#TIM_FLAG_Trigg”
 ((
ušt32_t
)0x00040)

	)

1099 
	#TIM_FLAG_B»ak
 ((
ušt32_t
)0x00080)

	)

1100 
	#TIM_FLAG_B»ak2
 ((
ušt32_t
)0x00100)

	)

1101 
	#TIM_FLAG_CC1OF
 ((
ušt32_t
)0x00200)

	)

1102 
	#TIM_FLAG_CC2OF
 ((
ušt32_t
)0x00400)

	)

1103 
	#TIM_FLAG_CC3OF
 ((
ušt32_t
)0x00800)

	)

1104 
	#TIM_FLAG_CC4OF
 ((
ušt32_t
)0x01000)

	)

1105 
	#TIM_FLAG_CC5
 ((
ušt32_t
)0x10000)

	)

1106 
	#TIM_FLAG_CC6
 ((
ušt32_t
)0x20000)

	)

1107 
	#IS_TIM_GET_FLAG
(
FLAG
è(((FLAGè=ð
TIM_FLAG_Upd©e
) || \

1108 ((
FLAG
è=ð
TIM_FLAG_CC1
) || \

1109 ((
FLAG
è=ð
TIM_FLAG_CC2
) || \

1110 ((
FLAG
è=ð
TIM_FLAG_CC3
) || \

1111 ((
FLAG
è=ð
TIM_FLAG_CC4
) || \

1112 ((
FLAG
è=ð
TIM_FLAG_COM
) || \

1113 ((
FLAG
è=ð
TIM_FLAG_Trigg”
) || \

1114 ((
FLAG
è=ð
TIM_FLAG_B»ak
) || \

1115 ((
FLAG
è=ð
TIM_FLAG_B»ak2
) || \

1116 ((
FLAG
è=ð
TIM_FLAG_CC1OF
) || \

1117 ((
FLAG
è=ð
TIM_FLAG_CC2OF
) || \

1118 ((
FLAG
è=ð
TIM_FLAG_CC3OF
) || \

1119 ((
FLAG
è=ð
TIM_FLAG_CC4OF
) ||\

1120 ((
FLAG
è=ð
TIM_FLAG_CC5
) ||\

1121 ((
FLAG
è=ð
TIM_FLAG_CC6
))

	)

1123 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
è((((TIM_FLAGè& (
ušt32_t
)0xE000è=ð0x0000è&& ((TIM_FLAGè!ð0x0000))

	)

1131 
	#TIM_OCReã»nûCË¬_ETRF
 ((
ušt16_t
)0x0008)

	)

1132 
	#TIM_OCReã»nûCË¬_OCREFCLR
 ((
ušt16_t
)0x0000)

	)

1133 
	#TIM_OCREFERENCECECLEAR_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_OCReã»nûCË¬_ETRF
) || \

1134 ((
SOURCE
è=ð
TIM_OCReã»nûCË¬_OCREFCLR
))

	)

1140 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

1149 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
è((EXTFILTERè<ð0xF)

	)

1158 
	#TIM_DMABur¡L’gth_1By‹
 
TIM_DMABur¡L’gth_1T¿nsãr


	)

1159 
	#TIM_DMABur¡L’gth_2By‹s
 
TIM_DMABur¡L’gth_2T¿nsãrs


	)

1160 
	#TIM_DMABur¡L’gth_3By‹s
 
TIM_DMABur¡L’gth_3T¿nsãrs


	)

1161 
	#TIM_DMABur¡L’gth_4By‹s
 
TIM_DMABur¡L’gth_4T¿nsãrs


	)

1162 
	#TIM_DMABur¡L’gth_5By‹s
 
TIM_DMABur¡L’gth_5T¿nsãrs


	)

1163 
	#TIM_DMABur¡L’gth_6By‹s
 
TIM_DMABur¡L’gth_6T¿nsãrs


	)

1164 
	#TIM_DMABur¡L’gth_7By‹s
 
TIM_DMABur¡L’gth_7T¿nsãrs


	)

1165 
	#TIM_DMABur¡L’gth_8By‹s
 
TIM_DMABur¡L’gth_8T¿nsãrs


	)

1166 
	#TIM_DMABur¡L’gth_9By‹s
 
TIM_DMABur¡L’gth_9T¿nsãrs


	)

1167 
	#TIM_DMABur¡L’gth_10By‹s
 
TIM_DMABur¡L’gth_10T¿nsãrs


	)

1168 
	#TIM_DMABur¡L’gth_11By‹s
 
TIM_DMABur¡L’gth_11T¿nsãrs


	)

1169 
	#TIM_DMABur¡L’gth_12By‹s
 
TIM_DMABur¡L’gth_12T¿nsãrs


	)

1170 
	#TIM_DMABur¡L’gth_13By‹s
 
TIM_DMABur¡L’gth_13T¿nsãrs


	)

1171 
	#TIM_DMABur¡L’gth_14By‹s
 
TIM_DMABur¡L’gth_14T¿nsãrs


	)

1172 
	#TIM_DMABur¡L’gth_15By‹s
 
TIM_DMABur¡L’gth_15T¿nsãrs


	)

1173 
	#TIM_DMABur¡L’gth_16By‹s
 
TIM_DMABur¡L’gth_16T¿nsãrs


	)

1174 
	#TIM_DMABur¡L’gth_17By‹s
 
TIM_DMABur¡L’gth_17T¿nsãrs


	)

1175 
	#TIM_DMABur¡L’gth_18By‹s
 
TIM_DMABur¡L’gth_18T¿nsãrs


	)

1188 
TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
);

1189 
TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1190 
TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1191 
TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
);

1192 
TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
);

1193 
TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
CouÁ”
);

1194 
TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
AutÜ–ßd
);

1195 
ušt32_t
 
TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
);

1196 
ušt16_t
 
TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
);

1197 
TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1198 
TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
);

1199 
TIM_UIFRem­
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1200 
TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1201 
TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
);

1202 
TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
);

1203 
TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1206 
TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1207 
TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1208 
TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1209 
TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1210 
TIM_OC5In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1211 
TIM_OC6In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1212 
TIM_S–eùGC5C1
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1213 
TIM_S–eùGC5C2
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1214 
TIM_S–eùGC5C3
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1215 
TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1216 
TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, 
ušt32_t
 
TIM_OCMode
);

1217 
TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»1
);

1218 
TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»2
);

1219 
TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»3
);

1220 
TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»4
);

1221 
TIM_S‘Com·»5
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»5
);

1222 
TIM_S‘Com·»6
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»6
);

1223 
TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1224 
TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1225 
TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1226 
TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1227 
TIM_FÜûdOC5CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1228 
TIM_FÜûdOC6CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1229 
TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1230 
TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1231 
TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1232 
TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1233 
TIM_OC5P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1234 
TIM_OC6P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1235 
TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1236 
TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1237 
TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1238 
TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1239 
TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1240 
TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1241 
TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1242 
TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1243 
TIM_CË¬OC5Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1244 
TIM_CË¬OC6Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1245 
TIM_S–eùOCREFCË¬
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCReã»nûCË¬
);

1246 
TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1247 
TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1248 
TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1249 
TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1250 
TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1251 
TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1252 
TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1253 
TIM_OC5PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1254 
TIM_OC6PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1255 
TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
);

1256 
TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
);

1259 
TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1260 
TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1261 
TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1262 
ušt32_t
 
TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
);

1263 
ušt32_t
 
TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
);

1264 
ušt32_t
 
TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
);

1265 
ušt32_t
 
TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
);

1266 
TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1267 
TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1268 
TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1269 
TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1272 
TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

1273 
TIM_B»ak1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_B»ak1PÞ¬™y
, 
ušt8_t
 
TIM_B»ak1Fž‹r
);

1274 
TIM_B»ak2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_B»ak2PÞ¬™y
, 
ušt8_t
 
TIM_B»ak2Fž‹r
);

1275 
TIM_B»ak1Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1276 
TIM_B»ak2Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1277 
TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
);

1278 
TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1279 
TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1280 
TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1283 
TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1284 
TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
);

1285 
FÏgStus
 
TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_FLAG
);

1286 
TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1287 
ITStus
 
TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1288 
TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1289 
TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
);

1290 
TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
);

1291 
TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1294 
TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
);

1295 
TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1296 
TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1297 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
);

1298 
TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1299 
ušt16_t
 
ExtTRGFž‹r
);

1300 
TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1301 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
);

1304 
TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1305 
TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
);

1306 
TIM_S–eùOuutTrigg”2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_TRGO2Sourû
);

1307 
TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_SÏveMode
);

1308 
TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
);

1309 
TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1310 
ušt16_t
 
ExtTRGFž‹r
);

1313 
TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1314 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
);

1315 
TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1318 
TIM_Rem­CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Rem­
);

1320 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_usart.h

30 #iâdeà
__STM32F30x_USART_H


31 
	#__STM32F30x_USART_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

58 
ušt32_t
 
USART_BaudR©e
;

63 
ušt32_t
 
USART_WÜdL’gth
;

66 
ušt32_t
 
USART_StÝB™s
;

69 
ušt32_t
 
USART_P¬™y
;

76 
ušt32_t
 
USART_Mode
;

79 
ušt32_t
 
USART_H¬dw¬eFlowCÚŒÞ
;

82 } 
	tUSART_In™Ty³Def
;

90 
ušt32_t
 
USART_Clock
;

93 
ušt32_t
 
USART_CPOL
;

96 
ušt32_t
 
USART_CPHA
;

99 
ušt32_t
 
USART_La¡B™
;

102 } 
	tUSART_ClockIn™Ty³Def
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

111 ((
PERIPH
è=ð
USART2
) || \

112 ((
PERIPH
è=ð
USART3
) || \

113 ((
PERIPH
è=ð
UART4
) || \

114 ((
PERIPH
è=ð
UART5
))

	)

116 
	#IS_USART_123_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

117 ((
PERIPH
è=ð
USART2
) || \

118 ((
PERIPH
è=ð
USART3
))

	)

120 
	#IS_USART_1234_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

121 ((
PERIPH
è=ð
USART2
) || \

122 ((
PERIPH
è=ð
USART3
) || \

123 ((
PERIPH
è=ð
UART4
))

	)

130 
	#USART_WÜdL’gth_8b
 ((
ušt32_t
)0x00000000)

	)

131 
	#USART_WÜdL’gth_9b
 
USART_CR1_M


	)

132 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
USART_WÜdL’gth_8b
) || \

133 ((
LENGTH
è=ð
USART_WÜdL’gth_9b
))

	)

142 
	#USART_StÝB™s_1
 ((
ušt32_t
)0x00000000)

	)

143 
	#USART_StÝB™s_2
 
USART_CR2_STOP_1


	)

144 
	#USART_StÝB™s_1_5
 (
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
USART_StÝB™s_1
) || \

146 ((
STOPBITS
è=ð
USART_StÝB™s_2
) || \

147 ((
STOPBITS
è=ð
USART_StÝB™s_1_5
))

	)

156 
	#USART_P¬™y_No
 ((
ušt32_t
)0x00000000)

	)

157 
	#USART_P¬™y_Ev’
 
USART_CR1_PCE


	)

158 
	#USART_P¬™y_Odd
 (
USART_CR1_PCE
 | 
USART_CR1_PS
)

	)

159 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ð
USART_P¬™y_No
) || \

160 ((
PARITY
è=ð
USART_P¬™y_Ev’
) || \

161 ((
PARITY
è=ð
USART_P¬™y_Odd
))

	)

170 
	#USART_Mode_Rx
 
USART_CR1_RE


	)

171 
	#USART_Mode_Tx
 
USART_CR1_TE


	)

172 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt32_t
)0xFFFFFFF3) == 0x00) && \

173 ((
MODE
è!ð(
ušt32_t
)0x00))

	)

182 
	#USART_H¬dw¬eFlowCÚŒÞ_NÚe
 ((
ušt32_t
)0x00000000)

	)

183 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS
 
USART_CR3_RTSE


	)

184 
	#USART_H¬dw¬eFlowCÚŒÞ_CTS
 
USART_CR3_CTSE


	)

185 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
 (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
)

	)

186 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

187 (((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
) || \

188 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS
) || \

189 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_CTS
) || \

190 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
))

	)

199 
	#USART_Clock_Di§bË
 ((
ušt32_t
)0x00000000)

	)

200 
	#USART_Clock_EÇbË
 
USART_CR2_CLKEN


	)

201 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ð
USART_Clock_Di§bË
) || \

202 ((
CLOCK
è=ð
USART_Clock_EÇbË
))

	)

211 
	#USART_CPOL_Low
 ((
ušt32_t
)0x00000000)

	)

212 
	#USART_CPOL_High
 
USART_CR2_CPOL


	)

213 
	#IS_USART_CPOL
(
CPOL
è(((CPOLè=ð
USART_CPOL_Low
è|| ((CPOLè=ð
USART_CPOL_High
))

	)

223 
	#USART_CPHA_1Edge
 ((
ušt32_t
)0x00000000)

	)

224 
	#USART_CPHA_2Edge
 
USART_CR2_CPHA


	)

225 
	#IS_USART_CPHA
(
CPHA
è(((CPHAè=ð
USART_CPHA_1Edge
è|| ((CPHAè=ð
USART_CPHA_2Edge
))

	)

235 
	#USART_La¡B™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

236 
	#USART_La¡B™_EÇbË
 
USART_CR2_LBCL


	)

237 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
USART_La¡B™_Di§bË
) || \

238 ((
LASTBIT
è=ð
USART_La¡B™_EÇbË
))

	)

247 
	#USART_DMAReq_Tx
 
USART_CR3_DMAT


	)

248 
	#USART_DMAReq_Rx
 
USART_CR3_DMAR


	)

249 
	#IS_USART_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt32_t
)0xFFFFFF3F) == 0x00) && \

250 ((
DMAREQ
è!ð(
ušt32_t
)0x00))

	)

260 
	#USART_DMAOnE¼Ü_EÇbË
 ((
ušt32_t
)0x00000000)

	)

261 
	#USART_DMAOnE¼Ü_Di§bË
 
USART_CR3_DDRE


	)

262 
	#IS_USART_DMAONERROR
(
DMAERROR
è(((DMAERRORè=ð
USART_DMAOnE¼Ü_Di§bË
)|| \

263 ((
DMAERROR
è=ð
USART_DMAOnE¼Ü_EÇbË
))

	)

272 
	#USART_WakeUp_IdËLše
 ((
ušt32_t
)0x00000000)

	)

273 
	#USART_WakeUp_Add»ssM¬k
 
USART_CR1_WAKE


	)

274 
	#IS_USART_MUTEMODE_WAKEUP
(
WAKEUP
è(((WAKEUPè=ð
USART_WakeUp_IdËLše
) || \

275 ((
WAKEUP
è=ð
USART_WakeUp_Add»ssM¬k
))

	)

284 
	#USART_Add»ssL’gth_4b
 ((
ušt32_t
)0x00000000)

	)

285 
	#USART_Add»ssL’gth_7b
 
USART_CR2_ADDM7


	)

286 
	#IS_USART_ADDRESS_DETECTION
(
ADDRESS
è(((ADDRESSè=ð
USART_Add»ssL’gth_4b
) || \

287 ((
ADDRESS
è=ð
USART_Add»ssL’gth_7b
))

	)

296 
	#USART_WakeUpSourû_Add»ssM©ch
 ((
ušt32_t
)0x00000000)

	)

297 
	#USART_WakeUpSourû_S¹B™
 
USART_CR3_WUS_1


	)

298 
	#USART_WakeUpSourû_RXNE
 (
ušt32_t
)(
USART_CR3_WUS_0
 | 
USART_CR3_WUS_1
)

	)

299 
	#IS_USART_STOPMODE_WAKEUPSOURCE
(
SOURCE
è(((SOURCEè=ð
USART_WakeUpSourû_Add»ssM©ch
) || \

300 ((
SOURCE
è=ð
USART_WakeUpSourû_S¹B™
) || \

301 ((
SOURCE
è=ð
USART_WakeUpSourû_RXNE
))

	)

310 
	#USART_LINB»akD‘eùL’gth_10b
 ((
ušt32_t
)0x00000000)

	)

311 
	#USART_LINB»akD‘eùL’gth_11b
 
USART_CR2_LBDL


	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

313 (((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_10b
) || \

314 ((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_11b
))

	)

323 
	#USART_IrDAMode_LowPow”
 
USART_CR3_IRLP


	)

324 
	#USART_IrDAMode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
è(((MODEè=ð
USART_IrDAMode_LowPow”
) || \

326 ((
MODE
è=ð
USART_IrDAMode_NÜm®
))

	)

335 
	#USART_DEPÞ¬™y_High
 ((
ušt32_t
)0x00000000)

	)

336 
	#USART_DEPÞ¬™y_Low
 
USART_CR3_DEP


	)

337 
	#IS_USART_DE_POLARITY
(
POLARITY
è(((POLARITYè=ð
USART_DEPÞ¬™y_Low
) || \

338 ((
POLARITY
è=ð
USART_DEPÞ¬™y_High
))

	)

347 
	#USART_InvPš_Tx
 
USART_CR2_TXINV


	)

348 
	#USART_InvPš_Rx
 
USART_CR2_RXINV


	)

349 
	#IS_USART_INVERSTION_PIN
(
PIN
è((((PINè& (
ušt32_t
)0xFFFCFFFF) == 0x00) && \

350 ((
PIN
è!ð(
ušt32_t
)0x00))

	)

360 
	#USART_AutoBaudR©e_S¹B™
 ((
ušt32_t
)0x00000000)

	)

361 
	#USART_AutoBaudR©e_F®lšgEdge
 
USART_CR2_ABRMODE_0


	)

362 
	#USART_AutoBaudR©e_0x7FF¿me
 
USART_CR2_ABRMODE_1


	)

363 
	#USART_AutoBaudR©e_0x55F¿me
 (
USART_CR2_ABRMODE_0
 | 
USART_CR2_ABRMODE_1
)

	)

364 
	#IS_USART_AUTOBAUDRATE_MODE
(
MODE
è(((MODEè=ð
USART_AutoBaudR©e_S¹B™
) || \

365 ((
MODE
è=ð
USART_AutoBaudR©e_F®lšgEdge
) || \

366 ((
MODE
è=ð
USART_AutoBaudR©e_0x7FF¿me
) || \

367 ((
MODE
è=ð
USART_AutoBaudR©e_0x55F¿me
))

	)

376 
	#USART_OVRD‘eùiÚ_EÇbË
 ((
ušt32_t
)0x00000000)

	)

377 
	#USART_OVRD‘eùiÚ_Di§bË
 
USART_CR3_OVRDIS


	)

378 
	#IS_USART_OVRDETECTION
(
OVR
è(((OVRè=ð
USART_OVRD‘eùiÚ_EÇbË
)|| \

379 ((
OVR
è=ð
USART_OVRD‘eùiÚ_Di§bË
))

	)

387 
	#USART_Reque¡_ABRRQ
 
USART_RQR_ABRRQ


	)

388 
	#USART_Reque¡_SBKRQ
 
USART_RQR_SBKRQ


	)

389 
	#USART_Reque¡_MMRQ
 
USART_RQR_MMRQ


	)

390 
	#USART_Reque¡_RXFRQ
 
USART_RQR_RXFRQ


	)

391 
	#USART_Reque¡_TXFRQ
 
USART_RQR_TXFRQ


	)

393 
	#IS_USART_REQUEST
(
REQUEST
è(((REQUESTè=ð
USART_Reque¡_TXFRQ
) || \

394 ((
REQUEST
è=ð
USART_Reque¡_RXFRQ
) || \

395 ((
REQUEST
è=ð
USART_Reque¡_MMRQ
) || \

396 ((
REQUEST
è=ð
USART_Reque¡_SBKRQ
) || \

397 ((
REQUEST
è=ð
USART_Reque¡_ABRRQ
))

	)

405 
	#USART_FLAG_REACK
 
USART_ISR_REACK


	)

406 
	#USART_FLAG_TEACK
 
USART_ISR_TEACK


	)

407 
	#USART_FLAG_WU
 
USART_ISR_WUF


	)

408 
	#USART_FLAG_RWU
 
USART_ISR_RWU


	)

409 
	#USART_FLAG_SBK
 
USART_ISR_SBKF


	)

410 
	#USART_FLAG_CM
 
USART_ISR_CMF


	)

411 
	#USART_FLAG_BUSY
 
USART_ISR_BUSY


	)

412 
	#USART_FLAG_ABRF
 
USART_ISR_ABRF


	)

413 
	#USART_FLAG_ABRE
 
USART_ISR_ABRE


	)

414 
	#USART_FLAG_EOB
 
USART_ISR_EOBF


	)

415 
	#USART_FLAG_RTO
 
USART_ISR_RTOF


	)

416 
	#USART_FLAG_nCTSS
 
USART_ISR_CTS


	)

417 
	#USART_FLAG_CTS
 
USART_ISR_CTSIF


	)

418 
	#USART_FLAG_LBD
 
USART_ISR_LBD


	)

419 
	#USART_FLAG_TXE
 
USART_ISR_TXE


	)

420 
	#USART_FLAG_TC
 
USART_ISR_TC


	)

421 
	#USART_FLAG_RXNE
 
USART_ISR_RXNE


	)

422 
	#USART_FLAG_IDLE
 
USART_ISR_IDLE


	)

423 
	#USART_FLAG_ORE
 
USART_ISR_ORE


	)

424 
	#USART_FLAG_NE
 
USART_ISR_NE


	)

425 
	#USART_FLAG_FE
 
USART_ISR_FE


	)

426 
	#USART_FLAG_PE
 
USART_ISR_PE


	)

427 
	#IS_USART_FLAG
(
FLAG
è(((FLAGè=ð
USART_FLAG_PE
è|| ((FLAGè=ð
USART_FLAG_TXE
) || \

428 ((
FLAG
è=ð
USART_FLAG_TC
è|| ((FLAGè=ð
USART_FLAG_RXNE
) || \

429 ((
FLAG
è=ð
USART_FLAG_IDLE
è|| ((FLAGè=ð
USART_FLAG_LBD
) || \

430 ((
FLAG
è=ð
USART_FLAG_CTS
è|| ((FLAGè=ð
USART_FLAG_ORE
) || \

431 ((
FLAG
è=ð
USART_FLAG_NE
è|| ((FLAGè=ð
USART_FLAG_FE
) || \

432 ((
FLAG
è=ð
USART_FLAG_nCTSS
è|| ((FLAGè=ð
USART_FLAG_RTO
) || \

433 ((
FLAG
è=ð
USART_FLAG_EOB
è|| ((FLAGè=ð
USART_FLAG_ABRE
) || \

434 ((
FLAG
è=ð
USART_FLAG_ABRF
è|| ((FLAGè=ð
USART_FLAG_BUSY
) || \

435 ((
FLAG
è=ð
USART_FLAG_CM
è|| ((FLAGè=ð
USART_FLAG_SBK
) || \

436 ((
FLAG
è=ð
USART_FLAG_RWU
è|| ((FLAGè=ð
USART_FLAG_WU
) || \

437 ((
FLAG
è=ð
USART_FLAG_TEACK
)|| ((FLAGè=ð
USART_FLAG_REACK
))

	)

439 
	#IS_USART_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
USART_FLAG_WU
è|| ((FLAGè=ð
USART_FLAG_TC
) || \

440 ((
FLAG
è=ð
USART_FLAG_IDLE
è|| ((FLAGè=ð
USART_FLAG_ORE
) || \

441 ((
FLAG
è=ð
USART_FLAG_NE
è|| ((FLAGè=ð
USART_FLAG_FE
) || \

442 ((
FLAG
è=ð
USART_FLAG_LBD
è|| ((FLAGè=ð
USART_FLAG_CTS
) || \

443 ((
FLAG
è=ð
USART_FLAG_RTO
è|| ((FLAGè=ð
USART_FLAG_EOB
) || \

444 ((
FLAG
è=ð
USART_FLAG_CM
è|| ((FLAGè=ð
USART_FLAG_PE
))

	)

459 
	#USART_IT_WU
 ((
ušt32_t
)0x00140316)

	)

460 
	#USART_IT_CM
 ((
ušt32_t
)0x0011010E)

	)

461 
	#USART_IT_EOB
 ((
ušt32_t
)0x000C011B)

	)

462 
	#USART_IT_RTO
 ((
ušt32_t
)0x000B011A)

	)

463 
	#USART_IT_PE
 ((
ušt32_t
)0x00000108)

	)

464 
	#USART_IT_TXE
 ((
ušt32_t
)0x00070107)

	)

465 
	#USART_IT_TC
 ((
ušt32_t
)0x00060106)

	)

466 
	#USART_IT_RXNE
 ((
ušt32_t
)0x00050105)

	)

467 
	#USART_IT_IDLE
 ((
ušt32_t
)0x00040104)

	)

468 
	#USART_IT_LBD
 ((
ušt32_t
)0x00080206)

	)

469 
	#USART_IT_CTS
 ((
ušt32_t
)0x0009030A)

	)

470 
	#USART_IT_ERR
 ((
ušt32_t
)0x00000300)

	)

471 
	#USART_IT_ORE
 ((
ušt32_t
)0x00030300)

	)

472 
	#USART_IT_NE
 ((
ušt32_t
)0x00020300)

	)

473 
	#USART_IT_FE
 ((
ušt32_t
)0x00010300)

	)

475 
	#IS_USART_CONFIG_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
) || \

476 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

477 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

478 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ERR
) || \

479 ((
IT
è=ð
USART_IT_RTO
è|| ((ITè=ð
USART_IT_EOB
) || \

480 ((
IT
è=ð
USART_IT_CM
è|| ((ITè=ð
USART_IT_WU
))

	)

482 
	#IS_USART_GET_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
) || \

483 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

484 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

485 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ORE
) || \

486 ((
IT
è=ð
USART_IT_NE
è|| ((ITè=ð
USART_IT_FE
) || \

487 ((
IT
è=ð
USART_IT_RTO
è|| ((ITè=ð
USART_IT_EOB
) || \

488 ((
IT
è=ð
USART_IT_CM
è|| ((ITè=ð
USART_IT_WU
))

	)

490 
	#IS_USART_CLEAR_IT
(
IT
è(((ITè=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_PE
) || \

491 ((
IT
è=ð
USART_IT_FE
è|| ((ITè=ð
USART_IT_NE
) || \

492 ((
IT
è=ð
USART_IT_ORE
è|| ((ITè=ð
USART_IT_IDLE
) || \

493 ((
IT
è=ð
USART_IT_LBD
è|| ((ITè=ð
USART_IT_CTS
) || \

494 ((
IT
è=ð
USART_IT_RTO
è|| ((ITè=ð
USART_IT_EOB
) || \

495 ((
IT
è=ð
USART_IT_CM
è|| ((ITè=ð
USART_IT_WU
))

	)

504 
	#IS_USART_BAUDRATE
(
BAUDRATE
è(((BAUDRATEè> 0è&& ((BAUDRATEè< 0x005B8D81))

	)

505 
	#IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
TIME
è((TIMEè<ð0x1F)

	)

506 
	#IS_USART_AUTO_RETRY_COUNTER
(
COUNTER
è((COUNTERè<ð0x7)

	)

507 
	#IS_USART_TIMEOUT
(
TIMEOUT
è((TIMEOUTè<ð0x00FFFFFF)

	)

508 
	#IS_USART_DATA
(
DATA
è((DATAè<ð0x1FF)

	)

522 
USART_DeIn™
(
USART_Ty³Def
* 
USARTx
);

523 
USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

524 
USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
);

525 
USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

526 
USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

527 
USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

528 
USART_DœeùiÚModeCmd
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DœeùiÚMode
, 
FunùiÚ®S‹
 
NewS‹
);

529 
USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
);

530 
USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

531 
USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

532 
USART_MSBFœ¡Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

533 
USART_D©aInvCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

534 
USART_InvPšCmd
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_InvPš
, 
FunùiÚ®S‹
 
NewS‹
);

535 
USART_SWAPPšCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

536 
USART_Reûiv”TimeOutCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

537 
USART_S‘Reûiv”TimeOut
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_Reûiv”TimeOut
);

540 
USART_STOPModeCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

541 
USART_StÝModeWakeUpSourûCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_WakeUpSourû
);

544 
USART_AutoBaudR©eCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

545 
USART_AutoBaudR©eCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_AutoBaudR©e
);

548 
USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
);

549 
ušt16_t
 
USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
);

552 
USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
);

553 
USART_Mu‹ModeWakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_WakeUp
);

554 
USART_Mu‹ModeCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

555 
USART_Add»ssD‘eùiÚCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_Add»ssL’gth
);

557 
USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_LINB»akD‘eùL’gth
);

558 
USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

561 
USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

564 
USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

565 
USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

566 
USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
);

567 
USART_S‘AutoR‘ryCouÁ
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_AutoCouÁ
);

568 
USART_S‘BlockL’gth
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_BlockL’gth
);

571 
USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_IrDAMode
);

572 
USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

575 
USART_DECmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

576 
USART_DEPÞ¬™yCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DEPÞ¬™y
);

577 
USART_S‘DEAs£¹iÚTime
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DEAs£¹iÚTime
);

578 
USART_S‘DED—s£¹iÚTime
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DED—s£¹iÚTime
);

581 
USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

582 
USART_DMAReû±iÚE¼ÜCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DMAOnE¼Ü
);

585 
USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
);

586 
USART_Reque¡Cmd
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_Reque¡
, 
FunùiÚ®S‹
 
NewS‹
);

587 
USART_Ov”runD‘eùiÚCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_OVRD‘eùiÚ
);

588 
FÏgStus
 
USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_FLAG
);

589 
USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_FLAG
);

590 
ITStus
 
USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_IT
);

591 
USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_IT
);

593 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_wwdg.h

30 #iâdeà
__STM32F30X_WWDG_H


31 
	#__STM32F30X_WWDG_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f30x.h
"

58 
	#WWDG_P»sÿËr_1
 ((
ušt32_t
)0x00000000)

	)

59 
	#WWDG_P»sÿËr_2
 ((
ušt32_t
)0x00000080)

	)

60 
	#WWDG_P»sÿËr_4
 ((
ušt32_t
)0x00000100)

	)

61 
	#WWDG_P»sÿËr_8
 ((
ušt32_t
)0x00000180)

	)

62 
	#IS_WWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
WWDG_P»sÿËr_1
) || \

63 ((
PRESCALER
è=ð
WWDG_P»sÿËr_2
) || \

64 ((
PRESCALER
è=ð
WWDG_P»sÿËr_4
) || \

65 ((
PRESCALER
è=ð
WWDG_P»sÿËr_8
))

	)

66 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ð0x7F)

	)

67 
	#IS_WWDG_COUNTER
(
COUNTER
è(((COUNTERè>ð0x40è&& ((COUNTERè<ð0x7F))

	)

80 
WWDG_DeIn™
();

83 
WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
);

84 
WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
);

85 
WWDG_EÇbËIT
();

86 
WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
);

89 
WWDG_EÇbË
(
ušt8_t
 
CouÁ”
);

92 
FÏgStus
 
WWDG_G‘FÏgStus
();

93 
WWDG_CË¬FÏg
();

95 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\30021_io.c

1 
	~"30021_io.h
"

6 
	$u¬t_putc
(
ušt8_t
 
c
) {

7 
	`USART_S’dD©a
(
USART2
, (
ušt8_t
)
c
);

8 
	`USART_G‘FÏgStus
(
USART2
, 
USART_FLAG_TXE
è=ð
RESET
){}

9 
	}
}

11 
ušt8_t
 
	$u¬t_g‘c
() {

12 
	`USART_G‘FÏgStus
(
USART2
, 
USART_FLAG_RXNE
è=ð
RESET
){};

13 
ušt8_t
 
c
 = (ušt8_t)
	`USART_ReûiveD©a
(
USART2
);

15 ià(
c
 !ð0x0Dè{ 
	`u¬t_putc
(c); }

17  
c
;

18 
	}
}

20 
	$_wr™e_r
(
_»’t
 *
r
, 
fže
, *
±r
, 
Ën
) {

21 
n
;

23 
n
 = 0;‚ < 
Ën
;‚++) {

24 ià(
±r
[
n
] == '\n') {

25 
	`u¬t_putc
('\r');

27 
	`u¬t_putc
(
±r
[
n
] & (
ušt16_t
)0x01FF);

30  
Ën
;

31 
	}
}

33 
	$š™_usb_u¬t
(
ušt32_t
 
baud
) {

34 
	`£tbuf
(
¡dout
, 
NULL
);

35 
	`£tbuf
(
¡dš
, 
NULL
);

38 
RCC
->
AHBENR
 |= 0x00020000;

39 
RCC
->
APB1ENR
 |= 0x00020000;

42 
GPIOA
->
AFR
[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4));

43 
GPIOA
->
AFR
[2 >> 0x03] |= (0x00000007 << ((2 & 0x00000007) * 4));

44 
GPIOA
->
AFR
[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4));

45 
GPIOA
->
AFR
[3 >> 0x03] |= (0x00000007 << ((3 & 0x00000007) * 4));

48 
GPIOA
->
OSPEEDR
 &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));

49 
GPIOA
->
OSPEEDR
 |= (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));

50 
GPIOA
->
OTYPER
 &= ~(0x0001 << (2) | 0x0001 << (3));

51 
GPIOA
->
OTYPER
 |= (0x0000 << (2) | 0x0000 << (3));

52 
GPIOA
->
MODER
 &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));

53 
GPIOA
->
MODER
 |= (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));

54 
GPIOA
->
PUPDR
 &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));

55 
GPIOA
->
PUPDR
 |= (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));

58 
USART2
->
CR1
 &= ~0x00000001;

59 
USART2
->
CR2
 &= ~0x00003000;

60 
USART2
->
CR2
 |= 0x00000000;

61 
USART2
->
CR1
 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004);

62 
USART2
->
CR1
 |= 0x00000000;

63 
USART2
->
CR1
 |= 0x00000000;

64 
USART2
->
CR1
 |= 0x00000004 | 0x00000008;

65 
USART2
->
CR3
 &= ~(0x00000100 | 0x00000200);

66 
USART2
->
CR3
 |= 0x00000000;

68 
ušt32_t
 
divid”
 = 0, 
­bþock
 = 0, 
tm´eg
 = 0;

69 
RCC_ClocksTy³Def
 
RCC_ClocksStus
;

70 
	`RCC_G‘ClocksF»q
(&
RCC_ClocksStus
);

71 
­bþock
 = 
RCC_ClocksStus
.
USART2CLK_F»qu’cy
;

73 ià((
USART2
->
CR1
 & 0x00008000) != 0) {

75 
divid”
 = (2 * 
­bþock
è/ 
baud
;

76 
tm´eg
 = (2 * 
­bþock
è% 
baud
;

79 
divid”
 = 
­bþock
 / 
baud
;

80 
tm´eg
 = 
­bþock
 % 
baud
;

83 ià(
tm´eg
 >ð
baud
 / 2) {

84 
divid”
++;

87 ià((
USART2
->
CR1
 & 0x00008000) != 0) {

89 
tm´eg
 = (
divid”
 & (
ušt16_t
)0x000F) >> 1;

91 
divid”
 = (divid” & (
ušt16_t
)0xFFF0è| 
tm´eg
;

94 
USART2
->
BRR
 = (
ušt16_t
)
divid”
;

95 
USART2
->
CR1
 |= 0x00000001;

96 
	}
}

101 
	$lcd_Œªsm™_by‹
(
ušt8_t
 
d©a
) {

102 
GPIOB
->
ODR
 &= ~(0x0001 << 6);

103 
	`SPI_I2S_G‘FÏgStus
(
SPI2
, 
SPI_I2S_FLAG_TXE
è!ð
SET
) { }

104 
	`SPI_S’dD©a8
(
SPI2
, 
d©a
);

105 
	`SPI_I2S_G‘FÏgStus
(
SPI2
, 
SPI_I2S_FLAG_TXE
è!ð
SET
) { }

106 
GPIOB
->
ODR
 |= (0x0001 << 6);

107 
	}
}

109 
	$lcd_push_bufãr
(
ušt8_t
* 
bufãr
)

111 
i
 = 0;

114 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

115 
	`lcd_Œªsm™_by‹
(0x00);

116 
	`lcd_Œªsm™_by‹
(0x10);

117 
	`lcd_Œªsm™_by‹
(0xB0);

119 
GPIOA
->
ODR
 |= (0x0001 << 8);

120 
i
=0; i<128; i++) {

121 
	`lcd_Œªsm™_by‹
(
bufãr
[
i
]);

125 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

126 
	`lcd_Œªsm™_by‹
(0x00);

127 
	`lcd_Œªsm™_by‹
(0x10);

128 
	`lcd_Œªsm™_by‹
(0xB1);

130 
GPIOA
->
ODR
 |= (0x0001 << 8);

131  
i
 = 128 ; i < 256 ; i++ ) {

132 
	`lcd_Œªsm™_by‹
(
bufãr
[
i
]);

136 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

137 
	`lcd_Œªsm™_by‹
(0x00);

138 
	`lcd_Œªsm™_by‹
(0x10);

139 
	`lcd_Œªsm™_by‹
(0xB2);

141 
GPIOA
->
ODR
 |= (0x0001 << 8);

142 
i
=256; i<384; i++) {

143 
	`lcd_Œªsm™_by‹
(
bufãr
[
i
]);

147 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

148 
	`lcd_Œªsm™_by‹
(0x00);

149 
	`lcd_Œªsm™_by‹
(0x10);

150 
	`lcd_Œªsm™_by‹
(0xB3);

152 
GPIOA
->
ODR
 |= (0x0001 << 8);

153 
i
=384; i<512; i++) {

154 
	`lcd_Œªsm™_by‹
(
bufãr
[
i
]);

156 
	}
}

158 
	$lcd_»£t
()

160 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

161 
GPIOB
->
ODR
 |= (0x0001 << 6);

163 
GPIOB
->
ODR
 &= ~(0x0001 << 14);

164 
ušt32_t
 
i
 = 0 ; i < 4680 ; i++è{ 
	`asm
("nop"); };

165 
GPIOB
->
ODR
 |= (0x0001 << 14);

166 
ušt32_t
 
i
 = 0 ; i < 390000 ; i++è{ 
	`asm
("nop"); };

169 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

171 
	`lcd_Œªsm™_by‹
(0xAE);

172 
	`lcd_Œªsm™_by‹
(0xA2);

174 
	`lcd_Œªsm™_by‹
(0xA0);

175 
	`lcd_Œªsm™_by‹
(0xC8);

177 
	`lcd_Œªsm™_by‹
(0x22);

178 
	`lcd_Œªsm™_by‹
(0x2F);

179 
	`lcd_Œªsm™_by‹
(0x40);

181 
	`lcd_Œªsm™_by‹
(0xAF);

183 
	`lcd_Œªsm™_by‹
(0x81);

184 
	`lcd_Œªsm™_by‹
(0x17);

186 
	`lcd_Œªsm™_by‹
(0xA6);

187 
	}
}

189 
	$š™_¥i_lcd
() {

191 
RCC
->
AHBENR
 |= 0x00020000 | 0x00040000;

192 
RCC
->
APB1ENR
 |= 0x00004000;

195 
GPIOB
->
AFR
[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4));

196 
GPIOB
->
AFR
[13 >> 0x03] |= (0x00000005 << ((13 & 0x00000007) * 4));

197 
GPIOB
->
AFR
[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4));

198 
GPIOB
->
AFR
[15 >> 0x03] |= (0x00000005 << ((15 & 0x00000007) * 4));

201 
GPIOB
->
OSPEEDR
 &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));

202 
GPIOB
->
OSPEEDR
 |= (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));

203 
GPIOB
->
OTYPER
 &= ~(0x0001 << (13) | 0x0001 << (15));

204 
GPIOB
->
OTYPER
 |= (0x0000 << (13) | 0x0000 << (15));

205 
GPIOB
->
MODER
 &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));

206 
GPIOB
->
MODER
 |= (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));

207 
GPIOB
->
PUPDR
 &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));

208 
GPIOB
->
PUPDR
 |= (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));

212 
GPIOB
->
OSPEEDR
 &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));

213 
GPIOB
->
OSPEEDR
 |= (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));

214 
GPIOB
->
OTYPER
 &= ~(0x0001 << (6) | 0x0001 << (14));

215 
GPIOB
->
OTYPER
 |= (0x0000 << (6) | 0x0000 << (14));

216 
GPIOB
->
MODER
 &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));

217 
GPIOB
->
MODER
 |= (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));

218 
GPIOB
->
PUPDR
 &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));

219 
GPIOB
->
PUPDR
 |= (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));

221 
GPIOA
->
OSPEEDR
 &= ~0x00000003 << (8 * 2);

222 
GPIOA
->
OSPEEDR
 |= 0x00000001 << (8 * 2);

223 
GPIOA
->
OTYPER
 &= ~0x0001 << (8);

224 
GPIOA
->
OTYPER
 |= 0x0000 << (8);

227 
GPIOA
->
MODER
 &= ~0x00000003 << (8 * 2);

228 
GPIOA
->
MODER
 |= 0x00000001 << (8 * 2);

230 
GPIOA
->
MODER
 &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));

231 
GPIOA
->
MODER
 |= (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));

233 
GPIOA
->
PUPDR
 &= ~0x00000003 << (8 * 2);

234 
GPIOA
->
PUPDR
 |= 0x00000000 << (8 * 2);

236 
GPIOB
->
ODR
 |= (0x0001 << 6);

239 
SPI2
->
CR1
 &= 0x3040;

240 
SPI2
->
CR1
 |= 0x0000;

241 
SPI2
->
CR1
 |= 0x0104;

242 
SPI2
->
CR1
 |= 0x0002;

243 
SPI2
->
CR1
 |= 0x0001;

244 
SPI2
->
CR1
 |= 0x0200;

245 
SPI2
->
CR1
 |= 0x0008;

246 
SPI2
->
CR1
 |= 0x0000;

247 
SPI2
->
CR2
 &= ~0x0F00;

248 
SPI2
->
CR2
 |= 0x0700;

249 
SPI2
->
I2SCFGR
 &= ~0x0800;

250 
SPI2
->
CRCPR
 = 7;

251 
SPI2
->
CR2
 &= ~0x1000;

252 
SPI2
->
CR2
 |= 0x1000;

253 
SPI2
->
CR1
 |= 0x0040;

255 
	`lcd_»£t
();

256 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_adc.c

76 
	~"¡m32f30x_adc.h
"

77 
	~"¡m32f30x_rcc.h
"

92 
	#CFGR_CLEAR_Mask
 ((
ušt32_t
)0xFDFFC007)

	)

95 
	#JSQR_CLEAR_Mask
 ((
ušt32_t
)0x00000000)

	)

98 
	#CCR_CLEAR_MASK
 ((
ušt32_t
)0xFFFC10E0)

	)

101 
	#JDR_Off£t
 ((
ušt8_t
)0x80)

	)

139 
	$ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
)

142 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

145 if((
ADCx
 =ð
ADC1
è|| (ADCx =ð
ADC2
))

148 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_ADC12
, 
ENABLE
);

150 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_ADC12
, 
DISABLE
);

152 if((
ADCx
 =ð
ADC3
è|| (ADCx =ð
ADC4
))

155 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_ADC34
, 
ENABLE
);

157 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_ADC34
, 
DISABLE
);

159 
	}
}

168 
	$ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

170 
ušt32_t
 
tm´eg1
 = 0;

172 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

173 
	`as£¹_·¿m
(
	`IS_ADC_CONVMODE
(
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
));

174 
	`as£¹_·¿m
(
	`IS_ADC_RESOLUTION
(
ADC_In™SŒuù
->
ADC_ResÞutiÚ
));

175 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEv’t
));

176 
	`as£¹_·¿m
(
	`IS_EXTERNALTRIG_EDGE
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigEv’tEdge
));

177 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
ADC_In™SŒuù
->
ADC_D©aAlign
));

178 
	`as£¹_·¿m
(
	`IS_ADC_OVRUNMODE
(
ADC_In™SŒuù
->
ADC_Ov”runMode
));

179 
	`as£¹_·¿m
(
	`IS_ADC_AUTOINJECMODE
(
ADC_In™SŒuù
->
ADC_AutoInjMode
));

180 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_In™SŒuù
->
ADC_NbrOfRegChªÃl
));

184 
tm´eg1
 = 
ADCx
->
CFGR
;

186 
tm´eg1
 &ð
CFGR_CLEAR_Mask
;

189 
tm´eg1
 |ð(
ušt32_t
)
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 |

190 
ADC_In™SŒuù
->
ADC_ResÞutiÚ
|

191 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEv’t
|

192 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigEv’tEdge
|

193 
ADC_In™SŒuù
->
ADC_D©aAlign
|

194 
ADC_In™SŒuù
->
ADC_Ov”runMode
|

195 
ADC_In™SŒuù
->
ADC_AutoInjMode
;

198 
ADCx
->
CFGR
 = 
tm´eg1
;

202 
tm´eg1
 = 
ADCx
->
SQR1
;

204 
tm´eg1
 &ð~(
ušt32_t
)(
ADC_SQR1_L
);

207 
tm´eg1
 |ð(
ušt32_t
è(
ADC_In™SŒuù
->
ADC_NbrOfRegChªÃl
 - 1);

209 
ADCx
->
SQR1
 = 
tm´eg1
;

211 
	}
}

218 
	$ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

221 
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 = 
DISABLE
;

222 
ADC_In™SŒuù
->
ADC_ResÞutiÚ
 = 
ADC_ResÞutiÚ_12b
;

223 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEv’t
 = 
ADC_Ex‹º®TrigCÚvEv’t_0
;

224 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigEv’tEdge
 = 
ADC_Ex‹º®TrigEv’tEdge_NÚe
;

225 
ADC_In™SŒuù
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

226 
ADC_In™SŒuù
->
ADC_Ov”runMode
 = 
DISABLE
;

227 
ADC_In™SŒuù
->
ADC_AutoInjMode
 = 
DISABLE
;

228 
ADC_In™SŒuù
->
ADC_NbrOfRegChªÃl
 = 1;

229 
	}
}

239 
	$ADC_InjeùedIn™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_InjeùedIn™Ty³Def
* 
ADC_InjeùedIn™SŒuù
)

241 
ušt32_t
 
tm´eg1
 = 0;

243 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

244 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_InjeùedIn™SŒuù
->
ADC_Ex‹º®TrigInjecCÚvEv’t
));

245 
	`as£¹_·¿m
(
	`IS_EXTERNALTRIGINJ_EDGE
(
ADC_InjeùedIn™SŒuù
->
ADC_Ex‹º®TrigInjecEv’tEdge
));

246 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_LENGTH
(
ADC_InjeùedIn™SŒuù
->
ADC_NbrOfInjecChªÃl
));

247 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û1
));

248 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û2
));

249 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û3
));

250 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û4
));

254 
tm´eg1
 = 
ADCx
->
JSQR
;

256 
tm´eg1
 &ð
JSQR_CLEAR_Mask
;

260 
tm´eg1
 = (
ušt32_t
è((
ADC_InjeùedIn™SŒuù
->
ADC_NbrOfInjecChªÃl
 - (
ušt8_t
)1) |

261 
ADC_InjeùedIn™SŒuù
->
ADC_Ex‹º®TrigInjecCÚvEv’t
 |

262 
ADC_InjeùedIn™SŒuù
->
ADC_Ex‹º®TrigInjecEv’tEdge
 |

263 (
ušt32_t
)((
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û1
) << 8) |

264 (
ušt32_t
)((
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û2
) << 14) |

265 (
ušt32_t
)((
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û3
) << 20) |

266 (
ušt32_t
)((
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û4
) << 26));

268 
ADCx
->
JSQR
 = 
tm´eg1
;

269 
	}
}

276 
	$ADC_InjeùedSŒuùIn™
(
ADC_InjeùedIn™Ty³Def
* 
ADC_InjeùedIn™SŒuù
)

278 
ADC_InjeùedIn™SŒuù
->
ADC_Ex‹º®TrigInjecCÚvEv’t
 = 
ADC_Ex‹º®TrigInjecCÚvEv’t_0
;

279 
ADC_InjeùedIn™SŒuù
->
ADC_Ex‹º®TrigInjecEv’tEdge
 = 
ADC_Ex‹º®TrigInjecEv’tEdge_NÚe
;

280 
ADC_InjeùedIn™SŒuù
->
ADC_NbrOfInjecChªÃl
 = 1;

281 
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û1
 = 
ADC_InjeùedChªÃl_1
;

282 
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û2
 = 
ADC_InjeùedChªÃl_1
;

283 
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û3
 = 
ADC_InjeùedChªÃl_1
;

284 
ADC_InjeùedIn™SŒuù
->
ADC_InjecSequ’û4
 = 
ADC_InjeùedChªÃl_1
;

285 
	}
}

295 
	$ADC_CommÚIn™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
)

297 
ušt32_t
 
tm´eg1
 = 0;

299 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_Mode
));

300 
	`as£¹_·¿m
(
	`IS_ADC_CLOCKMODE
(
ADC_CommÚIn™SŒuù
->
ADC_Clock
));

301 
	`as£¹_·¿m
(
	`IS_ADC_DMA_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_DMAMode
));

302 
	`as£¹_·¿m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
));

303 
	`as£¹_·¿m
(
	`IS_ADC_TWOSAMPLING_DELAY
(
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
));

305 if((
ADCx
 =ð
ADC1
è|| (ADCx =ð
ADC2
))

308 
tm´eg1
 = 
ADC1_2
->
CCR
;

311 
tm´eg1
 &ð
CCR_CLEAR_MASK
;

316 
tm´eg1
 = 
ADC3_4
->
CCR
;

319 
tm´eg1
 &ð
CCR_CLEAR_MASK
;

329 
tm´eg1
 |ð(
ušt32_t
)(
ADC_CommÚIn™SŒuù
->
ADC_Mode
 |

330 
ADC_CommÚIn™SŒuù
->
ADC_Clock
 |

331 
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
 |

332 (
ušt32_t
)(
ADC_CommÚIn™SŒuù
->
ADC_DMAMode
 << 12) |

333 (
ušt32_t
)((ušt32_t)
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
 << 8));

335 if((
ADCx
 =ð
ADC1
è|| (ADCx =ð
ADC2
))

338 
ADC1_2
->
CCR
 = 
tm´eg1
;

343 
ADC3_4
->
CCR
 = 
tm´eg1
;

345 
	}
}

353 
	$ADC_CommÚSŒuùIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
)

356 
ADC_CommÚIn™SŒuù
->
ADC_Mode
 = 
ADC_Mode_Ind•’d’t
;

359 
ADC_CommÚIn™SŒuù
->
ADC_Clock
 = 
ADC_Clock_AsynClkMode
;

362 
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
 = 
ADC_DMAAcûssMode_Di§bËd
;

365 
ADC_CommÚIn™SŒuù
->
ADC_DMAMode
 = 
ADC_DMAMode_OÃShÙ
;

368 
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
 = 0;

370 
	}
}

379 
	$ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

382 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

383 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

385 ià(
NewS‹
 !ð
DISABLE
)

388 
ADCx
->
CR
 |ð
ADC_CR_ADEN
;

393 
ADCx
->
CR
 |ð
ADC_CR_ADDIS
;

395 
	}
}

402 
	$ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
)

405 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

408 
ADCx
->
CR
 |ð
ADC_CR_ADCAL
;

409 
	}
}

416 
ušt32_t
 
	$ADC_G‘C®ib¿tiÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

419 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

422  (
ušt32_t
)
ADCx
->
CALFACT
;

423 
	}
}

430 
	$ADC_S‘C®ib¿tiÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_C®ib¿tiÚ
)

433 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

436 
ADCx
->
CALFACT
 = 
ADC_C®ib¿tiÚ
;

437 
	}
}

448 
	$ADC_S–eùC®ib¿tiÚMode
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_C®ib¿tiÚMode
)

451 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

452 
	`as£¹_·¿m
(
	`IS_ADC_CALIBRATION_MODE
(
ADC_C®ib¿tiÚMode
));

454 
ADCx
->
CR
 &ð(~
ADC_CR_ADCALDIF
);

455 
ADCx
->
CR
 |ð
ADC_C®ib¿tiÚMode
;

457 
	}
}

464 
FÏgStus
 
	$ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
)

466 
FÏgStus
 
b™¡©us
 = 
RESET
;

468 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

470 ià((
ADCx
->
CR
 & 
ADC_CR_ADCAL
è!ð(
ušt32_t
)
RESET
)

473 
b™¡©us
 = 
SET
;

478 
b™¡©us
 = 
RESET
;

481  
b™¡©us
;

482 
	}
}

489 
	$ADC_Di§bËCmd
(
ADC_Ty³Def
* 
ADCx
)

492 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

495 
ADCx
->
CR
 |ð
ADC_CR_ADDIS
;

496 
	}
}

504 
FÏgStus
 
	$ADC_G‘Di§bËCmdStus
(
ADC_Ty³Def
* 
ADCx
)

506 
FÏgStus
 
b™¡©us
 = 
RESET
;

508 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

511 ià((
ADCx
->
CR
 & 
ADC_CR_ADDIS
è!ð(
ušt32_t
)
RESET
)

514 
b™¡©us
 = 
SET
;

519 
b™¡©us
 = 
RESET
;

522  
b™¡©us
;

523 
	}
}

532 
	$ADC_VÞgeReguÏtÜCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

535 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

536 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

540 
ADCx
->
CR
 &ð~(
ADC_CR_ADVREGEN
);

542 ià(
NewS‹
 !ð
DISABLE
)

545 
ADCx
->
CR
 |ð
ADC_CR_ADVREGEN_0
;

550 
ADCx
->
CR
 |=
ADC_CR_ADVREGEN_1
;

552 
	}
}

576 
	$ADC_S–eùDifã»ÁŸlMode
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

579 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

580 
	`as£¹_·¿m
(
	`IS_ADC_DIFFCHANNEL
(
ADC_ChªÃl
));

581 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

583 ià(
NewS‹
 !ð
DISABLE
)

586 
ADCx
->
DIFSEL
 |ð(
ušt32_t
)(1 << 
ADC_ChªÃl
 );

591 
ADCx
->
DIFSEL
 &ð~(
ušt32_t
)(1 << 
ADC_ChªÃl
);

593 
	}
}

602 
	$ADC_S–eùQueueOfCÚ‹xtMode
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

605 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

606 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

608 ià(
NewS‹
 !ð
DISABLE
)

611 
ADCx
->
CFGR
 |ð(
ušt32_t
)(
ADC_CFGR_JQM
 );

616 
ADCx
->
CFGR
 &ð~(
ušt32_t
)(
ADC_CFGR_JQM
);

618 
	}
}

627 
	$ADC_AutoD–ayCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

630 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

631 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

633 ià(
NewS‹
 !ð
DISABLE
)

636 
ADCx
->
CFGR
 |ð(
ušt32_t
)(
ADC_CFGR_AUTDLY
 );

641 
ADCx
->
CFGR
 &ð~(
ušt32_t
)(
ADC_CFGR_AUTDLY
);

643 
	}
}

694 
	$ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
)

696 
ušt32_t
 
tm´eg
 = 0;

698 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

699 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AÇlogW©chdog
));

701 
tm´eg
 = 
ADCx
->
CFGR
;

703 
tm´eg
 &ð~(
ušt32_t
)(
ADC_CFGR_AWD1SGL
|
ADC_CFGR_AWD1EN
|
ADC_CFGR_JAWD1EN
);

705 
tm´eg
 |ð
ADC_AÇlogW©chdog
;

707 
ADCx
->
CFGR
 = 
tm´eg
;

708 
	}
}

719 
	$ADC_AÇlogW©chdog1Th»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
,

720 
ušt16_t
 
LowTh»shÞd
)

723 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

724 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
HighTh»shÞd
));

725 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
LowTh»shÞd
));

727 
ADCx
->
TR1
 &ð~(
ušt32_t
)
ADC_TR1_HT1
;

728 
ADCx
->
TR1
 |ð(
ušt32_t
)((ušt32_t)
HighTh»shÞd
 << 16);

731 
ADCx
->
TR1
 &ð~(
ušt32_t
)
ADC_TR1_LT1
;

732 
ADCx
->
TR1
 |ð
LowTh»shÞd
;

733 
	}
}

744 
	$ADC_AÇlogW©chdog2Th»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
HighTh»shÞd
,

745 
ušt8_t
 
LowTh»shÞd
)

748 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

751 
ADCx
->
TR2
 &ð~(
ušt32_t
)
ADC_TR2_HT2
;

752 
ADCx
->
TR2
 |ð(
ušt32_t
)((ušt32_t)
HighTh»shÞd
 << 16);

755 
ADCx
->
TR2
 &ð~(
ušt32_t
)
ADC_TR2_LT2
;

756 
ADCx
->
TR2
 |ð
LowTh»shÞd
;

757 
	}
}

768 
	$ADC_AÇlogW©chdog3Th»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
HighTh»shÞd
,

769 
ušt8_t
 
LowTh»shÞd
)

772 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

775 
ADCx
->
TR3
 &ð~(
ušt32_t
)
ADC_TR3_HT3
;

776 
ADCx
->
TR3
 |ð(
ušt32_t
)((ušt32_t)
HighTh»shÞd
 << 16);

779 
ADCx
->
TR3
 &ð~(
ušt32_t
)
ADC_TR3_LT3
;

780 
ADCx
->
TR3
 |ð
LowTh»shÞd
;

781 
	}
}

808 
	$ADC_AÇlogW©chdog1SšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

810 
ušt32_t
 
tm´eg
 = 0;

812 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

813 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

815 
tm´eg
 = 
ADCx
->
CFGR
;

817 
tm´eg
 &ð~(
ušt32_t
)
ADC_CFGR_AWD1CH
;

819 
tm´eg
 |ð(
ušt32_t
)((ušt32_t)
ADC_ChªÃl
 << 26);

821 
ADCx
->
CFGR
 = 
tm´eg
;

822 
	}
}

849 
	$ADC_AÇlogW©chdog2SšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

851 
ušt32_t
 
tm´eg
 = 0;

853 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

854 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

856 
tm´eg
 = 
ADCx
->
AWD2CR
;

858 
tm´eg
 &ð~(
ušt32_t
)
ADC_AWD2CR_AWD2CH
;

860 
tm´eg
 |ð(
ušt32_t
)1 << (
ADC_ChªÃl
);

862 
ADCx
->
AWD2CR
 |ð
tm´eg
;

863 
	}
}

890 
	$ADC_AÇlogW©chdog3SšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

892 
ušt32_t
 
tm´eg
 = 0;

894 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

895 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

897 
tm´eg
 = 
ADCx
->
AWD3CR
;

899 
tm´eg
 &ð~(
ušt32_t
)
ADC_AWD3CR_AWD3CH
;

901 
tm´eg
 |ð(
ušt32_t
)1 << (
ADC_ChªÃl
);

903 
ADCx
->
AWD3CR
 |ð
tm´eg
;

904 
	}
}

948 
	$ADC_TempS’sÜCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

951 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

952 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

954 if((
ADCx
 =ð
ADC1
è|| (ADCx =ð
ADC2
))

956 ià(
NewS‹
 !ð
DISABLE
)

959 
ADC1_2
->
CCR
 |ð
ADC12_CCR_TSEN
;

964 
ADC1_2
->
CCR
 &ð~(
ušt32_t
)
ADC12_CCR_TSEN
;

969 ià(
NewS‹
 !ð
DISABLE
)

972 
ADC3_4
->
CCR
 |ð
ADC34_CCR_TSEN
;

977 
ADC3_4
->
CCR
 &ð~(
ušt32_t
)
ADC34_CCR_TSEN
;

980 
	}
}

989 
	$ADC_V»fštCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

992 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

993 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

995 if((
ADCx
 =ð
ADC1
è|| (ADCx =ð
ADC2
))

997 ià(
NewS‹
 !ð
DISABLE
)

1000 
ADC1_2
->
CCR
 |ð
ADC12_CCR_VREFEN
;

1005 
ADC1_2
->
CCR
 &ð~(
ušt32_t
)
ADC12_CCR_VREFEN
;

1010 ià(
NewS‹
 !ð
DISABLE
)

1013 
ADC3_4
->
CCR
 |ð
ADC34_CCR_VREFEN
;

1018 
ADC3_4
->
CCR
 &ð~(
ušt32_t
)
ADC34_CCR_VREFEN
;

1021 
	}
}

1030 
	$ADC_Vb©Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1033 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1034 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1036 if((
ADCx
 =ð
ADC1
è|| (ADCx =ð
ADC2
))

1038 ià(
NewS‹
 !ð
DISABLE
)

1041 
ADC1_2
->
CCR
 |ð
ADC12_CCR_VBATEN
;

1046 
ADC1_2
->
CCR
 &ð~(
ušt32_t
)
ADC12_CCR_VBATEN
;

1051 ià(
NewS‹
 !ð
DISABLE
)

1054 
ADC3_4
->
CCR
 |ð
ADC34_CCR_VBATEN
;

1059 
ADC3_4
->
CCR
 &ð~(
ušt32_t
)
ADC34_CCR_VBATEN
;

1062 
	}
}

1162 
	$ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

1164 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

1166 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1167 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1168 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

1172 ià(
Rªk
 < 5)

1175 
tm´eg1
 = 
ADCx
->
SQR1
;

1177 
tm´eg2
 = 0x1F << (6 * (
Rªk
 ));

1179 
tm´eg1
 &ð~
tm´eg2
;

1181 
tm´eg2
 = (
ušt32_t
)(
ADC_ChªÃl
è<< (6 * (
Rªk
));

1183 
tm´eg1
 |ð
tm´eg2
;

1185 
ADCx
->
SQR1
 = 
tm´eg1
;

1188 ià(
Rªk
 < 10)

1191 
tm´eg1
 = 
ADCx
->
SQR2
;

1193 
tm´eg2
 = 
ADC_SQR2_SQ5
 << (6 * (
Rªk
 - 5));

1195 
tm´eg1
 &ð~
tm´eg2
;

1197 
tm´eg2
 = (
ušt32_t
)(
ADC_ChªÃl
è<< (6 * (
Rªk
 - 5));

1199 
tm´eg1
 |ð
tm´eg2
;

1201 
ADCx
->
SQR2
 = 
tm´eg1
;

1204 ià(
Rªk
 < 15)

1207 
tm´eg1
 = 
ADCx
->
SQR3
;

1209 
tm´eg2
 = 
ADC_SQR3_SQ10
 << (6 * (
Rªk
 - 10));

1211 
tm´eg1
 &ð~
tm´eg2
;

1213 
tm´eg2
 = (
ušt32_t
)(
ADC_ChªÃl
è<< (6 * (
Rªk
 - 10));

1215 
tm´eg1
 |ð
tm´eg2
;

1217 
ADCx
->
SQR3
 = 
tm´eg1
;

1222 
tm´eg1
 = 
ADCx
->
SQR4
;

1224 
tm´eg2
 = 
ADC_SQR3_SQ15
 << (6 * (
Rªk
 - 15));

1226 
tm´eg1
 &ð~
tm´eg2
;

1228 
tm´eg2
 = (
ušt32_t
)(
ADC_ChªÃl
è<< (6 * (
Rªk
 - 15));

1230 
tm´eg1
 |ð
tm´eg2
;

1232 
ADCx
->
SQR4
 = 
tm´eg1
;

1237 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

1240 
tm´eg1
 = 
ADCx
->
SMPR2
;

1242 
tm´eg2
 = 
ADC_SMPR2_SMP10
 << (3 * (
ADC_ChªÃl
 - 10));

1244 
ADCx
->
SMPR2
 &ð~
tm´eg2
;

1246 
ADCx
->
SMPR2
 |ð(
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_ChªÃl
 - 10));

1252 
tm´eg1
 = 
ADCx
->
SMPR1
;

1254 
tm´eg2
 = 
ADC_SMPR1_SMP1
 << (3 * (
ADC_ChªÃl
 - 1));

1256 
ADCx
->
SMPR1
 &ð~
tm´eg2
;

1258 
ADCx
->
SMPR1
 |ð(
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_ChªÃl
));

1260 
	}
}

1269 
	$ADC_ReguÏrChªÃlSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Sequ’ûrL’gth
)

1272 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1275 
ADCx
->
SQR1
 &ð~(
ušt32_t
)
ADC_SQR1_L
;

1276 
ADCx
->
SQR1
 |ð(
ušt32_t
)(
Sequ’ûrL’gth
 - 1);

1277 
	}
}

1309 
	$ADC_Ex‹º®Trigg”CÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_Ex‹º®TrigCÚvEv’t
, ušt16_ˆ
ADC_Ex‹º®TrigEv’tEdge
)

1312 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1313 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
ADC_Ex‹º®TrigCÚvEv’t
));

1314 
	`as£¹_·¿m
(
	`IS_EXTERNALTRIG_EDGE
(
ADC_Ex‹º®TrigEv’tEdge
));

1317 
ADCx
->
CFGR
 &ð~(
ADC_CFGR_EXTEN
 | 
ADC_CFGR_EXTSEL
);

1318 
ADCx
->
CFGR
 |ð(
ušt32_t
)(
ADC_Ex‹º®TrigEv’tEdge
 | 
ADC_Ex‹º®TrigCÚvEv’t
);

1319 
	}
}

1326 
	$ADC_S¹CÚv”siÚ
(
ADC_Ty³Def
* 
ADCx
)

1329 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1332 
ADCx
->
CR
 |ð
ADC_CR_ADSTART
;

1333 
	}
}

1340 
FÏgStus
 
	$ADC_G‘S¹CÚv”siÚStus
(
ADC_Ty³Def
* 
ADCx
)

1342 
FÏgStus
 
b™¡©us
 = 
RESET
;

1344 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1346 ià((
ADCx
->
CR
 & 
ADC_CR_ADSTART
è!ð(
ušt32_t
)
RESET
)

1349 
b™¡©us
 = 
SET
;

1354 
b™¡©us
 = 
RESET
;

1357  
b™¡©us
;

1358 
	}
}

1365 
	$ADC_StÝCÚv”siÚ
(
ADC_Ty³Def
* 
ADCx
)

1368 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1371 
ADCx
->
CR
 |ð
ADC_CR_ADSTP
;

1372 
	}
}

1383 
	$ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
)

1385 
ušt32_t
 
tm´eg1
 = 0;

1386 
ušt32_t
 
tm´eg2
 = 0;

1388 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1389 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb”
));

1391 
tm´eg1
 = 
ADCx
->
CFGR
;

1393 
tm´eg1
 &ð~(
ušt32_t
)(
ADC_CFGR_DISCNUM
);

1395 
tm´eg2
 = 
Numb”
 - 1;

1396 
tm´eg1
 |ð
tm´eg2
 << 17;

1398 
ADCx
->
CFGR
 = 
tm´eg1
;

1399 
	}
}

1410 
	$ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1413 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1414 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1415 ià(
NewS‹
 !ð
DISABLE
)

1418 
ADCx
->
CFGR
 |ð
ADC_CFGR_DISCEN
;

1423 
ADCx
->
CFGR
 &ð~(
ušt32_t
)(
ADC_CFGR_DISCEN
);

1425 
	}
}

1432 
ušt16_t
 
	$ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

1435 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1437  (
ušt16_t
è
ADCx
->
DR
;

1438 
	}
}

1449 
ušt32_t
 
	$ADC_G‘Du®ModeCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

1451 
ušt32_t
 
tm´eg1
 = 0;

1454 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1456 if((
ADCx
 =ð
ADC1
è|| (ADCx=ð
ADC2
))

1459 
tm´eg1
 = 
ADC1_2
->
CDR
;

1464 
tm´eg1
 = 
ADC3_4
->
CDR
;

1467  (
ušt32_t
è
tm´eg1
;

1468 
	}
}

1497 
	$ADC_S‘ChªÃlOff£t1
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
ušt16_t
 
Off£t
)

1500 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1501 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1502 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1505 
ADCx
->
OFR1
 &ð~ (
ušt32_t
è
ADC_OFR1_OFFSET1_CH
;

1506 
ADCx
->
OFR1
 |ð(
ušt32_t
)((ušt32_t)
ADC_ChªÃl
 << 26);

1509 
ADCx
->
OFR1
 &ð~ (
ušt32_t
è
ADC_OFR1_OFFSET1
;

1510 
ADCx
->
OFR1
 |ð(
ušt32_t
)
Off£t
;

1511 
	}
}

1540 
	$ADC_S‘ChªÃlOff£t2
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
ušt16_t
 
Off£t
)

1543 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1544 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1545 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1548 
ADCx
->
OFR2
 &ð~ (
ušt32_t
è
ADC_OFR2_OFFSET2_CH
;

1549 
ADCx
->
OFR2
 |ð(
ušt32_t
)((ušt32_t)
ADC_ChªÃl
 << 26);

1552 
ADCx
->
OFR2
 &ð~ (
ušt32_t
è
ADC_OFR2_OFFSET2
;

1553 
ADCx
->
OFR2
 |ð(
ušt32_t
)
Off£t
;

1554 
	}
}

1583 
	$ADC_S‘ChªÃlOff£t3
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
ušt16_t
 
Off£t
)

1586 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1587 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1588 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1591 
ADCx
->
OFR3
 &ð~ (
ušt32_t
è
ADC_OFR3_OFFSET3_CH
;

1592 
ADCx
->
OFR3
 |ð(
ušt32_t
)((ušt32_t)
ADC_ChªÃl
 << 26);

1595 
ADCx
->
OFR3
 &ð~ (
ušt32_t
è
ADC_OFR3_OFFSET3
;

1596 
ADCx
->
OFR3
 |ð(
ušt32_t
)
Off£t
;

1597 
	}
}

1626 
	$ADC_S‘ChªÃlOff£t4
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, 
ušt16_t
 
Off£t
)

1629 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1630 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1631 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1634 
ADCx
->
OFR4
 &ð~ (
ušt32_t
è
ADC_OFR4_OFFSET4_CH
;

1635 
ADCx
->
OFR4
 |ð(
ušt32_t
)((ušt32_t)
ADC_ChªÃl
 << 26);

1638 
ADCx
->
OFR4
 &ð~ (
ušt32_t
è
ADC_OFR4_OFFSET4
;

1639 
ADCx
->
OFR4
 |ð(
ušt32_t
)
Off£t
;

1640 
	}
}

1649 
	$ADC_ChªÃlOff£t1Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1652 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1653 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1655 ià(
NewS‹
 !ð
DISABLE
)

1658 
ADCx
->
OFR1
 |ð
ADC_OFR1_OFFSET1_EN
;

1663 
ADCx
->
OFR1
 &ð~(
ADC_OFR1_OFFSET1_EN
);

1665 
	}
}

1674 
	$ADC_ChªÃlOff£t2Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1677 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1678 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1680 ià(
NewS‹
 !ð
DISABLE
)

1683 
ADCx
->
OFR2
 |ð
ADC_OFR2_OFFSET2_EN
;

1688 
ADCx
->
OFR2
 &ð~(
ADC_OFR2_OFFSET2_EN
);

1690 
	}
}

1699 
	$ADC_ChªÃlOff£t3Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1702 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1703 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1705 ià(
NewS‹
 !ð
DISABLE
)

1708 
ADCx
->
OFR3
 |ð
ADC_OFR3_OFFSET3_EN
;

1713 
ADCx
->
OFR3
 &ð~(
ADC_OFR3_OFFSET3_EN
);

1715 
	}
}

1724 
	$ADC_ChªÃlOff£t4Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1727 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1728 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1730 ià(
NewS‹
 !ð
DISABLE
)

1733 
ADCx
->
OFR4
 |ð
ADC_OFR4_OFFSET4_EN
;

1738 
ADCx
->
OFR4
 &ð~(
ADC_OFR4_OFFSET4_EN
);

1740 
	}
}

1775 
	$ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1778 
	`as£¹_·¿m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

1779 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1780 ià(
NewS‹
 !ð
DISABLE
)

1783 
ADCx
->
CFGR
 |ð
ADC_CFGR_DMAEN
;

1788 
ADCx
->
CFGR
 &ð~(
ušt32_t
)
ADC_CFGR_DMAEN
;

1790 
	}
}

1799 
	$ADC_DMACÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_DMAMode
)

1802 
	`as£¹_·¿m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

1803 
	`as£¹_·¿m
(
	`IS_ADC_DMA_MODE
(
ADC_DMAMode
));

1806 
ADCx
->
CFGR
 &ð~(
ušt32_t
)
ADC_CFGR_DMACFG
;

1807 
ADCx
->
CFGR
 |ð
ADC_DMAMode
;

1808 
	}
}

1872 
	$ADC_InjeùedChªÃlSam¶eTimeCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, ušt8_ˆ
ADC_Sam¶eTime
)

1874 
ušt32_t
 
tm´eg1
 = 0;

1876 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1877 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1878 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

1882 ià(
ADC_InjeùedChªÃl
 > 
ADC_InjeùedChªÃl_9
)

1885 
tm´eg1
 = 
ADC_SMPR2_SMP10
 << (3 * (
ADC_InjeùedChªÃl
 - 10));

1887 
ADCx
->
SMPR2
 &ð~
tm´eg1
;

1889 
ADCx
->
SMPR2
 |ð(
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_InjeùedChªÃl
 - 10));

1895 
tm´eg1
 = 
ADC_SMPR1_SMP1
 << (3 * (
ADC_InjeùedChªÃl
 - 1));

1897 
ADCx
->
SMPR1
 &ð~
tm´eg1
;

1899 
ADCx
->
SMPR1
 |ð(
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_InjeùedChªÃl
));

1901 
	}
}

1911 
	$ADC_S¹InjeùedCÚv”siÚ
(
ADC_Ty³Def
* 
ADCx
)

1914 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1918 
ADCx
->
CR
 |ð
ADC_CR_JADSTART
;

1919 
	}
}

1926 
	$ADC_StÝInjeùedCÚv”siÚ
(
ADC_Ty³Def
* 
ADCx
)

1929 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1932 
ADCx
->
CR
 |ð
ADC_CR_JADSTP
;

1933 
	}
}

1940 
FÏgStus
 
	$ADC_G‘S¹InjeùedCÚv”siÚStus
(
ADC_Ty³Def
* 
ADCx
)

1942 
FÏgStus
 
b™¡©us
 = 
RESET
;

1944 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1947 ià((
ADCx
->
CR
 & 
ADC_CR_JADSTART
è!ð(
ušt32_t
)
RESET
)

1950 
b™¡©us
 = 
SET
;

1955 
b™¡©us
 = 
RESET
;

1958  
b™¡©us
;

1959 
	}
}

1969 
	$ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1972 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1973 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1974 ià(
NewS‹
 !ð
DISABLE
)

1977 
ADCx
->
CFGR
 |ð
ADC_CFGR_JAUTO
;

1982 
ADCx
->
CFGR
 &ð~
ADC_CFGR_JAUTO
;

1984 
	}
}

1995 
	$ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1998 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1999 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2000 ià(
NewS‹
 !ð
DISABLE
)

2003 
ADCx
->
CFGR
 |ð
ADC_CFGR_JDISCEN
;

2008 
ADCx
->
CFGR
 &ð~
ADC_CFGR_JDISCEN
;

2010 
	}
}

2023 
ušt16_t
 
	$ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedSequ’û
)

2025 
__IO
 
ušt32_t
 
tmp
 = 0;

2028 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2029 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_SEQUENCE
(
ADC_InjeùedSequ’û
));

2031 
tmp
 = (
ušt32_t
)
ADCx
;

2032 
tmp
 +ð((
ADC_InjeùedSequ’û
 - 1 )<< 2è+ 
JDR_Off£t
;

2035  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

2036 
	}
}

2156 
	$ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

2159 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2160 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2161 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

2163 ià(
NewS‹
 !ð
DISABLE
)

2166 
ADCx
->
IER
 |ð
ADC_IT
;

2171 
ADCx
->
IER
 &ð(~(
ušt32_t
)
ADC_IT
);

2173 
	}
}

2193 
FÏgStus
 
	$ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_FLAG
)

2195 
FÏgStus
 
b™¡©us
 = 
RESET
;

2197 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2198 
	`as£¹_·¿m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

2201 ià((
ADCx
->
ISR
 & 
ADC_FLAG
è!ð(
ušt32_t
)
RESET
)

2204 
b™¡©us
 = 
SET
;

2209 
b™¡©us
 = 
RESET
;

2212  
b™¡©us
;

2213 
	}
}

2233 
	$ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_FLAG
)

2236 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2237 
	`as£¹_·¿m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

2239 
ADCx
->
ISR
 = (
ušt32_t
)
ADC_FLAG
;

2240 
	}
}

2271 
FÏgStus
 
	$ADC_G‘CommÚFÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_FLAG
)

2273 
ušt32_t
 
tm´eg1
 = 0;

2274 
FÏgStus
 
b™¡©us
 = 
RESET
;

2277 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2278 
	`as£¹_·¿m
(
	`IS_ADC_GET_COMMONFLAG
(
ADC_FLAG
));

2280 if((
ADCx
 =ð
ADC1
è|| (ADCx =ð
ADC2
))

2282 
tm´eg1
 = 
ADC1_2
->
CSR
;

2286 
tm´eg1
 = 
ADC3_4
->
CSR
;

2289 ià((
tm´eg1
 & 
ADC_FLAG
è!ð(
ušt32_t
)
RESET
)

2292 
b™¡©us
 = 
SET
;

2297 
b™¡©us
 = 
RESET
;

2300  
b™¡©us
;

2301 
	}
}

2332 
	$ADC_CË¬CommÚFÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_FLAG
)

2335 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2336 
	`as£¹_·¿m
(
	`IS_ADC_CLEAR_COMMONFLAG
(
ADC_FLAG
));

2338 if((
ADCx
 =ð
ADC1
è|| (ADCx =ð
ADC2
))

2341 
ADC1_2
->
CSR
 |ð(
ušt32_t
)
ADC_FLAG
;

2346 
ADC3_4
->
CSR
 |ð(
ušt32_t
)
ADC_FLAG
;

2348 
	}
}

2368 
ITStus
 
	$ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_IT
)

2370 
ITStus
 
b™¡©us
 = 
RESET
;

2371 
ušt16_t
 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

2373 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2374 
	`as£¹_·¿m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

2376 
™¡©us
 = 
ADCx
->
ISR
 & 
ADC_IT
;

2378 
™’abË
 = 
ADCx
->
IER
 & 
ADC_IT
;

2379 ià((
™¡©us
 !ð(
ušt32_t
)
RESET
è&& (
™’abË
 != (uint32_t)RESET))

2381 
b™¡©us
 = 
SET
;

2385 
b™¡©us
 = 
RESET
;

2387  
b™¡©us
;

2388 
	}
}

2408 
	$ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_IT
)

2411 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2412 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

2414 
ADCx
->
ISR
 |ð(
ušt32_t
)
ADC_IT
;

2415 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_can.c

71 
	~"¡m32f30x_ÿn.h
"

72 
	~"¡m32f30x_rcc.h
"

86 
	#MCR_DBF
 ((
ušt32_t
)0x00010000è

	)

89 
	#TMIDxR_TXRQ
 ((
ušt32_t
)0x00000001è

	)

92 
	#FMR_FINIT
 ((
ušt32_t
)0x00000001è

	)

95 
	#INAK_TIMEOUT
 ((
ušt32_t
)0x00FFFFFF)

	)

97 
	#SLAK_TIMEOUT
 ((
ušt32_t
)0x00FFFFFF)

	)

100 
	#CAN_FLAGS_TSR
 ((
ušt32_t
)0x08000000)

	)

102 
	#CAN_FLAGS_RF1R
 ((
ušt32_t
)0x04000000)

	)

104 
	#CAN_FLAGS_RF0R
 ((
ušt32_t
)0x02000000)

	)

106 
	#CAN_FLAGS_MSR
 ((
ušt32_t
)0x01000000)

	)

108 
	#CAN_FLAGS_ESR
 ((
ušt32_t
)0x00F00000)

	)

111 
	#CAN_TXMAILBOX_0
 ((
ušt8_t
)0x00)

	)

112 
	#CAN_TXMAILBOX_1
 ((
ušt8_t
)0x01)

	)

113 
	#CAN_TXMAILBOX_2
 ((
ušt8_t
)0x02)

	)

115 
	#CAN_MODE_MASK
 ((
ušt32_t
è0x00000003)

	)

121 
ITStus
 
CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
);

152 
	$CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
)

155 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

158 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
ENABLE
);

160 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
DISABLE
);

161 
	}
}

172 
ušt8_t
 
	$CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

174 
ušt8_t
 
In™Stus
 = 
CAN_In™Stus_Fažed
;

175 
__IO
 
ušt32_t
 
wa™_ack
 = 0x00000000;

177 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

178 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TTCM
));

179 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_ABOM
));

180 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_AWUM
));

181 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_NART
));

182 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_RFLM
));

183 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TXFP
));

184 
	`as£¹_·¿m
(
	`IS_CAN_MODE
(
CAN_In™SŒuù
->
CAN_Mode
));

185 
	`as£¹_·¿m
(
	`IS_CAN_SJW
(
CAN_In™SŒuù
->
CAN_SJW
));

186 
	`as£¹_·¿m
(
	`IS_CAN_BS1
(
CAN_In™SŒuù
->
CAN_BS1
));

187 
	`as£¹_·¿m
(
	`IS_CAN_BS2
(
CAN_In™SŒuù
->
CAN_BS2
));

188 
	`as£¹_·¿m
(
	`IS_CAN_PRESCALER
(
CAN_In™SŒuù
->
CAN_P»sÿËr
));

191 
CANx
->
MCR
 &ð(~(
ušt32_t
)
CAN_MCR_SLEEP
);

194 
CANx
->
MCR
 |ð
CAN_MCR_INRQ
 ;

197 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è!ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

199 
wa™_ack
++;

203 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

205 
In™Stus
 = 
CAN_In™Stus_Fažed
;

210 ià(
CAN_In™SŒuù
->
CAN_TTCM
 =ð
ENABLE
)

212 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

216 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TTCM
;

220 ià(
CAN_In™SŒuù
->
CAN_ABOM
 =ð
ENABLE
)

222 
CANx
->
MCR
 |ð
CAN_MCR_ABOM
;

226 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_ABOM
;

230 ià(
CAN_In™SŒuù
->
CAN_AWUM
 =ð
ENABLE
)

232 
CANx
->
MCR
 |ð
CAN_MCR_AWUM
;

236 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_AWUM
;

240 ià(
CAN_In™SŒuù
->
CAN_NART
 =ð
ENABLE
)

242 
CANx
->
MCR
 |ð
CAN_MCR_NART
;

246 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_NART
;

250 ià(
CAN_In™SŒuù
->
CAN_RFLM
 =ð
ENABLE
)

252 
CANx
->
MCR
 |ð
CAN_MCR_RFLM
;

256 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_RFLM
;

260 ià(
CAN_In™SŒuù
->
CAN_TXFP
 =ð
ENABLE
)

262 
CANx
->
MCR
 |ð
CAN_MCR_TXFP
;

266 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TXFP
;

270 
CANx
->
BTR
 = (
ušt32_t
)((ušt32_t)
CAN_In™SŒuù
->
CAN_Mode
 << 30) | \

271 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_SJW
 << 24) | \

272 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS1
 << 16) | \

273 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS2
 << 20) | \

274 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_P»sÿËr
 - 1);

277 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_INRQ
;

280 
wa™_ack
 = 0;

282 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è=ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

284 
wa™_ack
++;

288 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

290 
In™Stus
 = 
CAN_In™Stus_Fažed
;

294 
In™Stus
 = 
CAN_In™Stus_Sucûss
 ;

299  
In™Stus
;

300 
	}
}

309 
	$CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
)

311 
ušt32_t
 
fž‹r_numb”_b™_pos
 = 0;

313 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
));

314 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_MODE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
));

315 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_SCALE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
));

316 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_FIFO
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
));

317 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
));

319 
fž‹r_numb”_b™_pos
 = ((
ušt32_t
)1è<< 
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
;

322 
CAN1
->
FMR
 |ð
FMR_FINIT
;

325 
CAN1
->
FA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

328 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_16b™
)

331 
CAN1
->
FS1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

335 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

336 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
) << 16) |

337 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

341 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

342 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

343 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
);

346 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_32b™
)

349 
CAN1
->
FS1R
 |ð
fž‹r_numb”_b™_pos
;

351 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

352 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
) << 16) |

353 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

355 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

356 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

357 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
);

361 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
 =ð
CAN_Fž‹rMode_IdMask
)

364 
CAN1
->
FM1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

369 
CAN1
->
FM1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

373 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO0
)

376 
CAN1
->
FFA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

379 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO1
)

382 
CAN1
->
FFA1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

386 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
 =ð
ENABLE
)

388 
CAN1
->
FA1R
 |ð
fž‹r_numb”_b™_pos
;

392 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

393 
	}
}

400 
	$CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

405 
CAN_In™SŒuù
->
CAN_TTCM
 = 
DISABLE
;

408 
CAN_In™SŒuù
->
CAN_ABOM
 = 
DISABLE
;

411 
CAN_In™SŒuù
->
CAN_AWUM
 = 
DISABLE
;

414 
CAN_In™SŒuù
->
CAN_NART
 = 
DISABLE
;

417 
CAN_In™SŒuù
->
CAN_RFLM
 = 
DISABLE
;

420 
CAN_In™SŒuù
->
CAN_TXFP
 = 
DISABLE
;

423 
CAN_In™SŒuù
->
CAN_Mode
 = 
CAN_Mode_NÜm®
;

426 
CAN_In™SŒuù
->
CAN_SJW
 = 
CAN_SJW_1tq
;

429 
CAN_In™SŒuù
->
CAN_BS1
 = 
CAN_BS1_4tq
;

432 
CAN_In™SŒuù
->
CAN_BS2
 = 
CAN_BS2_3tq
;

435 
CAN_In™SŒuù
->
CAN_P»sÿËr
 = 1;

436 
	}
}

443 
	$CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
)

446 
	`as£¹_·¿m
(
	`IS_CAN_BANKNUMBER
(
CAN_BªkNumb”
));

449 
CAN1
->
FMR
 |ð
FMR_FINIT
;

452 
CAN1
->
FMR
 &ð(
ušt32_t
)0xFFFFC0F1 ;

453 
CAN1
->
FMR
 |ð(
ušt32_t
)(
CAN_BªkNumb”
)<<8;

456 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

457 
	}
}

468 
	$CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

471 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

472 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

474 ià(
NewS‹
 !ð
DISABLE
)

477 
CANx
->
MCR
 |ð
MCR_DBF
;

482 
CANx
->
MCR
 &ð~
MCR_DBF
;

484 
	}
}

497 
	$CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

500 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

501 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

502 ià(
NewS‹
 !ð
DISABLE
)

505 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

508 
CANx
->
sTxMažBox
[0].
TDTR
 |ð((
ušt32_t
)
CAN_TDT0R_TGT
);

509 
CANx
->
sTxMažBox
[1].
TDTR
 |ð((
ušt32_t
)
CAN_TDT1R_TGT
);

510 
CANx
->
sTxMažBox
[2].
TDTR
 |ð((
ušt32_t
)
CAN_TDT2R_TGT
);

515 
CANx
->
MCR
 &ð(
ušt32_t
)(~(ušt32_t)
CAN_MCR_TTCM
);

518 
CANx
->
sTxMažBox
[0].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT0R_TGT
);

519 
CANx
->
sTxMažBox
[1].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT1R_TGT
);

520 
CANx
->
sTxMažBox
[2].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT2R_TGT
);

522 
	}
}

551 
ušt8_t
 
	$CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
)

553 
ušt8_t
 
Œªsm™_mažbox
 = 0;

555 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

556 
	`as£¹_·¿m
(
	`IS_CAN_IDTYPE
(
TxMes§ge
->
IDE
));

557 
	`as£¹_·¿m
(
	`IS_CAN_RTR
(
TxMes§ge
->
RTR
));

558 
	`as£¹_·¿m
(
	`IS_CAN_DLC
(
TxMes§ge
->
DLC
));

561 ià((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

563 
Œªsm™_mažbox
 = 0;

565 ià((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

567 
Œªsm™_mažbox
 = 1;

569 ià((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

571 
Œªsm™_mažbox
 = 2;

575 
Œªsm™_mažbox
 = 
CAN_TxStus_NoMažBox
;

578 ià(
Œªsm™_mažbox
 !ð
CAN_TxStus_NoMažBox
)

581 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 &ð
TMIDxR_TXRQ
;

582 ià(
TxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

584 
	`as£¹_·¿m
(
	`IS_CAN_STDID
(
TxMes§ge
->
StdId
));

585 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
StdId
 << 21) | \

586 
TxMes§ge
->
RTR
);

590 
	`as£¹_·¿m
(
	`IS_CAN_EXTID
(
TxMes§ge
->
ExtId
));

591 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
ExtId
 << 3) | \

592 
TxMes§ge
->
IDE
 | \

593 
TxMes§ge
->
RTR
);

597 
TxMes§ge
->
DLC
 &ð(
ušt8_t
)0x0000000F;

598 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 &ð(
ušt32_t
)0xFFFFFFF0;

599 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 |ð
TxMes§ge
->
DLC
;

602 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDLR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[3] << 24) |

603 ((
ušt32_t
)
TxMes§ge
->
D©a
[2] << 16) |

604 ((
ušt32_t
)
TxMes§ge
->
D©a
[1] << 8) |

605 ((
ušt32_t
)
TxMes§ge
->
D©a
[0]));

606 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDHR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[7] << 24) |

607 ((
ušt32_t
)
TxMes§ge
->
D©a
[6] << 16) |

608 ((
ušt32_t
)
TxMes§ge
->
D©a
[5] << 8) |

609 ((
ušt32_t
)
TxMes§ge
->
D©a
[4]));

611 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð
TMIDxR_TXRQ
;

613  
Œªsm™_mažbox
;

614 
	}
}

623 
ušt8_t
 
	$CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
T¿nsm™Mažbox
)

625 
ušt32_t
 
¡©e
 = 0;

628 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

629 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
T¿nsm™Mažbox
));

631 
T¿nsm™Mažbox
)

633 (
CAN_TXMAILBOX_0
):

634 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

636 (
CAN_TXMAILBOX_1
):

637 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

639 (
CAN_TXMAILBOX_2
):

640 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

643 
¡©e
 = 
CAN_TxStus_Fažed
;

646 
¡©e
)

649 (0x0): 
¡©e
 = 
CAN_TxStus_P’dšg
;

652 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
¡©e
 = 
CAN_TxStus_Fažed
;

654 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
¡©e
 = 
CAN_TxStus_Fažed
;

656 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
¡©e
 = 
CAN_TxStus_Fažed
;

659 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
¡©e
 = 
CAN_TxStus_Ok
;

661 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
¡©e
 = 
CAN_TxStus_Ok
;

663 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
¡©e
 = 
CAN_TxStus_Ok
;

665 : 
¡©e
 = 
CAN_TxStus_Fažed
;

668  (
ušt8_t
è
¡©e
;

669 
	}
}

677 
	$CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
)

680 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

681 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mažbox
));

683 
Mažbox
)

685 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ0
;

687 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ1
;

689 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ2
;

694 
	}
}

724 
	$CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
)

727 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

728 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

730 
RxMes§ge
->
IDE
 = (
ušt8_t
)0x04 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

731 ià(
RxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

733 
RxMes§ge
->
StdId
 = (
ušt32_t
)0x000007FF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 21);

737 
RxMes§ge
->
ExtId
 = (
ušt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 3);

740 
RxMes§ge
->
RTR
 = (
ušt8_t
)0x02 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

742 
RxMes§ge
->
DLC
 = (
ušt8_t
)0x0F & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
;

744 
RxMes§ge
->
FMI
 = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
 >> 8);

746 
RxMes§ge
->
D©a
[0] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
;

747 
RxMes§ge
->
D©a
[1] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 8);

748 
RxMes§ge
->
D©a
[2] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 16);

749 
RxMes§ge
->
D©a
[3] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 24);

750 
RxMes§ge
->
D©a
[4] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
;

751 
RxMes§ge
->
D©a
[5] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 8);

752 
RxMes§ge
->
D©a
[6] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 16);

753 
RxMes§ge
->
D©a
[7] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 24);

756 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

758 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

763 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

765 
	}
}

773 
	$CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

776 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

777 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

779 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

781 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

786 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

788 
	}
}

796 
ušt8_t
 
	$CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

798 
ušt8_t
 
mes§ge_³ndšg
=0;

800 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

801 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

802 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

804 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF0R
&(
ušt32_t
)0x03);

806 ià(
FIFONumb”
 =ð
CAN_FIFO1
)

808 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF1R
&(
ušt32_t
)0x03);

812 
mes§ge_³ndšg
 = 0;

814  
mes§ge_³ndšg
;

815 
	}
}

846 
ušt8_t
 
	$CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
CAN_O³¿tšgMode
)

848 
ušt8_t
 
¡©us
 = 
CAN_ModeStus_Fažed
;

851 
ušt32_t
 
timeout
 = 
INAK_TIMEOUT
;

854 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

855 
	`as£¹_·¿m
(
	`IS_CAN_OPERATING_MODE
(
CAN_O³¿tšgMode
));

857 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
)

860 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_SLEEP
)è| 
CAN_MCR_INRQ
);

863 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
è&& (
timeout
 != 0))

865 
timeout
--;

867 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
)

869 
¡©us
 = 
CAN_ModeStus_Fažed
;

873 
¡©us
 = 
CAN_ModeStus_Sucûss
;

876 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_NÜm®
)

879 
CANx
->
MCR
 &ð(
ušt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

882 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð0è&& (
timeout
!=0))

884 
timeout
--;

886 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

888 
¡©us
 = 
CAN_ModeStus_Fažed
;

892 
¡©us
 = 
CAN_ModeStus_Sucûss
;

895 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_SË•
)

898 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

901 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
è&& (
timeout
!=0))

903 
timeout
--;

905 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
)

907 
¡©us
 = 
CAN_ModeStus_Fažed
;

911 
¡©us
 = 
CAN_ModeStus_Sucûss
;

916 
¡©us
 = 
CAN_ModeStus_Fažed
;

919  (
ušt8_t
è
¡©us
;

920 
	}
}

927 
ušt8_t
 
	$CAN_SË•
(
CAN_Ty³Def
* 
CANx
)

929 
ušt8_t
 
¦“p¡©us
 = 
CAN_SË•_Fažed
;

932 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

935 
CANx
->
MCR
 = (((CANx->MCRè& (
ušt32_t
)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

938 ià((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

941 
¦“p¡©us
 = 
CAN_SË•_Ok
;

944  (
ušt8_t
)
¦“p¡©us
;

945 
	}
}

952 
ušt8_t
 
	$CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
)

954 
ušt32_t
 
wa™_¦ak
 = 
SLAK_TIMEOUT
;

955 
ušt8_t
 
wakeup¡©us
 = 
CAN_WakeUp_Fažed
;

958 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

961 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_SLEEP
;

964 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
è=ðCAN_MSR_SLAK)&&(
wa™_¦ak
!=0x00))

966 
wa™_¦ak
--;

968 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

971 
wakeup¡©us
 = 
CAN_WakeUp_Ok
;

974  (
ušt8_t
)
wakeup¡©us
;

975 
	}
}

1014 
ušt8_t
 
	$CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
)

1016 
ušt8_t
 
”rÜcode
=0;

1019 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1022 
”rÜcode
 = (((
ušt8_t
)
CANx
->
ESR
è& (ušt8_t)
CAN_ESR_LEC
);

1025  
”rÜcode
;

1026 
	}
}

1039 
ušt8_t
 
	$CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

1041 
ušt8_t
 
couÁ”
=0;

1044 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1047 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1050  
couÁ”
;

1051 
	}
}

1059 
ušt8_t
 
	$CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

1061 
ušt8_t
 
couÁ”
=0;

1064 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1067 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1070  
couÁ”
;

1071 
	}
}

1218 
	$CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1221 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1222 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1223 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1225 ià(
NewS‹
 !ð
DISABLE
)

1228 
CANx
->
IER
 |ð
CAN_IT
;

1233 
CANx
->
IER
 &ð~
CAN_IT
;

1235 
	}
}

1258 
FÏgStus
 
	$CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1260 
FÏgStus
 
b™¡©us
 = 
RESET
;

1263 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1264 
	`as£¹_·¿m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1267 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
è!ð(
ušt32_t
)
RESET
)

1270 ià((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1273 
b™¡©us
 = 
SET
;

1278 
b™¡©us
 = 
RESET
;

1281 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
è!ð(
ušt32_t
)
RESET
)

1284 ià((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1287 
b™¡©us
 = 
SET
;

1292 
b™¡©us
 = 
RESET
;

1295 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
è!ð(
ušt32_t
)
RESET
)

1298 ià((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1301 
b™¡©us
 = 
SET
;

1306 
b™¡©us
 = 
RESET
;

1309 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
è!ð(
ušt32_t
)
RESET
)

1312 ià((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1315 
b™¡©us
 = 
SET
;

1320 
b™¡©us
 = 
RESET
;

1326 ià((
ušt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(ušt32_t)
RESET
)

1329 
b™¡©us
 = 
SET
;

1334 
b™¡©us
 = 
RESET
;

1338  
b™¡©us
;

1339 
	}
}

1358 
	$CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1360 
ušt32_t
 
æagtmp
=0;

1362 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1363 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1365 ià(
CAN_FLAG
 =ð
CAN_FLAG_LEC
)

1368 
CANx
->
ESR
 = (
ušt32_t
)
RESET
;

1372 
æagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1374 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ušt32_t
)
RESET
)

1377 
CANx
->
RF0R
 = (
ušt32_t
)(
æagtmp
);

1379 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ušt32_t
)
RESET
)

1382 
CANx
->
RF1R
 = (
ušt32_t
)(
æagtmp
);

1384 ià((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ušt32_t
)
RESET
)

1387 
CANx
->
TSR
 = (
ušt32_t
)(
æagtmp
);

1392 
CANx
->
MSR
 = (
ušt32_t
)(
æagtmp
);

1395 
	}
}

1418 
ITStus
 
	$CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1420 
ITStus
 
™¡©us
 = 
RESET
;

1422 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1423 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1426 if((
CANx
->
IER
 & 
CAN_IT
è!ð
RESET
)

1429 
CAN_IT
)

1431 
CAN_IT_TME
:

1433 
™¡©us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1435 
CAN_IT_FMP0
:

1437 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1439 
CAN_IT_FF0
:

1441 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1443 
CAN_IT_FOV0
:

1445 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1447 
CAN_IT_FMP1
:

1449 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1451 
CAN_IT_FF1
:

1453 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1455 
CAN_IT_FOV1
:

1457 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1459 
CAN_IT_WKU
:

1461 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1463 
CAN_IT_SLK
:

1465 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1467 
CAN_IT_EWG
:

1469 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1471 
CAN_IT_EPV
:

1473 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1475 
CAN_IT_BOF
:

1477 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1479 
CAN_IT_LEC
:

1481 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1483 
CAN_IT_ERR
:

1485 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1489 
™¡©us
 = 
RESET
;

1496 
™¡©us
 = 
RESET
;

1500  
™¡©us
;

1501 
	}
}

1522 
	$CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1525 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1526 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1528 
CAN_IT
)

1530 
CAN_IT_TME
:

1532 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1534 
CAN_IT_FF0
:

1536 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1538 
CAN_IT_FOV0
:

1540 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1542 
CAN_IT_FF1
:

1544 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1546 
CAN_IT_FOV1
:

1548 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1550 
CAN_IT_WKU
:

1552 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1554 
CAN_IT_SLK
:

1556 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1558 
CAN_IT_EWG
:

1560 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1563 
CAN_IT_EPV
:

1565 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1568 
CAN_IT_BOF
:

1570 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1573 
CAN_IT_LEC
:

1575 
CANx
->
ESR
 = 
RESET
;

1577 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1579 
CAN_IT_ERR
:

1581 
CANx
->
ESR
 = 
RESET
;

1583 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1589 
	}
}

1600 
ITStus
 
	$CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
)

1602 
ITStus
 
³ndšgb™¡©us
 = 
RESET
;

1604 ià((
CAN_Reg
 & 
It_B™
è!ð(
ušt32_t
)
RESET
)

1607 
³ndšgb™¡©us
 = 
SET
;

1612 
³ndšgb™¡©us
 = 
RESET
;

1614  
³ndšgb™¡©us
;

1615 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_comp.c

166 
	~"¡m32f30x_comp.h
"

180 
	#COMP_CSR_CLEAR_MASK
 ((
ušt32_t
)0x00000003)

	)

213 
	$COMP_DeIn™
(
ušt32_t
 
COMP_S–eùiÚ
)

216 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
) = ((uint32_t)0x00000000);

217 
	}
}

241 
	$COMP_In™
(
ušt32_t
 
COMP_S–eùiÚ
, 
COMP_In™Ty³Def
* 
COMP_In™SŒuù
)

243 
ušt32_t
 
tm´eg
 = 0;

246 
	`as£¹_·¿m
(
	`IS_COMP_ALL_PERIPH
(
COMP_S–eùiÚ
));

247 
	`as£¹_·¿m
(
	`IS_COMP_INVERTING_INPUT
(
COMP_In™SŒuù
->
COMP_Inv”tšgIÅut
));

248 
	`as£¹_·¿m
(
	`IS_COMP_NONINVERTING_INPUT
(
COMP_In™SŒuù
->
COMP_NÚInv”tšgIÅut
));

249 
	`as£¹_·¿m
(
	`IS_COMP_OUTPUT
(
COMP_In™SŒuù
->
COMP_Ouut
));

250 
	`as£¹_·¿m
(
	`IS_COMP_BLANKING_SOURCE
(
COMP_In™SŒuù
->
COMP_BÏnkšgSrû
));

251 
	`as£¹_·¿m
(
	`IS_COMP_OUTPUT_POL
(
COMP_In™SŒuù
->
COMP_OuutPÞ
));

252 
	`as£¹_·¿m
(
	`IS_COMP_HYSTERESIS
(
COMP_In™SŒuù
->
COMP_Hy¡”esis
));

253 
	`as£¹_·¿m
(
	`IS_COMP_MODE
(
COMP_In™SŒuù
->
COMP_Mode
));

256 
tm´eg
 = *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
);

259 
tm´eg
 &ð(
ušt32_t
è(
COMP_CSR_CLEAR_MASK
);

269 
tm´eg
 |ð(
ušt32_t
)(
COMP_In™SŒuù
->
COMP_Inv”tšgIÅut
 | COMP_In™SŒuù->
COMP_NÚInv”tšgIÅut
 |

270 
COMP_In™SŒuù
->
COMP_Ouut
 | COMP_In™SŒuù->
COMP_OuutPÞ
 | COMP_In™SŒuù->
COMP_BÏnkšgSrû
 |

271 
COMP_In™SŒuù
->
COMP_Hy¡”esis
 | COMP_In™SŒuù->
COMP_Mode
);

274 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
èð
tm´eg
;

275 
	}
}

283 
	$COMP_SŒuùIn™
(
COMP_In™Ty³Def
* 
COMP_In™SŒuù
)

285 
COMP_In™SŒuù
->
COMP_Inv”tšgIÅut
 = 
COMP_Inv”tšgIÅut_1_4VREFINT
;

286 
COMP_In™SŒuù
->
COMP_NÚInv”tšgIÅut
 = 
COMP_NÚInv”tšgIÅut_IO1
;

287 
COMP_In™SŒuù
->
COMP_Ouut
 = 
COMP_Ouut_NÚe
;

288 
COMP_In™SŒuù
->
COMP_BÏnkšgSrû
 = 
COMP_BÏnkšgSrû_NÚe
;

289 
COMP_In™SŒuù
->
COMP_OuutPÞ
 = 
COMP_OuutPÞ_NÚInv”‹d
;

290 
COMP_In™SŒuù
->
COMP_Hy¡”esis
 = 
COMP_Hy¡”esis_No
;

291 
COMP_In™SŒuù
->
COMP_Mode
 = 
COMP_Mode_UÉ¿LowPow”
;

292 
	}
}

310 
	$COMP_Cmd
(
ušt32_t
 
COMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
)

313 
	`as£¹_·¿m
(
	`IS_COMP_ALL_PERIPH
(
COMP_S–eùiÚ
));

314 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

316 ià(
NewS‹
 !ð
DISABLE
)

319 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
è|ð(ušt32_tè(
COMP_CSR_COMPxEN
);

324 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
è&ð(ušt32_t)(~
COMP_CSR_COMPxEN
);

326 
	}
}

340 
	$COMP_Sw™chCmd
(
ušt32_t
 
COMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
)

343 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

345 ià(
NewS‹
 !ð
DISABLE
)

348 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
è|ð(ušt32_tè(
COMP_CSR_COMP1SW1
);

353 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
è&ð(ušt32_t)(~
COMP_CSR_COMP1SW1
);

355 
	}
}

376 
ušt32_t
 
	$COMP_G‘OuutLev–
(
ušt32_t
 
COMP_S–eùiÚ
)

378 
ušt32_t
 
compout
 = 0x0;

381 
	`as£¹_·¿m
(
	`IS_COMP_ALL_PERIPH
(
COMP_S–eùiÚ
));

384 ià((*(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
è& (
COMP_CSR_COMPxOUT
)) != 0)

386 
compout
 = 
COMP_OuutLev–_High
;

390 
compout
 = 
COMP_OuutLev–_Low
;

394  (
ušt32_t
)(
compout
);

395 
	}
}

433 
	$COMP_WšdowCmd
(
ušt32_t
 
COMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
)

436 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

437 
	`as£¹_·¿m
(
	`IS_COMP_WINDOW
(
COMP_S–eùiÚ
));

439 ià(
NewS‹
 !ð
DISABLE
)

442 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
è|ð(ušt32_tè
COMP_CSR_COMPxWNDWEN
;

447 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
è&ð(ušt32_t)(~
COMP_CSR_COMPxWNDWEN
);

449 
	}
}

478 
	$COMP_LockCÚfig
(
ušt32_t
 
COMP_S–eùiÚ
)

481 
	`as£¹_·¿m
(
	`IS_COMP_ALL_PERIPH
(
COMP_S–eùiÚ
));

484 *(
__IO
 
ušt32_t
 *è(
COMP_BASE
 + 
COMP_S–eùiÚ
è|ð(ušt32_tè(
COMP_CSR_COMPxLOCK
);

485 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_crc.c

56 
	~"¡m32f30x_üc.h
"

95 
	$CRC_DeIn™
()

98 
CRC
->
DR
 = 0xFFFFFFFF;

100 
CRC
->
POL
 = 0x04C11DB7;

102 
CRC
->
IDR
 = 0x00;

104 
CRC
->
INIT
 = 0xFFFFFFFF;

106 
CRC
->
CR
 = 
CRC_CR_RESET
;

107 
	}
}

114 
	$CRC_Re£tDR
()

117 
CRC
->
CR
 |ð
CRC_CR_RESET
;

118 
	}
}

130 
	$CRC_PÞynomŸlSizeS–eù
(
ušt32_t
 
CRC_PÞSize
)

132 
ušt32_t
 
tmpü
 = 0;

135 
	`as£¹_·¿m
(
	`IS_CRC_POL_SIZE
(
CRC_PÞSize
));

138 
tmpü
 = 
CRC
->
CR
;

141 
tmpü
 &ð(
ušt32_t
)~((ušt32_t)
CRC_CR_POLSIZE
);

143 
tmpü
 |ð(
ušt32_t
)
CRC_PÞSize
;

146 
CRC
->
CR
 = (
ušt32_t
)
tmpü
;

147 
	}
}

159 
	$CRC_Rev”£IÅutD©aS–eù
(
ušt32_t
 
CRC_Rev”£IÅutD©a
)

161 
ušt32_t
 
tmpü
 = 0;

164 
	`as£¹_·¿m
(
	`IS_CRC_REVERSE_INPUT_DATA
(
CRC_Rev”£IÅutD©a
));

167 
tmpü
 = 
CRC
->
CR
;

170 
tmpü
 &ð(
ušt32_t
)~((ušt32_t)
CRC_CR_REV_IN
);

172 
tmpü
 |ð(
ušt32_t
)
CRC_Rev”£IÅutD©a
;

175 
CRC
->
CR
 = (
ušt32_t
)
tmpü
;

176 
	}
}

185 
	$CRC_Rev”£OuutD©aCmd
(
FunùiÚ®S‹
 
NewS‹
)

188 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

190 ià(
NewS‹
 !ð
DISABLE
)

193 
CRC
->
CR
 |ð
CRC_CR_REV_OUT
;

198 
CRC
->
CR
 &ð(
ušt32_t
)~((ušt32_t)
CRC_CR_REV_OUT
);

200 
	}
}

208 
	$CRC_S‘In™Regi¡”
(
ušt32_t
 
CRC_In™V®ue
)

210 
CRC
->
INIT
 = 
CRC_In™V®ue
;

211 
	}
}

218 
	$CRC_S‘PÞynomŸl
(
ušt32_t
 
CRC_PÞ
)

220 
CRC
->
POL
 = 
CRC_PÞ
;

221 
	}
}

244 
ušt32_t
 
	$CRC_C®cCRC
(
ušt32_t
 
CRC_D©a
)

246 
CRC
->
DR
 = 
CRC_D©a
;

248  (
CRC
->
DR
);

249 
	}
}

256 
ušt32_t
 
	$CRC_C®cCRC16b™s
(
ušt16_t
 
CRC_D©a
)

258 *(
ušt16_t
*)(
CRC_BASE
èð(ušt16_tè
CRC_D©a
;

260  (
CRC
->
DR
);

261 
	}
}

268 
ušt32_t
 
	$CRC_C®cCRC8b™s
(
ušt8_t
 
CRC_D©a
)

270 *(
ušt8_t
*)(
CRC_BASE
èð(ušt8_tè
CRC_D©a
;

272  (
CRC
->
DR
);

273 
	}
}

281 
ušt32_t
 
	$CRC_C®cBlockCRC
(
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

283 
ušt32_t
 
šdex
 = 0;

285 
šdex
 = 0; index < 
BufãrL’gth
; index++)

287 
CRC
->
DR
 = 
pBufãr
[
šdex
];

289  (
CRC
->
DR
);

290 
	}
}

297 
ušt32_t
 
	$CRC_G‘CRC
()

299  (
CRC
->
DR
);

300 
	}
}

323 
	$CRC_S‘IDRegi¡”
(
ušt8_t
 
CRC_IDV®ue
)

325 
CRC
->
IDR
 = 
CRC_IDV®ue
;

326 
	}
}

333 
ušt8_t
 
	$CRC_G‘IDRegi¡”
()

335  (
CRC
->
IDR
);

336 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_dac.c

102 
	~"¡m32f30x_dac.h
"

103 
	~"¡m32f30x_rcc.h
"

118 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0x00000FFE)

	)

121 
	#DUAL_SWTRIG_SET
 ((
ušt32_t
)0x00000003)

	)

122 
	#DUAL_SWTRIG_RESET
 ((
ušt32_t
)0xFFFFFFFC)

	)

125 
	#DHR12R1_OFFSET
 ((
ušt32_t
)0x00000008)

	)

126 
	#DHR12R2_OFFSET
 ((
ušt32_t
)0x00000014)

	)

127 
	#DHR12RD_OFFSET
 ((
ušt32_t
)0x00000020)

	)

130 
	#DOR_OFFSET
 ((
ušt32_t
)0x0000002C)

	)

158 
	$DAC_DeIn™
()

161 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
ENABLE
);

163 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
DISABLE
);

164 
	}
}

177 
	$DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

179 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

182 
	`as£¹_·¿m
(
	`IS_DAC_TRIGGER
(
DAC_In™SŒuù
->
DAC_Trigg”
));

183 
	`as£¹_·¿m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
));

184 
	`as£¹_·¿m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
));

185 
	`as£¹_·¿m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_In™SŒuù
->
DAC_OuutBufãr
));

189 
tm´eg1
 = 
DAC
->
CR
;

191 
tm´eg1
 &ð~(
CR_CLEAR_MASK
 << 
DAC_ChªÃl
);

198 
tm´eg2
 = (
DAC_In™SŒuù
->
DAC_Trigg”
 | DAC_In™SŒuù->
DAC_WaveG’”©iÚ
 |

199 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 | \

200 
DAC_In™SŒuù
->
DAC_OuutBufãr
);

202 
tm´eg1
 |ð
tm´eg2
 << 
DAC_ChªÃl
;

204 
DAC
->
CR
 = 
tm´eg1
;

205 
	}
}

213 
	$DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

217 
DAC_In™SŒuù
->
DAC_Trigg”
 = 
DAC_Trigg”_NÚe
;

219 
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
 = 
DAC_WaveG’”©iÚ_NÚe
;

221 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 = 
DAC_LFSRUnmask_B™0
;

223 
DAC_In™SŒuù
->
DAC_OuutBufãr
 = 
DAC_OuutBufãr_EÇbË
;

224 
	}
}

237 
	$DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

240 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

241 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

243 ià(
NewS‹
 !ð
DISABLE
)

246 
DAC
->
CR
 |ð(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

251 
DAC
->
CR
 &ð(~(
DAC_CR_EN1
 << 
DAC_ChªÃl
));

253 
	}
}

265 
	$DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

268 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

269 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

271 ià(
NewS‹
 !ð
DISABLE
)

274 
DAC
->
SWTRIGR
 |ð(
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4);

279 
DAC
->
SWTRIGR
 &ð~((
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4));

281 
	}
}

289 
	$DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
)

292 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

294 ià(
NewS‹
 !ð
DISABLE
)

297 
DAC
->
SWTRIGR
 |ð
DUAL_SWTRIG_SET
;

302 
DAC
->
SWTRIGR
 &ð
DUAL_SWTRIG_RESET
;

304 
	}
}

320 
	$DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
)

323 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

324 
	`as£¹_·¿m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

325 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

327 ià(
NewS‹
 !ð
DISABLE
)

330 
DAC
->
CR
 |ð
DAC_Wave
 << 
DAC_ChªÃl
;

335 
DAC
->
CR
 &ð~(
DAC_Wave
 << 
DAC_ChªÃl
);

337 
	}
}

349 
	$DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

351 
__IO
 
ušt32_t
 
tmp
 = 0;

354 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

355 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

357 
tmp
 = (
ušt32_t
)
DAC_BASE
;

358 
tmp
 +ð
DHR12R1_OFFSET
 + 
DAC_Align
;

361 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

362 
	}
}

374 
	$DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

376 
__IO
 
ušt32_t
 
tmp
 = 0;

379 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

380 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

382 
tmp
 = (
ušt32_t
)
DAC_BASE
;

383 
tmp
 +ð
DHR12R2_OFFSET
 + 
DAC_Align
;

386 *(
__IO
 
ušt32_t
 *)
tmp
 = 
D©a
;

387 
	}
}

402 
	$DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
)

404 
ušt32_t
 
d©a
 = 0, 
tmp
 = 0;

407 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

408 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a1
));

409 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a2
));

412 ià(
DAC_Align
 =ð
DAC_Align_8b_R
)

414 
d©a
 = ((
ušt32_t
)
D©a2
 << 8è| 
D©a1
;

418 
d©a
 = ((
ušt32_t
)
D©a2
 << 16è| 
D©a1
;

421 
tmp
 = (
ušt32_t
)
DAC_BASE
;

422 
tmp
 +ð
DHR12RD_OFFSET
 + 
DAC_Align
;

425 *(
__IO
 
ušt32_t
 *)
tmp
 = 
d©a
;

426 
	}
}

436 
ušt16_t
 
	$DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
)

438 
__IO
 
ušt32_t
 
tmp
 = 0;

441 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

443 
tmp
 = (
ušt32_t
è
DAC_BASE
 ;

444 
tmp
 +ð
DOR_OFFSET
 + ((
ušt32_t
)
DAC_ChªÃl
 >> 2);

447  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

448 
	}
}

481 
	$DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

484 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

485 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

487 ià(
NewS‹
 !ð
DISABLE
)

490 
DAC
->
CR
 |ð(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

495 
DAC
->
CR
 &ð(~(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
));

497 
	}
}

529 
	$DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

532 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

533 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

534 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

536 ià(
NewS‹
 !ð
DISABLE
)

539 
DAC
->
CR
 |ð(
DAC_IT
 << 
DAC_ChªÃl
);

544 
DAC
->
CR
 &ð(~(
ušt32_t
)(
DAC_IT
 << 
DAC_ChªÃl
));

546 
	}
}

561 
FÏgStus
 
	$DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

563 
FÏgStus
 
b™¡©us
 = 
RESET
;

565 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

566 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

569 ià((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_ChªÃl
)è!ð(
ušt8_t
)
RESET
)

572 
b™¡©us
 = 
SET
;

577 
b™¡©us
 = 
RESET
;

580  
b™¡©us
;

581 
	}
}

594 
	$DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

597 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

598 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

601 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_ChªÃl
);

602 
	}
}

617 
ITStus
 
	$DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

619 
ITStus
 
b™¡©us
 = 
RESET
;

620 
ušt32_t
 
’abË¡©us
 = 0;

623 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

624 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

627 
’abË¡©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_ChªÃl
)) ;

630 ià(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_ChªÃl
)è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

633 
b™¡©us
 = 
SET
;

638 
b™¡©us
 = 
RESET
;

641  
b™¡©us
;

642 
	}
}

655 
	$DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

658 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

659 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

662 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_ChªÃl
);

663 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_dbgmcu.c

32 
	~"¡m32f30x_dbgmcu.h
"

45 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFF)

	)

73 
ušt32_t
 
	$DBGMCU_G‘REVID
()

75 (
DBGMCU
->
IDCODE
 >> 16);

76 
	}
}

83 
ušt32_t
 
	$DBGMCU_G‘DEVID
()

85 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

86 
	}
}

115 
	$DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

118 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_P”h
));

119 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

120 ià(
NewS‹
 !ð
DISABLE
)

122 
DBGMCU
->
CR
 |ð
DBGMCU_P”h
;

126 
DBGMCU
->
CR
 &ð~
DBGMCU_P”h
;

128 
	}
}

152 
	$DBGMCU_APB1P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

155 
	`as£¹_·¿m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_P”h
));

156 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

158 ià(
NewS‹
 !ð
DISABLE
)

160 
DBGMCU
->
APB1FZ
 |ð
DBGMCU_P”h
;

164 
DBGMCU
->
APB1FZ
 &ð~
DBGMCU_P”h
;

166 
	}
}

181 
	$DBGMCU_APB2P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

184 
	`as£¹_·¿m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_P”h
));

185 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

187 ià(
NewS‹
 !ð
DISABLE
)

189 
DBGMCU
->
APB2FZ
 |ð
DBGMCU_P”h
;

193 
DBGMCU
->
APB2FZ
 &ð~
DBGMCU_P”h
;

195 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_dma.c

74 
	~"¡m32f30x_dma.h
"

87 
	#CCR_CLEAR_MASK
 ((
ušt32_t
)0xFFFF800Fè

	)

88 
	#FLAG_Mask
 ((
ušt32_t
)0x10000000è

	)

92 
	#DMA1_CHANNEL1_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

93 
	#DMA1_CHANNEL2_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

94 
	#DMA1_CHANNEL3_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

95 
	#DMA1_CHANNEL4_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

96 
	#DMA1_CHANNEL5_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

97 
	#DMA1_CHANNEL6_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

98 
	#DMA1_CHANNEL7_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

101 
	#DMA2_CHANNEL1_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

102 
	#DMA2_CHANNEL2_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

103 
	#DMA2_CHANNEL3_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

104 
	#DMA2_CHANNEL4_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

105 
	#DMA2_CHANNEL5_IT_MASK
 ((
ušt32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

141 
	$DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
)

144 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

147 
DMAy_ChªÃlx
->
CCR
 &ð(
ušt16_t
)(~
DMA_CCR_EN
);

150 
DMAy_ChªÃlx
->
CCR
 = 0;

153 
DMAy_ChªÃlx
->
CNDTR
 = 0;

156 
DMAy_ChªÃlx
->
CPAR
 = 0;

159 
DMAy_ChªÃlx
->
CMAR
 = 0;

161 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl1
)

164 
DMA1
->
IFCR
 |ð
DMA1_CHANNEL1_IT_MASK
;

166 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl2
)

169 
DMA1
->
IFCR
 |ð
DMA1_CHANNEL2_IT_MASK
;

171 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl3
)

174 
DMA1
->
IFCR
 |ð
DMA1_CHANNEL3_IT_MASK
;

176 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl4
)

179 
DMA1
->
IFCR
 |ð
DMA1_CHANNEL4_IT_MASK
;

181 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl5
)

184 
DMA1
->
IFCR
 |ð
DMA1_CHANNEL5_IT_MASK
;

186 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl6
)

189 
DMA1
->
IFCR
 |ð
DMA1_CHANNEL6_IT_MASK
;

191 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl7
)

194 
DMA1
->
IFCR
 |ð
DMA1_CHANNEL7_IT_MASK
;

196 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl1
)

199 
DMA2
->
IFCR
 |ð
DMA2_CHANNEL1_IT_MASK
;

201 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl2
)

204 
DMA2
->
IFCR
 |ð
DMA2_CHANNEL2_IT_MASK
;

206 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl3
)

209 
DMA2
->
IFCR
 |ð
DMA2_CHANNEL3_IT_MASK
;

211 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl4
)

214 
DMA2
->
IFCR
 |ð
DMA2_CHANNEL4_IT_MASK
;

218 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl5
)

221 
DMA2
->
IFCR
 |ð
DMA2_CHANNEL5_IT_MASK
;

224 
	}
}

235 
	$DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

237 
ušt32_t
 
tm´eg
 = 0;

240 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

241 
	`as£¹_·¿m
(
	`IS_DMA_DIR
(
DMA_In™SŒuù
->
DMA_DIR
));

242 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_In™SŒuù
->
DMA_P”h”®Inc
));

243 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_In™SŒuù
->
DMA_MemÜyInc
));

244 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
));

245 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
));

246 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
DMA_In™SŒuù
->
DMA_Mode
));

247 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
DMA_In™SŒuù
->
DMA_PriÜ™y
));

248 
	`as£¹_·¿m
(
	`IS_DMA_M2M_STATE
(
DMA_In™SŒuù
->
DMA_M2M
));

252 
tm´eg
 = 
DMAy_ChªÃlx
->
CCR
;

255 
tm´eg
 &ð
CCR_CLEAR_MASK
;

266 
tm´eg
 |ð
DMA_In™SŒuù
->
DMA_DIR
 | DMA_In™SŒuù->
DMA_Mode
 |

267 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 | DMA_In™SŒuù->
DMA_MemÜyInc
 |

268 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 | DMA_In™SŒuù->
DMA_MemÜyD©aSize
 |

269 
DMA_In™SŒuù
->
DMA_PriÜ™y
 | DMA_In™SŒuù->
DMA_M2M
;

272 
DMAy_ChªÃlx
->
CCR
 = 
tm´eg
;

276 
DMAy_ChªÃlx
->
CNDTR
 = 
DMA_In™SŒuù
->
DMA_BufãrSize
;

280 
DMAy_ChªÃlx
->
CPAR
 = 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
;

284 
DMAy_ChªÃlx
->
CMAR
 = 
DMA_In™SŒuù
->
DMA_MemÜyBa£Addr
;

285 
	}
}

293 
	$DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

297 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
 = 0;

299 
DMA_In™SŒuù
->
DMA_MemÜyBa£Addr
 = 0;

301 
DMA_In™SŒuù
->
DMA_DIR
 = 
DMA_DIR_P”h”®SRC
;

303 
DMA_In™SŒuù
->
DMA_BufãrSize
 = 0;

305 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

307 
DMA_In™SŒuù
->
DMA_MemÜyInc
 = 
DMA_MemÜyInc_Di§bË
;

309 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 = 
DMA_P”h”®D©aSize_By‹
;

311 
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
 = 
DMA_MemÜyD©aSize_By‹
;

313 
DMA_In™SŒuù
->
DMA_Mode
 = 
DMA_Mode_NÜm®
;

315 
DMA_In™SŒuù
->
DMA_PriÜ™y
 = 
DMA_PriÜ™y_Low
;

317 
DMA_In™SŒuù
->
DMA_M2M
 = 
DMA_M2M_Di§bË
;

318 
	}
}

328 
	$DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
)

331 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

332 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

334 ià(
NewS‹
 !ð
DISABLE
)

337 
DMAy_ChªÃlx
->
CCR
 |ð
DMA_CCR_EN
;

342 
DMAy_ChªÃlx
->
CCR
 &ð(
ušt16_t
)(~
DMA_CCR_EN
);

344 
	}
}

387 
	$DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
)

390 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

394 
DMAy_ChªÃlx
->
CNDTR
 = 
D©aNumb”
;

395 
	}
}

405 
ušt16_t
 
	$DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
)

408 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

410  ((
ušt16_t
)(
DMAy_ChªÃlx
->
CNDTR
));

411 
	}
}

481 
	$DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
)

484 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

485 
	`as£¹_·¿m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

486 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

488 ià(
NewS‹
 !ð
DISABLE
)

491 
DMAy_ChªÃlx
->
CCR
 |ð
DMA_IT
;

496 
DMAy_ChªÃlx
->
CCR
 &ð~
DMA_IT
;

498 
	}
}

561 
FÏgStus
 
	$DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
)

563 
FÏgStus
 
b™¡©us
 = 
RESET
;

564 
ušt32_t
 
tm´eg
 = 0;

567 
	`as£¹_·¿m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

570 ià((
DMAy_FLAG
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

573 
tm´eg
 = 
DMA2
->
ISR
 ;

578 
tm´eg
 = 
DMA1
->
ISR
 ;

582 ià((
tm´eg
 & 
DMAy_FLAG
è!ð(
ušt32_t
)
RESET
)

585 
b™¡©us
 = 
SET
;

590 
b™¡©us
 = 
RESET
;

594  
b™¡©us
;

595 
	}
}

657 
	$DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
)

660 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

663 ià((
DMAy_FLAG
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

666 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

671 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

673 
	}
}

736 
ITStus
 
	$DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
)

738 
ITStus
 
b™¡©us
 = 
RESET
;

739 
ušt32_t
 
tm´eg
 = 0;

742 
	`as£¹_·¿m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

745 ià((
DMAy_IT
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

748 
tm´eg
 = 
DMA2
->
ISR
;

753 
tm´eg
 = 
DMA1
->
ISR
;

757 ià((
tm´eg
 & 
DMAy_IT
è!ð(
ušt32_t
)
RESET
)

760 
b™¡©us
 = 
SET
;

765 
b™¡©us
 = 
RESET
;

768  
b™¡©us
;

769 
	}
}

832 
	$DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
)

835 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

838 ià((
DMAy_IT
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

841 
DMA2
->
IFCR
 = 
DMAy_IT
;

846 
DMA1
->
IFCR
 = 
DMAy_IT
;

848 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_exti.c

81 
	~"¡m32f30x_exti.h
"

95 
	#EXTI_LINENONE
 ((
ušt32_t
)0x00000è

	)

124 
	$EXTI_DeIn™
()

126 
EXTI
->
IMR
 = 0x1F800000;

127 
EXTI
->
EMR
 = 0x00000000;

128 
EXTI
->
RTSR
 = 0x00000000;

129 
EXTI
->
FTSR
 = 0x00000000;

130 
EXTI
->
SWIER
 = 0x00000000;

131 
EXTI
->
PR
 = 0xE07FFFFF;

132 
EXTI
->
IMR2
 = 0x0000000C;

133 
EXTI
->
EMR2
 = 0x00000000;

134 
EXTI
->
RTSR2
 = 0x00000000;

135 
EXTI
->
FTSR2
 = 0x00000000;

136 
EXTI
->
SWIER2
 = 0x00000000;

137 
EXTI
->
PR2
 = 0x00000003;

138 
	}
}

154 
	$EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

156 
ušt32_t
 
tmp
 = 0;

159 
	`as£¹_·¿m
(
	`IS_EXTI_MODE
(
EXTI_In™SŒuù
->
EXTI_Mode
));

160 
	`as£¹_·¿m
(
	`IS_EXTI_TRIGGER
(
EXTI_In™SŒuù
->
EXTI_Trigg”
));

161 
	`as£¹_·¿m
(
	`IS_EXTI_LINE_ALL
(
EXTI_In™SŒuù
->
EXTI_Lše
));

162 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_In™SŒuù
->
EXTI_LšeCmd
));

164 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

166 ià(
EXTI_In™SŒuù
->
EXTI_LšeCmd
 !ð
DISABLE
)

169 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
IMR
)è+ ((
EXTI_In™SŒuù
->
EXTI_Lše
) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

170 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
EMR
)è+ ((
EXTI_In™SŒuù
->
EXTI_Lše
) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

172 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
 + (((EXTI_In™SŒuù->
EXTI_Lše
) >> 5 ) * 0x20);

174 *(
__IO
 
ušt32_t
 *è
tmp
 |ð(ušt32_t)(1 << (
EXTI_In™SŒuù
->
EXTI_Lše
 & 0x1F));

176 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

179 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
RTSR
)è+ ((
EXTI_In™SŒuù
->
EXTI_Lše
) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

180 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
FTSR
)è+ ((
EXTI_In™SŒuù
->
EXTI_Lše
) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

183 ià(
EXTI_In™SŒuù
->
EXTI_Trigg”
 =ð
EXTI_Trigg”_Risšg_F®lšg
)

186 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
RTSR
)è+ ((
EXTI_In™SŒuù
->
EXTI_Lše
) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

187 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
FTSR
)è+ ((
EXTI_In™SŒuù
->
EXTI_Lše
) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

191 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Trigg”
 + (((EXTI_In™SŒuù->
EXTI_Lše
) >> 5 ) * 0x20);

193 *(
__IO
 
ušt32_t
 *è
tmp
 |ð(ušt32_t)(1 << (
EXTI_In™SŒuù
->
EXTI_Lše
 & 0x1F));

199 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
 + (((EXTI_In™SŒuù->
EXTI_Lše
) >> 5 ) * 0x20);

202 *(
__IO
 
ušt32_t
 *è
tmp
 &ð~(ušt32_t)(1 << (
EXTI_In™SŒuù
->
EXTI_Lše
 & 0x1F));

205 
	}
}

213 
	$EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

215 
EXTI_In™SŒuù
->
EXTI_Lše
 = 
EXTI_LINENONE
;

216 
EXTI_In™SŒuù
->
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

217 
EXTI_In™SŒuù
->
EXTI_Trigg”
 = 
EXTI_Trigg”_Risšg_F®lšg
;

218 
EXTI_In™SŒuù
->
EXTI_LšeCmd
 = 
DISABLE
;

219 
	}
}

228 
	$EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
)

231 
	`as£¹_·¿m
(
	`IS_EXTI_LINE_EXT
(
EXTI_Lše
));

233 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
SWIER
)è+ ((
EXTI_Lše
) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_Line & 0x1F));

235 
	}
}

262 
FÏgStus
 
	$EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
)

264 
FÏgStus
 
b™¡©us
 = 
RESET
;

267 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

269 ià((*(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
PR
)è+ ((
EXTI_Lše
è>> 5 ) * 0x20)& (ušt32_t)(1 << (EXTI_Lš& 0x1F))è!ð(ušt32_t)
RESET
)

271 
b™¡©us
 = 
SET
;

275 
b™¡©us
 = 
RESET
;

277  
b™¡©us
;

278 
	}
}

286 
	$EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
)

289 
	`as£¹_·¿m
(
	`IS_EXTI_LINE_EXT
(
EXTI_Lše
));

291 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
PR
)è+ ((
EXTI_Lše
) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));

292 
	}
}

300 
ITStus
 
	$EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
)

302 
ITStus
 
b™¡©us
 = 
RESET
;

303 
ušt32_t
 
’abË¡©us
 = 0;

306 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

308 
’abË¡©us
 = *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
IMR
)è+ ((
EXTI_Lše
) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));

310 iàÐ(((*(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
PR
)è+ (((
EXTI_Lše
è>> 5 ) * 0x20è)è& (ušt32_t)(1 << (EXTI_Lš& 0x1F))è!ð(ušt32_t)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

312 
b™¡©us
 = 
SET
;

316 
b™¡©us
 = 
RESET
;

318  
b™¡©us
;

320 
	}
}

328 
	$EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
)

331 
	`as£¹_·¿m
(
	`IS_EXTI_LINE_EXT
(
EXTI_Lše
));

333 *(
__IO
 
ušt32_t
 *è(((ušt32_tè&(
EXTI
->
PR
)è+ ((
EXTI_Lše
) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));

334 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_flash.c

76 
	~"¡m32f30x_æash.h
"

91 
	#RDPRT_MASK
 ((
ušt32_t
)0x00000002)

	)

92 
	#WRP01_MASK
 ((
ušt32_t
)0x0000FFFF)

	)

93 
	#WRP23_MASK
 ((
ušt32_t
)0xFFFF0000)

	)

131 
	$FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
)

133 
ušt32_t
 
tm´eg
 = 0;

136 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FLASH_L©’cy
));

139 
tm´eg
 = 
FLASH
->
ACR
;

142 
tm´eg
 &ð(
ušt32_t
è(~((ušt32_t)
FLASH_ACR_LATENCY
));

143 
tm´eg
 |ð
FLASH_L©’cy
;

146 
FLASH
->
ACR
 = 
tm´eg
;

147 
	}
}

157 
	$FLASH_H®fCyþeAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
)

160 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

162 if(
NewS‹
 !ð
DISABLE
)

164 
FLASH
->
ACR
 |ð
FLASH_ACR_HLFCYA
;

168 
FLASH
->
ACR
 &ð(
ušt32_t
)(~((ušt32_t)
FLASH_ACR_HLFCYA
));

170 
	}
}

178 
	$FLASH_P»ãtchBufãrCmd
(
FunùiÚ®S‹
 
NewS‹
)

181 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

183 if(
NewS‹
 !ð
DISABLE
)

185 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

189 
FLASH
->
ACR
 &ð(
ušt32_t
)(~((ušt32_t)
FLASH_ACR_PRFTBE
));

191 
	}
}

228 
	$FLASH_UÆock
()

230 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
è!ð
RESET
)

233 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

234 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

236 
	}
}

243 
	$FLASH_Lock
()

246 
FLASH
->
CR
 |ð
FLASH_CR_LOCK
;

247 
	}
}

261 
FLASH_Stus
 
	$FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
)

263 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

266 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Page_Add»ss
));

269 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

271 if(
¡©us
 =ð
FLASH_COMPLETE
)

274 
FLASH
->
CR
 |ð
FLASH_CR_PER
;

275 
FLASH
->
AR
 = 
Page_Add»ss
;

276 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

279 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

282 
FLASH
->
CR
 &ð~
FLASH_CR_PER
;

286  
¡©us
;

287 
	}
}

299 
FLASH_Stus
 
	$FLASH_E¿£AÎPages
()

301 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

304 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

306 if(
¡©us
 =ð
FLASH_COMPLETE
)

309 
FLASH
->
CR
 |ð
FLASH_CR_MER
;

310 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

313 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

316 
FLASH
->
CR
 &ð~
FLASH_CR_MER
;

320  
¡©us
;

321 
	}
}

334 
FLASH_Stus
 
	$FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

336 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

337 
__IO
 
ušt32_t
 
tmp
 = 0;

340 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

343 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

345 if(
¡©us
 =ð
FLASH_COMPLETE
)

349 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

351 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

354 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

356 if(
¡©us
 =ð
FLASH_COMPLETE
)

360 
tmp
 = 
Add»ss
 + 2;

362 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

365 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

368 
FLASH
->
CR
 &ð~
FLASH_CR_PG
;

373 
FLASH
->
CR
 &ð~
FLASH_CR_PG
;

378  
¡©us
;

379 
	}
}

392 
FLASH_Stus
 
	$FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

394 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

397 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

400 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

402 if(
¡©us
 =ð
FLASH_COMPLETE
)

405 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

407 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

410 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

413 
FLASH
->
CR
 &ð~
FLASH_CR_PG
;

417  
¡©us
;

418 
	}
}

483 
	$FLASH_OB_UÆock
()

485 if((
FLASH
->
CR
 & 
FLASH_CR_OPTWRE
è=ð
RESET
)

488 
FLASH
->
OPTKEYR
 = 
FLASH_OPTKEY1
;

489 
FLASH
->
OPTKEYR
 = 
FLASH_OPTKEY2
;

491 
	}
}

498 
	$FLASH_OB_Lock
()

501 
FLASH
->
CR
 &ð~
FLASH_CR_OPTWRE
;

502 
	}
}

509 
	$FLASH_OB_Launch
()

512 
FLASH
->
CR
 |ð
FLASH_CR_OBL_LAUNCH
;

513 
	}
}

522 
FLASH_Stus
 
	$FLASH_OB_E¿£
()

524 
ušt16_t
 
rd±mp
 = 
OB_RDP_Lev–_0
;

526 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

529 if(
	`FLASH_OB_G‘RDP
(è!ð
RESET
)

531 
rd±mp
 = 0x00;

535 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

537 if(
¡©us
 =ð
FLASH_COMPLETE
)

540 
FLASH
->
CR
 |ð
FLASH_CR_OPTER
;

541 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

544 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

546 if(
¡©us
 =ð
FLASH_COMPLETE
)

549 
FLASH
->
CR
 &ð~
FLASH_CR_OPTER
;

552 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

555 
OB
->
RDP
 = (
ušt16_t
)
rd±mp
;

558 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

560 if(
¡©us
 !ð
FLASH_TIMEOUT
)

563 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

568 ià(
¡©us
 !ð
FLASH_TIMEOUT
)

571 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

576  
¡©us
;

577 
	}
}

592 
FLASH_Stus
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
OB_WRP
)

594 
ušt16_t
 
WRP0_D©a
 = 0xFFFF, 
WRP1_D©a
 = 0xFFFF;

596 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

599 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
OB_WRP
));

601 
OB_WRP
 = (
ušt32_t
)(~OB_WRP);

602 
WRP0_D©a
 = (
ušt16_t
)(
OB_WRP
 & 
OB_WRP0_WRP0
);

603 
WRP1_D©a
 = (
ušt16_t
)((
OB_WRP
 & 
OB_WRP0_nWRP0
) >> 8);

606 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

608 if(
¡©us
 =ð
FLASH_COMPLETE
)

610 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

612 if(
WRP0_D©a
 != 0xFF)

614 
OB
->
WRP0
 = 
WRP0_D©a
;

617 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

619 if((
¡©us
 =ð
FLASH_COMPLETE
è&& (
WRP1_D©a
 != 0xFF))

621 
OB
->
WRP1
 = 
WRP1_D©a
;

624 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

627 if(
¡©us
 !ð
FLASH_TIMEOUT
)

630 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

634  
¡©us
;

635 
	}
}

651 
FLASH_Stus
 
	$FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
)

653 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

656 
	`as£¹_·¿m
(
	`IS_OB_RDP
(
OB_RDP
));

657 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

659 if(
¡©us
 =ð
FLASH_COMPLETE
)

661 
FLASH
->
CR
 |ð
FLASH_CR_OPTER
;

662 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

665 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

667 if(
¡©us
 =ð
FLASH_COMPLETE
)

670 
FLASH
->
CR
 &ð~
FLASH_CR_OPTER
;

673 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

675 
OB
->
RDP
 = 
OB_RDP
;

678 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

680 if(
¡©us
 !ð
FLASH_TIMEOUT
)

683 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

688 if(
¡©us
 !ð
FLASH_TIMEOUT
)

691 
FLASH
->
CR
 &ð~
FLASH_CR_OPTER
;

696  
¡©us
;

697 
	}
}

716 
FLASH_Stus
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
)

718 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

721 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

722 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

723 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

726 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

727 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

730 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

732 if(
¡©us
 =ð
FLASH_COMPLETE
)

735 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

737 
OB
->
USER
 = (
ušt8_t
)((ušt8_t)(
OB_IWDG
 | 
OB_STOP
è| (ušt8_t)(
OB_STDBY
 |0xF8));

740 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

742 if(
¡©us
 !ð
FLASH_TIMEOUT
)

745 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

749  
¡©us
;

750 
	}
}

760 
FLASH_Stus
 
	$FLASH_OB_BOOTCÚfig
(
ušt8_t
 
OB_BOOT1
)

762 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

765 
	`as£¹_·¿m
(
	`IS_OB_BOOT1
(
OB_BOOT1
));

768 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

769 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

772 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

774 if(
¡©us
 =ð
FLASH_COMPLETE
)

777 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

779 
OB
->
USER
 = 
OB_BOOT1
|0xEF;

782 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

784 if(
¡©us
 !ð
FLASH_TIMEOUT
)

787 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

791  
¡©us
;

792 
	}
}

802 
FLASH_Stus
 
	$FLASH_OB_VDDACÚfig
(
ušt8_t
 
OB_VDDA_ANALOG
)

804 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

807 
	`as£¹_·¿m
(
	`IS_OB_VDDA_ANALOG
(
OB_VDDA_ANALOG
));

810 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

811 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

814 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

816 if(
¡©us
 =ð
FLASH_COMPLETE
)

819 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

821 
OB
->
USER
 = 
OB_VDDA_ANALOG
 |0xDF;

824 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

826 if(
¡©us
 !ð
FLASH_TIMEOUT
)

829 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

833  
¡©us
;

834 
	}
}

844 
FLASH_Stus
 
	$FLASH_OB_SRAMP¬™yCÚfig
(
ušt8_t
 
OB_SRAM_P¬™y
)

846 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

849 
	`as£¹_·¿m
(
	`IS_OB_SRAM_PARITY
(
OB_SRAM_P¬™y
));

852 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

854 if(
¡©us
 =ð
FLASH_COMPLETE
)

857 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

859 
OB
->
USER
 = 
OB_SRAM_P¬™y
 | 0xBF;

862 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

864 if(
¡©us
 !ð
FLASH_TIMEOUT
)

867 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

871  
¡©us
;

872 
	}
}

890 
FLASH_Stus
 
	$FLASH_OB_Wr™eU£r
(
ušt8_t
 
OB_USER
)

892 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

895 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

896 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

899 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

901 if(
¡©us
 =ð
FLASH_COMPLETE
)

904 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

906 
OB
->
USER
 = 
OB_USER
 | 0x88;

909 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

911 if(
¡©us
 !ð
FLASH_TIMEOUT
)

914 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

918  
¡©us
;

920 
	}
}

934 
FLASH_Stus
 
	$FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

936 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

938 
	`as£¹_·¿m
(
	`IS_OB_DATA_ADDRESS
(
Add»ss
));

939 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

941 if(
¡©us
 =ð
FLASH_COMPLETE
)

944 
FLASH
->
CR
 |ð
FLASH_CR_OPTPG
;

945 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

948 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_ER_PRG_TIMEOUT
);

950 if(
¡©us
 !ð
FLASH_TIMEOUT
)

953 
FLASH
->
CR
 &ð~
FLASH_CR_OPTPG
;

957  
¡©us
;

958 
	}
}

965 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

968  (
ušt8_t
)(
FLASH
->
OBR
 >> 8);

969 
	}
}

976 
ušt32_t
 
	$FLASH_OB_G‘WRP
()

979  (
ušt32_t
)(
FLASH
->
WRPR
);

980 
	}
}

987 
FÏgStus
 
	$FLASH_OB_G‘RDP
()

989 
FÏgStus
 
»ad¡©us
 = 
RESET
;

991 ià((
ušt8_t
)(
FLASH
->
OBR
 & (
FLASH_OBR_RDPRT1
 | 
FLASH_OBR_RDPRT2
)è!ð
RESET
)

993 
»ad¡©us
 = 
SET
;

997 
»ad¡©us
 = 
RESET
;

999  
»ad¡©us
;

1000 
	}
}

1027 
	$FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1030 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1031 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1033 if(
NewS‹
 !ð
DISABLE
)

1036 
FLASH
->
CR
 |ð
FLASH_IT
;

1041 
FLASH
->
CR
 &ð~(
ušt32_t
)
FLASH_IT
;

1043 
	}
}

1055 
FÏgStus
 
	$FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
)

1057 
FÏgStus
 
b™¡©us
 = 
RESET
;

1060 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1062 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1064 
b™¡©us
 = 
SET
;

1068 
b™¡©us
 = 
RESET
;

1071  
b™¡©us
;

1072 
	}
}

1083 
	$FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
)

1086 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1089 
FLASH
->
SR
 = 
FLASH_FLAG
;

1090 
	}
}

1098 
FLASH_Stus
 
	$FLASH_G‘Stus
()

1100 
FLASH_Stus
 
FLASH¡©us
 = 
FLASH_COMPLETE
;

1102 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1104 
FLASH¡©us
 = 
FLASH_BUSY
;

1108 if((
FLASH
->
SR
 & (
ušt32_t
)
FLASH_FLAG_WRPERR
)!= (uint32_t)0x00)

1110 
FLASH¡©us
 = 
FLASH_ERROR_WRP
;

1114 if((
FLASH
->
SR
 & (
ušt32_t
)(
FLASH_SR_PGERR
)) != (uint32_t)0x00)

1116 
FLASH¡©us
 = 
FLASH_ERROR_PROGRAM
;

1120 
FLASH¡©us
 = 
FLASH_COMPLETE
;

1125  
FLASH¡©us
;

1126 
	}
}

1134 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

1136 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1139 
¡©us
 = 
	`FLASH_G‘Stus
();

1142 (
¡©us
 =ð
FLASH_BUSY
è&& (
Timeout
 != 0x00))

1144 
¡©us
 = 
	`FLASH_G‘Stus
();

1145 
Timeout
--;

1148 if(
Timeout
 == 0x00 )

1150 
¡©us
 = 
FLASH_TIMEOUT
;

1153  
¡©us
;

1154 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_gpio.c

77 
	~"¡m32f30x_gpio.h
"

78 
	~"¡m32f30x_rcc.h
"

121 
	$GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
)

124 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

126 if(
GPIOx
 =ð
GPIOA
)

128 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOA
, 
ENABLE
);

129 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOA
, 
DISABLE
);

131 if(
GPIOx
 =ð
GPIOB
)

133 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOB
, 
ENABLE
);

134 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOB
, 
DISABLE
);

136 if(
GPIOx
 =ð
GPIOC
)

138 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOC
, 
ENABLE
);

139 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOC
, 
DISABLE
);

141 if(
GPIOx
 =ð
GPIOD
)

143 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOD
, 
ENABLE
);

144 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOD
, 
DISABLE
);

146 if(
GPIOx
 =ð
GPIOE
)

148 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOE
, 
ENABLE
);

149 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOE
, 
DISABLE
);

153 if(
GPIOx
 =ð
GPIOF
)

155 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOF
, 
ENABLE
);

156 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOF
, 
DISABLE
);

159 
	}
}

174 
	$GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

176 
ušt32_t
 
pšpos
 = 0x00, 
pos
 = 0x00 , 
cu¼’š
 = 0x00;

179 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

180 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™SŒuù
->
GPIO_Pš
));

181 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™SŒuù
->
GPIO_Mode
));

182 
	`as£¹_·¿m
(
	`IS_GPIO_PUPD
(
GPIO_In™SŒuù
->
GPIO_PuPd
));

186 
pšpos
 = 0x00;…inpos < 0x10;…inpos++)

188 
pos
 = ((
ušt32_t
)0x01è<< 
pšpos
;

191 
cu¼’š
 = (
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
;

193 ià(
cu¼’š
 =ð
pos
)

195 ià((
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_OUT
è|| (GPIO_In™SŒuù->GPIO_Mod=ð
GPIO_Mode_AF
))

198 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™SŒuù
->
GPIO_S³ed
));

201 
GPIOx
->
OSPEEDR
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pšpos
 * 2));

202 
GPIOx
->
OSPEEDR
 |ð((
ušt32_t
)(
GPIO_In™SŒuù
->
GPIO_S³ed
è<< (
pšpos
 * 2));

205 
	`as£¹_·¿m
(
	`IS_GPIO_OTYPE
(
GPIO_In™SŒuù
->
GPIO_OTy³
));

208 
GPIOx
->
OTYPER
 &ð~((
GPIO_OTYPER_OT_0
è<< ((
ušt16_t
)
pšpos
));

209 
GPIOx
->
OTYPER
 |ð(
ušt16_t
)(((ušt16_t)
GPIO_In™SŒuù
->
GPIO_OTy³
è<< ((ušt16_t)
pšpos
));

212 
GPIOx
->
MODER
 &ð~(
GPIO_MODER_MODER0
 << (
pšpos
 * 2));

214 
GPIOx
->
MODER
 |ð(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
è<< (
pšpos
 * 2));

217 
GPIOx
->
PUPDR
 &ð~(
GPIO_PUPDR_PUPDR0
 << ((
ušt16_t
)
pšpos
 * 2));

218 
GPIOx
->
PUPDR
 |ð(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_PuPd
è<< (
pšpos
 * 2));

221 
	}
}

229 
	$GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

232 
GPIO_In™SŒuù
->
GPIO_Pš
 = 
GPIO_Pš_AÎ
;

233 
GPIO_In™SŒuù
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

234 
GPIO_In™SŒuù
->
GPIO_S³ed
 = 
GPIO_S³ed_2MHz
;

235 
GPIO_In™SŒuù
->
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

236 
GPIO_In™SŒuù
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

237 
	}
}

250 
	$GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

252 
ušt32_t
 
tmp
 = 0x00010000;

255 
	`as£¹_·¿m
(
	`IS_GPIO_LIST_PERIPH
(
GPIOx
));

256 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

258 
tmp
 |ð
GPIO_Pš
;

260 
GPIOx
->
LCKR
 = 
tmp
;

262 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

264 
GPIOx
->
LCKR
 = 
tmp
;

266 
tmp
 = 
GPIOx
->
LCKR
;

268 
tmp
 = 
GPIOx
->
LCKR
;

269 
	}
}

296 
ušt8_t
 
	$GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

298 
ušt8_t
 
b™¡©us
 = 0x00;

301 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

302 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

304 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

306 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

310 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

312  
b™¡©us
;

313 
	}
}

320 
ušt16_t
 
	$GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

323 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

325  ((
ušt16_t
)
GPIOx
->
IDR
);

326 
	}
}

337 
ušt8_t
 
	$GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

339 
ušt8_t
 
b™¡©us
 = 0x00;

342 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

343 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

345 ià((
GPIOx
->
ODR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

347 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

351 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

353  
b™¡©us
;

354 
	}
}

361 
ušt16_t
 
	$GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

364 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

366  ((
ušt16_t
)
GPIOx
->
ODR
);

367 
	}
}

378 
	$GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

381 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

382 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

384 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

385 
	}
}

396 
	$GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

399 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

400 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

402 
GPIOx
->
BRR
 = 
GPIO_Pš
;

403 
	}
}

418 
	$GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
)

421 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

422 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

423 
	`as£¹_·¿m
(
	`IS_GPIO_BIT_ACTION
(
B™V®
));

425 ià(
B™V®
 !ð
B™_RESET
)

427 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

431 
GPIOx
->
BRR
 = 
GPIO_Pš
 ;

433 
	}
}

442 
	$GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
)

445 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

447 
GPIOx
->
ODR
 = 
PÜtV®
;

448 
	}
}

498 
	$GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
)

500 
ušt32_t
 
‹mp
 = 0x00;

501 
ušt32_t
 
‹mp_2
 = 0x00;

504 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

505 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

506 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_AF
));

508 
‹mp
 = ((
ušt32_t
)(
GPIO_AF
è<< ((ušt32_t)((ušt32_t)
GPIO_PšSourû
 & (uint32_t)0x07) * 4));

509 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] &ð~((
ušt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));

510 
‹mp_2
 = 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] | 
‹mp
;

511 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] = 
‹mp_2
;

512 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_i2c.c

79 
	~"¡m32f30x_i2c.h
"

80 
	~"¡m32f30x_rcc.h
"

94 
	#CR1_CLEAR_MASK
 ((
ušt32_t
)0x00CFE0FFè

	)

95 
	#CR2_CLEAR_MASK
 ((
ušt32_t
)0x07FF7FFFè

	)

96 
	#TIMING_CLEAR_MASK
 ((
ušt32_t
)0xF0FFFFFFè

	)

97 
	#ERROR_IT_MASK
 ((
ušt32_t
)0x00003F00è

	)

98 
	#TC_IT_MASK
 ((
ušt32_t
)0x000000C0è

	)

145 
	$I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
)

148 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

150 ià(
I2Cx
 =ð
I2C1
)

153 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
ENABLE
);

155 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
DISABLE
);

160 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
ENABLE
);

162 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
DISABLE
);

164 
	}
}

174 
	$I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

176 
ušt32_t
 
tm´eg
 = 0;

179 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

180 
	`as£¹_·¿m
(
	`IS_I2C_ANALOG_FILTER
(
I2C_In™SŒuù
->
I2C_AÇlogFž‹r
));

181 
	`as£¹_·¿m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_In™SŒuù
->
I2C_Dig™®Fž‹r
));

182 
	`as£¹_·¿m
(
	`IS_I2C_MODE
(
I2C_In™SŒuù
->
I2C_Mode
));

183 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
));

184 
	`as£¹_·¿m
(
	`IS_I2C_ACK
(
I2C_In™SŒuù
->
I2C_Ack
));

185 
	`as£¹_·¿m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
));

188 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_PE
);

192 
tm´eg
 = 
I2Cx
->
CR1
;

194 
tm´eg
 &ð
CR1_CLEAR_MASK
;

198 
tm´eg
 |ð(
ušt32_t
)
I2C_In™SŒuù
->
I2C_AÇlogFž‹r
 |(I2C_In™SŒuù->
I2C_Dig™®Fž‹r
 << 8);

201 
I2Cx
->
CR1
 = 
tm´eg
;

207 
I2Cx
->
TIMINGR
 = 
I2C_In™SŒuù
->
I2C_Timšg
 & 
TIMING_CLEAR_MASK
;

210 
I2Cx
->
CR1
 |ð
I2C_CR1_PE
;

214 
tm´eg
 = 0;

216 
I2Cx
->
OAR1
 = (
ušt32_t
)
tm´eg
;

218 
I2Cx
->
OAR2
 = (
ušt32_t
)
tm´eg
;

222 
tm´eg
 = (
ušt32_t
)((ušt32_t)
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 | \

223 (
ušt32_t
)
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
);

225 
I2Cx
->
OAR1
 = 
tm´eg
;

227 
I2Cx
->
OAR1
 |ð
I2C_OAR1_OA1EN
;

232 
tm´eg
 = 
I2C_In™SŒuù
->
I2C_Mode
;

234 
I2Cx
->
CR1
 |ð
tm´eg
;

238 
tm´eg
 = 
I2Cx
->
CR2
;

240 
tm´eg
 &ð
CR2_CLEAR_MASK
;

243 
tm´eg
 |ð
I2C_In™SŒuù
->
I2C_Ack
;

245 
I2Cx
->
CR2
 = 
tm´eg
;

246 
	}
}

253 
	$I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

257 
I2C_In™SŒuù
->
I2C_Timšg
 = 0;

259 
I2C_In™SŒuù
->
I2C_AÇlogFž‹r
 = 
I2C_AÇlogFž‹r_EÇbË
;

261 
I2C_In™SŒuù
->
I2C_Dig™®Fž‹r
 = 0;

263 
I2C_In™SŒuù
->
I2C_Mode
 = 
I2C_Mode_I2C
;

265 
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
 = 0;

267 
I2C_In™SŒuù
->
I2C_Ack
 = 
I2C_Ack_Di§bË
;

269 
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

270 
	}
}

279 
	$I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

282 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

283 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

284 ià(
NewS‹
 !ð
DISABLE
)

287 
I2Cx
->
CR1
 |ð
I2C_CR1_PE
;

292 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_PE
);

294 
	}
}

302 
	$I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
)

305 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

308 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_PE
);

312 *(
__IO
 
ušt32_t
 *)(ušt32_t)
I2Cx
;

315 
I2Cx
->
CR1
 |ð
I2C_CR1_PE
;

316 
	}
}

334 
	$I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
)

337 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

338 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

339 
	`as£¹_·¿m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

341 ià(
NewS‹
 !ð
DISABLE
)

344 
I2Cx
->
CR1
 |ð
I2C_IT
;

349 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_IT
);

351 
	}
}

360 
	$I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

363 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

364 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

366 ià(
NewS‹
 !ð
DISABLE
)

369 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_NOSTRETCH
);

374 
I2Cx
->
CR1
 |ð
I2C_CR1_NOSTRETCH
;

376 
	}
}

385 
	$I2C_StÝModeCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

388 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

389 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

391 ià(
NewS‹
 !ð
DISABLE
)

394 
I2Cx
->
CR1
 |ð
I2C_CR1_WUPEN
;

399 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_WUPEN
);

401 
	}
}

410 
	$I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

413 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

414 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

416 ià(
NewS‹
 !ð
DISABLE
)

419 
I2Cx
->
OAR2
 |ð
I2C_OAR2_OA2EN
;

424 
I2Cx
->
OAR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_OAR2_OA2EN
);

426 
	}
}

444 
	$I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Add»ss
, 
ušt8_t
 
Mask
)

446 
ušt32_t
 
tm´eg
 = 0;

449 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

450 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2
(
Add»ss
));

451 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2_MASK
(
Mask
));

454 
tm´eg
 = 
I2Cx
->
OAR2
;

457 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
I2C_OAR2_OA2
 | 
I2C_OAR2_OA2MSK
));

460 
tm´eg
 |ð(
ušt32_t
)(((ušt32_t)
Add»ss
 & 
I2C_OAR2_OA2
) | \

461 (((
ušt32_t
)
Mask
 << 8è& 
I2C_OAR2_OA2MSK
)) ;

464 
I2Cx
->
OAR2
 = 
tm´eg
;

465 
	}
}

474 
	$I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

477 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

478 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

480 ià(
NewS‹
 !ð
DISABLE
)

483 
I2Cx
->
CR1
 |ð
I2C_CR1_GCEN
;

488 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_GCEN
);

490 
	}
}

499 
	$I2C_SÏveBy‹CÚŒÞCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

502 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

503 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

505 ià(
NewS‹
 !ð
DISABLE
)

508 
I2Cx
->
CR1
 |ð
I2C_CR1_SBC
;

513 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_SBC
);

515 
	}
}

524 
	$I2C_SÏveAdd»ssCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Add»ss
)

526 
ušt32_t
 
tm´eg
 = 0;

529 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

530 
	`as£¹_·¿m
(
	`IS_I2C_SLAVE_ADDRESS
(
Add»ss
));

533 
tm´eg
 = 
I2Cx
->
CR2
;

536 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_SADD
);

539 
tm´eg
 |ð(
ušt32_t
)((ušt32_t)
Add»ss
 & 
I2C_CR2_SADD
);

542 
I2Cx
->
CR2
 = 
tm´eg
;

543 
	}
}

553 
	$I2C_10B™Add»ssšgModeCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

556 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

557 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

559 ià(
NewS‹
 !ð
DISABLE
)

562 
I2Cx
->
CR2
 |ð
I2C_CR2_ADD10
;

567 
I2Cx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_ADD10
);

569 
	}
}

618 
	$I2C_AutoEndCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

621 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

622 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

624 ià(
NewS‹
 !ð
DISABLE
)

627 
I2Cx
->
CR2
 |ð
I2C_CR2_AUTOEND
;

632 
I2Cx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_AUTOEND
);

634 
	}
}

643 
	$I2C_R–ßdCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

646 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

647 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

649 ià(
NewS‹
 !ð
DISABLE
)

652 
I2Cx
->
CR2
 |ð
I2C_CR2_RELOAD
;

657 
I2Cx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_RELOAD
);

659 
	}
}

667 
	$I2C_Numb”OfBy‹sCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Numb”_By‹s
)

669 
ušt32_t
 
tm´eg
 = 0;

672 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

675 
tm´eg
 = 
I2Cx
->
CR2
;

678 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_NBYTES
);

681 
tm´eg
 |ð(
ušt32_t
)(((ušt32_t)
Numb”_By‹s
 << 16 ) & 
I2C_CR2_NBYTES
);

684 
I2Cx
->
CR2
 = 
tm´eg
;

685 
	}
}

696 
	$I2C_Ma¡”Reque¡CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DœeùiÚ
)

699 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
	`as£¹_·¿m
(
	`IS_I2C_DIRECTION
(
I2C_DœeùiÚ
));

703 ià(
I2C_DœeùiÚ
 =ð
I2C_DœeùiÚ_T¿nsm™‹r
)

706 
I2Cx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_RD_WRN
);

711 
I2Cx
->
CR2
 |ð
I2C_CR2_RD_WRN
;

713 
	}
}

722 
	$I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

725 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

726 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

728 ià(
NewS‹
 !ð
DISABLE
)

731 
I2Cx
->
CR2
 |ð
I2C_CR2_START
;

736 
I2Cx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_START
);

738 
	}
}

747 
	$I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

750 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

751 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

753 ià(
NewS‹
 !ð
DISABLE
)

756 
I2Cx
->
CR2
 |ð
I2C_CR2_STOP
;

761 
I2Cx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_STOP
);

763 
	}
}

774 
	$I2C_10B™Add»ssH—d”Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

777 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

778 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

780 ià(
NewS‹
 !ð
DISABLE
)

783 
I2Cx
->
CR2
 |ð
I2C_CR2_HEAD10R
;

788 
I2Cx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_HEAD10R
);

790 
	}
}

799 
	$I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

802 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

803 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

805 ià(
NewS‹
 !ð
DISABLE
)

808 
I2Cx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_NACK
);

813 
I2Cx
->
CR2
 |ð
I2C_CR2_NACK
;

815 
	}
}

822 
ušt8_t
 
	$I2C_G‘Add»ssM©ched
(
I2C_Ty³Def
* 
I2Cx
)

825 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

828  (
ušt8_t
)(((
ušt32_t
)
I2Cx
->
ISR
 & 
I2C_ISR_ADDCODE
) >> 16) ;

829 
	}
}

836 
ušt16_t
 
	$I2C_G‘T¿nsãrDœeùiÚ
(
I2C_Ty³Def
* 
I2Cx
)

838 
ušt32_t
 
tm´eg
 = 0;

839 
ušt16_t
 
dœeùiÚ
 = 0;

842 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

845 
tm´eg
 = (
ušt32_t
)(
I2Cx
->
ISR
 & 
I2C_ISR_DIR
);

848 ià(
tm´eg
 == 0)

851 
dœeùiÚ
 = 
I2C_DœeùiÚ_T¿nsm™‹r
;

856 
dœeùiÚ
 = 
I2C_DœeùiÚ_Reûiv”
;

858  
dœeùiÚ
;

859 
	}
}

880 
	$I2C_T¿nsãrHªdlšg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Add»ss
, 
ušt8_t
 
Numb”_By‹s
, 
ušt32_t
 
R–ßdEndMode
, ušt32_ˆ
S¹StÝMode
)

882 
ušt32_t
 
tm´eg
 = 0;

885 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

886 
	`as£¹_·¿m
(
	`IS_I2C_SLAVE_ADDRESS
(
Add»ss
));

887 
	`as£¹_·¿m
(
	`IS_RELOAD_END_MODE
(
R–ßdEndMode
));

888 
	`as£¹_·¿m
(
	`IS_START_STOP_MODE
(
S¹StÝMode
));

891 
tm´eg
 = 
I2Cx
->
CR2
;

894 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
I2C_CR2_SADD
 | 
I2C_CR2_NBYTES
 | 
I2C_CR2_RELOAD
 | 
I2C_CR2_AUTOEND
 | 
I2C_CR2_RD_WRN
 | 
I2C_CR2_START
 | 
I2C_CR2_STOP
));

897 
tm´eg
 |ð(
ušt32_t
)(((ušt32_t)
Add»ss
 & 
I2C_CR2_SADD
è| (((ušt32_t)
Numb”_By‹s
 << 16 ) & 
I2C_CR2_NBYTES
) | \

898 (
ušt32_t
)
R–ßdEndMode
 | (ušt32_t)
S¹StÝMode
);

901 
I2Cx
->
CR2
 = 
tm´eg
;

902 
	}
}

951 
	$I2C_SMBusAË¹Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

954 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

955 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

957 ià(
NewS‹
 !ð
DISABLE
)

960 
I2Cx
->
CR1
 |ð
I2C_CR1_ALERTEN
;

965 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_ALERTEN
);

967 
	}
}

976 
	$I2C_ClockTimeoutCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

979 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

980 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

982 ià(
NewS‹
 !ð
DISABLE
)

985 
I2Cx
->
TIMEOUTR
 |ð
I2C_TIMEOUTR_TIMOUTEN
;

990 
I2Cx
->
TIMEOUTR
 &ð(
ušt32_t
)~((ušt32_t)
I2C_TIMEOUTR_TIMOUTEN
);

992 
	}
}

1001 
	$I2C_Ex‹ndedClockTimeoutCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

1004 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1005 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1007 ià(
NewS‹
 !ð
DISABLE
)

1010 
I2Cx
->
TIMEOUTR
 |ð
I2C_TIMEOUTR_TEXTEN
;

1015 
I2Cx
->
TIMEOUTR
 &ð(
ušt32_t
)~((ušt32_t)
I2C_TIMEOUTR_TEXTEN
);

1017 
	}
}

1027 
	$I2C_IdËClockTimeoutCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

1030 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1031 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1033 ià(
NewS‹
 !ð
DISABLE
)

1036 
I2Cx
->
TIMEOUTR
 |ð
I2C_TIMEOUTR_TIDLE
;

1041 
I2Cx
->
TIMEOUTR
 &ð(
ušt32_t
)~((ušt32_t)
I2C_TIMEOUTR_TIDLE
);

1043 
	}
}

1052 
	$I2C_TimeoutACÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Timeout
)

1054 
ušt32_t
 
tm´eg
 = 0;

1057 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1058 
	`as£¹_·¿m
(
	`IS_I2C_TIMEOUT
(
Timeout
));

1061 
tm´eg
 = 
I2Cx
->
TIMEOUTR
;

1064 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
I2C_TIMEOUTR_TIMEOUTA
);

1067 
tm´eg
 |ð(
ušt32_t
)((ušt32_t)
Timeout
 & 
I2C_TIMEOUTR_TIMEOUTA
) ;

1070 
I2Cx
->
TIMEOUTR
 = 
tm´eg
;

1071 
	}
}

1079 
	$I2C_TimeoutBCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
Timeout
)

1081 
ušt32_t
 
tm´eg
 = 0;

1084 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1085 
	`as£¹_·¿m
(
	`IS_I2C_TIMEOUT
(
Timeout
));

1088 
tm´eg
 = 
I2Cx
->
TIMEOUTR
;

1091 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
I2C_TIMEOUTR_TIMEOUTB
);

1094 
tm´eg
 |ð(
ušt32_t
)(((ušt32_t)
Timeout
 << 16è& 
I2C_TIMEOUTR_TIMEOUTB
) ;

1097 
I2Cx
->
TIMEOUTR
 = 
tm´eg
;

1098 
	}
}

1107 
	$I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

1110 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1111 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1113 ià(
NewS‹
 !ð
DISABLE
)

1116 
I2Cx
->
CR1
 |ð
I2C_CR1_PECEN
;

1121 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR1_PECEN
);

1123 
	}
}

1132 
	$I2C_PECReque¡Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

1135 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1136 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1138 ià(
NewS‹
 !ð
DISABLE
)

1141 
I2Cx
->
CR1
 |ð
I2C_CR2_PECBYTE
;

1146 
I2Cx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
I2C_CR2_PECBYTE
);

1148 
	}
}

1155 
ušt8_t
 
	$I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
)

1158 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1161  (
ušt8_t
)((
ušt32_t
)
I2Cx
->
PECR
 & 
I2C_PECR_PEC
);

1162 
	}
}

1201 
ušt32_t
 
	$I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
)

1203 
__IO
 
ušt32_t
 
tmp
 = 0;

1206 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1207 
	`as£¹_·¿m
(
	`IS_I2C_REGISTER
(
I2C_Regi¡”
));

1209 
tmp
 = (
ušt32_t
)
I2Cx
;

1210 
tmp
 +ð
I2C_Regi¡”
;

1213  (*(
__IO
 
ušt32_t
 *è
tmp
);

1214 
	}
}

1244 
	$I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
)

1247 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1250 
I2Cx
->
TXDR
 = (
ušt8_t
)
D©a
;

1251 
	}
}

1258 
ušt8_t
 
	$I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
)

1261 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1264  (
ušt8_t
)
I2Cx
->
RXDR
;

1265 
	}
}

1301 
	$I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

1304 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1305 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1306 
	`as£¹_·¿m
(
	`IS_I2C_DMA_REQ
(
I2C_DMAReq
));

1308 ià(
NewS‹
 !ð
DISABLE
)

1311 
I2Cx
->
CR1
 |ð
I2C_DMAReq
;

1316 
I2Cx
->
CR1
 &ð(
ušt32_t
)~
I2C_DMAReq
;

1318 
	}
}

1421 
FÏgStus
 
	$I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1423 
ušt32_t
 
tm´eg
 = 0;

1424 
FÏgStus
 
b™¡©us
 = 
RESET
;

1427 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1428 
	`as£¹_·¿m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1431 
tm´eg
 = 
I2Cx
->
ISR
;

1434 
tm´eg
 &ð
I2C_FLAG
;

1436 if(
tm´eg
 != 0)

1439 
b™¡©us
 = 
SET
;

1444 
b™¡©us
 = 
RESET
;

1446  
b™¡©us
;

1447 
	}
}

1465 
	$I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1468 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1469 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1472 
I2Cx
->
ICR
 = 
I2C_FLAG
;

1473 
	}
}

1495 
ITStus
 
	$I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1497 
ušt32_t
 
tm´eg
 = 0;

1498 
ITStus
 
b™¡©us
 = 
RESET
;

1499 
ušt32_t
 
’abË¡©us
 = 0;

1502 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1503 
	`as£¹_·¿m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1507 if((
ušt32_t
)(
I2C_IT
 & 
ERROR_IT_MASK
))

1509 
’abË¡©us
 = (
ušt32_t
)((
I2C_CR1_ERRIE
è& (
I2Cx
->
CR1
));

1512 if((
ušt32_t
)(
I2C_IT
 & 
TC_IT_MASK
))

1514 
’abË¡©us
 = (
ušt32_t
)((
I2C_CR1_TCIE
è& (
I2Cx
->
CR1
));

1518 
’abË¡©us
 = (
ušt32_t
)((
I2C_IT
è& (
I2Cx
->
CR1
));

1522 
tm´eg
 = 
I2Cx
->
ISR
;

1525 
tm´eg
 &ð
I2C_IT
;

1528 if((
tm´eg
 !ð
RESET
è&& 
’abË¡©us
)

1531 
b™¡©us
 = 
SET
;

1536 
b™¡©us
 = 
RESET
;

1540  
b™¡©us
;

1541 
	}
}

1559 
	$I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1562 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1563 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1566 
I2Cx
->
ICR
 = 
I2C_IT
;

1567 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_iwdg.c

93 
	~"¡m32f30x_iwdg.h
"

108 
	#KR_KEY_RELOAD
 ((
ušt16_t
)0xAAAA)

	)

109 
	#KR_KEY_ENABLE
 ((
ušt16_t
)0xCCCC)

	)

140 
	$IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
)

143 
	`as£¹_·¿m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_Wr™eAcûss
));

144 
IWDG
->
KR
 = 
IWDG_Wr™eAcûss
;

145 
	}
}

160 
	$IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
)

163 
	`as£¹_·¿m
(
	`IS_IWDG_PRESCALER
(
IWDG_P»sÿËr
));

164 
IWDG
->
PR
 = 
IWDG_P»sÿËr
;

165 
	}
}

173 
	$IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
)

176 
	`as£¹_·¿m
(
	`IS_IWDG_RELOAD
(
R–ßd
));

177 
IWDG
->
RLR
 = 
R–ßd
;

178 
	}
}

186 
	$IWDG_R–ßdCouÁ”
()

188 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

189 
	}
}

197 
	$IWDG_S‘WšdowV®ue
(
ušt16_t
 
WšdowV®ue
)

200 
	`as£¹_·¿m
(
	`IS_IWDG_WINDOW_VALUE
(
WšdowV®ue
));

201 
IWDG
->
WINR
 = 
WšdowV®ue
;

202 
	}
}

225 
	$IWDG_EÇbË
()

227 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

228 
	}
}

255 
FÏgStus
 
	$IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
)

257 
FÏgStus
 
b™¡©us
 = 
RESET
;

259 
	`as£¹_·¿m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

260 ià((
IWDG
->
SR
 & 
IWDG_FLAG
è!ð(
ušt32_t
)
RESET
)

262 
b™¡©us
 = 
SET
;

266 
b™¡©us
 = 
RESET
;

269  
b™¡©us
;

270 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_misc.c

58 
	~"¡m32f30x_misc.h
"

71 
	#AIRCR_VECTKEY_MASK
 ((
ušt32_t
)0x05FA0000)

	)

100 
	$NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
)

103 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriÜ™yGroup
));

106 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriÜ™yGroup
;

107 
	}
}

118 
	$NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
)

120 
ušt32_t
 
tmµriÜ™y
 = 0x00, 
tmµ»
 = 0x00, 
tmpsub
 = 0x0F;

123 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
));

124 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
));

125 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
));

127 ià(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
 !ð
DISABLE
)

130 
tmµriÜ™y
 = (0x700 - ((
SCB
->
AIRCR
è& (
ušt32_t
)0x700))>> 0x08;

131 
tmµ»
 = (0x4 - 
tmµriÜ™y
);

132 
tmpsub
 =mpsub >> 
tmµriÜ™y
;

134 
tmµriÜ™y
 = (
ušt32_t
)
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 << 
tmµ»
;

135 
tmµriÜ™y
 |ð
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
 & 
tmpsub
;

136 
tmµriÜ™y
 =mppriority << 0x04;

138 
NVIC
->
IP
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
] = 
tmµriÜ™y
;

141 
NVIC
->
ISER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

142 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

147 
NVIC
->
ICER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

148 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

150 
	}
}

161 
	$NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
)

164 
	`as£¹_·¿m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeùTab
));

165 
	`as£¹_·¿m
(
	`IS_NVIC_OFFSET
(
Off£t
));

167 
SCB
->
VTOR
 = 
NVIC_VeùTab
 | (
Off£t
 & (
ušt32_t
)0x1FFFFF80);

168 
	}
}

180 
	$NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
)

183 
	`as£¹_·¿m
(
	`IS_NVIC_LP
(
LowPow”Mode
));

184 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

186 ià(
NewS‹
 !ð
DISABLE
)

188 
SCB
->
SCR
 |ð
LowPow”Mode
;

192 
SCB
->
SCR
 &ð(
ušt32_t
)(~(ušt32_t)
LowPow”Mode
);

194 
	}
}

204 
	$SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
)

207 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSourû
));

208 ià(
SysTick_CLKSourû
 =ð
SysTick_CLKSourû_HCLK
)

210 
SysTick
->
CTRL
 |ð
SysTick_CLKSourû_HCLK
;

214 
SysTick
->
CTRL
 &ð
SysTick_CLKSourû_HCLK_Div8
;

216 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_opamp.c

96 
	~"¡m32f30x_Ýamp.h
"

109 
	#OPAMP_CSR_DEFAULT_MASK
 ((
ušt32_t
)0xFFFFFF93)

	)

110 
	#OPAMP_CSR_TIMERMUX_MASK
 ((
ušt32_t
)0xFFFFF8FF)

	)

111 
	#OPAMP_CSR_TRIMMING_MASK
 ((
ušt32_t
)0x0000001F)

	)

144 
	$OPAMP_DeIn™
(
ušt32_t
 
OPAMP_S–eùiÚ
)

147 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
) = ((uint32_t)0x00000000);

148 
	}
}

164 
	$OPAMP_In™
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
OPAMP_In™Ty³Def
* 
OPAMP_In™SŒuù
)

166 
ušt32_t
 
tm´eg
 = 0;

169 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

170 
	`as£¹_·¿m
(
	`IS_OPAMP_INVERTING_INPUT
(
OPAMP_In™SŒuù
->
OPAMP_Inv”tšgIÅut
));

171 
	`as£¹_·¿m
(
	`IS_OPAMP_NONINVERTING_INPUT
(
OPAMP_In™SŒuù
->
OPAMP_NÚInv”tšgIÅut
));

174 
tm´eg
 = *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
);

177 
tm´eg
 &ð(
ušt32_t
è(
OPAMP_CSR_DEFAULT_MASK
);

180 
tm´eg
 |ð(
ušt32_t
)(
OPAMP_In™SŒuù
->
OPAMP_Inv”tšgIÅut
 | OPAMP_In™SŒuù->
OPAMP_NÚInv”tšgIÅut
);

183 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
èð
tm´eg
;

184 
	}
}

192 
	$OPAMP_SŒuùIn™
(
OPAMP_In™Ty³Def
* 
OPAMP_In™SŒuù
)

194 
OPAMP_In™SŒuù
->
OPAMP_NÚInv”tšgIÅut
 = 
OPAMP_NÚInv”tšgIÅut_IO1
;

195 
OPAMP_In™SŒuù
->
OPAMP_Inv”tšgIÅut
 = 
OPAMP_Inv”tšgIÅut_IO1
;

196 
	}
}

209 
	$OPAMP_PGACÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
, ušt32_ˆ
OPAMP_PGAGaš
, ušt32_ˆ
OPAMP_PGACÚÃù
)

212 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

213 
	`as£¹_·¿m
(
	`IS_OPAMP_PGAGAIN
(
OPAMP_PGAGaš
));

214 
	`as£¹_·¿m
(
	`IS_OPAMP_PGACONNECT
(
OPAMP_PGACÚÃù
));

217 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è&ð(ušt32_t)(~
OPAMP_CSR_PGGAIN
);

220 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è|ð(ušt32_tè(
OPAMP_PGAGaš
 | 
OPAMP_PGACÚÃù
);

221 
	}
}

239 
	$OPAMP_V»fCÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
, ušt32_ˆ
OPAMP_V»f
)

241 
ušt32_t
 
tm´eg
 = 0;

244 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

245 
	`as£¹_·¿m
(
	`IS_OPAMP_VREF
(
OPAMP_V»f
));

248 
tm´eg
 = *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
);

251 
tm´eg
 &ð(
ušt32_t
è(~
OPAMP_CSR_CALSEL
);

254 
tm´eg
 |ð(
ušt32_t
)(
OPAMP_V»f
);

257 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
èð
tm´eg
;

258 
	}
}

271 
	$OPAMP_V»fCÚÃùNÚInv”tšgIÅut
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
)

274 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

275 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

277 ià(
NewS‹
 !ð
DISABLE
)

280 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è|ð(ušt32_tè(
OPAMP_CSR_FORCEVP
);

285 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è&ð(ušt32_t)(~
OPAMP_CSR_FORCEVP
);

287 
	}
}

297 
	$OPAMP_V»fCÚÃùADCCmd
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
)

300 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

301 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

303 ià(
NewS‹
 !ð
DISABLE
)

306 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è|ð(ušt32_tè(
OPAMP_CSR_TSTREF
);

311 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è&ð(ušt32_t)(~
OPAMP_CSR_TSTREF
);

313 
	}
}

331 
	$OPAMP_Tim”CÚŒÞËdMuxCÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
OPAMP_In™Ty³Def
* 
OPAMP_In™SŒuù
)

333 
ušt32_t
 
tm´eg
 = 0;

336 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

337 
	`as£¹_·¿m
(
	`IS_OPAMP_SECONDARY_INVINPUT
(
OPAMP_In™SŒuù
->
OPAMP_Inv”tšgIÅut
));

338 
	`as£¹_·¿m
(
	`IS_OPAMP_NONINVERTING_INPUT
(
OPAMP_In™SŒuù
->
OPAMP_NÚInv”tšgIÅut
));

341 
tm´eg
 = *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
);

344 
tm´eg
 &ð(
ušt32_t
è(
OPAMP_CSR_TIMERMUX_MASK
);

347 
tm´eg
 |ð(
ušt32_t
)((ušt32_t)(
OPAMP_In™SŒuù
->
OPAMP_Inv”tšgIÅut
<<3è| (ušt32_t)(OPAMP_In™SŒuù->
OPAMP_NÚInv”tšgIÅut
<<7));

350 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
èð
tm´eg
;

351 
	}
}

364 
	$OPAMP_Tim”CÚŒÞËdMuxCmd
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
)

367 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

368 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

370 ià(
NewS‹
 !ð
DISABLE
)

373 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è|ð(ušt32_tè(
OPAMP_CSR_TCMEN
);

378 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è&ð(ušt32_t)(~
OPAMP_CSR_TCMEN
);

380 
	}
}

393 
	$OPAMP_Cmd
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
)

396 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

397 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

399 ià(
NewS‹
 !ð
DISABLE
)

402 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è|ð(ušt32_tè(
OPAMP_CSR_OPAMPxEN
);

407 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è&ð(ušt32_t)(~
OPAMP_CSR_OPAMPxEN
);

409 
	}
}

424 
ušt32_t
 
	$OPAMP_G‘OuutLev–
(
ušt32_t
 
OPAMP_S–eùiÚ
)

426 
ušt32_t
 
Ýampout
 = 0x0;

429 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

432 ià((*(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è& (
OPAMP_CSR_OUTCAL
)) != 0)

434 
Ýampout
 = 
OPAMP_OuutLev–_High
;

438 
Ýampout
 = 
OPAMP_OuutLev–_Low
;

442  (
ušt32_t
)(
Ýampout
);

443 
	}
}

458 
	$OPAMP_Off£tTrimModeS–eù
(
ušt32_t
 
OPAMP_S–eùiÚ
, ušt32_ˆ
OPAMP_Trimmšg
)

461 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

462 
	`as£¹_·¿m
(
	`IS_OPAMP_TRIMMING
(
OPAMP_Trimmšg
));

465 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è&ð(~(ušt32_tè(
OPAMP_CSR_USERTRIM
));

468 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è|ð
OPAMP_Trimmšg
;

469 
	}
}

484 
	$OPAMP_Off£tTrimCÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
, ušt32_ˆ
OPAMP_IÅut
, ušt32_ˆ
OPAMP_TrimV®ue
)

486 
ušt32_t
 
tm´eg
 = 0;

489 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

490 
	`as£¹_·¿m
(
	`IS_OPAMP_INPUT
(
OPAMP_IÅut
));

491 
	`as£¹_·¿m
(
	`IS_OPAMP_TRIMMINGVALUE
(
OPAMP_TrimV®ue
));

494 
tm´eg
 = *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
);

497 
tm´eg
 &ð((
ušt32_t
)~(
OPAMP_CSR_TRIMMING_MASK
<<
OPAMP_IÅut
));

500 
tm´eg
 |ð(
ušt32_t
)(
OPAMP_TrimV®ue
<<
OPAMP_IÅut
);

503 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
èð
tm´eg
;

504 
	}
}

517 
	$OPAMP_S¹C®ib¿tiÚ
(
ušt32_t
 
OPAMP_S–eùiÚ
, 
FunùiÚ®S‹
 
NewS‹
)

520 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

521 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

523 ià(
NewS‹
 !ð
DISABLE
)

526 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è|ð(ušt32_tè(
OPAMP_CSR_CALON
);

531 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è&ð(ušt32_t)(~
OPAMP_CSR_CALON
);

533 
	}
}

562 
	$OPAMP_LockCÚfig
(
ušt32_t
 
OPAMP_S–eùiÚ
)

565 
	`as£¹_·¿m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_S–eùiÚ
));

568 *(
__IO
 
ušt32_t
 *è(
OPAMP_BASE
 + 
OPAMP_S–eùiÚ
è|ð(ušt32_tè(
OPAMP_CSR_LOCK
);

569 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_pwr.c

36 
	~"¡m32f30x_pwr.h
"

37 
	~"¡m32f30x_rcc.h
"

51 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

56 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

57 
	#DBP_B™Numb”
 0x08

	)

58 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
DBP_B™Numb”
 * 4))

	)

61 
	#PVDE_B™Numb”
 0x04

	)

62 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PVDE_B™Numb”
 * 4))

	)

67 
	#CR_DS_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

68 
	#CR_PLS_MASK
 ((
ušt32_t
)0xFFFFFF1F)

	)

100 
	$PWR_DeIn™
()

102 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
ENABLE
);

103 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
DISABLE
);

104 
	}
}

114 
	$PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
)

117 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

118 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
NewS‹
;

119 
	}
}

158 
	$PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
)

160 
ušt32_t
 
tm´eg
 = 0;

163 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev–
));

165 
tm´eg
 = 
PWR
->
CR
;

168 
tm´eg
 &ð
CR_PLS_MASK
;

171 
tm´eg
 |ð
PWR_PVDLev–
;

174 
PWR
->
CR
 = 
tm´eg
;

175 
	}
}

183 
	$PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
)

186 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

187 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
NewS‹
;

188 
	}
}

219 
	$PWR_WakeUpPšCmd
(
ušt32_t
 
PWR_WakeUpPš
, 
FunùiÚ®S‹
 
NewS‹
)

222 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
PWR_WakeUpPš
));

223 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

225 ià(
NewS‹
 !ð
DISABLE
)

228 
PWR
->
CSR
 |ð
PWR_WakeUpPš
;

233 
PWR
->
CSR
 &ð~
PWR_WakeUpPš
;

235 
	}
}

351 
	$PWR_EÁ”SË•Mode
(
ušt8_t
 
PWR_SLEEPEÁry
)

354 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
PWR_SLEEPEÁry
));

357 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

360 if(
PWR_SLEEPEÁry
 =ð
PWR_SLEEPEÁry_WFI
)

363 
	`__WFI
();

368 
	`__WFE
();

370 
	}
}

391 
	$PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
)

393 
ušt32_t
 
tm´eg
 = 0;

396 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
PWR_ReguÏtÜ
));

397 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEÁry
));

400 
tm´eg
 = 
PWR
->
CR
;

402 
tm´eg
 &ð
CR_DS_MASK
;

405 
tm´eg
 |ð
PWR_ReguÏtÜ
;

408 
PWR
->
CR
 = 
tm´eg
;

411 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

414 if(
PWR_STOPEÁry
 =ð
PWR_STOPEÁry_WFI
)

417 
	`__WFI
();

422 
	`__WFE
();

425 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

426 
	}
}

438 
	$PWR_EÁ”STANDBYMode
()

441 
PWR
->
CR
 |ð
PWR_CR_CWUF
;

444 
PWR
->
CR
 |ð
PWR_CR_PDDS
;

447 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

450 #ià
	`defšed
 ( 
__CC_ARM
 )

451 
	`__fÜû_¡Ües
();

454 
	`__WFI
();

455 
	}
}

488 
FÏgStus
 
	$PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
)

490 
FÏgStus
 
b™¡©us
 = 
RESET
;

492 
	`as£¹_·¿m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

494 ià((
PWR
->
CSR
 & 
PWR_FLAG
è!ð(
ušt32_t
)
RESET
)

496 
b™¡©us
 = 
SET
;

500 
b™¡©us
 = 
RESET
;

503  
b™¡©us
;

504 
	}
}

514 
	$PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
)

517 
	`as£¹_·¿m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

519 
PWR
->
CR
 |ð
PWR_FLAG
 << 2;

520 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_rcc.c

58 
	~"¡m32f30x_rcc.h
"

72 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

77 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

78 
	#HSION_B™Numb”
 0x00

	)

79 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
HSION_B™Numb”
 * 4))

	)

82 
	#PLLON_B™Numb”
 0x18

	)

83 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLON_B™Numb”
 * 4))

	)

86 
	#CSSON_B™Numb”
 0x13

	)

87 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
CSSON_B™Numb”
 * 4))

	)

91 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

92 
	#USBPRE_B™Numb”
 0x16

	)

93 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
USBPRE_B™Numb”
 * 4))

	)

95 
	#I2SSRC_B™Numb”
 0x17

	)

96 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
I2SSRC_B™Numb”
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

102 
	#RTCEN_B™Numb”
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
RTCEN_B™Numb”
 * 4))

	)

106 
	#BDRST_B™Numb”
 0x10

	)

107 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
BDRST_B™Numb”
 * 4))

	)

112 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

113 
	#LSION_B™Numb”
 0x00

	)

114 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
LSION_B™Numb”
 * 4))

	)

118 
	#FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

121 
	#CFGR_BYTE3_ADDRESS
 ((
ušt32_t
)0x40021007)

	)

124 
	#CIR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40021009)

	)

127 
	#CIR_BYTE3_ADDRESS
 ((
ušt32_t
)0x4002100A)

	)

130 
	#CR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40021002)

	)

134 
__I
 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

135 
__I
 
ušt16_t
 
	gADCP»scTabË
[13] = {0, 1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128, 256};

189 
	$RCC_DeIn™
()

192 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

195 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FFC000;

198 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

201 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

204 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF80FFFF;

207 
RCC
->
CFGR2
 &ð(
ušt32_t
)0xFFFFC000;

210 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xF00FCCC;

213 
RCC
->
CIR
 = 0x00000000;

214 
	}
}

236 
	$RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
)

239 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_HSE
));

242 *(
__IO
 
ušt8_t
 *è
CR_BYTE2_ADDRESS
 = 
RCC_HSE_OFF
;

245 *(
__IO
 
ušt8_t
 *è
CR_BYTE2_ADDRESS
 = 
RCC_HSE
;

247 
	}
}

261 
E¼ÜStus
 
	$RCC_Wa™FÜHSES¹Up
()

263 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0;

264 
E¼ÜStus
 
¡©us
 = 
ERROR
;

265 
FÏgStus
 
HSEStus
 = 
RESET
;

270 
HSEStus
 = 
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
);

271 
S¹UpCouÁ”
++;

272 } (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
è&& (
HSEStus
 =ð
RESET
));

274 ià(
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
è!ð
RESET
)

276 
¡©us
 = 
SUCCESS
;

280 
¡©us
 = 
ERROR
;

282  (
¡©us
);

283 
	}
}

295 
	$RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
)

297 
ušt32_t
 
tm´eg
 = 0;

300 
	`as£¹_·¿m
(
	`IS_RCC_HSI_CALIBRATION_VALUE
(
HSIC®ib¿tiÚV®ue
));

302 
tm´eg
 = 
RCC
->
CR
;

305 
tm´eg
 &ð~
RCC_CR_HSITRIM
;

308 
tm´eg
 |ð(
ušt32_t
)
HSIC®ib¿tiÚV®ue
 << 3;

311 
RCC
->
CR
 = 
tm´eg
;

312 
	}
}

329 
	$RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
)

332 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

334 *(
__IO
 
ušt32_t
 *è
CR_HSION_BB
 = (ušt32_t)
NewS‹
;

335 
	}
}

354 
	$RCC_LSECÚfig
(
ušt32_t
 
RCC_LSE
)

357 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_LSE
));

361 
RCC
->
BDCR
 &ð~(
RCC_BDCR_LSEON
);

364 
RCC
->
BDCR
 &ð~(
RCC_BDCR_LSEBYP
);

367 
RCC
->
BDCR
 |ð
RCC_LSE
;

368 
	}
}

380 
	$RCC_LSEDriveCÚfig
(
ušt32_t
 
RCC_LSEDrive
)

383 
	`as£¹_·¿m
(
	`IS_RCC_LSE_DRIVE
(
RCC_LSEDrive
));

386 
RCC
->
BDCR
 &ð~(
RCC_BDCR_LSEDRV
);

389 
RCC
->
BDCR
 |ð
RCC_LSEDrive
;

390 
	}
}

404 
	$RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
)

407 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

409 *(
__IO
 
ušt32_t
 *è
CSR_LSION_BB
 = (ušt32_t)
NewS‹
;

410 
	}
}

427 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
)

430 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

431 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

434 
RCC
->
CFGR
 &ð~(
RCC_CFGR_PLLMULL
 | 
RCC_CFGR_PLLSRC
);

437 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_PLLSourû
 | 
RCC_PLLMul
);

438 
	}
}

451 
	$RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
)

454 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

456 *(
__IO
 
ušt32_t
 *è
CR_PLLON_BB
 = (ušt32_t)
NewS‹
;

457 
	}
}

466 
	$RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Div
)

468 
ušt32_t
 
tm´eg
 = 0;

471 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

473 
tm´eg
 = 
RCC
->
CFGR2
;

475 
tm´eg
 &ð~(
RCC_CFGR2_PREDIV1
);

478 
tm´eg
 |ð
RCC_PREDIV1_Div
;

481 
RCC
->
CFGR2
 = 
tm´eg
;

482 
	}
}

495 
	$RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
)

498 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

500 *(
__IO
 
ušt32_t
 *è
CR_CSSON_BB
 = (ušt32_t)
NewS‹
;

501 
	}
}

518 
	$RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCOSourû
)

521 
	`as£¹_·¿m
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSourû
));

524 *(
__IO
 
ušt8_t
 *è
CFGR_BYTE3_ADDRESS
 = 
RCC_MCOSourû
;

525 
	}
}

624 
	$RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
)

626 
ušt32_t
 
tm´eg
 = 0;

629 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSourû
));

631 
tm´eg
 = 
RCC
->
CFGR
;

634 
tm´eg
 &ð~
RCC_CFGR_SW
;

637 
tm´eg
 |ð
RCC_SYSCLKSourû
;

640 
RCC
->
CFGR
 = 
tm´eg
;

641 
	}
}

652 
ušt8_t
 
	$RCC_G‘SYSCLKSourû
()

654  ((
ušt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

655 
	}
}

677 
	$RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
)

679 
ušt32_t
 
tm´eg
 = 0;

682 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

684 
tm´eg
 = 
RCC
->
CFGR
;

687 
tm´eg
 &ð~
RCC_CFGR_HPRE
;

690 
tm´eg
 |ð
RCC_SYSCLK
;

693 
RCC
->
CFGR
 = 
tm´eg
;

694 
	}
}

708 
	$RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
)

710 
ušt32_t
 
tm´eg
 = 0;

713 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

715 
tm´eg
 = 
RCC
->
CFGR
;

717 
tm´eg
 &ð~
RCC_CFGR_PPRE1
;

720 
tm´eg
 |ð
RCC_HCLK
;

723 
RCC
->
CFGR
 = 
tm´eg
;

724 
	}
}

738 
	$RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
)

740 
ušt32_t
 
tm´eg
 = 0;

743 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

745 
tm´eg
 = 
RCC
->
CFGR
;

747 
tm´eg
 &ð~
RCC_CFGR_PPRE2
;

749 
tm´eg
 |ð
RCC_HCLK
 << 3;

751 
RCC
->
CFGR
 = 
tm´eg
;

752 
	}
}

795 
	$RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
)

797 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0, 
´ediv1çùÜ
 = 0, 
´esc
 = 0, 
¶lþk
 = 0;

798 
ušt32_t
 
­b2´esc
 = 0, 
ahb´esc
 = 0;

801 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

803 
tmp
)

806 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

809 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
;

813 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

814 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

815 
¶lmuÎ
 = (…llmull >> 18) + 2;

817 ià(
¶lsourû
 == 0x00)

820 
¶lþk
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

824 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

826 
¶lþk
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

828 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
¶lþk
;

831 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

836 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

837 
tmp
 =mp >> 4;

838 
ahb´esc
 = 
APBAHBP»scTabË
[
tmp
];

840 
RCC_Clocks
->
HCLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
 >> 
ahb´esc
;

843 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

844 
tmp
 =mp >> 8;

845 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

847 
RCC_Clocks
->
PCLK1_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

850 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

851 
tmp
 =mp >> 11;

852 
­b2´esc
 = 
APBAHBP»scTabË
[
tmp
];

854 
RCC_Clocks
->
PCLK2_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
­b2´esc
;

857 
tmp
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_ADCPRE12
;

858 
tmp
 =mp >> 4;

859 
´esc
 = 
ADCP»scTabË
[
tmp
];

860 ià((
´esc
 & 0x10) != 0)

863 
RCC_Clocks
->
ADC12CLK_F»qu’cy
 = 
¶lþk
 / 
´esc
;

868 
RCC_Clocks
->
ADC12CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

872 
tmp
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_ADCPRE34
;

873 
tmp
 =mp >> 9;

874 
´esc
 = 
ADCP»scTabË
[
tmp
];

875 ià((
´esc
 & 0x10) != 0)

878 
RCC_Clocks
->
ADC34CLK_F»qu’cy
 = 
¶lþk
 / 
´esc
;

883 
RCC_Clocks
->
ADC34CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

887 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C1SW
) != RCC_CFGR3_I2C1SW)

890 
RCC_Clocks
->
I2C1CLK_F»qu’cy
 = 
HSI_VALUE
;

895 
RCC_Clocks
->
I2C1CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

899 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C2SW
) != RCC_CFGR3_I2C2SW)

902 
RCC_Clocks
->
I2C2CLK_F»qu’cy
 = 
HSI_VALUE
;

907 
RCC_Clocks
->
I2C2CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

911 if(((
RCC
->
CFGR3
 & 
RCC_CFGR3_TIM1SW
è=ðRCC_CFGR3_TIM1SW)&& (
RCC_Clocks
->
SYSCLK_F»qu’cy
 =ð
¶lþk
) \

912 && (
­b2´esc
 =ð
ahb´esc
))

915 
RCC_Clocks
->
TIM1CLK_F»qu’cy
 = 
¶lþk
 * 2;

920 
RCC_Clocks
->
TIM1CLK_F»qu’cy
 = RCC_Clocks->
PCLK2_F»qu’cy
;

924 if(((
RCC
->
CFGR3
 & 
RCC_CFGR3_TIM8SW
è=ðRCC_CFGR3_TIM8SW)&& (
RCC_Clocks
->
SYSCLK_F»qu’cy
 =ð
¶lþk
) \

925 && (
­b2´esc
 =ð
ahb´esc
))

928 
RCC_Clocks
->
TIM8CLK_F»qu’cy
 = 
¶lþk
 * 2;

933 
RCC_Clocks
->
TIM8CLK_F»qu’cy
 = RCC_Clocks->
PCLK2_F»qu’cy
;

937 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == 0x0)

940 
RCC_Clocks
->
USART1CLK_F»qu’cy
 = RCC_Clocks->
PCLK2_F»qu’cy
;

942 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
è=ð
RCC_CFGR3_USART1SW_0
)

945 
RCC_Clocks
->
USART1CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

947 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
è=ð
RCC_CFGR3_USART1SW_1
)

950 
RCC_Clocks
->
USART1CLK_F»qu’cy
 = 
LSE_VALUE
;

952 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == RCC_CFGR3_USART1SW)

955 
RCC_Clocks
->
USART1CLK_F»qu’cy
 = 
HSI_VALUE
;

959 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
) == 0x0)

962 
RCC_Clocks
->
USART2CLK_F»qu’cy
 = RCC_Clocks->
PCLK1_F»qu’cy
;

964 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
è=ð
RCC_CFGR3_USART2SW_0
)

967 
RCC_Clocks
->
USART2CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

969 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
è=ð
RCC_CFGR3_USART2SW_1
)

972 
RCC_Clocks
->
USART2CLK_F»qu’cy
 = 
LSE_VALUE
;

974 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
) == RCC_CFGR3_USART2SW)

977 
RCC_Clocks
->
USART2CLK_F»qu’cy
 = 
HSI_VALUE
;

981 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
) == 0x0)

984 
RCC_Clocks
->
USART3CLK_F»qu’cy
 = RCC_Clocks->
PCLK1_F»qu’cy
;

986 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
è=ð
RCC_CFGR3_USART3SW_0
)

989 
RCC_Clocks
->
USART3CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

991 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
è=ð
RCC_CFGR3_USART3SW_1
)

994 
RCC_Clocks
->
USART3CLK_F»qu’cy
 = 
LSE_VALUE
;

996 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
) == RCC_CFGR3_USART3SW)

999 
RCC_Clocks
->
USART3CLK_F»qu’cy
 = 
HSI_VALUE
;

1003 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART4SW
) == 0x0)

1006 
RCC_Clocks
->
UART4CLK_F»qu’cy
 = RCC_Clocks->
PCLK1_F»qu’cy
;

1008 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART4SW
è=ð
RCC_CFGR3_UART4SW_0
)

1011 
RCC_Clocks
->
UART4CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

1013 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART4SW
è=ð
RCC_CFGR3_UART4SW_1
)

1016 
RCC_Clocks
->
UART4CLK_F»qu’cy
 = 
LSE_VALUE
;

1018 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART4SW
) == RCC_CFGR3_UART4SW)

1021 
RCC_Clocks
->
UART4CLK_F»qu’cy
 = 
HSI_VALUE
;

1025 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART5SW
) == 0x0)

1028 
RCC_Clocks
->
UART5CLK_F»qu’cy
 = RCC_Clocks->
PCLK1_F»qu’cy
;

1030 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART5SW
è=ð
RCC_CFGR3_UART5SW_0
)

1033 
RCC_Clocks
->
UART5CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

1035 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART5SW
è=ð
RCC_CFGR3_UART5SW_1
)

1038 
RCC_Clocks
->
UART5CLK_F»qu’cy
 = 
LSE_VALUE
;

1040 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART5SW
) == RCC_CFGR3_UART5SW)

1043 
RCC_Clocks
->
UART5CLK_F»qu’cy
 = 
HSI_VALUE
;

1045 
	}
}

1106 
	$RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PLLCLK
)

1108 
ušt32_t
 
tmp
 = 0;

1111 
	`as£¹_·¿m
(
	`IS_RCC_ADCCLK
(
RCC_PLLCLK
));

1113 
tmp
 = (
RCC_PLLCLK
 >> 28);

1116 ià(
tmp
 != 0)

1118 
RCC
->
CFGR2
 &ð~
RCC_CFGR2_ADCPRE34
;

1123 
RCC
->
CFGR2
 &ð~
RCC_CFGR2_ADCPRE12
;

1126 
RCC
->
CFGR2
 |ð
RCC_PLLCLK
;

1127 
	}
}

1139 
	$RCC_I2CCLKCÚfig
(
ušt32_t
 
RCC_I2CCLK
)

1141 
ušt32_t
 
tmp
 = 0;

1144 
	`as£¹_·¿m
(
	`IS_RCC_I2CCLK
(
RCC_I2CCLK
));

1146 
tmp
 = (
RCC_I2CCLK
 >> 28);

1149 ià(
tmp
 != 0)

1151 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_I2C2SW
;

1155 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_I2C1SW
;

1158 
RCC
->
CFGR3
 |ð
RCC_I2CCLK
;

1159 
	}
}

1175 
	$RCC_TIMCLKCÚfig
(
ušt32_t
 
RCC_TIMCLK
)

1177 
ušt32_t
 
tmp
 = 0;

1180 
	`as£¹_·¿m
(
	`IS_RCC_TIMCLK
(
RCC_TIMCLK
));

1182 
tmp
 = (
RCC_TIMCLK
 >> 28);

1185 ià(
tmp
 != 0)

1187 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_TIM8SW
;

1191 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_TIM1SW
;

1194 
RCC
->
CFGR3
 |ð
RCC_TIMCLK
;

1195 
	}
}

1209 
	$RCC_USARTCLKCÚfig
(
ušt32_t
 
RCC_USARTCLK
)

1211 
ušt32_t
 
tmp
 = 0;

1214 
	`as£¹_·¿m
(
	`IS_RCC_USARTCLK
(
RCC_USARTCLK
));

1216 
tmp
 = (
RCC_USARTCLK
 >> 28);

1219 
tmp
)

1222 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_USART1SW
;

1225 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_USART2SW
;

1228 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_USART3SW
;

1231 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_UART4SW
;

1234 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_UART5SW
;

1241 
RCC
->
CFGR3
 |ð
RCC_USARTCLK
;

1242 
	}
}

1254 
	$RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
)

1257 
	`as£¹_·¿m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSourû
));

1259 *(
__IO
 
ušt32_t
 *è
CFGR_USBPRE_BB
 = 
RCC_USBCLKSourû
;

1260 
	}
}

1285 
	$RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
)

1288 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSourû
));

1291 
RCC
->
BDCR
 |ð
RCC_RTCCLKSourû
;

1292 
	}
}

1304 
	$RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
)

1307 
	`as£¹_·¿m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSourû
));

1309 *(
__IO
 
ušt32_t
 *è
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSourû
;

1310 
	}
}

1320 
	$RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
)

1323 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1325 *(
__IO
 
ušt32_t
 *è
BDCR_RTCEN_BB
 = (ušt32_t)
NewS‹
;

1326 
	}
}

1336 
	$RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
)

1339 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1341 *(
__IO
 
ušt32_t
 *è
BDCR_BDRST_BB
 = (ušt32_t)
NewS‹
;

1342 
	}
}

1369 
	$RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1372 
	`as£¹_·¿m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBP”h
));

1373 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1375 ià(
NewS‹
 !ð
DISABLE
)

1377 
RCC
->
AHBENR
 |ð
RCC_AHBP”h
;

1381 
RCC
->
AHBENR
 &ð~
RCC_AHBP”h
;

1383 
	}
}

1404 
	$RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1407 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1408 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1410 ià(
NewS‹
 !ð
DISABLE
)

1412 
RCC
->
APB2ENR
 |ð
RCC_APB2P”h
;

1416 
RCC
->
APB2ENR
 &ð~
RCC_APB2P”h
;

1418 
	}
}

1449 
	$RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1452 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1453 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1455 ià(
NewS‹
 !ð
DISABLE
)

1457 
RCC
->
APB1ENR
 |ð
RCC_APB1P”h
;

1461 
RCC
->
APB1ENR
 &ð~
RCC_APB1P”h
;

1463 
	}
}

1482 
	$RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1485 
	`as£¹_·¿m
(
	`IS_RCC_AHB_RST_PERIPH
(
RCC_AHBP”h
));

1486 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1488 ià(
NewS‹
 !ð
DISABLE
)

1490 
RCC
->
AHBRSTR
 |ð
RCC_AHBP”h
;

1494 
RCC
->
AHBRSTR
 &ð~
RCC_AHBP”h
;

1496 
	}
}

1514 
	$RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1517 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1518 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1520 ià(
NewS‹
 !ð
DISABLE
)

1522 
RCC
->
APB2RSTR
 |ð
RCC_APB2P”h
;

1526 
RCC
->
APB2RSTR
 &ð~
RCC_APB2P”h
;

1528 
	}
}

1556 
	$RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1559 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1560 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1562 ià(
NewS‹
 !ð
DISABLE
)

1564 
RCC
->
APB1RSTR
 |ð
RCC_APB1P”h
;

1568 
RCC
->
APB1RSTR
 &ð~
RCC_APB1P”h
;

1570 
	}
}

1607 
	$RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1610 
	`as£¹_·¿m
(
	`IS_RCC_IT
(
RCC_IT
));

1611 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1613 ià(
NewS‹
 !ð
DISABLE
)

1616 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 |ð
RCC_IT
;

1621 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 &ð(ušt8_t)~
RCC_IT
;

1623 
	}
}

1644 
FÏgStus
 
	$RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
)

1646 
ušt32_t
 
tmp
 = 0;

1647 
ušt32_t
 
¡©u¤eg
 = 0;

1648 
FÏgStus
 
b™¡©us
 = 
RESET
;

1651 
	`as£¹_·¿m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1654 
tmp
 = 
RCC_FLAG
 >> 5;

1656 ià(
tmp
 == 0)

1658 
¡©u¤eg
 = 
RCC
->
CR
;

1660 ià(
tmp
 == 1)

1662 
¡©u¤eg
 = 
RCC
->
BDCR
;

1664 ià(
tmp
 == 4)

1666 
¡©u¤eg
 = 
RCC
->
CFGR
;

1670 
¡©u¤eg
 = 
RCC
->
CSR
;

1674 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1676 ià((
¡©u¤eg
 & ((
ušt32_t
)1 << 
tmp
)è!ð(ušt32_t)
RESET
)

1678 
b™¡©us
 = 
SET
;

1682 
b™¡©us
 = 
RESET
;

1685  
b™¡©us
;

1686 
	}
}

1695 
	$RCC_CË¬FÏg
()

1698 
RCC
->
CSR
 |ð
RCC_CSR_RMVF
;

1699 
	}
}

1713 
ITStus
 
	$RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
)

1715 
ITStus
 
b™¡©us
 = 
RESET
;

1718 
	`as£¹_·¿m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1721 ià((
RCC
->
CIR
 & 
RCC_IT
è!ð(
ušt32_t
)
RESET
)

1723 
b™¡©us
 = 
SET
;

1727 
b™¡©us
 = 
RESET
;

1730  
b™¡©us
;

1731 
	}
}

1745 
	$RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
)

1748 
	`as£¹_·¿m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1752 *(
__IO
 
ušt8_t
 *è
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1753 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_rtc.c

241 
	~"¡m32f30x_¹c.h
"

242 
	~"¡m32f30x_rcc.h
"

257 
	#RTC_TR_RESERVED_MASK
 ((
ušt32_t
)0x007F7F7F)

	)

258 
	#RTC_DR_RESERVED_MASK
 ((
ušt32_t
)0x00FFFF3F)

	)

259 
	#RTC_INIT_MASK
 ((
ušt32_t
)0xFFFFFFFF)

	)

260 
	#RTC_RSF_MASK
 ((
ušt32_t
)0xFFFFFF5F)

	)

261 
	#RTC_FLAGS_MASK
 ((
ušt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

262 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

263 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

264 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

265 
RTC_FLAG_TAMP2F
 | 
RTC_FLAG_TAMP3F
 | 
RTC_FLAG_RECALPF
 | \

266 
RTC_FLAG_SHPF
))

	)

268 
	#INITMODE_TIMEOUT
 ((
ušt32_t
è0x00002000)

	)

269 
	#SYNCHRO_TIMEOUT
 ((
ušt32_t
è0x00008000)

	)

270 
	#RECALPF_TIMEOUT
 ((
ušt32_t
è0x00001000)

	)

271 
	#SHPF_TIMEOUT
 ((
ušt32_t
è0x00002000)

	)

276 
ušt8_t
 
RTC_By‹ToBcd2
(ušt8_ˆ
V®ue
);

277 
ušt8_t
 
RTC_Bcd2ToBy‹
(ušt8_ˆ
V®ue
);

328 
E¼ÜStus
 
	$RTC_DeIn™
()

330 
__IO
 
ušt32_t
 
wutcouÁ”
 = 0x00;

331 
ušt32_t
 
wutwf¡©us
 = 0x00;

332 
E¼ÜStus
 
¡©us
 = 
ERROR
;

335 
RTC
->
WPR
 = 0xCA;

336 
RTC
->
WPR
 = 0x53;

339 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

341 
¡©us
 = 
ERROR
;

346 
RTC
->
TR
 = (
ušt32_t
)0x00000000;

347 
RTC
->
DR
 = (
ušt32_t
)0x00002101;

350 
RTC
->
CR
 &ð(
ušt32_t
)0x00000007;

355 
wutwf¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

356 
wutcouÁ”
++;

357 } (
wutcouÁ”
 !ð
INITMODE_TIMEOUT
è&& (
wutwf¡©us
 == 0x00));

359 ià((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
è=ð
RESET
)

361 
¡©us
 = 
ERROR
;

366 
RTC
->
CR
 &ð(
ušt32_t
)0x00000000;

367 
RTC
->
WUTR
 = (
ušt32_t
)0x0000FFFF;

368 
RTC
->
PRER
 = (
ušt32_t
)0x007F00FF;

369 
RTC
->
ALRMAR
 = (
ušt32_t
)0x00000000;

370 
RTC
->
ALRMBR
 = (
ušt32_t
)0x00000000;

371 
RTC
->
SHIFTR
 = (
ušt32_t
)0x00000000;

372 
RTC
->
CALR
 = (
ušt32_t
)0x00000000;

373 
RTC
->
ALRMASSR
 = (
ušt32_t
)0x00000000;

374 
RTC
->
ALRMBSSR
 = (
ušt32_t
)0x00000000;

377 
RTC
->
ISR
 = (
ušt32_t
)0x00000000;

380 
RTC
->
TAFCR
 = 0x00000000;

383 ià(
	`RTC_Wa™FÜSynchro
(è=ð
ERROR
)

385 
¡©us
 = 
ERROR
;

389 
¡©us
 = 
SUCCESS
;

395 
RTC
->
WPR
 = 0xFF;

397  
¡©us
;

398 
	}
}

411 
E¼ÜStus
 
	$RTC_In™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
)

413 
E¼ÜStus
 
¡©us
 = 
ERROR
;

416 
	`as£¹_·¿m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_In™SŒuù
->
RTC_HourFÜm©
));

417 
	`as£¹_·¿m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_In™SŒuù
->
RTC_AsynchP»div
));

418 
	`as£¹_·¿m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_In™SŒuù
->
RTC_SynchP»div
));

421 
RTC
->
WPR
 = 0xCA;

422 
RTC
->
WPR
 = 0x53;

425 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

427 
¡©us
 = 
ERROR
;

432 
RTC
->
CR
 &ð((
ušt32_t
)~(
RTC_CR_FMT
));

434 
RTC
->
CR
 |ð((
ušt32_t
)(
RTC_In™SŒuù
->
RTC_HourFÜm©
));

437 
RTC
->
PRER
 = (
ušt32_t
)(
RTC_In™SŒuù
->
RTC_SynchP»div
);

438 
RTC
->
PRER
 |ð(
ušt32_t
)(
RTC_In™SŒuù
->
RTC_AsynchP»div
 << 16);

441 
	`RTC_Ex™In™Mode
();

443 
¡©us
 = 
SUCCESS
;

446 
RTC
->
WPR
 = 0xFF;

448  
¡©us
;

449 
	}
}

457 
	$RTC_SŒuùIn™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
)

460 
RTC_In™SŒuù
->
RTC_HourFÜm©
 = 
RTC_HourFÜm©_24
;

463 
RTC_In™SŒuù
->
RTC_AsynchP»div
 = (
ušt32_t
)0x7F;

466 
RTC_In™SŒuù
->
RTC_SynchP»div
 = (
ušt32_t
)0xFF;

467 
	}
}

479 
	$RTC_Wr™ePrÙeùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

482 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

484 ià(
NewS‹
 !ð
DISABLE
)

487 
RTC
->
WPR
 = 0xFF;

492 
RTC
->
WPR
 = 0xCA;

493 
RTC
->
WPR
 = 0x53;

495 
	}
}

506 
E¼ÜStus
 
	$RTC_EÁ”In™Mode
()

508 
__IO
 
ušt32_t
 
š™couÁ”
 = 0x00;

509 
E¼ÜStus
 
¡©us
 = 
ERROR
;

510 
ušt32_t
 
š™¡©us
 = 0x00;

513 ià((
RTC
->
ISR
 & 
RTC_ISR_INITF
è=ð(
ušt32_t
)
RESET
)

516 
RTC
->
ISR
 = (
ušt32_t
)
RTC_INIT_MASK
;

521 
š™¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

522 
š™couÁ”
++;

523 } (
š™couÁ”
 !ð
INITMODE_TIMEOUT
è&& (
š™¡©us
 == 0x00));

525 ià((
RTC
->
ISR
 & 
RTC_ISR_INITF
è!ð
RESET
)

527 
¡©us
 = 
SUCCESS
;

531 
¡©us
 = 
ERROR
;

536 
¡©us
 = 
SUCCESS
;

539  (
¡©us
);

540 
	}
}

551 
	$RTC_Ex™In™Mode
()

554 
RTC
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

555 
	}
}

573 
E¼ÜStus
 
	$RTC_Wa™FÜSynchro
()

575 
__IO
 
ušt32_t
 
synchrocouÁ”
 = 0;

576 
E¼ÜStus
 
¡©us
 = 
ERROR
;

577 
ušt32_t
 
synchro¡©us
 = 0x00;

579 ià((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
è!ð
RESET
)

582 
¡©us
 = 
SUCCESS
;

587 
RTC
->
WPR
 = 0xCA;

588 
RTC
->
WPR
 = 0x53;

591 
RTC
->
ISR
 &ð(
ušt32_t
)
RTC_RSF_MASK
;

596 
synchro¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

597 
synchrocouÁ”
++;

598 } (
synchrocouÁ”
 !ð
SYNCHRO_TIMEOUT
è&& (
synchro¡©us
 == 0x00));

600 ià((
RTC
->
ISR
 & 
RTC_ISR_RSF
è!ð
RESET
)

602 
¡©us
 = 
SUCCESS
;

606 
¡©us
 = 
ERROR
;

610 
RTC
->
WPR
 = 0xFF;

613  (
¡©us
);

614 
	}
}

624 
E¼ÜStus
 
	$RTC_RefClockCmd
(
FunùiÚ®S‹
 
NewS‹
)

626 
E¼ÜStus
 
¡©us
 = 
ERROR
;

629 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

632 
RTC
->
WPR
 = 0xCA;

633 
RTC
->
WPR
 = 0x53;

636 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

638 
¡©us
 = 
ERROR
;

642 ià(
NewS‹
 !ð
DISABLE
)

645 
RTC
->
CR
 |ð
RTC_CR_REFCKON
;

650 
RTC
->
CR
 &ð~
RTC_CR_REFCKON
;

653 
	`RTC_Ex™In™Mode
();

655 
¡©us
 = 
SUCCESS
;

659 
RTC
->
WPR
 = 0xFF;

661  
¡©us
;

662 
	}
}

672 
	$RTC_By·ssShadowCmd
(
FunùiÚ®S‹
 
NewS‹
)

675 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

678 
RTC
->
WPR
 = 0xCA;

679 
RTC
->
WPR
 = 0x53;

681 ià(
NewS‹
 !ð
DISABLE
)

684 
RTC
->
CR
 |ð(
ušt8_t
)
RTC_CR_BYPSHAD
;

689 
RTC
->
CR
 &ð(
ušt8_t
)~
RTC_CR_BYPSHAD
;

693 
RTC
->
WPR
 = 0xFF;

694 
	}
}

726 
E¼ÜStus
 
	$RTC_S‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

728 
ušt32_t
 
tm´eg
 = 0;

729 
E¼ÜStus
 
¡©us
 = 
ERROR
;

732 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

734 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

736 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

738 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
RTC_TimeSŒuù
->
RTC_Hours
));

739 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_TimeSŒuù
->
RTC_H12
));

743 
RTC_TimeSŒuù
->
RTC_H12
 = 0x00;

744 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
RTC_TimeSŒuù
->
RTC_Hours
));

746 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
));

747 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
RTC_TimeSŒuù
->
RTC_SecÚds
));

751 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

753 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Hours
);

754 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

755 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_TimeSŒuù
->
RTC_H12
));

759 
RTC_TimeSŒuù
->
RTC_H12
 = 0x00;

760 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Hours
)));

762 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
)));

763 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_SecÚds
)));

767 ià(
RTC_FÜm©
 !ð
RTC_FÜm©_BIN
)

769 
tm´eg
 = (((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_Hours
) << 16) | \

770 ((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_Mšu‹s
) << 8) | \

771 ((
ušt32_t
)
RTC_TimeSŒuù
->
RTC_SecÚds
) | \

772 ((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_H12
) << 16));

776 
tm´eg
 = (
ušt32_t
)(((ušt32_t)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_Hours
) << 16) | \

777 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
) << 8) | \

778 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_SecÚds
)) | \

779 (((
ušt32_t
)
RTC_TimeSŒuù
->
RTC_H12
) << 16));

783 
RTC
->
WPR
 = 0xCA;

784 
RTC
->
WPR
 = 0x53;

787 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

789 
¡©us
 = 
ERROR
;

794 
RTC
->
TR
 = (
ušt32_t
)(
tm´eg
 & 
RTC_TR_RESERVED_MASK
);

797 
	`RTC_Ex™In™Mode
();

800 ià((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

802 ià(
	`RTC_Wa™FÜSynchro
(è=ð
ERROR
)

804 
¡©us
 = 
ERROR
;

808 
¡©us
 = 
SUCCESS
;

813 
¡©us
 = 
SUCCESS
;

818 
RTC
->
WPR
 = 0xFF;

820  
¡©us
;

821 
	}
}

830 
	$RTC_TimeSŒuùIn™
(
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

833 
RTC_TimeSŒuù
->
RTC_H12
 = 
RTC_H12_AM
;

834 
RTC_TimeSŒuù
->
RTC_Hours
 = 0;

835 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = 0;

836 
RTC_TimeSŒuù
->
RTC_SecÚds
 = 0;

837 
	}
}

849 
	$RTC_G‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

851 
ušt32_t
 
tm´eg
 = 0;

854 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

857 
tm´eg
 = (
ušt32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

860 
RTC_TimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

861 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

862 
RTC_TimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)(
tm´eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

863 
RTC_TimeSŒuù
->
RTC_H12
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_PM
)) >> 16);

866 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

869 
RTC_TimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Hours);

870 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Minutes);

871 
RTC_TimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Seconds);

873 
	}
}

882 
ušt32_t
 
	$RTC_G‘SubSecÚd
()

884 
ušt32_t
 
tm´eg
 = 0;

887 
tm´eg
 = (
ušt32_t
)(
RTC
->
SSR
);

890 (è(
RTC
->
DR
);

892  (
tm´eg
);

893 
	}
}

907 
E¼ÜStus
 
	$RTC_S‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

909 
ušt32_t
 
tm´eg
 = 0;

910 
E¼ÜStus
 
¡©us
 = 
ERROR
;

913 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

915 ià((
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
è&& ((
RTC_D©eSŒuù
->
RTC_MÚth
 & 0x10) == 0x10))

917 
RTC_D©eSŒuù
->
RTC_MÚth
 = (RTC_D©eSŒuù->RTC_MÚth & (
ušt32_t
)~(0x10)) + 0x0A;

919 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

921 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
RTC_D©eSŒuù
->
RTC_Y—r
));

922 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
RTC_D©eSŒuù
->
RTC_MÚth
));

923 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
RTC_D©eSŒuù
->
RTC_D©e
));

927 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_Y—r
)));

928 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_MÚth
);

929 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
tm´eg
));

930 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_D©e
);

931 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
tm´eg
));

933 
	`as£¹_·¿m
(
	`IS_RTC_WEEKDAY
(
RTC_D©eSŒuù
->
RTC_W“kDay
));

936 ià(
RTC_FÜm©
 !ð
RTC_FÜm©_BIN
)

938 
tm´eg
 = ((((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_Y—r
) << 16) | \

939 (((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_MÚth
) << 8) | \

940 ((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_D©e
) | \

941 (((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_W“kDay
) << 13));

945 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_Y—r
) << 16) | \

946 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_MÚth
) << 8) | \

947 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_D©e
)) | \

948 ((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_W“kDay
 << 13));

952 
RTC
->
WPR
 = 0xCA;

953 
RTC
->
WPR
 = 0x53;

956 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

958 
¡©us
 = 
ERROR
;

963 
RTC
->
DR
 = (
ušt32_t
)(
tm´eg
 & 
RTC_DR_RESERVED_MASK
);

966 
	`RTC_Ex™In™Mode
();

969 ià((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

971 ià(
	`RTC_Wa™FÜSynchro
(è=ð
ERROR
)

973 
¡©us
 = 
ERROR
;

977 
¡©us
 = 
SUCCESS
;

982 
¡©us
 = 
SUCCESS
;

986 
RTC
->
WPR
 = 0xFF;

988  
¡©us
;

989 
	}
}

998 
	$RTC_D©eSŒuùIn™
(
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

1001 
RTC_D©eSŒuù
->
RTC_W“kDay
 = 
RTC_W“kday_MÚday
;

1002 
RTC_D©eSŒuù
->
RTC_D©e
 = 1;

1003 
RTC_D©eSŒuù
->
RTC_MÚth
 = 
RTC_MÚth_Jªu¬y
;

1004 
RTC_D©eSŒuù
->
RTC_Y—r
 = 0;

1005 
	}
}

1017 
	$RTC_G‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

1019 
ušt32_t
 
tm´eg
 = 0;

1022 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1025 
tm´eg
 = (
ušt32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1028 
RTC_D©eSŒuù
->
RTC_Y—r
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1029 
RTC_D©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1030 
RTC_D©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)(
tm´eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1031 
RTC_D©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_WDU
)) >> 13);

1034 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

1037 
RTC_D©eSŒuù
->
RTC_Y—r
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Year);

1038 
RTC_D©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Month);

1039 
RTC_D©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Date);

1040 
RTC_D©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)(RTC_DateStruct->RTC_WeekDay);

1042 
	}
}

1077 
	$RTC_S‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1079 
ušt32_t
 
tm´eg
 = 0;

1082 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1083 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1084 
	`as£¹_·¿m
(
	`IS_ALARM_MASK
(
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1085 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
));

1087 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

1089 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

1091 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
));

1092 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
));

1096 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 0x00;

1097 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
));

1099 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
));

1100 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
));

1102 if(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 =ð
RTC_AÏrmD©eW“kDayS–_D©e
)

1104 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
));

1108 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
));

1113 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

1115 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
);

1116 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

1117 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
));

1121 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 0x00;

1122 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
)));

1125 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
)));

1126 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
)));

1128 if(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 =ð
RTC_AÏrmD©eW“kDayS–_D©e
)

1130 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
);

1131 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm´eg
));

1135 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
);

1136 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm´eg
));

1141 ià(
RTC_FÜm©
 !ð
RTC_FÜm©_BIN
)

1143 
tm´eg
 = (((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
) << 16) | \

1144 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
) << 8) | \

1145 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
) | \

1146 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
) << 16) | \

1147 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
) << 24) | \

1148 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
) | \

1149 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1153 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
) << 16) | \

1154 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
) << 8) | \

1155 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
)) | \

1156 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
) << 16) | \

1157 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
) << 24) | \

1158 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
) | \

1159 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1163 
RTC
->
WPR
 = 0xCA;

1164 
RTC
->
WPR
 = 0x53;

1167 ià(
RTC_AÏrm
 =ð
RTC_AÏrm_A
)

1169 
RTC
->
ALRMAR
 = (
ušt32_t
)
tm´eg
;

1173 
RTC
->
ALRMBR
 = (
ušt32_t
)
tm´eg
;

1177 
RTC
->
WPR
 = 0xFF;

1178 
	}
}

1188 
	$RTC_AÏrmSŒuùIn™
(
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1191 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1192 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = 0;

1193 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = 0;

1194 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = 0;

1197 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 = 
RTC_AÏrmD©eW“kDayS–_D©e
;

1198 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = 1;

1201 
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
 = 
RTC_AÏrmMask_NÚe
;

1202 
	}
}

1218 
	$RTC_G‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1220 
ušt32_t
 
tm´eg
 = 0;

1223 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1224 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1227 ià(
RTC_AÏrm
 =ð
RTC_AÏrm_A
)

1229 
tm´eg
 = (
ušt32_t
)(
RTC
->
ALRMAR
);

1233 
tm´eg
 = (
ušt32_t
)(
RTC
->
ALRMBR
);

1237 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_HT
 | \

1238 
RTC_ALRMAR_HU
)) >> 16);

1239 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_MNT
 | \

1240 
RTC_ALRMAR_MNU
)) >> 8);

1241 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = (
ušt32_t
)(
tm´eg
 & (
RTC_ALRMAR_ST
 | \

1242 
RTC_ALRMAR_SU
));

1243 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = (
ušt32_t
)((
tm´eg
 & 
RTC_ALRMAR_PM
) >> 16);

1244 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1245 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 = (
ušt32_t
)(
tm´eg
 & 
RTC_ALRMAR_WDSEL
);

1246 
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
 = (
ušt32_t
)(
tm´eg
 & 
RTC_AÏrmMask_AÎ
);

1248 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

1250 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1251 
RTC_AÏrmTime
.
RTC_Hours
);

1252 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1253 
RTC_AÏrmTime
.
RTC_Mšu‹s
);

1254 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1255 
RTC_AÏrmTime
.
RTC_SecÚds
);

1256 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1258 
	}
}

1272 
E¼ÜStus
 
	$RTC_AÏrmCmd
(
ušt32_t
 
RTC_AÏrm
, 
FunùiÚ®S‹
 
NewS‹
)

1274 
__IO
 
ušt32_t
 
®¬mcouÁ”
 = 0x00;

1275 
ušt32_t
 
®¬m¡©us
 = 0x00;

1276 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1279 
	`as£¹_·¿m
(
	`IS_RTC_CMD_ALARM
(
RTC_AÏrm
));

1280 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1283 
RTC
->
WPR
 = 0xCA;

1284 
RTC
->
WPR
 = 0x53;

1287 ià(
NewS‹
 !ð
DISABLE
)

1289 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_AÏrm
;

1291 
¡©us
 = 
SUCCESS
;

1296 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_AÏrm
;

1301 
®¬m¡©us
 = 
RTC
->
ISR
 & (
RTC_AÏrm
 >> 8);

1302 
®¬mcouÁ”
++;

1303 } (
®¬mcouÁ”
 !ð
INITMODE_TIMEOUT
è&& (
®¬m¡©us
 == 0x00));

1305 ià((
RTC
->
ISR
 & (
RTC_AÏrm
 >> 8)è=ð
RESET
)

1307 
¡©us
 = 
ERROR
;

1311 
¡©us
 = 
SUCCESS
;

1316 
RTC
->
WPR
 = 0xFF;

1318  
¡©us
;

1319 
	}
}

1366 
	$RTC_AÏrmSubSecÚdCÚfig
(
ušt32_t
 
RTC_AÏrm
, ušt32_ˆ
RTC_AÏrmSubSecÚdV®ue
, ušt32_ˆ
RTC_AÏrmSubSecÚdMask
)

1368 
ušt32_t
 
tm´eg
 = 0;

1371 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1372 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_AÏrmSubSecÚdV®ue
));

1373 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_AÏrmSubSecÚdMask
));

1376 
RTC
->
WPR
 = 0xCA;

1377 
RTC
->
WPR
 = 0x53;

1380 
tm´eg
 = (
ušt32_t
è(ušt32_t)(
RTC_AÏrmSubSecÚdV®ue
è| (ušt32_t)(
RTC_AÏrmSubSecÚdMask
);

1382 ià(
RTC_AÏrm
 =ð
RTC_AÏrm_A
)

1385 
RTC
->
ALRMASSR
 = 
tm´eg
;

1390 
RTC
->
ALRMBSSR
 = 
tm´eg
;

1394 
RTC
->
WPR
 = 0xFF;

1396 
	}
}

1407 
ušt32_t
 
	$RTC_G‘AÏrmSubSecÚd
(
ušt32_t
 
RTC_AÏrm
)

1409 
ušt32_t
 
tm´eg
 = 0;

1412 ià(
RTC_AÏrm
 =ð
RTC_AÏrm_A
)

1414 
tm´eg
 = (
ušt32_t
)((
RTC
->
ALRMASSR
è& 
RTC_ALRMASSR_SS
);

1418 
tm´eg
 = (
ušt32_t
)((
RTC
->
ALRMBSSR
è& 
RTC_ALRMBSSR_SS
);

1421  (
tm´eg
);

1422 
	}
}

1455 
	$RTC_WakeUpClockCÚfig
(
ušt32_t
 
RTC_WakeUpClock
)

1458 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1461 
RTC
->
WPR
 = 0xCA;

1462 
RTC
->
WPR
 = 0x53;

1465 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_CR_WUCKSEL
;

1468 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_WakeUpClock
;

1471 
RTC
->
WPR
 = 0xFF;

1472 
	}
}

1482 
	$RTC_S‘WakeUpCouÁ”
(
ušt32_t
 
RTC_WakeUpCouÁ”
)

1485 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCouÁ”
));

1488 
RTC
->
WPR
 = 0xCA;

1489 
RTC
->
WPR
 = 0x53;

1492 
RTC
->
WUTR
 = (
ušt32_t
)
RTC_WakeUpCouÁ”
;

1495 
RTC
->
WPR
 = 0xFF;

1496 
	}
}

1503 
ušt32_t
 
	$RTC_G‘WakeUpCouÁ”
()

1506  ((
ušt32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1507 
	}
}

1515 
E¼ÜStus
 
	$RTC_WakeUpCmd
(
FunùiÚ®S‹
 
NewS‹
)

1517 
__IO
 
ušt32_t
 
wutcouÁ”
 = 0x00;

1518 
ušt32_t
 
wutwf¡©us
 = 0x00;

1519 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1522 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1525 
RTC
->
WPR
 = 0xCA;

1526 
RTC
->
WPR
 = 0x53;

1528 ià(
NewS‹
 !ð
DISABLE
)

1531 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_CR_WUTE
;

1532 
¡©us
 = 
SUCCESS
;

1537 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_CR_WUTE
;

1541 
wutwf¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1542 
wutcouÁ”
++;

1543 } (
wutcouÁ”
 !ð
INITMODE_TIMEOUT
è&& (
wutwf¡©us
 == 0x00));

1545 ià((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
è=ð
RESET
)

1547 
¡©us
 = 
ERROR
;

1551 
¡©us
 = 
SUCCESS
;

1556 
RTC
->
WPR
 = 0xFF;

1558  
¡©us
;

1559 
	}
}

1591 
	$RTC_DayLightSavšgCÚfig
(
ušt32_t
 
RTC_DayLightSavšg
, ušt32_ˆ
RTC_StÜeO³¿tiÚ
)

1594 
	`as£¹_·¿m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavšg
));

1595 
	`as£¹_·¿m
(
	`IS_RTC_STORE_OPERATION
(
RTC_StÜeO³¿tiÚ
));

1598 
RTC
->
WPR
 = 0xCA;

1599 
RTC
->
WPR
 = 0x53;

1602 
RTC
->
CR
 &ð(
ušt32_t
)~(
RTC_CR_BCK
);

1605 
RTC
->
CR
 |ð(
ušt32_t
)(
RTC_DayLightSavšg
 | 
RTC_StÜeO³¿tiÚ
);

1608 
RTC
->
WPR
 = 0xFF;

1609 
	}
}

1618 
ušt32_t
 
	$RTC_G‘StÜeO³¿tiÚ
()

1620  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1621 
	}
}

1656 
	$RTC_OuutCÚfig
(
ušt32_t
 
RTC_Ouut
, ušt32_ˆ
RTC_OuutPÞ¬™y
)

1659 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1660 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPÞ¬™y
));

1663 
RTC
->
WPR
 = 0xCA;

1664 
RTC
->
WPR
 = 0x53;

1667 
RTC
->
CR
 &ð(
ušt32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1670 
RTC
->
CR
 |ð(
ušt32_t
)(
RTC_Ouut
 | 
RTC_OuutPÞ¬™y
);

1673 
RTC
->
WPR
 = 0xFF;

1674 
	}
}

1699 
	$RTC_C®ibOuutCmd
(
FunùiÚ®S‹
 
NewS‹
)

1702 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1705 
RTC
->
WPR
 = 0xCA;

1706 
RTC
->
WPR
 = 0x53;

1708 ià(
NewS‹
 !ð
DISABLE
)

1711 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_CR_COE
;

1716 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_CR_COE
;

1720 
RTC
->
WPR
 = 0xFF;

1721 
	}
}

1731 
	$RTC_C®ibOuutCÚfig
(
ušt32_t
 
RTC_C®ibOuut
)

1734 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_C®ibOuut
));

1737 
RTC
->
WPR
 = 0xCA;

1738 
RTC
->
WPR
 = 0x53;

1741 
RTC
->
CR
 &ð(
ušt32_t
)~(
RTC_CR_COSEL
);

1744 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_C®ibOuut
;

1747 
RTC
->
WPR
 = 0xFF;

1748 
	}
}

1767 
E¼ÜStus
 
	$RTC_SmoÙhC®ibCÚfig
(
ušt32_t
 
RTC_SmoÙhC®ibP”iod
,

1768 
ušt32_t
 
RTC_SmoÙhC®ibPlusPul£s
,

1769 
ušt32_t
 
RTC_SmouthC®ibMšusPul£sV®ue
)

1771 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1772 
ušt32_t
 
»ÿÍfcouÁ
 = 0;

1775 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmoÙhC®ibP”iod
));

1776 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmoÙhC®ibPlusPul£s
));

1777 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthC®ibMšusPul£sV®ue
));

1780 
RTC
->
WPR
 = 0xCA;

1781 
RTC
->
WPR
 = 0x53;

1784 ià((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è!ð
RESET
)

1787 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è!ð
RESET
è&& (
»ÿÍfcouÁ
 !ð
RECALPF_TIMEOUT
))

1789 
»ÿÍfcouÁ
++;

1794 ià((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è=ð
RESET
)

1797 
RTC
->
CALR
 = (
ušt32_t
)((ušt32_t)
RTC_SmoÙhC®ibP”iod
 | (ušt32_t)
RTC_SmoÙhC®ibPlusPul£s
 | (ušt32_t)
RTC_SmouthC®ibMšusPul£sV®ue
);

1799 
¡©us
 = 
SUCCESS
;

1803 
¡©us
 = 
ERROR
;

1807 
RTC
->
WPR
 = 0xFF;

1809  (
E¼ÜStus
)(
¡©us
);

1810 
	}
}

1843 
	$RTC_TimeSmpCmd
(
ušt32_t
 
RTC_TimeSmpEdge
, 
FunùiÚ®S‹
 
NewS‹
)

1845 
ušt32_t
 
tm´eg
 = 0;

1848 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1849 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1852 
tm´eg
 = (
ušt32_t
)(
RTC
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1855 ià(
NewS‹
 !ð
DISABLE
)

1857 
tm´eg
 |ð(
ušt32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

1861 
tm´eg
 |ð(
ušt32_t
)(
RTC_TimeSmpEdge
);

1865 
RTC
->
WPR
 = 0xCA;

1866 
RTC
->
WPR
 = 0x53;

1869 
RTC
->
CR
 = (
ušt32_t
)
tm´eg
;

1872 
RTC
->
WPR
 = 0xFF;

1873 
	}
}

1887 
	$RTC_G‘TimeSmp
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_SmpTimeSŒuù
,

1888 
RTC_D©eTy³Def
* 
RTC_SmpD©eSŒuù
)

1890 
ušt32_t
 
tm±ime
 = 0, 
tmpd©e
 = 0;

1893 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1896 
tm±ime
 = (
ušt32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

1897 
tmpd©e
 = (
ušt32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

1900 
RTC_SmpTimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

1901 
RTC_SmpTimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

1902 
RTC_SmpTimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

1903 
RTC_SmpTimeSŒuù
->
RTC_H12
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16);

1906 
RTC_SmpD©eSŒuù
->
RTC_Y—r
 = 0;

1907 
RTC_SmpD©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1908 
RTC_SmpD©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1909 
RTC_SmpD©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13);

1912 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

1915 
RTC_SmpTimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Hours);

1916 
RTC_SmpTimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Minutes);

1917 
RTC_SmpTimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Seconds);

1920 
RTC_SmpD©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_Month);

1921 
RTC_SmpD©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_Date);

1922 
RTC_SmpD©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_WeekDay);

1924 
	}
}

1931 
ušt32_t
 
	$RTC_G‘TimeSmpSubSecÚd
()

1934  (
ušt32_t
)(
RTC
->
TSSSR
);

1935 
	}
}

1969 
	$RTC_Tam³rTrigg”CÚfig
(
ušt32_t
 
RTC_Tam³r
, ušt32_ˆ
RTC_Tam³rTrigg”
)

1972 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
RTC_Tam³r
));

1973 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_Tam³rTrigg”
));

1976 ià(
RTC_Tam³rTrigg”
 =ð
RTC_Tam³rTrigg”_RisšgEdge
)

1979 
RTC
->
TAFCR
 &ð(
ušt32_t
)((ušt32_t)~(
RTC_Tam³r
 << 1));

1984 
RTC
->
TAFCR
 |ð(
ušt32_t
)(
RTC_Tam³r
 << 1);

1986 
	}
}

1999 
	$RTC_Tam³rCmd
(
ušt32_t
 
RTC_Tam³r
, 
FunùiÚ®S‹
 
NewS‹
)

2002 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
RTC_Tam³r
));

2003 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2005 ià(
NewS‹
 !ð
DISABLE
)

2008 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_Tam³r
;

2013 
RTC
->
TAFCR
 &ð(
ušt32_t
)~
RTC_Tam³r
;

2015 
	}
}

2030 
	$RTC_Tam³rFž‹rCÚfig
(
ušt32_t
 
RTC_Tam³rFž‹r
)

2033 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_Tam³rFž‹r
));

2036 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_TAMPFLT
);

2039 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_Tam³rFž‹r
;

2040 
	}
}

2064 
	$RTC_Tam³rSam¶šgF»qCÚfig
(
ušt32_t
 
RTC_Tam³rSam¶šgF»q
)

2067 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_Tam³rSam¶šgF»q
));

2070 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2073 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_Tam³rSam¶šgF»q
;

2074 
	}
}

2087 
	$RTC_Tam³rPšsP»ch¬geDu¿tiÚ
(
ušt32_t
 
RTC_Tam³rP»ch¬geDu¿tiÚ
)

2090 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_Tam³rP»ch¬geDu¿tiÚ
));

2093 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2096 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_Tam³rP»ch¬geDu¿tiÚ
;

2097 
	}
}

2107 
	$RTC_TimeSmpOnTam³rD‘eùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

2110 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2112 ià(
NewS‹
 !ð
DISABLE
)

2115 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_TAFCR_TAMPTS
;

2120 
RTC
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_TAMPTS
;

2122 
	}
}

2130 
	$RTC_Tam³rPuÎUpCmd
(
FunùiÚ®S‹
 
NewS‹
)

2133 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2135 ià(
NewS‹
 !ð
DISABLE
)

2138 
RTC
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2143 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
;

2145 
	}
}

2171 
	$RTC_Wr™eBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
, ušt32_ˆ
D©a
)

2173 
__IO
 
ušt32_t
 
tmp
 = 0;

2176 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2178 
tmp
 = 
RTC_BASE
 + 0x50;

2179 
tmp
 +ð(
RTC_BKP_DR
 * 4);

2182 *(
__IO
 
ušt32_t
 *)
tmp
 = (ušt32_t)
D©a
;

2183 
	}
}

2192 
ušt32_t
 
	$RTC_R—dBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
)

2194 
__IO
 
ušt32_t
 
tmp
 = 0;

2197 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2199 
tmp
 = 
RTC_BASE
 + 0x50;

2200 
tmp
 +ð(
RTC_BKP_DR
 * 4);

2203  (*(
__IO
 
ušt32_t
 *)
tmp
);

2204 
	}
}

2232 
	$RTC_OuutTy³CÚfig
(
ušt32_t
 
RTC_OuutTy³
)

2235 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy³
));

2237 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2238 
RTC
->
TAFCR
 |ð(
ušt32_t
)(
RTC_OuutTy³
);

2239 
	}
}

2270 
E¼ÜStus
 
	$RTC_SynchroShiáCÚfig
(
ušt32_t
 
RTC_ShiáAdd1S
, ušt32_ˆ
RTC_ShiáSubFS
)

2272 
E¼ÜStus
 
¡©us
 = 
ERROR
;

2273 
ušt32_t
 
shpfcouÁ
 = 0;

2276 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiáAdd1S
));

2277 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiáSubFS
));

2280 
RTC
->
WPR
 = 0xCA;

2281 
RTC
->
WPR
 = 0x53;

2284 ià((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è!ð
RESET
)

2287 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è!ð
RESET
è&& (
shpfcouÁ
 !ð
SHPF_TIMEOUT
))

2289 
shpfcouÁ
++;

2294 ià((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è=ð
RESET
)

2297 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
è=ð
RESET
)

2300 
RTC
->
SHIFTR
 = (
ušt32_t
)(ušt32_t)(
RTC_ShiáSubFS
è| (ušt32_t)(
RTC_ShiáAdd1S
);

2302 if(
	`RTC_Wa™FÜSynchro
(è=ð
ERROR
)

2304 
¡©us
 = 
ERROR
;

2308 
¡©us
 = 
SUCCESS
;

2313 
¡©us
 = 
ERROR
;

2318 
¡©us
 = 
ERROR
;

2322 
RTC
->
WPR
 = 0xFF;

2324  (
E¼ÜStus
)(
¡©us
);

2325 
	}
}

2386 
	$RTC_ITCÚfig
(
ušt32_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

2389 
	`as£¹_·¿m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2390 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2393 
RTC
->
WPR
 = 0xCA;

2394 
RTC
->
WPR
 = 0x53;

2396 ià(
NewS‹
 !ð
DISABLE
)

2399 
RTC
->
CR
 |ð(
ušt32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2401 
RTC
->
TAFCR
 |ð(
ušt32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2406 
RTC
->
CR
 &ð(
ušt32_t
)~(
RTC_IT
 & (ušt32_t)~
RTC_TAFCR_TAMPIE
);

2408 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2411 
RTC
->
WPR
 = 0xFF;

2412 
	}
}

2436 
FÏgStus
 
	$RTC_G‘FÏgStus
(
ušt32_t
 
RTC_FLAG
)

2438 
FÏgStus
 
b™¡©us
 = 
RESET
;

2439 
ušt32_t
 
tm´eg
 = 0;

2442 
	`as£¹_·¿m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2445 
tm´eg
 = (
ušt32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2448 ià((
tm´eg
 & 
RTC_FLAG
è!ð(
ušt32_t
)
RESET
)

2450 
b™¡©us
 = 
SET
;

2454 
b™¡©us
 = 
RESET
;

2456  
b™¡©us
;

2457 
	}
}

2474 
	$RTC_CË¬FÏg
(
ušt32_t
 
RTC_FLAG
)

2477 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2480 
RTC
->
ISR
 = (
ušt32_t
)((ušt32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0001FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2481 
	}
}

2496 
ITStus
 
	$RTC_G‘ITStus
(
ušt32_t
 
RTC_IT
)

2498 
ITStus
 
b™¡©us
 = 
RESET
;

2499 
ušt32_t
 
tm´eg
 = 0, 
’abË¡©us
 = 0;

2502 
	`as£¹_·¿m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2505 
tm´eg
 = (
ušt32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2508 
’abË¡©us
 = (
ušt32_t
)((
RTC
->
CR
 & 
RTC_IT
è| (
tm´eg
 & ((RTC_IT >> (RTC_IT >> 18)) >> 15)));

2511 
tm´eg
 = (
ušt32_t
)((
RTC
->
ISR
 & (ušt32_t)(
RTC_IT
 >> 4)));

2514 ià((
’abË¡©us
 !ð(
ušt32_t
)
RESET
è&& ((
tm´eg
 & 0x0000FFFF) != (uint32_t)RESET))

2516 
b™¡©us
 = 
SET
;

2520 
b™¡©us
 = 
RESET
;

2522  
b™¡©us
;

2523 
	}
}

2538 
	$RTC_CË¬ITP’dšgB™
(
ušt32_t
 
RTC_IT
)

2540 
ušt32_t
 
tm´eg
 = 0;

2543 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2546 
tm´eg
 = (
ušt32_t
)(
RTC_IT
 >> 4);

2549 
RTC
->
ISR
 = (
ušt32_t
)((ušt32_t)(~((
tm´eg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2550 
	}
}

2561 
ušt8_t
 
	$RTC_By‹ToBcd2
(
ušt8_t
 
V®ue
)

2563 
ušt8_t
 
bcdhigh
 = 0;

2565 
V®ue
 >= 10)

2567 
bcdhigh
++;

2568 
V®ue
 -= 10;

2571  ((
ušt8_t
)(
bcdhigh
 << 4è| 
V®ue
);

2572 
	}
}

2579 
ušt8_t
 
	$RTC_Bcd2ToBy‹
(
ušt8_t
 
V®ue
)

2581 
ušt8_t
 
tmp
 = 0;

2582 
tmp
 = ((
ušt8_t
)(
V®ue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2583  (
tmp
 + (
V®ue
 & (
ušt8_t
)0x0F));

2584 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_spi.c

123 
	~"¡m32f30x_¥i.h
"

124 
	~"¡m32f30x_rcc.h
"

138 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)0x3040)

	)

139 
	#CR2_LDMA_MASK
 ((
ušt16_t
)0x9FFF)

	)

141 
	#I2SCFGR_CLEAR_MASK
 ((
ušt16_t
)0xF040)

	)

190 
	$SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
)

193 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

195 ià(
SPIx
 =ð
SPI1
)

198 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

200 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
DISABLE
);

202 ià(
SPIx
 =ð
SPI2
)

205 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
ENABLE
);

207 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
DISABLE
);

211 ià(
SPIx
 =ð
SPI3
)

214 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
ENABLE
);

216 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
DISABLE
);

219 
	}
}

226 
	$SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

230 
SPI_In™SŒuù
->
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

232 
SPI_In™SŒuù
->
SPI_Mode
 = 
SPI_Mode_SÏve
;

234 
SPI_In™SŒuù
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

236 
SPI_In™SŒuù
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

238 
SPI_In™SŒuù
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

240 
SPI_In™SŒuù
->
SPI_NSS
 = 
SPI_NSS_H¬d
;

242 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

244 
SPI_In™SŒuù
->
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

246 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
 = 7;

247 
	}
}

257 
	$SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

259 
ušt16_t
 
tm´eg
 = 0;

262 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

265 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_In™SŒuù
->
SPI_DœeùiÚ
));

266 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
SPI_In™SŒuù
->
SPI_Mode
));

267 
	`as£¹_·¿m
(
	`IS_SPI_DATA_SIZE
(
SPI_In™SŒuù
->
SPI_D©aSize
));

268 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
SPI_In™SŒuù
->
SPI_CPOL
));

269 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
SPI_In™SŒuù
->
SPI_CPHA
));

270 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
SPI_In™SŒuù
->
SPI_NSS
));

271 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
));

272 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
SPI_In™SŒuù
->
SPI_Fœ¡B™
));

273 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
));

276 if(
SPI_In™SŒuù
->
SPI_Mode
 =ð
SPI_Mode_Ma¡”
)

280 
tm´eg
 = 
SPIx
->
CR1
;

282 
tm´eg
 &ð
CR1_CLEAR_MASK
;

291 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)(
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Mode
) |

292 (
ušt16_t
)((ušt16_t)(
SPI_In™SŒuù
->
SPI_CPOL
 | SPI_In™SŒuù->
SPI_CPHA
) |

293 (
ušt16_t
)((ušt16_t)(
SPI_In™SŒuù
->
SPI_NSS
 | SPI_In™SŒuù->
SPI_BaudR©eP»sÿËr
) |

294 
SPI_In™SŒuù
->
SPI_Fœ¡B™
)));

296 
SPIx
->
CR1
 = 
tm´eg
;

299 
tm´eg
 = 
SPIx
->
CR2
;

301 
tm´eg
 &ð(
ušt16_t
)~
SPI_CR2_DS
;

303 
tm´eg
 |ð(
ušt16_t
)(
SPI_In™SŒuù
->
SPI_D©aSize
);

305 
SPIx
->
CR2
 = 
tm´eg
;

312 
tm´eg
 = 
SPIx
->
CR2
;

314 
tm´eg
 &ð(
ušt16_t
)~
SPI_CR2_DS
;

316 
tm´eg
 |ð(
ušt16_t
)(
SPI_In™SŒuù
->
SPI_D©aSize
);

318 
SPIx
->
CR2
 = 
tm´eg
;

321 
tm´eg
 = 
SPIx
->
CR1
;

323 
tm´eg
 &ð
CR1_CLEAR_MASK
;

332 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)(
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Mode
) |

333 (
ušt16_t
)((ušt16_t)(
SPI_In™SŒuù
->
SPI_CPOL
 | SPI_In™SŒuù->
SPI_CPHA
) |

334 (
ušt16_t
)((ušt16_t)(
SPI_In™SŒuù
->
SPI_NSS
 | SPI_In™SŒuù->
SPI_BaudR©eP»sÿËr
) |

335 
SPI_In™SŒuù
->
SPI_Fœ¡B™
)));

338 
SPIx
->
CR1
 = 
tm´eg
;

342 
SPIx
->
I2SCFGR
 &ð(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SMOD
);

346 
SPIx
->
CRCPR
 = 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
;

347 
	}
}

354 
	$I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

358 
I2S_In™SŒuù
->
I2S_Mode
 = 
I2S_Mode_SÏveTx
;

361 
I2S_In™SŒuù
->
I2S_Snd¬d
 = 
I2S_Snd¬d_Phžls
;

364 
I2S_In™SŒuù
->
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

367 
I2S_In™SŒuù
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

370 
I2S_In™SŒuù
->
I2S_AudioF»q
 = 
I2S_AudioF»q_DeçuÉ
;

373 
I2S_In™SŒuù
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

374 
	}
}

391 
	$I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

393 
ušt16_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

394 
ušt32_t
 
tmp
 = 0;

395 
RCC_ClocksTy³Def
 
RCC_Clocks
;

396 
ušt32_t
 
sourûþock
 = 0;

399 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

400 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

401 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

402 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

403 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
I2S_MCLKOuut
));

404 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
I2S_AudioF»q
));

405 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

409 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_CLEAR_MASK
;

410 
SPIx
->
I2SPR
 = 0x0002;

413 
tm´eg
 = 
SPIx
->
I2SCFGR
;

416 if(
I2S_In™SŒuù
->
I2S_AudioF»q
 =ð
I2S_AudioF»q_DeçuÉ
)

418 
i2sodd
 = (
ušt16_t
)0;

419 
i2sdiv
 = (
ušt16_t
)2;

425 if(
I2S_In™SŒuù
->
I2S_D©aFÜm©
 =ð
I2S_D©aFÜm©_16b
)

428 
·ck‘Ëngth
 = 1;

433 
·ck‘Ëngth
 = 2;

437 
	`RCC_G‘ClocksF»q
(&
RCC_Clocks
);

440 
sourûþock
 = 
RCC_Clocks
.
SYSCLK_F»qu’cy
;

443 if(
I2S_In™SŒuù
->
I2S_MCLKOuut
 =ð
I2S_MCLKOuut_EÇbË
)

446 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / 256è* 10è/ 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

451 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

455 
tmp
 =mp / 10;

458 
i2sodd
 = (
ušt16_t
)(
tmp
 & (uint16_t)0x0001);

461 
i2sdiv
 = (
ušt16_t
)((
tmp
 - 
i2sodd
) / 2);

464 
i2sodd
 = (
ušt16_t
) (i2sodd << 8);

468 ià((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

471 
i2sdiv
 = 2;

472 
i2sodd
 = 0;

476 
SPIx
->
I2SPR
 = (
ušt16_t
)(
i2sdiv
 | (ušt16_t)(
i2sodd
 | (ušt16_t)
I2S_In™SŒuù
->
I2S_MCLKOuut
));

479 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)(
SPI_I2SCFGR_I2SMOD
 | 
I2S_In™SŒuù
->
I2S_Mode
) | \

480 (
ušt16_t
)((ušt16_t)((ušt16_t)(
I2S_In™SŒuù
->
I2S_Snd¬d
 |I2S_In™SŒuù->
I2S_D©aFÜm©
) |\

481 
I2S_In™SŒuù
->
I2S_CPOL
)));

484 
SPIx
->
I2SCFGR
 = 
tm´eg
;

485 
	}
}

494 
	$SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

497 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

498 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

500 ià(
NewS‹
 !ð
DISABLE
)

503 
SPIx
->
CR1
 |ð
SPI_CR1_SPE
;

508 
SPIx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR1_SPE
);

510 
	}
}

524 
	$SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

527 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

528 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

530 ià(
NewS‹
 !ð
DISABLE
)

533 
SPIx
->
CR2
 |ð
SPI_CR2_FRF
;

538 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_FRF
);

540 
	}
}

550 
	$I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

553 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

554 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

555 ià(
NewS‹
 !ð
DISABLE
)

558 
SPIx
->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

563 
SPIx
->
I2SCFGR
 &ð(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SE
);

565 
	}
}

587 
	$SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
)

589 
ušt16_t
 
tm´eg
 = 0;

592 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

593 
	`as£¹_·¿m
(
	`IS_SPI_DATA_SIZE
(
SPI_D©aSize
));

595 
tm´eg
 = 
SPIx
->
CR2
;

597 
tm´eg
 &ð(
ušt16_t
)~
SPI_CR2_DS
;

599 
tm´eg
 |ð
SPI_D©aSize
;

600 
SPIx
->
CR2
 = 
tm´eg
;

601 
	}
}

614 
	$SPI_RxFIFOTh»shÞdCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_RxFIFOTh»shÞd
)

617 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

618 
	`as£¹_·¿m
(
	`IS_SPI_RX_FIFO_THRESHOLD
(
SPI_RxFIFOTh»shÞd
));

621 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_FRXTH
);

624 
SPIx
->
CR2
 |ð
SPI_RxFIFOTh»shÞd
;

625 
	}
}

636 
	$SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
)

639 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

640 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
SPI_DœeùiÚ
));

641 ià(
SPI_DœeùiÚ
 =ð
SPI_DœeùiÚ_Tx
)

644 
SPIx
->
CR1
 |ð
SPI_DœeùiÚ_Tx
;

649 
SPIx
->
CR1
 &ð
SPI_DœeùiÚ_Rx
;

651 
	}
}

664 
	$SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
)

667 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

668 
	`as£¹_·¿m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIÁ”ÇlSoá
));

670 ià(
SPI_NSSIÁ”ÇlSoá
 !ð
SPI_NSSIÁ”ÇlSoá_Re£t
)

673 
SPIx
->
CR1
 |ð
SPI_NSSIÁ”ÇlSoá_S‘
;

678 
SPIx
->
CR1
 &ð
SPI_NSSIÁ”ÇlSoá_Re£t
;

680 
	}
}

701 
	$I2S_FuÎDu¶exCÚfig
(
SPI_Ty³Def
* 
I2Sxext
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

703 
ušt16_t
 
tm´eg
 = 0, 
tmp
 = 0;

706 
	`as£¹_·¿m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

707 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

708 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

709 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

710 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

714 
I2Sxext
->
I2SCFGR
 &ð
I2SCFGR_CLEAR_MASK
;

715 
I2Sxext
->
I2SPR
 = 0x0002;

718 
tm´eg
 = 
I2Sxext
->
I2SCFGR
;

721 ià((
I2S_In™SŒuù
->
I2S_Mode
 =ð
I2S_Mode_Ma¡”Tx
è|| (I2S_In™SŒuù->I2S_Mod=ð
I2S_Mode_SÏveTx
))

723 
tmp
 = 
I2S_Mode_SÏveRx
;

727 ià((
I2S_In™SŒuù
->
I2S_Mode
 =ð
I2S_Mode_Ma¡”Rx
è|| (I2S_In™SŒuù->I2S_Mod=ð
I2S_Mode_SÏveRx
))

729 
tmp
 = 
I2S_Mode_SÏveTx
;

735 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)
SPI_I2SCFGR_I2SMOD
 | (ušt16_t)(
tmp
 | \

736 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

737 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

740 
I2Sxext
->
I2SCFGR
 = 
tm´eg
;

741 
	}
}

752 
	$SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

755 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

756 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

757 ià(
NewS‹
 !ð
DISABLE
)

760 
SPIx
->
CR2
 |ð(
ušt16_t
)
SPI_CR2_SSOE
;

765 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_SSOE
);

767 
	}
}

781 
	$SPI_NSSPul£ModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

784 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

785 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

787 ià(
NewS‹
 !ð
DISABLE
)

790 
SPIx
->
CR2
 |ð
SPI_CR2_NSSP
;

795 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_NSSP
);

797 
	}
}

830 
	$SPI_S’dD©a8
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
D©a
)

832 
ušt32_t
 
¥ixba£
 = 0x00;

835 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

837 
¥ixba£
 = (
ušt32_t
)
SPIx
;

838 
¥ixba£
 += 0x0C;

840 *(
__IO
 
ušt8_t
 *è
¥ixba£
 = 
D©a
;

841 
	}
}

850 
	$SPI_I2S_S’dD©a16
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
)

853 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

855 
SPIx
->
DR
 = (
ušt16_t
)
D©a
;

856 
	}
}

863 
ušt8_t
 
	$SPI_ReûiveD©a8
(
SPI_Ty³Def
* 
SPIx
)

865 
ušt32_t
 
¥ixba£
 = 0x00;

868 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

870 
¥ixba£
 = (
ušt32_t
)
SPIx
;

871 
¥ixba£
 += 0x0C;

873  *(
__IO
 
ušt8_t
 *è
¥ixba£
;

874 
	}
}

882 
ušt16_t
 
	$SPI_I2S_ReûiveD©a16
(
SPI_Ty³Def
* 
SPIx
)

885 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

887  
SPIx
->
DR
;

888 
	}
}

964 
	$SPI_CRCL’gthCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_CRCL’gth
)

967 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

968 
	`as£¹_·¿m
(
	`IS_SPI_CRC_LENGTH
(
SPI_CRCL’gth
));

971 
SPIx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR1_CRCL
);

974 
SPIx
->
CR1
 |ð
SPI_CRCL’gth
;

975 
	}
}

984 
	$SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

987 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

988 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

990 ià(
NewS‹
 !ð
DISABLE
)

993 
SPIx
->
CR1
 |ð
SPI_CR1_CRCEN
;

998 
SPIx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR1_CRCEN
);

1000 
	}
}

1007 
	$SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
)

1010 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1013 
SPIx
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

1014 
	}
}

1025 
ušt16_t
 
	$SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
)

1027 
ušt16_t
 
üüeg
 = 0;

1029 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1030 
	`as£¹_·¿m
(
	`IS_SPI_CRC
(
SPI_CRC
));

1032 ià(
SPI_CRC
 !ð
SPI_CRC_Rx
)

1035 
üüeg
 = 
SPIx
->
TXCRCR
;

1040 
üüeg
 = 
SPIx
->
RXCRCR
;

1043  
üüeg
;

1044 
	}
}

1051 
ušt16_t
 
	$SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
)

1054 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1057  
SPIx
->
CRCPR
;

1058 
	}
}

1088 
	$SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

1091 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1092 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1093 
	`as£¹_·¿m
(
	`IS_SPI_I2S_DMA_REQ
(
SPI_I2S_DMAReq
));

1095 ià(
NewS‹
 !ð
DISABLE
)

1098 
SPIx
->
CR2
 |ð
SPI_I2S_DMAReq
;

1103 
SPIx
->
CR2
 &ð(
ušt16_t
)~
SPI_I2S_DMAReq
;

1105 
	}
}

1125 
	$SPI_La¡DMAT¿nsãrCmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_La¡DMAT¿nsãr
)

1128 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1129 
	`as£¹_·¿m
(
	`IS_SPI_LAST_DMA_TRANSFER
(
SPI_La¡DMAT¿nsãr
));

1132 
SPIx
->
CR2
 &ð
CR2_LDMA_MASK
;

1135 
SPIx
->
CR2
 |ð
SPI_La¡DMAT¿nsãr
;

1136 
	}
}

1224 
	$SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1226 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0 ;

1229 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1230 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1231 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1234 
™pos
 = 
SPI_I2S_IT
 >> 4;

1237 
™mask
 = (
ušt16_t
)1 << (ušt16_t)
™pos
;

1239 ià(
NewS‹
 !ð
DISABLE
)

1242 
SPIx
->
CR2
 |ð
™mask
;

1247 
SPIx
->
CR2
 &ð(
ušt16_t
)~
™mask
;

1249 
	}
}

1260 
ušt16_t
 
	$SPI_G‘T¿nsmissiÚFIFOStus
(
SPI_Ty³Def
* 
SPIx
)

1263  (
ušt16_t
)((
SPIx
->
SR
 & 
SPI_SR_FTLVL
));

1264 
	}
}

1275 
ušt16_t
 
	$SPI_G‘Reû±iÚFIFOStus
(
SPI_Ty³Def
* 
SPIx
)

1278  (
ušt16_t
)((
SPIx
->
SR
 & 
SPI_SR_FRLVL
));

1279 
	}
}

1298 
FÏgStus
 
	$SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1300 
FÏgStus
 
b™¡©us
 = 
RESET
;

1302 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1303 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1306 ià((
SPIx
->
SR
 & 
SPI_I2S_FLAG
è!ð(
ušt16_t
)
RESET
)

1309 
b™¡©us
 = 
SET
;

1314 
b™¡©us
 = 
RESET
;

1317  
b™¡©us
;

1318 
	}
}

1334 
	$SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1337 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1338 
	`as£¹_·¿m
(
	`IS_SPI_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1341 
SPIx
->
SR
 = (
ušt16_t
)~
SPI_I2S_FLAG
;

1342 
	}
}

1358 
ITStus
 
	$SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

1360 
ITStus
 
b™¡©us
 = 
RESET
;

1361 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0, 
’abË¡©us
 = 0;

1364 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1365 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1368 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1371 
™mask
 = 
SPI_I2S_IT
 >> 4;

1374 
™mask
 = 0x01 << itmask;

1377 
’abË¡©us
 = (
SPIx
->
CR2
 & 
™mask
) ;

1380 ià(((
SPIx
->
SR
 & 
™pos
è!ð(
ušt16_t
)
RESET
è&& 
’abË¡©us
)

1383 
b™¡©us
 = 
SET
;

1388 
b™¡©us
 = 
RESET
;

1391  
b™¡©us
;

1392 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_syscfg.c

49 
	~"¡m32f30x_syscfg.h
"

63 
	#CFGR1_CLEAR_MASK
 ((
ušt32_t
)0x7C000000)

	)

66 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

70 
	#CFGR1_OFFSET
 (
SYSCFG_OFFSET
 + 0x00)

	)

71 
	#USBITRMP_B™Numb”
 0x05

	)

72 
	#CFGR1_USBITRMP_BB
 (
PERIPH_BB_BASE
 + (
CFGR1_OFFSET
 * 32è+ (
USBITRMP_B™Numb”
 * 4))

	)

76 
	#CFGR2_OFFSET
 (
SYSCFG_OFFSET
 + 0x18)

	)

77 
	#BYPADDRPAR_B™Numb”
 0x04

	)

78 
	#CFGR1_BYPADDRPAR_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32è+ (
BYPADDRPAR_B™Numb”
 * 4))

	)

108 
	$SYSCFG_DeIn™
()

111 
SYSCFG
->
CFGR1
 &ð
SYSCFG_CFGR1_MEM_MODE
;

113 
SYSCFG
->
CFGR1
 |= 0x7C000000;

115 
SYSCFG
->
RCR
 = 0x00000000;

117 
SYSCFG
->
EXTICR
[0] = 0;

118 
SYSCFG
->
EXTICR
[1] = 0;

119 
SYSCFG
->
EXTICR
[2] = 0;

120 
SYSCFG
->
EXTICR
[3] = 0;

122 
SYSCFG
->
CFGR2
 = 0;

123 
	}
}

134 
	$SYSCFG_MemÜyRem­CÚfig
(
ušt32_t
 
SYSCFG_MemÜyRem­
)

136 
ušt32_t
 
tmpcfgr1
 = 0;

139 
	`as£¹_·¿m
(
	`IS_SYSCFG_MEMORY_REMAP
(
SYSCFG_MemÜyRem­
));

142 
tmpcfgr1
 = 
SYSCFG
->
CFGR1
;

145 
tmpcfgr1
 &ð(
ušt32_t
è(~
SYSCFG_CFGR1_MEM_MODE
);

148 
tmpcfgr1
 |ð(
ušt32_t
è
SYSCFG_MemÜyRem­
;

151 
SYSCFG
->
CFGR1
 = 
tmpcfgr1
;

152 
	}
}

175 
	$SYSCFG_DMAChªÃlRem­CÚfig
(
ušt32_t
 
SYSCFG_DMARem­
, 
FunùiÚ®S‹
 
NewS‹
)

178 
	`as£¹_·¿m
(
	`IS_SYSCFG_DMA_REMAP
(
SYSCFG_DMARem­
));

179 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

181 ià(
NewS‹
 !ð
DISABLE
)

184 
SYSCFG
->
CFGR1
 |ð(
ušt32_t
)
SYSCFG_DMARem­
;

189 
SYSCFG
->
CFGR1
 &ð(
ušt32_t
)(~
SYSCFG_DMARem­
);

191 
	}
}

205 
	$SYSCFG_Trigg”Rem­CÚfig
(
ušt32_t
 
SYSCFG_Trigg”Rem­
, 
FunùiÚ®S‹
 
NewS‹
)

208 
	`as£¹_·¿m
(
	`IS_SYSCFG_TRIGGER_REMAP
(
SYSCFG_Trigg”Rem­
));

209 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

211 ià(
NewS‹
 !ð
DISABLE
)

214 
SYSCFG
->
CFGR1
 |ð(
ušt32_t
)
SYSCFG_Trigg”Rem­
;

219 
SYSCFG
->
CFGR1
 &ð(
ušt32_t
)(~
SYSCFG_Trigg”Rem­
);

221 
	}
}

235 
	$SYSCFG_Encod”Rem­CÚfig
(
ušt32_t
 
SYSCFG_Encod”Rem­
)

238 
	`as£¹_·¿m
(
	`IS_SYSCFG_ENCODER_REMAP
(
SYSCFG_Encod”Rem­
));

241 
SYSCFG
->
CFGR1
 &ð(
ušt32_t
)(~
SYSCFG_CFGR1_ENCODER_MODE
);

244 
SYSCFG
->
CFGR1
 |ð(
ušt32_t
)(
SYSCFG_Encod”Rem­
);

245 
	}
}

261 
	$SYSCFG_USBIÁ”ru±LšeRem­Cmd
(
FunùiÚ®S‹
 
NewS‹
)

264 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

267 *(
__IO
 
ušt32_t
 *è
CFGR1_USBITRMP_BB
 = (ušt32_t)
NewS‹
;

268 
	}
}

293 
	$SYSCFG_I2CFa¡ModePlusCÚfig
(
ušt32_t
 
SYSCFG_I2CFa¡ModePlus
, 
FunùiÚ®S‹
 
NewS‹
)

296 
	`as£¹_·¿m
(
	`IS_SYSCFG_I2C_FMP
(
SYSCFG_I2CFa¡ModePlus
));

297 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

299 ià(
NewS‹
 !ð
DISABLE
)

302 
SYSCFG
->
CFGR1
 |ð(
ušt32_t
)
SYSCFG_I2CFa¡ModePlus
;

307 
SYSCFG
->
CFGR1
 &ð(
ušt32_t
)(~
SYSCFG_I2CFa¡ModePlus
);

309 
	}
}

325 
	$SYSCFG_ITCÚfig
(
ušt32_t
 
SYSCFG_IT
, 
FunùiÚ®S‹
 
NewS‹
)

328 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

329 
	`as£¹_·¿m
(
	`IS_SYSCFG_IT
(
SYSCFG_IT
));

331 ià(
NewS‹
 !ð
DISABLE
)

334 
SYSCFG
->
CFGR1
 |ð
SYSCFG_IT
;

339 
SYSCFG
->
CFGR1
 &ð((
ušt32_t
)~
SYSCFG_IT
);

341 
	}
}

351 
	$SYSCFG_EXTILšeCÚfig
(
ušt8_t
 
EXTI_PÜtSourûGPIOx
, ušt8_ˆ
EXTI_PšSourûx
)

353 
ušt32_t
 
tmp
 = 0x00;

356 
	`as£¹_·¿m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PÜtSourûGPIOx
));

357 
	`as£¹_·¿m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PšSourûx
));

359 
tmp
 = ((
ušt32_t
)0x0Fè<< (0x04 * (
EXTI_PšSourûx
 & (
ušt8_t
)0x03));

360 
SYSCFG
->
EXTICR
[
EXTI_PšSourûx
 >> 0x02] &ð~
tmp
;

361 
SYSCFG
->
EXTICR
[
EXTI_PšSourûx
 >> 0x02] |ð(((
ušt32_t
)
EXTI_PÜtSourûGPIOx
è<< (0x04 * (EXTI_PšSourûx & (
ušt8_t
)0x03)));

362 
	}
}

375 
	$SYSCFG_B»akCÚfig
(
ušt32_t
 
SYSCFG_B»ak
)

378 
	`as£¹_·¿m
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_B»ak
));

380 
SYSCFG
->
CFGR2
 |ð(
ušt32_t
è
SYSCFG_B»ak
;

381 
	}
}

390 
	$SYSCFG_By·ssP¬™yCheckDi§bË
()

393 *(
__IO
 
ušt32_t
 *è
CFGR1_BYPADDRPAR_BB
 = (uint32_t)0x00000001;

394 
	}
}

403 
	$SYSCFG_SRAMWRPEÇbË
(
ušt32_t
 
SYSCFG_SRAMWRP
)

406 
	`as£¹_·¿m
(
	`IS_SYSCFG_PAGE
(
SYSCFG_SRAMWRP
));

409 
SYSCFG
->
RCR
 |ð(
ušt32_t
)
SYSCFG_SRAMWRP
;

410 
	}
}

419 
FÏgStus
 
	$SYSCFG_G‘FÏgStus
(
ušt32_t
 
SYSCFG_FÏg
)

421 
FÏgStus
 
b™¡©us
 = 
RESET
;

424 
	`as£¹_·¿m
(
	`IS_SYSCFG_FLAG
(
SYSCFG_FÏg
));

427 ià((
SYSCFG
->
CFGR2
 & 
SYSCFG_CFGR2_SRAM_PE
è!ð(
ušt32_t
)
RESET
)

430 
b™¡©us
 = 
SET
;

435 
b™¡©us
 = 
RESET
;

438  
b™¡©us
;

439 
	}
}

448 
	$SYSCFG_CË¬FÏg
(
ušt32_t
 
SYSCFG_FÏg
)

451 
	`as£¹_·¿m
(
	`IS_SYSCFG_FLAG
(
SYSCFG_FÏg
));

453 
SYSCFG
->
CFGR2
 |ð(
ušt32_t
è
SYSCFG_FÏg
;

454 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_tim.c

120 
	~"¡m32f30x_tim.h
"

121 
	~"¡m32f30x_rcc.h
"

136 
	#SMCR_ETR_MASK
 ((
ušt16_t
)0x00FF)

	)

137 
	#CCMR_OFFSET
 ((
ušt16_t
)0x0018)

	)

138 
	#CCER_CCE_SET
 ((
ušt16_t
)0x0001)

	)

139 
	#CCER_CCNE_SET
 ((
ušt16_t
)0x0004)

	)

140 
	#CCMR_OC13M_MASK
 ((
ušt32_t
)0xFFFEFF8F)

	)

141 
	#CCMR_OC24M_MASK
 ((
ušt32_t
)0xFEFF8FFF)

	)

146 
TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

147 
ušt16_t
 
TIM_ICFž‹r
);

148 
TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

149 
ušt16_t
 
TIM_ICFž‹r
);

150 
TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

151 
ušt16_t
 
TIM_ICFž‹r
);

152 
TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

153 
ušt16_t
 
TIM_ICFž‹r
);

199 
	$TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
)

202 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

204 ià(
TIMx
 =ð
TIM1
)

206 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
ENABLE
);

207 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
DISABLE
);

209 ià(
TIMx
 =ð
TIM2
)

211 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

212 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
DISABLE
);

214 ià(
TIMx
 =ð
TIM3
)

216 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
ENABLE
);

217 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
DISABLE
);

219 ià(
TIMx
 =ð
TIM4
)

221 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
ENABLE
);

222 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
DISABLE
);

224 ià(
TIMx
 =ð
TIM6
)

226 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
ENABLE
);

227 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
DISABLE
);

229 ià(
TIMx
 =ð
TIM7
)

231 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
ENABLE
);

232 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
DISABLE
);

234 ià(
TIMx
 =ð
TIM8
)

236 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
ENABLE
);

237 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
DISABLE
);

239 ià(
TIMx
 =ð
TIM15
)

241 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM15
, 
ENABLE
);

242 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM15
, 
DISABLE
);

244 ià(
TIMx
 =ð
TIM16
)

246 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM16
, 
ENABLE
);

247 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM16
, 
DISABLE
);

251 ià(
TIMx
 =ð
TIM17
)

253 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM17
, 
ENABLE
);

254 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM17
, 
DISABLE
);

257 
	}
}

267 
	$TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

269 
ušt16_t
 
tmpü1
 = 0;

272 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

273 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
));

274 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
));

276 
tmpü1
 = 
TIMx
->
CR1
;

278 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM2
) ||

279 (
TIMx
 =ð
TIM3
)|| (TIMx =ð
TIM4
))

282 
tmpü1
 &ð(
ušt16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

283 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
;

286 if((
TIMx
 !ð
TIM6
è&& (TIMx !ð
TIM7
))

289 
tmpü1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
);

290 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
;

293 
TIMx
->
CR1
 = 
tmpü1
;

296 
TIMx
->
ARR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 ;

299 
TIMx
->
PSC
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
;

301 ià((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM15
) ||

302 (
TIMx
 =ð
TIM16
è|| (TIMx =ð
TIM17
))

305 
TIMx
->
RCR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
;

310 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode_ImmedŸ‹
;

311 
	}
}

319 
	$TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

322 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 = 0xFFFFFFFF;

323 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
 = 0x0000;

324 
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

325 
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

326 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
 = 0x0000;

327 
	}
}

339 
	$TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
)

342 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

343 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCR–ßdMode
));

345 
TIMx
->
PSC
 = 
P»sÿËr
;

347 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode
;

348 
	}
}

362 
	$TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
)

364 
ušt16_t
 
tmpü1
 = 0;

367 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

368 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouÁ”Mode
));

370 
tmpü1
 = 
TIMx
->
CR1
;

373 
tmpü1
 &ð(
ušt16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

376 
tmpü1
 |ð
TIM_CouÁ”Mode
;

379 
TIMx
->
CR1
 = 
tmpü1
;

380 
	}
}

388 
	$TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
CouÁ”
)

391 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

394 
TIMx
->
CNT
 = 
CouÁ”
;

395 
	}
}

403 
	$TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
AutÜ–ßd
)

406 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

409 
TIMx
->
ARR
 = 
AutÜ–ßd
;

410 
	}
}

417 
ušt32_t
 
	$TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
)

420 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

423  
TIMx
->
CNT
;

424 
	}
}

431 
ušt16_t
 
	$TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
)

434 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

437  
TIMx
->
PSC
;

438 
	}
}

447 
	$TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

450 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

451 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

453 ià(
NewS‹
 !ð
DISABLE
)

456 
TIMx
->
CR1
 |ð
TIM_CR1_UDIS
;

461 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_UDIS
;

463 
	}
}

476 
	$TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
)

479 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

480 
	`as£¹_·¿m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSourû
));

482 ià(
TIM_Upd©eSourû
 !ð
TIM_Upd©eSourû_Glob®
)

485 
TIMx
->
CR1
 |ð
TIM_CR1_URS
;

490 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_URS
;

492 
	}
}

502 
	$TIM_UIFRem­
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

505 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

506 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

508 ià(
NewS‹
 !ð
DISABLE
)

511 
TIMx
->
CR1
 |ð
TIM_CR1_UIFREMAP
;

516 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_UIFREMAP
;

518 
	}
}

527 
	$TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

530 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

531 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

533 ià(
NewS‹
 !ð
DISABLE
)

536 
TIMx
->
CR1
 |ð
TIM_CR1_ARPE
;

541 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_ARPE
;

543 
	}
}

554 
	$TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
)

557 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

558 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

561 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_OPM
;

564 
TIMx
->
CR1
 |ð
TIM_OPMode
;

565 
	}
}

577 
	$TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
)

580 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

581 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

584 
TIMx
->
CR1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
);

587 
TIMx
->
CR1
 |ð
TIM_CKD
;

588 
	}
}

598 
	$TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

601 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

602 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

604 ià(
NewS‹
 !ð
DISABLE
)

607 
TIMx
->
CR1
 |ð
TIM_CR1_CEN
;

612 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_CEN
;

614 
	}
}

676 
	$TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

678 
ušt32_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

681 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

682 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

683 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

684 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

687 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC1E
;

690 
tmpcûr
 = 
TIMx
->
CCER
;

692 
tmpü2
 = 
TIMx
->
CR2
;

695 
tmpccmrx
 = 
TIMx
->
CCMR1
;

698 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR1_OC1M
;

699 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR1_CC1S
;

701 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

704 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC1P
;

706 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
;

709 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutS‹
;

711 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM15
è|| (TIMx =ð
TIM16
è|| (TIMx =ð
TIM17
))

713 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

714 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

715 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

716 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

719 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC1NP
;

721 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
;

723 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC1NE
;

726 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
;

728 
tmpü2
 &ð(
ušt32_t
)~
TIM_CR2_OIS1
;

729 
tmpü2
 &ð(
ušt32_t
)~
TIM_CR2_OIS1N
;

731 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
;

733 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
;

736 
TIMx
->
CR2
 = 
tmpü2
;

739 
TIMx
->
CCMR1
 = 
tmpccmrx
;

742 
TIMx
->
CCR1
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

745 
TIMx
->
CCER
 = 
tmpcûr
;

746 
	}
}

756 
	$TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

758 
ušt32_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

761 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

762 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

763 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

764 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

767 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC2E
;

770 
tmpcûr
 = 
TIMx
->
CCER
;

772 
tmpü2
 = 
TIMx
->
CR2
;

775 
tmpccmrx
 = 
TIMx
->
CCMR1
;

778 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR1_OC2M
;

779 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR1_CC2S
;

782 
tmpccmrx
 |ð(
ušt32_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

785 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC2P
;

787 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 4);

790 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 4);

792 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

794 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

795 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

796 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

797 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

800 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC2NP
;

802 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 4);

804 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC2NE
;

807 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 4);

809 
tmpü2
 &ð(
ušt32_t
)~
TIM_CR2_OIS2
;

810 
tmpü2
 &ð(
ušt32_t
)~
TIM_CR2_OIS2N
;

812 
tmpü2
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 2);

814 
tmpü2
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 2);

817 
TIMx
->
CR2
 = 
tmpü2
;

820 
TIMx
->
CCMR1
 = 
tmpccmrx
;

823 
TIMx
->
CCR2
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

826 
TIMx
->
CCER
 = 
tmpcûr
;

827 
	}
}

837 
	$TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

839 
ušt32_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

842 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

843 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

844 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

845 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

848 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC3E
;

851 
tmpcûr
 = 
TIMx
->
CCER
;

853 
tmpü2
 = 
TIMx
->
CR2
;

856 
tmpccmrx
 = 
TIMx
->
CCMR2
;

859 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR2_OC3M
;

860 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR2_CC3S
;

862 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

865 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC3P
;

867 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 8);

870 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 8);

872 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

874 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

875 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

876 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

877 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

880 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC3NP
;

882 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 8);

884 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC3NE
;

887 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 8);

889 
tmpü2
 &ð(
ušt32_t
)~
TIM_CR2_OIS3
;

890 
tmpü2
 &ð(
ušt32_t
)~
TIM_CR2_OIS3N
;

892 
tmpü2
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 4);

894 
tmpü2
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 4);

897 
TIMx
->
CR2
 = 
tmpü2
;

900 
TIMx
->
CCMR2
 = 
tmpccmrx
;

903 
TIMx
->
CCR3
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

906 
TIMx
->
CCER
 = 
tmpcûr
;

907 
	}
}

917 
	$TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

919 
ušt32_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

922 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

923 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

924 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

925 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

928 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC4E
;

931 
tmpcûr
 = 
TIMx
->
CCER
;

933 
tmpü2
 = 
TIMx
->
CR2
;

936 
tmpccmrx
 = 
TIMx
->
CCMR2
;

939 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR2_OC4M
;

940 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR2_CC4S
;

943 
tmpccmrx
 |ð(
ušt32_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

946 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC4P
;

948 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 12);

951 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 12);

953 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

955 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

957 
tmpü2
 &=(
ušt32_t
è~
TIM_CR2_OIS4
;

959 
tmpü2
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 6);

962 
TIMx
->
CR2
 = 
tmpü2
;

965 
TIMx
->
CCMR2
 = 
tmpccmrx
;

968 
TIMx
->
CCR4
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

971 
TIMx
->
CCER
 = 
tmpcûr
;

972 
	}
}

982 
	$TIM_OC5In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

984 
ušt32_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

987 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

988 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

989 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

990 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

993 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC5E
;

996 
tmpcûr
 = 
TIMx
->
CCER
;

998 
tmpü2
 = 
TIMx
->
CR2
;

1001 
tmpccmrx
 = 
TIMx
->
CCMR3
;

1004 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR3_OC5M
;

1007 
tmpccmrx
 |ð(
ušt32_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
);

1010 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC5P
;

1012 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 16);

1015 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 16);

1017 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

1019 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

1021 
tmpü2
 &=(
ušt32_t
è~
TIM_CR2_OIS5
;

1023 
tmpü2
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 16);

1026 
TIMx
->
CR2
 = 
tmpü2
;

1029 
TIMx
->
CCMR3
 = 
tmpccmrx
;

1032 
TIMx
->
CCR5
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

1035 
TIMx
->
CCER
 = 
tmpcûr
;

1036 
	}
}

1046 
	$TIM_OC6In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

1048 
ušt32_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

1051 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1052 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

1053 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

1054 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

1057 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC6E
;

1060 
tmpcûr
 = 
TIMx
->
CCER
;

1062 
tmpü2
 = 
TIMx
->
CR2
;

1065 
tmpccmrx
 = 
TIMx
->
CCMR3
;

1068 
tmpccmrx
 &ð(
ušt32_t
)~
TIM_CCMR3_OC6M
;

1071 
tmpccmrx
 |ð(
ušt32_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

1074 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC6P
;

1076 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 20);

1079 
tmpcûr
 |ð(
ušt32_t
)((ušt32_t)
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 20);

1081 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

1083 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

1085 
tmpü2
 &=(
ušt32_t
è~
TIM_CR2_OIS6
;

1087 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 18);

1090 
TIMx
->
CR2
 = 
tmpü2
;

1093 
TIMx
->
CCMR3
 = 
tmpccmrx
;

1096 
TIMx
->
CCR6
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

1099 
TIMx
->
CCER
 = 
tmpcûr
;

1100 
	}
}

1110 
	$TIM_S–eùGC5C1
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1113 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1114 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1116 ià(
NewS‹
 !ð
DISABLE
)

1119 
TIMx
->
CCR5
 |ð
TIM_CCR5_GC5C1
;

1124 
TIMx
->
CCR5
 &ð(
ušt32_t
)~
TIM_CCR5_GC5C1
;

1126 
	}
}

1136 
	$TIM_S–eùGC5C2
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1139 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1140 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1142 ià(
NewS‹
 !ð
DISABLE
)

1145 
TIMx
->
CCR5
 |ð
TIM_CCR5_GC5C2
;

1150 
TIMx
->
CCR5
 &ð(
ušt32_t
)~
TIM_CCR5_GC5C2
;

1152 
	}
}

1163 
	$TIM_S–eùGC5C3
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1166 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1167 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1169 ià(
NewS‹
 !ð
DISABLE
)

1172 
TIMx
->
CCR5
 |ð
TIM_CCR5_GC5C3
;

1177 
TIMx
->
CCR5
 &ð(
ušt32_t
)~
TIM_CCR5_GC5C3
;

1179 
	}
}

1187 
	$TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

1190 
TIM_OCIn™SŒuù
->
TIM_OCMode
 = 
TIM_OCMode_Timšg
;

1191 
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 = 
TIM_OuutS‹_Di§bË
;

1192 
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 = 
TIM_OuutNS‹_Di§bË
;

1193 
TIM_OCIn™SŒuù
->
TIM_Pul£
 = 0x00000000;

1194 
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

1195 
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

1196 
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 = 
TIM_OCIdËS‹_Re£t
;

1197 
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 = 
TIM_OCNIdËS‹_Re£t
;

1198 
	}
}

1229 
	$TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, 
ušt32_t
 
TIM_OCMode
)

1231 
ušt32_t
 
tmp
 = 0;

1232 
ušt16_t
 
tmp1
 = 0;

1235 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1236 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1237 
	`as£¹_·¿m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1239 
tmp
 = (
ušt32_t
è
TIMx
;

1240 
tmp
 +ð
CCMR_OFFSET
;

1242 
tmp1
 = 
CCER_CCE_SET
 << (
ušt16_t
)
TIM_ChªÃl
;

1245 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp1
;

1247 if((
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
è||(TIM_ChªÃÈ=ð
TIM_ChªÃl_3
))

1249 
tmp
 +ð(
TIM_ChªÃl
>>1);

1252 *(
__IO
 
ušt32_t
 *è
tmp
 &ð
CCMR_OC13M_MASK
;

1255 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
TIM_OCMode
;

1259 
tmp
 +ð(
ušt32_t
)(
TIM_ChªÃl
 - (uint32_t)4)>> (uint32_t)1;

1262 *(
__IO
 
ušt32_t
 *è
tmp
 &ð
CCMR_OC24M_MASK
;

1265 *(
__IO
 
ušt32_t
 *è
tmp
 |ð(
ušt16_t
)(
TIM_OCMode
 << 8);

1267 
	}
}

1275 
	$TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»1
)

1278 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1281 
TIMx
->
CCR1
 = 
Com·»1
;

1282 
	}
}

1291 
	$TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»2
)

1294 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1297 
TIMx
->
CCR2
 = 
Com·»2
;

1298 
	}
}

1306 
	$TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»3
)

1309 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1312 
TIMx
->
CCR3
 = 
Com·»3
;

1313 
	}
}

1321 
	$TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»4
)

1324 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1327 
TIMx
->
CCR4
 = 
Com·»4
;

1328 
	}
}

1336 
	$TIM_S‘Com·»5
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»5
)

1339 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1342 
TIMx
->
CCR5
 = 
Com·»5
;

1343 
	}
}

1351 
	$TIM_S‘Com·»6
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»6
)

1354 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1357 
TIMx
->
CCR6
 = 
Com·»6
;

1358 
	}
}

1369 
	$TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1371 
ušt32_t
 
tmpccmr1
 = 0;

1374 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1375 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1376 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1379 
tmpccmr1
 &ð(
ušt32_t
)~
TIM_CCMR1_OC1M
;

1382 
tmpccmr1
 |ð
TIM_FÜûdAùiÚ
;

1385 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1386 
	}
}

1398 
	$TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1400 
ušt32_t
 
tmpccmr1
 = 0;

1403 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1404 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1405 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1408 
tmpccmr1
 &ð(
ušt32_t
)~
TIM_CCMR1_OC2M
;

1411 
tmpccmr1
 |ð((
ušt32_t
)
TIM_FÜûdAùiÚ
 << 8);

1414 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1415 
	}
}

1426 
	$TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1428 
ušt32_t
 
tmpccmr2
 = 0;

1431 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1432 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1434 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1437 
tmpccmr2
 &ð(
ušt32_t
)~
TIM_CCMR2_OC3M
;

1440 
tmpccmr2
 |ð
TIM_FÜûdAùiÚ
;

1443 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1444 
	}
}

1455 
	$TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1457 
ušt32_t
 
tmpccmr2
 = 0;

1460 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1461 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1462 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1465 
tmpccmr2
 &ð(
ušt32_t
)~
TIM_CCMR2_OC4M
;

1468 
tmpccmr2
 |ð((
ušt32_t
)
TIM_FÜûdAùiÚ
 << 8);

1471 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1472 
	}
}

1483 
	$TIM_FÜûdOC5CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1485 
ušt32_t
 
tmpccmr3
 = 0;

1488 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1489 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1490 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1493 
tmpccmr3
 &ð(
ušt32_t
)~
TIM_CCMR3_OC5M
;

1496 
tmpccmr3
 |ð(
ušt32_t
)(
TIM_FÜûdAùiÚ
);

1499 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1500 
	}
}

1511 
	$TIM_FÜûdOC6CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1513 
ušt32_t
 
tmpccmr3
 = 0;

1516 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1517 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1518 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1521 
tmpccmr3
 &ð(
ušt32_t
)~
TIM_CCMR3_OC6M
;

1524 
tmpccmr3
 |ð((
ušt32_t
)
TIM_FÜûdAùiÚ
 << 8);

1527 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1528 
	}
}

1539 
	$TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1541 
ušt32_t
 
tmpccmr1
 = 0;

1544 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1545 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1547 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1550 
tmpccmr1
 &ð(
ušt32_t
)(~
TIM_CCMR1_OC1PE
);

1553 
tmpccmr1
 |ð
TIM_OCP»lßd
;

1556 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1557 
	}
}

1569 
	$TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1571 
ušt32_t
 
tmpccmr1
 = 0;

1574 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1575 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1577 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1580 
tmpccmr1
 &ð(
ušt32_t
)(~
TIM_CCMR1_OC2PE
);

1583 
tmpccmr1
 |ð((
ušt32_t
)
TIM_OCP»lßd
 << 8);

1586 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1587 
	}
}

1598 
	$TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1600 
ušt32_t
 
tmpccmr2
 = 0;

1603 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1604 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1606 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1609 
tmpccmr2
 &ð(
ušt32_t
)(~
TIM_CCMR2_OC3PE
);

1612 
tmpccmr2
 |ð
TIM_OCP»lßd
;

1615 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1616 
	}
}

1627 
	$TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1629 
ušt32_t
 
tmpccmr2
 = 0;

1632 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1633 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1635 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1638 
tmpccmr2
 &ð(
ušt32_t
)(~
TIM_CCMR2_OC4PE
);

1641 
tmpccmr2
 |ð((
ušt32_t
)
TIM_OCP»lßd
 << 8);

1644 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1645 
	}
}

1656 
	$TIM_OC5P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1658 
ušt32_t
 
tmpccmr3
 = 0;

1661 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1662 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1664 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1667 
tmpccmr3
 &ð(
ušt32_t
)(~
TIM_CCMR3_OC5PE
);

1670 
tmpccmr3
 |ð(
ušt32_t
)(
TIM_OCP»lßd
);

1673 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1674 
	}
}

1685 
	$TIM_OC6P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1687 
ušt32_t
 
tmpccmr3
 = 0;

1690 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1691 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1693 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1696 
tmpccmr3
 &ð(
ušt32_t
)(~
TIM_CCMR3_OC6PE
);

1699 
tmpccmr3
 |ð((
ušt32_t
)
TIM_OCP»lßd
 << 8);

1702 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1703 
	}
}

1714 
	$TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1716 
ušt32_t
 
tmpccmr1
 = 0;

1719 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1720 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1723 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1726 
tmpccmr1
 &ð(
ušt32_t
)~
TIM_CCMR1_OC1FE
;

1729 
tmpccmr1
 |ð
TIM_OCFa¡
;

1732 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1733 
	}
}

1745 
	$TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1747 
ušt32_t
 
tmpccmr1
 = 0;

1750 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1751 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1754 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1757 
tmpccmr1
 &ð(
ušt32_t
)(~
TIM_CCMR1_OC2FE
);

1760 
tmpccmr1
 |ð((
ušt32_t
)
TIM_OCFa¡
 << 8);

1763 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1764 
	}
}

1775 
	$TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1777 
ušt32_t
 
tmpccmr2
 = 0;

1780 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1781 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1784 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1787 
tmpccmr2
 &ð(
ušt32_t
)~
TIM_CCMR2_OC3FE
;

1790 
tmpccmr2
 |ð
TIM_OCFa¡
;

1793 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1794 
	}
}

1805 
	$TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1807 
ušt32_t
 
tmpccmr2
 = 0;

1810 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1811 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1814 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1817 
tmpccmr2
 &ð(
ušt32_t
)(~
TIM_CCMR2_OC4FE
);

1820 
tmpccmr2
 |ð((
ušt32_t
)
TIM_OCFa¡
 << 8);

1823 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1824 
	}
}

1835 
	$TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1837 
ušt32_t
 
tmpccmr1
 = 0;

1840 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1841 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1843 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1846 
tmpccmr1
 &ð(
ušt32_t
)~
TIM_CCMR1_OC1CE
;

1849 
tmpccmr1
 |ð
TIM_OCCË¬
;

1852 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1853 
	}
}

1865 
	$TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1867 
ušt32_t
 
tmpccmr1
 = 0;

1870 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1871 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1873 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1876 
tmpccmr1
 &ð(
ušt32_t
)~
TIM_CCMR1_OC2CE
;

1879 
tmpccmr1
 |ð((
ušt32_t
)
TIM_OCCË¬
 << 8);

1882 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1883 
	}
}

1894 
	$TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1896 
ušt32_t
 
tmpccmr2
 = 0;

1899 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1900 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1902 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1905 
tmpccmr2
 &ð(
ušt32_t
)~
TIM_CCMR2_OC3CE
;

1908 
tmpccmr2
 |ð
TIM_OCCË¬
;

1911 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1912 
	}
}

1923 
	$TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1925 
ušt32_t
 
tmpccmr2
 = 0;

1928 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1929 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1931 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1934 
tmpccmr2
 &ð(
ušt32_t
)~
TIM_CCMR2_OC4CE
;

1937 
tmpccmr2
 |ð((
ušt32_t
)
TIM_OCCË¬
 << 8);

1940 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1941 
	}
}

1952 
	$TIM_CË¬OC5Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1954 
ušt32_t
 
tmpccmr3
 = 0;

1957 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1958 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1960 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1963 
tmpccmr3
 &ð(
ušt32_t
)~
TIM_CCMR3_OC5CE
;

1966 
tmpccmr3
 |ð(
ušt32_t
)(
TIM_OCCË¬
);

1969 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1970 
	}
}

1981 
	$TIM_CË¬OC6Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1983 
ušt32_t
 
tmpccmr3
 = 0;

1986 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1987 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1989 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1992 
tmpccmr3
 &ð(
ušt32_t
)~
TIM_CCMR3_OC6CE
;

1995 
tmpccmr3
 |ð((
ušt32_t
)
TIM_OCCË¬
 << 8);

1998 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1999 
	}
}

2010 
	$TIM_S–eùOCREFCË¬
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCReã»nûCË¬
)

2013 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2014 
	`as£¹_·¿m
(
	`TIM_OCREFERENCECECLEAR_SOURCE
(
TIM_OCReã»nûCË¬
));

2017 
TIMx
->
SMCR
 &ð(
ušt16_t
)~((ušt16_t)
TIM_SMCR_OCCS
);

2018 
TIMx
->
SMCR
 |ð
TIM_OCReã»nûCË¬
;

2019 
	}
}

2030 
	$TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

2032 
ušt32_t
 
tmpcûr
 = 0;

2035 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2036 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

2038 
tmpcûr
 = 
TIMx
->
CCER
;

2041 
tmpcûr
 &ð(
ušt32_t
)(~
TIM_CCER_CC1P
);

2042 
tmpcûr
 |ð
TIM_OCPÞ¬™y
;

2045 
TIMx
->
CCER
 = 
tmpcûr
;

2046 
	}
}

2057 
	$TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

2059 
ušt32_t
 
tmpcûr
 = 0;

2061 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2062 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

2064 
tmpcûr
 = 
TIMx
->
CCER
;

2067 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC1NP
;

2068 
tmpcûr
 |ð
TIM_OCNPÞ¬™y
;

2071 
TIMx
->
CCER
 = 
tmpcûr
;

2072 
	}
}

2084 
	$TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

2086 
ušt32_t
 
tmpcûr
 = 0;

2089 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2090 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

2092 
tmpcûr
 = 
TIMx
->
CCER
;

2095 
tmpcûr
 &ð(
ušt32_t
)(~
TIM_CCER_CC2P
);

2096 
tmpcûr
 |ð((
ušt32_t
)
TIM_OCPÞ¬™y
 << 4);

2099 
TIMx
->
CCER
 = 
tmpcûr
;

2100 
	}
}

2111 
	$TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

2113 
ušt32_t
 
tmpcûr
 = 0;

2116 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2117 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

2119 
tmpcûr
 = 
TIMx
->
CCER
;

2122 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC2NP
;

2123 
tmpcûr
 |ð((
ušt32_t
)
TIM_OCNPÞ¬™y
 << 4);

2126 
TIMx
->
CCER
 = 
tmpcûr
;

2127 
	}
}

2138 
	$TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

2140 
ušt32_t
 
tmpcûr
 = 0;

2143 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2144 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

2146 
tmpcûr
 = 
TIMx
->
CCER
;

2149 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC3P
;

2150 
tmpcûr
 |ð((
ušt32_t
)
TIM_OCPÞ¬™y
 << 8);

2153 
TIMx
->
CCER
 = 
tmpcûr
;

2154 
	}
}

2165 
	$TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

2167 
ušt32_t
 
tmpcûr
 = 0;

2170 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2171 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

2173 
tmpcûr
 = 
TIMx
->
CCER
;

2176 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC3NP
;

2177 
tmpcûr
 |ð((
ušt32_t
)
TIM_OCNPÞ¬™y
 << 8);

2180 
TIMx
->
CCER
 = 
tmpcûr
;

2181 
	}
}

2192 
	$TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

2194 
ušt32_t
 
tmpcûr
 = 0;

2197 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2198 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

2200 
tmpcûr
 = 
TIMx
->
CCER
;

2203 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC4P
;

2204 
tmpcûr
 |ð((
ušt32_t
)
TIM_OCPÞ¬™y
 << 12);

2207 
TIMx
->
CCER
 = 
tmpcûr
;

2208 
	}
}

2219 
	$TIM_OC5PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

2221 
ušt32_t
 
tmpcûr
 = 0;

2224 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

2227 
tmpcûr
 = 
TIMx
->
CCER
;

2230 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC5P
;

2231 
tmpcûr
 |ð((
ušt32_t
)
TIM_OCPÞ¬™y
 << 16);

2234 
TIMx
->
CCER
 = 
tmpcûr
;

2235 
	}
}

2246 
	$TIM_OC6PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

2248 
ušt32_t
 
tmpcûr
 = 0;

2251 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2252 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

2254 
tmpcûr
 = 
TIMx
->
CCER
;

2257 
tmpcûr
 &ð(
ušt32_t
)~
TIM_CCER_CC6P
;

2258 
tmpcûr
 |ð((
ušt32_t
)
TIM_OCPÞ¬™y
 << 20);

2261 
TIMx
->
CCER
 = 
tmpcûr
;

2262 
	}
}

2279 
	$TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
)

2281 
ušt32_t
 
tmp
 = 0;

2284 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2285 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

2286 
	`as£¹_·¿m
(
	`IS_TIM_CCX
(
TIM_CCx
));

2288 
tmp
 = (
ušt32_t
)
CCER_CCE_SET
 << (ušt32_t)
TIM_ChªÃl
;

2291 
TIMx
->
CCER
 &ð(
ušt32_t
)(~
tmp
);

2294 
TIMx
->
CCER
 |ð((
ušt32_t
)
TIM_CCx
 << (ušt32_t)
TIM_ChªÃl
);

2295 
	}
}

2309 
	$TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
)

2311 
ušt32_t
 
tmp
 = 0;

2314 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2315 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_ChªÃl
));

2316 
	`as£¹_·¿m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2318 
tmp
 = (
ušt32_t
)
CCER_CCNE_SET
 << (ušt32_t)
TIM_ChªÃl
;

2321 
TIMx
->
CCER
 &ð(
ušt32_t
è~
tmp
;

2324 
TIMx
->
CCER
 |ð((
ušt32_t
)
TIM_CCxN
 << (ušt32_t)
TIM_ChªÃl
);

2325 
	}
}

2391 
	$TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

2394 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2395 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
));

2396 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
));

2397 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
));

2398 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
));

2400 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

2403 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

2404 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

2405 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2407 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2409 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_2
)

2412 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

2413 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

2414 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2416 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2418 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_3
)

2421 
	`TI3_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

2422 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

2423 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2425 
	`TIM_S‘IC3P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2430 
	`TI4_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

2431 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

2432 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2434 
	`TIM_S‘IC4P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2436 
	}
}

2444 
	$TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

2447 
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 = 
TIM_ChªÃl_1
;

2448 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

2449 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

2450 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
 = 
TIM_ICPSC_DIV1
;

2451 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
 = 0x00;

2452 
	}
}

2463 
	$TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

2465 
ušt16_t
 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

2466 
ušt16_t
 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

2469 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2472 ià(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 =ð
TIM_ICPÞ¬™y_Risšg
)

2474 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_F®lšg
;

2478 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

2481 ià(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 =ð
TIM_ICS–eùiÚ_DœeùTI
)

2483 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_IndœeùTI
;

2487 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

2489 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

2492 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

2493 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2495 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2497 
	`TI2_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2499 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2504 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

2505 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2507 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2509 
	`TI1_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2511 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2513 
	}
}

2520 
ušt32_t
 
	$TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
)

2523 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2526  
TIMx
->
CCR1
;

2527 
	}
}

2535 
ušt32_t
 
	$TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
)

2538 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2541  
TIMx
->
CCR2
;

2542 
	}
}

2549 
ušt32_t
 
	$TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
)

2552 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2555  
TIMx
->
CCR3
;

2556 
	}
}

2563 
ušt32_t
 
	$TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
)

2566 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2569  
TIMx
->
CCR4
;

2570 
	}
}

2583 
	$TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2586 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2587 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2590 
TIMx
->
CCMR1
 &ð(
ušt32_t
)~
TIM_CCMR1_IC1PSC
;

2593 
TIMx
->
CCMR1
 |ð
TIM_ICPSC
;

2594 
	}
}

2608 
	$TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2611 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2612 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2615 
TIMx
->
CCMR1
 &ð(
ušt32_t
)~
TIM_CCMR1_IC2PSC
;

2618 
TIMx
->
CCMR1
 |ð(
ušt32_t
)((ušt32_t)
TIM_ICPSC
 << 8);

2619 
	}
}

2632 
	$TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2635 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2636 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2639 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC3PSC
;

2642 
TIMx
->
CCMR2
 |ð
TIM_ICPSC
;

2643 
	}
}

2656 
	$TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2659 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2660 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2663 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC4PSC
;

2666 
TIMx
->
CCMR2
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2667 
	}
}

2709 
	$TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

2712 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2713 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
));

2714 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
));

2715 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
));

2716 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_B»ak
));

2717 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
));

2718 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
));

2722 
TIMx
->
BDTR
 = (
ušt32_t
)
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 | TIM_BDTRIn™SŒuù->
TIM_OSSIS‹
 |

2723 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 | TIM_BDTRIn™SŒuù->
TIM_D—dTime
 |

2724 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 | TIM_BDTRIn™SŒuù->
TIM_B»akPÞ¬™y
 |

2725 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
;

2726 
	}
}

2739 
	$TIM_B»ak1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_B»ak1PÞ¬™y
, 
ušt8_t
 
TIM_B»ak1Fž‹r
)

2741 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2742 
	`as£¹_·¿m
(
	`IS_TIM_BREAK1_FILTER
(
TIM_B»ak1Fž‹r
));

2745 
TIMx
->
BDTR
 &ð(
ušt32_t
)~ (
TIM_BDTR_BKP
 | 
TIM_BDTR_BKF
);

2747 
TIMx
->
BDTR
 |ð
TIM_B»ak1PÞ¬™y
 |((
ušt32_t
)
TIM_B»ak1Fž‹r
 << 16);

2748 
	}
}

2761 
	$TIM_B»ak2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_B»ak2PÞ¬™y
, 
ušt8_t
 
TIM_B»ak2Fž‹r
)

2764 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2765 
	`as£¹_·¿m
(
	`IS_TIM_BREAK2_FILTER
(
TIM_B»ak2Fž‹r
));

2768 
TIMx
->
BDTR
 &ð(
ušt32_t
)~ (
TIM_BDTR_BK2P
 | 
TIM_BDTR_BK2F
);

2771 
TIMx
->
BDTR
 |ð
TIM_B»ak2PÞ¬™y
 |((
ušt32_t
)
TIM_B»ak2Fž‹r
 << 20);

2772 
	}
}

2781 
	$TIM_B»ak1Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2784 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2785 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2787 ià(
NewS‹
 !ð
DISABLE
)

2790 
TIMx
->
BDTR
 |ð
TIM_BDTR_BKE
;

2795 
TIMx
->
BDTR
 &ð(
ušt32_t
)~
TIM_BDTR_BKE
;

2797 
	}
}

2806 
	$TIM_B»ak2Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2809 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2810 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2812 ià(
NewS‹
 !ð
DISABLE
)

2815 
TIMx
->
BDTR
 |ð
TIM_BDTR_BK2E
;

2820 
TIMx
->
BDTR
 &ð(
ušt32_t
)~
TIM_BDTR_BK2E
;

2822 
	}
}

2830 
	$TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
)

2833 
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 = 
TIM_OSSRS‹_Di§bË
;

2834 
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
 = 
TIM_OSSIS‹_Di§bË
;

2835 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 = 
TIM_LOCKLev–_OFF
;

2836 
TIM_BDTRIn™SŒuù
->
TIM_D—dTime
 = 0x00;

2837 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 = 
TIM_B»ak_Di§bË
;

2838 
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
 = 
TIM_B»akPÞ¬™y_Low
;

2839 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
 = 
TIM_Autom©icOuut_Di§bË
;

2840 
	}
}

2849 
	$TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2852 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2853 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2855 ià(
NewS‹
 !ð
DISABLE
)

2858 
TIMx
->
BDTR
 |ð
TIM_BDTR_MOE
;

2863 
TIMx
->
BDTR
 &ð(
ušt16_t
)~
TIM_BDTR_MOE
;

2865 
	}
}

2874 
	$TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2877 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2878 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2880 ià(
NewS‹
 !ð
DISABLE
)

2883 
TIMx
->
CR2
 |ð
TIM_CR2_CCUS
;

2888 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_CCUS
;

2890 
	}
}

2899 
	$TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2902 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2903 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2904 ià(
NewS‹
 !ð
DISABLE
)

2907 
TIMx
->
CR2
 |ð
TIM_CR2_CCPC
;

2912 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_CCPC
;

2914 
	}
}

2956 
	$TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
)

2959 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2960 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

2961 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2963 ià(
NewS‹
 !ð
DISABLE
)

2966 
TIMx
->
DIER
 |ð
TIM_IT
;

2971 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_IT
;

2973 
	}
}

2994 
	$TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
)

2997 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2998 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_Ev’tSourû
));

3001 
TIMx
->
EGR
 = 
TIM_Ev’tSourû
;

3002 
	}
}

3029 
FÏgStus
 
	$TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_FLAG
)

3031 
ITStus
 
b™¡©us
 = 
RESET
;

3033 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3034 
	`as£¹_·¿m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

3037 ià((
TIMx
->
SR
 & 
TIM_FLAG
è!ð
RESET
)

3039 
b™¡©us
 = 
SET
;

3043 
b™¡©us
 = 
RESET
;

3045  
b™¡©us
;

3046 
	}
}

3073 
	$TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

3076 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3079 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_FLAG
;

3080 
	}
}

3101 
ITStus
 
	$TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

3103 
ITStus
 
b™¡©us
 = 
RESET
;

3104 
ušt16_t
 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

3106 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3107 
	`as£¹_·¿m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

3109 
™¡©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

3111 
™’abË
 = 
TIMx
->
DIER
 & 
TIM_IT
;

3112 ià((
™¡©us
 !ð(
ušt16_t
)
RESET
è&& (
™’abË
 != (uint16_t)RESET))

3114 
b™¡©us
 = 
SET
;

3118 
b™¡©us
 = 
RESET
;

3120  
b™¡©us
;

3121 
	}
}

3142 
	$TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

3145 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3148 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_IT
;

3149 
	}
}

3179 
	$TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
)

3182 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

3183 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

3184 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur¡L’gth
));

3187 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur¡L’gth
;

3188 
	}
}

3206 
	$TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
)

3209 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3210 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASourû
));

3211 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

3213 ià(
NewS‹
 !ð
DISABLE
)

3216 
TIMx
->
DIER
 |ð
TIM_DMASourû
;

3221 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_DMASourû
;

3223 
	}
}

3232 
	$TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

3235 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

3236 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

3238 ià(
NewS‹
 !ð
DISABLE
)

3241 
TIMx
->
CR2
 |ð
TIM_CR2_CCDS
;

3246 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_CCDS
;

3248 
	}
}

3271 
	$TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
)

3274 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3277 
TIMx
->
SMCR
 &ð(
ušt16_t
)~
TIM_SMCR_SMS
;

3278 
	}
}

3292 
	$TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

3295 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3296 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

3299 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_IÅutTrigg”Sourû
);

3302 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

3303 
	}
}

3322 
	$TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

3323 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
)

3326 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3327 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPÞ¬™y
));

3328 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
ICFž‹r
));

3331 ià(
TIM_TIxEx‹º®CLKSourû
 =ð
TIM_TIxEx‹º®CLK1Sourû_TI2
)

3333 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

3337 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

3340 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_TIxEx‹º®CLKSourû
);

3342 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

3343 
	}
}

3362 
	$TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

3363 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

3365 
ušt16_t
 
tmpsmü
 = 0;

3368 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3369 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

3370 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

3371 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

3373 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

3376 
tmpsmü
 = 
TIMx
->
SMCR
;

3379 
tmpsmü
 &ð(
ušt16_t
)~
TIM_SMCR_SMS
;

3382 
tmpsmü
 |ð
TIM_SÏveMode_Ex‹º®1
;

3385 
tmpsmü
 &ð(
ušt16_t
)~
TIM_SMCR_TS
;

3386 
tmpsmü
 |ð
TIM_TS_ETRF
;

3389 
TIMx
->
SMCR
 = 
tmpsmü
;

3390 
	}
}

3409 
	$TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

3410 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

3413 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3414 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

3415 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

3416 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

3419 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

3422 
TIMx
->
SMCR
 |ð
TIM_SMCR_ECE
;

3423 
	}
}

3476 
	$TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

3478 
ušt16_t
 
tmpsmü
 = 0;

3481 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3482 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

3485 
tmpsmü
 = 
TIMx
->
SMCR
;

3488 
tmpsmü
 &ð(
ušt16_t
)~
TIM_SMCR_TS
;

3491 
tmpsmü
 |ð
TIM_IÅutTrigg”Sourû
;

3494 
TIMx
->
SMCR
 = 
tmpsmü
;

3495 
	}
}

3519 
	$TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
)

3522 
	`as£¹_·¿m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

3523 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSourû
));

3526 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_MMS
;

3528 
TIMx
->
CR2
 |ð
TIM_TRGOSourû
;

3529 
	}
}

3557 
	$TIM_S–eùOuutTrigg”2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_TRGO2Sourû
)

3560 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

3561 
	`as£¹_·¿m
(
	`IS_TIM_TRGO2_SOURCE
(
TIM_TRGO2Sourû
));

3564 
TIMx
->
CR2
 &ð(
ušt32_t
)~
TIM_CR2_MMS2
;

3566 
TIMx
->
CR2
 |ð
TIM_TRGO2Sourû
;

3567 
	}
}

3584 
	$TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_SÏveMode
)

3587 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3588 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SÏveMode
));

3591 
TIMx
->
SMCR
 &ð(
ušt32_t
)~
TIM_SMCR_SMS
;

3594 
TIMx
->
SMCR
 |ð(
ušt32_t
)
TIM_SÏveMode
;

3595 
	}
}

3607 
	$TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
)

3610 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3611 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
TIM_Ma¡”SÏveMode
));

3614 
TIMx
->
SMCR
 &ð(
ušt16_t
)~
TIM_SMCR_MSM
;

3617 
TIMx
->
SMCR
 |ð
TIM_Ma¡”SÏveMode
;

3618 
	}
}

3637 
	$TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

3638 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

3640 
ušt16_t
 
tmpsmü
 = 0;

3643 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3644 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

3645 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

3646 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

3648 
tmpsmü
 = 
TIMx
->
SMCR
;

3651 
tmpsmü
 &ð
SMCR_ETR_MASK
;

3654 
tmpsmü
 |ð(
ušt16_t
)(
TIM_ExtTRGP»sÿËr
 | (ušt16_t)(
TIM_ExtTRGPÞ¬™y
 | (ušt16_t)(
ExtTRGFž‹r
 << (uint16_t)8)));

3657 
TIMx
->
SMCR
 = 
tmpsmü
;

3658 
	}
}

3695 
	$TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

3696 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
)

3698 
ušt16_t
 
tmpsmü
 = 0;

3699 
ušt16_t
 
tmpccmr1
 = 0;

3700 
ušt16_t
 
tmpcûr
 = 0;

3703 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3704 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
TIM_Encod”Mode
));

3705 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1PÞ¬™y
));

3706 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2PÞ¬™y
));

3709 
tmpsmü
 = 
TIMx
->
SMCR
;

3712 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3715 
tmpcûr
 = 
TIMx
->
CCER
;

3718 
tmpsmü
 &ð(
ušt16_t
)~
TIM_SMCR_SMS
;

3719 
tmpsmü
 |ð
TIM_Encod”Mode
;

3722 
tmpccmr1
 &ð((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR1_CC2S
);

3723 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3726 
tmpcûr
 &ð((
ušt16_t
)~
TIM_CCER_CC1P
è& ((ušt16_t)~
TIM_CCER_CC2P
);

3727 
tmpcûr
 |ð(
ušt16_t
)(
TIM_IC1PÞ¬™y
 | (ušt16_t)(
TIM_IC2PÞ¬™y
 << (uint16_t)4));

3730 
TIMx
->
SMCR
 = 
tmpsmü
;

3733 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3736 
TIMx
->
CCER
 = 
tmpcûr
;

3737 
	}
}

3747 
	$TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

3750 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3751 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

3753 ià(
NewS‹
 !ð
DISABLE
)

3756 
TIMx
->
CR2
 |ð
TIM_CR2_TI1S
;

3761 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_TI1S
;

3763 
	}
}

3803 
	$TIM_Rem­CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Rem­
)

3806 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

3807 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
TIM_Rem­
));

3810 
TIMx
->
OR
 = 
TIM_Rem­
;

3811 
	}
}

3834 
	$TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3835 
ušt16_t
 
TIM_ICFž‹r
)

3837 
ušt32_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0;

3840 
TIMx
->
CCER
 &ð(
ušt32_t
)~
TIM_CCER_CC1E
;

3841 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3842 
tmpcûr
 = 
TIMx
->
CCER
;

3845 
tmpccmr1
 &ð((
ušt32_t
)~
TIM_CCMR1_CC1S
è& ((ušt32_t)~
TIM_CCMR1_IC1F
);

3846 
tmpccmr1
 |ð(
ušt32_t
)(
TIM_ICS–eùiÚ
 | (ušt32_t)((ušt32_t)
TIM_ICFž‹r
 << 4));

3849 
tmpcûr
 &ð(
ušt32_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3850 
tmpcûr
 |ð(
ušt32_t
)(
TIM_ICPÞ¬™y
 | (ušt32_t)
TIM_CCER_CC1E
);

3853 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3854 
TIMx
->
CCER
 = 
tmpcûr
;

3855 
	}
}

3875 
	$TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3876 
ušt16_t
 
TIM_ICFž‹r
)

3878 
ušt32_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3881 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC2E
;

3882 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3883 
tmpcûr
 = 
TIMx
->
CCER
;

3884 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 4);

3887 
tmpccmr1
 &ð((
ušt32_t
)~
TIM_CCMR1_CC2S
è& ((ušt32_t)~
TIM_CCMR1_IC2F
);

3888 
tmpccmr1
 |ð(
ušt32_t
)((ušt32_t)
TIM_ICFž‹r
 << 12);

3889 
tmpccmr1
 |ð(
ušt32_t
)((ušt32_t)
TIM_ICS–eùiÚ
 << 8);

3892 
tmpcûr
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3893 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC2E
);

3896 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3897 
TIMx
->
CCER
 = 
tmpcûr
;

3898 
	}
}

3917 
	$TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3918 
ušt16_t
 
TIM_ICFž‹r
)

3920 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3923 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC3E
;

3924 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3925 
tmpcûr
 = 
TIMx
->
CCER
;

3926 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 8);

3929 
tmpccmr2
 &ð((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR2_IC3F
);

3930 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

3933 
tmpcûr
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3934 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC3E
);

3937 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3938 
TIMx
->
CCER
 = 
tmpcûr
;

3939 
	}
}

3958 
	$TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3959 
ušt16_t
 
TIM_ICFž‹r
)

3961 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3964 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4E
;

3965 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3966 
tmpcûr
 = 
TIMx
->
CCER
;

3967 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 12);

3970 
tmpccmr2
 &ð((
ušt16_t
)~
TIM_CCMR1_CC2S
è& ((ušt16_t)~
TIM_CCMR1_IC2F
);

3971 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

3972 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

3975 
tmpcûr
 &ð(
ušt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3976 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC4E
);

3979 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3980 
TIMx
->
CCER
 = 
tmpcûr
 ;

3981 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_usart.c

81 
	~"¡m32f30x_u§¹.h
"

82 
	~"¡m32f30x_rcc.h
"

97 
	#CR1_CLEAR_MASK
 ((
ušt32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

98 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

99 
USART_CR1_RE
))

	)

102 
	#CR2_CLOCK_CLEAR_MASK
 ((
ušt32_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

103 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

106 
	#CR3_CLEAR_MASK
 ((
ušt32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

109 
	#IT_MASK
 ((
ušt32_t
)0x000000FF)

	)

173 
	$USART_DeIn™
(
USART_Ty³Def
* 
USARTx
)

176 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

178 ià(
USARTx
 =ð
USART1
)

180 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
ENABLE
);

181 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
DISABLE
);

183 ià(
USARTx
 =ð
USART2
)

185 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
ENABLE
);

186 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
DISABLE
);

188 ià(
USARTx
 =ð
USART3
)

190 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
ENABLE
);

191 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
DISABLE
);

193 ià(
USARTx
 =ð
UART4
)

195 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
ENABLE
);

196 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
DISABLE
);

200 ià(
USARTx
 =ð
UART5
)

202 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
ENABLE
);

203 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
DISABLE
);

206 
	}
}

217 
	$USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

219 
ušt32_t
 
divid”
 = 0, 
­bþock
 = 0, 
tm´eg
 = 0;

220 
RCC_ClocksTy³Def
 
RCC_ClocksStus
;

223 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

224 
	`as£¹_·¿m
(
	`IS_USART_BAUDRATE
(
USART_In™SŒuù
->
USART_BaudR©e
));

225 
	`as£¹_·¿m
(
	`IS_USART_WORD_LENGTH
(
USART_In™SŒuù
->
USART_WÜdL’gth
));

226 
	`as£¹_·¿m
(
	`IS_USART_STOPBITS
(
USART_In™SŒuù
->
USART_StÝB™s
));

227 
	`as£¹_·¿m
(
	`IS_USART_PARITY
(
USART_In™SŒuù
->
USART_P¬™y
));

228 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
USART_In™SŒuù
->
USART_Mode
));

229 
	`as£¹_·¿m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
));

232 
USARTx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_UE
);

235 
tm´eg
 = 
USARTx
->
CR2
;

237 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

241 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_StÝB™s
;

244 
USARTx
->
CR2
 = 
tm´eg
;

247 
tm´eg
 = 
USARTx
->
CR1
;

249 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
CR1_CLEAR_MASK
);

255 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_WÜdL’gth
 | USART_In™SŒuù->
USART_P¬™y
 |

256 
USART_In™SŒuù
->
USART_Mode
;

259 
USARTx
->
CR1
 = 
tm´eg
;

262 
tm´eg
 = 
USARTx
->
CR3
;

264 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
CR3_CLEAR_MASK
);

268 
tm´eg
 |ð
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
;

271 
USARTx
->
CR3
 = 
tm´eg
;

275 
	`RCC_G‘ClocksF»q
(&
RCC_ClocksStus
);

277 ià(
USARTx
 =ð
USART1
)

279 
­bþock
 = 
RCC_ClocksStus
.
USART1CLK_F»qu’cy
;

281 ià(
USARTx
 =ð
USART2
)

283 
­bþock
 = 
RCC_ClocksStus
.
USART2CLK_F»qu’cy
;

285 ià(
USARTx
 =ð
USART3
)

287 
­bþock
 = 
RCC_ClocksStus
.
USART3CLK_F»qu’cy
;

289 ià(
USARTx
 =ð
UART4
)

291 
­bþock
 = 
RCC_ClocksStus
.
UART4CLK_F»qu’cy
;

295 
­bþock
 = 
RCC_ClocksStus
.
UART5CLK_F»qu’cy
;

299 ià((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

302 
divid”
 = (
ušt32_t
)((2 * 
­bþock
è/ (
USART_In™SŒuù
->
USART_BaudR©e
));

303 
tm´eg
 = (
ušt32_t
)((2 * 
­bþock
è% (
USART_In™SŒuù
->
USART_BaudR©e
));

308 
divid”
 = (
ušt32_t
)((
­bþock
è/ (
USART_In™SŒuù
->
USART_BaudR©e
));

309 
tm´eg
 = (
ušt32_t
)((
­bþock
è% (
USART_In™SŒuù
->
USART_BaudR©e
));

313 ià(
tm´eg
 >ð(
USART_In™SŒuù
->
USART_BaudR©e
) / 2)

315 
divid”
++;

319 ià((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

322 
tm´eg
 = (
divid”
 & (
ušt16_t
)0x000F) >> 1;

325 
divid”
 = (divid” & (
ušt16_t
)0xFFF0è| 
tm´eg
;

329 
USARTx
->
BRR
 = (
ušt16_t
)
divid”
;

330 
	}
}

338 
	$USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
)

341 
USART_In™SŒuù
->
USART_BaudR©e
 = 9600;

342 
USART_In™SŒuù
->
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

343 
USART_In™SŒuù
->
USART_StÝB™s
 = 
USART_StÝB™s_1
;

344 
USART_In™SŒuù
->
USART_P¬™y
 = 
USART_P¬™y_No
 ;

345 
USART_In™SŒuù
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

346 
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

347 
	}
}

359 
	$USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

361 
ušt32_t
 
tm´eg
 = 0;

363 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

364 
	`as£¹_·¿m
(
	`IS_USART_CLOCK
(
USART_ClockIn™SŒuù
->
USART_Clock
));

365 
	`as£¹_·¿m
(
	`IS_USART_CPOL
(
USART_ClockIn™SŒuù
->
USART_CPOL
));

366 
	`as£¹_·¿m
(
	`IS_USART_CPHA
(
USART_ClockIn™SŒuù
->
USART_CPHA
));

367 
	`as£¹_·¿m
(
	`IS_USART_LASTBIT
(
USART_ClockIn™SŒuù
->
USART_La¡B™
));

369 
tm´eg
 = 
USARTx
->
CR2
;

371 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
CR2_CLOCK_CLEAR_MASK
);

377 
tm´eg
 |ð(
ušt32_t
)(
USART_ClockIn™SŒuù
->
USART_Clock
 | USART_ClockIn™SŒuù->
USART_CPOL
 |

378 
USART_ClockIn™SŒuù
->
USART_CPHA
 | USART_ClockIn™SŒuù->
USART_La¡B™
);

380 
USARTx
->
CR2
 = 
tm´eg
;

381 
	}
}

389 
	$USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

392 
USART_ClockIn™SŒuù
->
USART_Clock
 = 
USART_Clock_Di§bË
;

393 
USART_ClockIn™SŒuù
->
USART_CPOL
 = 
USART_CPOL_Low
;

394 
USART_ClockIn™SŒuù
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

395 
USART_ClockIn™SŒuù
->
USART_La¡B™
 = 
USART_La¡B™_Di§bË
;

396 
	}
}

406 
	$USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

409 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

410 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

412 ià(
NewS‹
 !ð
DISABLE
)

415 
USARTx
->
CR1
 |ð
USART_CR1_UE
;

420 
USARTx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_UE
);

422 
	}
}

436 
	$USART_DœeùiÚModeCmd
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DœeùiÚMode
, 
FunùiÚ®S‹
 
NewS‹
)

439 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

440 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
USART_DœeùiÚMode
));

441 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

443 ià(
NewS‹
 !ð
DISABLE
)

447 
USARTx
->
CR1
 |ð
USART_DœeùiÚMode
;

453 
USARTx
->
CR1
 &ð(
ušt32_t
)~
USART_DœeùiÚMode
;

455 
	}
}

468 
	$USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

471 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

472 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

474 ià(
NewS‹
 !ð
DISABLE
)

477 
USARTx
->
CR1
 |ð
USART_CR1_OVER8
;

482 
USARTx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_OVER8
);

484 
	}
}

496 
	$USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

499 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

500 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

502 ià(
NewS‹
 !ð
DISABLE
)

505 
USARTx
->
CR3
 |ð
USART_CR3_ONEBIT
;

510 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_ONEBIT
);

512 
	}
}

526 
	$USART_MSBFœ¡Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

529 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

530 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

532 ià(
NewS‹
 !ð
DISABLE
)

536 
USARTx
->
CR2
 |ð
USART_CR2_MSBFIRST
;

542 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_MSBFIRST
);

544 
	}
}

560 
	$USART_D©aInvCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

563 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

564 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

566 ià(
NewS‹
 !ð
DISABLE
)

570 
USARTx
->
CR2
 |ð
USART_CR2_DATAINV
;

576 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_DATAINV
);

578 
	}
}

596 
	$USART_InvPšCmd
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_InvPš
, 
FunùiÚ®S‹
 
NewS‹
)

599 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

600 
	`as£¹_·¿m
(
	`IS_USART_INVERSTION_PIN
(
USART_InvPš
));

601 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

603 ià(
NewS‹
 !ð
DISABLE
)

607 
USARTx
->
CR2
 |ð
USART_InvPš
;

613 
USARTx
->
CR2
 &ð(
ušt32_t
)~
USART_InvPš
;

615 
	}
}

629 
	$USART_SWAPPšCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

632 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

633 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

635 ià(
NewS‹
 !ð
DISABLE
)

638 
USARTx
->
CR2
 |ð
USART_CR2_SWAP
;

643 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_SWAP
);

645 
	}
}

655 
	$USART_Reûiv”TimeOutCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

658 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

659 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

661 ià(
NewS‹
 !ð
DISABLE
)

665 
USARTx
->
CR2
 |ð
USART_CR2_RTOEN
;

671 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_RTOEN
);

673 
	}
}

682 
	$USART_S‘Reûiv”TimeOut
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_Reûiv”TimeOut
)

685 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

686 
	`as£¹_·¿m
(
	`IS_USART_TIMEOUT
(
USART_Reûiv”TimeOut
));

690 
USARTx
->
RTOR
 &ð(
ušt32_t
)~((ušt32_t)
USART_RTOR_RTO
);

693 
USARTx
->
RTOR
 |ð
USART_Reûiv”TimeOut
;

694 
	}
}

705 
	$USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
)

708 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

711 
USARTx
->
GTPR
 &ð
USART_GTPR_GT
;

713 
USARTx
->
GTPR
 |ð
USART_P»sÿËr
;

714 
	}
}

754 
	$USART_STOPModeCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

757 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

758 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

760 ià(
NewS‹
 !ð
DISABLE
)

764 
USARTx
->
CR1
 |ð
USART_CR1_UESM
;

770 
USARTx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_UESM
);

772 
	}
}

787 
	$USART_StÝModeWakeUpSourûCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_WakeUpSourû
)

790 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

791 
	`as£¹_·¿m
(
	`IS_USART_STOPMODE_WAKEUPSOURCE
(
USART_WakeUpSourû
));

793 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_WUS
);

794 
USARTx
->
CR3
 |ð
USART_WakeUpSourû
;

795 
	}
}

838 
	$USART_AutoBaudR©eCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

841 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

842 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

844 ià(
NewS‹
 !ð
DISABLE
)

848 
USARTx
->
CR2
 |ð
USART_CR2_ABREN
;

854 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_ABREN
);

856 
	}
}

872 
	$USART_AutoBaudR©eCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_AutoBaudR©e
)

875 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

876 
	`as£¹_·¿m
(
	`IS_USART_AUTOBAUDRATE_MODE
(
USART_AutoBaudR©e
));

878 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_ABRMODE
);

879 
USARTx
->
CR2
 |ð
USART_AutoBaudR©e
;

880 
	}
}

915 
	$USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
)

918 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

919 
	`as£¹_·¿m
(
	`IS_USART_DATA
(
D©a
));

922 
USARTx
->
TDR
 = (
D©a
 & (
ušt16_t
)0x01FF);

923 
	}
}

931 
ušt16_t
 
	$USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
)

934 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

937  (
ušt16_t
)(
USARTx
->
RDR
 & (uint16_t)0x01FF);

938 
	}
}

981 
	$USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
)

984 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

987 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_ADD
);

989 
USARTx
->
CR2
 |=((
ušt32_t
)
USART_Add»ss
 << (uint32_t)0x18);

990 
	}
}

1000 
	$USART_Mu‹ModeCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1003 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1004 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1006 ià(
NewS‹
 !ð
DISABLE
)

1009 
USARTx
->
CR1
 |ð
USART_CR1_MME
;

1014 
USARTx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_MME
);

1016 
	}
}

1028 
	$USART_Mu‹ModeWakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_WakeUp
)

1031 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1032 
	`as£¹_·¿m
(
	`IS_USART_MUTEMODE_WAKEUP
(
USART_WakeUp
));

1034 
USARTx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_WAKE
);

1035 
USARTx
->
CR1
 |ð
USART_WakeUp
;

1036 
	}
}

1048 
	$USART_Add»ssD‘eùiÚCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_Add»ssL’gth
)

1051 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1052 
	`as£¹_·¿m
(
	`IS_USART_ADDRESS_DETECTION
(
USART_Add»ssL’gth
));

1054 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_ADDM7
);

1055 
USARTx
->
CR2
 |ð
USART_Add»ssL’gth
;

1056 
	}
}

1113 
	$USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_LINB»akD‘eùL’gth
)

1116 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1117 
	`as£¹_·¿m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINB»akD‘eùL’gth
));

1119 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_LBDL
);

1120 
USARTx
->
CR2
 |ð
USART_LINB»akD‘eùL’gth
;

1121 
	}
}

1131 
	$USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1134 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1135 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1137 ià(
NewS‹
 !ð
DISABLE
)

1140 
USARTx
->
CR2
 |ð
USART_CR2_LINEN
;

1145 
USARTx
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_LINEN
);

1147 
	}
}

1189 
	$USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1192 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1193 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1195 ià(
NewS‹
 !ð
DISABLE
)

1198 
USARTx
->
CR3
 |ð
USART_CR3_HDSEL
;

1203 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_HDSEL
);

1205 
	}
}

1270 
	$USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
)

1273 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1276 
USARTx
->
GTPR
 &ð
USART_GTPR_PSC
;

1278 
USARTx
->
GTPR
 |ð(
ušt16_t
)((ušt16_t)
USART_Gu¬dTime
 << 0x08);

1279 
	}
}

1289 
	$USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1292 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1293 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1294 ià(
NewS‹
 !ð
DISABLE
)

1297 
USARTx
->
CR3
 |ð
USART_CR3_SCEN
;

1302 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_SCEN
);

1304 
	}
}

1314 
	$USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1317 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1318 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1319 ià(
NewS‹
 !ð
DISABLE
)

1322 
USARTx
->
CR3
 |ð
USART_CR3_NACK
;

1327 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_NACK
);

1329 
	}
}

1338 
	$USART_S‘AutoR‘ryCouÁ
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_AutoCouÁ
)

1341 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1342 
	`as£¹_·¿m
(
	`IS_USART_AUTO_RETRY_COUNTER
(
USART_AutoCouÁ
));

1344 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_SCARCNT
);

1346 
USARTx
->
CR3
 |ð(
ušt32_t
)((ušt32_t)
USART_AutoCouÁ
 << 0x11);

1347 
	}
}

1356 
	$USART_S‘BlockL’gth
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_BlockL’gth
)

1359 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1362 
USARTx
->
RTOR
 &ð(
ušt32_t
)~((ušt32_t)
USART_RTOR_BLEN
);

1364 
USARTx
->
RTOR
 |ð(
ušt32_t
)((ušt32_t)
USART_BlockL’gth
 << 0x18);

1365 
	}
}

1419 
	$USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_IrDAMode
)

1422 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1423 
	`as£¹_·¿m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1425 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_IRLP
);

1426 
USARTx
->
CR3
 |ð
USART_IrDAMode
;

1427 
	}
}

1437 
	$USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1440 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1441 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1443 ià(
NewS‹
 !ð
DISABLE
)

1446 
USARTx
->
CR3
 |ð
USART_CR3_IREN
;

1451 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_IREN
);

1453 
	}
}

1495 
	$USART_DECmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1498 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1499 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1500 ià(
NewS‹
 !ð
DISABLE
)

1503 
USARTx
->
CR3
 |ð
USART_CR3_DEM
;

1508 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_DEM
);

1510 
	}
}

1522 
	$USART_DEPÞ¬™yCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DEPÞ¬™y
)

1525 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1526 
	`as£¹_·¿m
(
	`IS_USART_DE_POLARITY
(
USART_DEPÞ¬™y
));

1528 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_DEP
);

1529 
USARTx
->
CR3
 |ð
USART_DEPÞ¬™y
;

1530 
	}
}

1540 
	$USART_S‘DEAs£¹iÚTime
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DEAs£¹iÚTime
)

1543 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1544 
	`as£¹_·¿m
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEAs£¹iÚTime
));

1547 
USARTx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_DEAT
);

1549 
USARTx
->
CR1
 |=((
ušt32_t
)
USART_DEAs£¹iÚTime
 << (uint32_t)0x15);

1550 
	}
}

1560 
	$USART_S‘DED—s£¹iÚTime
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DED—s£¹iÚTime
)

1563 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1564 
	`as£¹_·¿m
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DED—s£¹iÚTime
));

1567 
USARTx
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_DEDT
);

1569 
USARTx
->
CR1
 |=((
ušt32_t
)
USART_DED—s£¹iÚTime
 << (uint32_t)0x10);

1570 
	}
}

1607 
	$USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

1610 
	`as£¹_·¿m
(
	`IS_USART_1234_PERIPH
(
USARTx
));

1611 
	`as£¹_·¿m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1612 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1614 ià(
NewS‹
 !ð
DISABLE
)

1618 
USARTx
->
CR3
 |ð
USART_DMAReq
;

1624 
USARTx
->
CR3
 &ð(
ušt32_t
)~
USART_DMAReq
;

1626 
	}
}

1640 
	$USART_DMAReû±iÚE¼ÜCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_DMAOnE¼Ü
)

1643 
	`as£¹_·¿m
(
	`IS_USART_1234_PERIPH
(
USARTx
));

1644 
	`as£¹_·¿m
(
	`IS_USART_DMAONERROR
(
USART_DMAOnE¼Ü
));

1647 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_DDRE
);

1649 
USARTx
->
CR3
 |ð
USART_DMAOnE¼Ü
;

1650 
	}
}

1773 
	$USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1775 
ušt32_t
 
u§¹»g
 = 0, 
™pos
 = 0, 
™mask
 = 0;

1776 
ušt32_t
 
u§¹xba£
 = 0;

1778 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1779 
	`as£¹_·¿m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1780 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1782 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

1785 
u§¹»g
 = (((
ušt16_t
)
USART_IT
) >> 0x08);

1788 
™pos
 = 
USART_IT
 & 
IT_MASK
;

1789 
™mask
 = (((
ušt32_t
)0x01è<< 
™pos
);

1791 ià(
u§¹»g
 == 0x02)

1793 
u§¹xba£
 += 0x04;

1795 ià(
u§¹»g
 == 0x03)

1797 
u§¹xba£
 += 0x08;

1802 ià(
NewS‹
 !ð
DISABLE
)

1804 *(
__IO
 
ušt32_t
*)
u§¹xba£
 |ð
™mask
;

1808 *(
__IO
 
ušt32_t
*)
u§¹xba£
 &ð~
™mask
;

1810 
	}
}

1827 
	$USART_Reque¡Cmd
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_Reque¡
, 
FunùiÚ®S‹
 
NewS‹
)

1830 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1831 
	`as£¹_·¿m
(
	`IS_USART_REQUEST
(
USART_Reque¡
));

1832 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1834 ià(
NewS‹
 !ð
DISABLE
)

1838 
USARTx
->
RQR
 |ð
USART_Reque¡
;

1844 
USARTx
->
RQR
 &ð(
ušt32_t
)~
USART_Reque¡
;

1846 
	}
}

1860 
	$USART_Ov”runD‘eùiÚCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_OVRD‘eùiÚ
)

1863 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1864 
	`as£¹_·¿m
(
	`IS_USART_OVRDETECTION
(
USART_OVRD‘eùiÚ
));

1867 
USARTx
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_OVRDIS
);

1869 
USARTx
->
CR3
 |ð
USART_OVRD‘eùiÚ
;

1870 
	}
}

1902 
FÏgStus
 
	$USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_FLAG
)

1904 
FÏgStus
 
b™¡©us
 = 
RESET
;

1906 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1907 
	`as£¹_·¿m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1909 ià((
USARTx
->
ISR
 & 
USART_FLAG
è!ð(
ušt16_t
)
RESET
)

1911 
b™¡©us
 = 
SET
;

1915 
b™¡©us
 = 
RESET
;

1917  
b™¡©us
;

1918 
	}
}

1953 
	$USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_FLAG
)

1956 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1957 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1959 
USARTx
->
ICR
 = 
USART_FLAG
;

1960 
	}
}

1984 
ITStus
 
	$USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_IT
)

1986 
ušt32_t
 
b™pos
 = 0, 
™mask
 = 0, 
u§¹»g
 = 0;

1987 
ITStus
 
b™¡©us
 = 
RESET
;

1989 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1990 
	`as£¹_·¿m
(
	`IS_USART_GET_IT
(
USART_IT
));

1993 
u§¹»g
 = (((
ušt16_t
)
USART_IT
) >> 0x08);

1995 
™mask
 = 
USART_IT
 & 
IT_MASK
;

1996 
™mask
 = (
ušt32_t
)0x01 << itmask;

1998 ià(
u§¹»g
 == 0x01)

2000 
™mask
 &ð
USARTx
->
CR1
;

2002 ià(
u§¹»g
 == 0x02)

2004 
™mask
 &ð
USARTx
->
CR2
;

2008 
™mask
 &ð
USARTx
->
CR3
;

2011 
b™pos
 = 
USART_IT
 >> 0x10;

2012 
b™pos
 = (
ušt32_t
)0x01 << bitpos;

2013 
b™pos
 &ð
USARTx
->
ISR
;

2014 ià((
™mask
 !ð(
ušt16_t
)
RESET
)&&(
b™pos
 != (uint16_t)RESET))

2016 
b™¡©us
 = 
SET
;

2020 
b™¡©us
 = 
RESET
;

2023  
b™¡©us
;

2024 
	}
}

2056 
	$USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt32_t
 
USART_IT
)

2058 
ušt32_t
 
b™pos
 = 0, 
™mask
 = 0;

2060 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

2061 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

2063 
b™pos
 = 
USART_IT
 >> 0x10;

2064 
™mask
 = ((
ušt32_t
)0x01 << (ušt32_t)
b™pos
);

2065 
USARTx
->
ICR
 = (
ušt32_t
)
™mask
;

2066 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_wwdg.c

87 
	~"¡m32f30x_wwdg.h
"

88 
	~"¡m32f30x_rcc.h
"

103 
	#CFR_WDGTB_MASK
 ((
ušt32_t
)0xFFFFFE7F)

	)

104 
	#CFR_W_MASK
 ((
ušt32_t
)0xFFFFFF80)

	)

105 
	#BIT_MASK
 ((
ušt8_t
)0x7F)

	)

133 
	$WWDG_DeIn™
()

135 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
ENABLE
);

136 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
DISABLE
);

137 
	}
}

149 
	$WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
)

151 
ušt32_t
 
tm´eg
 = 0;

153 
	`as£¹_·¿m
(
	`IS_WWDG_PRESCALER
(
WWDG_P»sÿËr
));

155 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

157 
tm´eg
 |ð
WWDG_P»sÿËr
;

159 
WWDG
->
CFR
 = 
tm´eg
;

160 
	}
}

168 
	$WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
)

170 
__IO
 
ušt32_t
 
tm´eg
 = 0;

173 
	`as£¹_·¿m
(
	`IS_WWDG_WINDOW_VALUE
(
WšdowV®ue
));

176 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

179 
tm´eg
 |ð
WšdowV®ue
 & (
ušt32_t
è
BIT_MASK
;

182 
WWDG
->
CFR
 = 
tm´eg
;

183 
	}
}

191 
	$WWDG_EÇbËIT
()

193 
WWDG
->
CFR
 |ð
WWDG_CFR_EWI
;

194 
	}
}

203 
	$WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
)

206 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

209 
WWDG
->
CR
 = 
CouÁ”
 & 
BIT_MASK
;

210 
	}
}

235 
	$WWDG_EÇbË
(
ušt8_t
 
CouÁ”
)

238 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

239 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
CouÁ”
;

240 
	}
}

263 
FÏgStus
 
	$WWDG_G‘FÏgStus
()

265 
FÏgStus
 
b™¡©us
 = 
RESET
;

267 ià((
WWDG
->
SR
è!ð(
ušt32_t
)
RESET
)

269 
b™¡©us
 = 
SET
;

273 
b™¡©us
 = 
RESET
;

275  
b™¡©us
;

276 
	}
}

283 
	$WWDG_CË¬FÏg
()

285 
WWDG
->
SR
 = (
ušt32_t
)
RESET
;

286 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\arm_common_tables.h

24 #iâdeà
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"¬m_m©h.h
"

29 
ušt16_t
 
¬mB™RevTabË
[256];

30 
q15_t
 
¬mRecTabËQ15
[64];

31 
q31_t
 
¬mRecTabËQ31
[64];

32 cÚ¡ 
q31_t
 
»®CÛfAQ31
[1024];

33 cÚ¡ 
q31_t
 
»®CÛfBQ31
[1024];

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\arm_math.h

251 #iâdeà
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #ià
defšed
 (
ARM_MATH_CM4
)

257 
	~"cÜe_cm4.h
"

258 #–ià
defšed
 (
ARM_MATH_CM3
)

259 
	~"cÜe_cm3.h
"

260 #–ià
defšed
 (
ARM_MATH_CM0
)

261 
	~"cÜe_cm0.h
"

263 
	~"ARMCM4.h
"

267 #undeà
__CMSIS_GENERIC


268 
	~"¡ršg.h
"

269 
	~"m©h.h
"

270 #ifdef 
__ýlu¥lus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	t¬m_¡©us
;

319 
št8_t
 
	tq7_t
;

324 
št16_t
 
	tq15_t
;

329 
št32_t
 
	tq31_t
;

334 
št64_t
 
	tq63_t
;

339 
	tæßt32_t
;

344 
	tæßt64_t
;

349 
	#__SIMD32
(
addr
è(*(
št32_t
 **è& (addr))

	)

351 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
št32_t
)(
ARG2
è<< 
ARG3
è& (št32_t)0xFFFF0000è)

	)

364 #iâdeà
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
št32_t
)(
v3
è<< 24è& (št32_t)0xFF000000è)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
št32_t
)(
v0
è<< 24è& (št32_t)0xFF000000è)

	)

383 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
muÉ32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

429 (((
q63_t
è(
x
 >> 32è* 
y
)));

433 #ià
defšed
 (
ARM_MATH_CM0
è&& defšed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__þz


	)

437 #ià
defšed
 (
ARM_MATH_CM0
è&& ((defšed (
__ICCARM__
)è||(defšed (
__GNUC__
)è|| defšed (
__TASKING__
) )

439 
__INLINE
 
ušt32_t
 
__CLZ
(
q31_t
 
d©a
);

442 
__INLINE
 
ušt32_t
 
__CLZ
(
q31_t
 
d©a
)

444 
ušt32_t
 
couÁ
 = 0;

445 
ušt32_t
 
mask
 = 0x80000000;

447 (
d©a
 & 
mask
) == 0)

449 
couÁ
 += 1u;

450 
mask
 = mask >> 1u;

453 (
couÁ
);

463 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

464 
q31_t
 
š
,

465 
q31_t
 * 
d¡
,

466 
q31_t
 * 
pRecTabË
)

469 
ušt32_t
 
out
, 
‹mpV®
;

470 
ušt32_t
 
šdex
, 
i
;

471 
ušt32_t
 
signB™s
;

473 if(
š
 > 0)

475 
signB™s
 = 
__CLZ
(
š
) - 1;

479 
signB™s
 = 
__CLZ
(-
š
) - 1;

483 
š
 = iÀ<< 
signB™s
;

486 
šdex
 = (
ušt32_t
è(
š
 >> 24u);

487 
šdex
 = (šdex & 
INDEX_MASK
);

490 
out
 = 
pRecTabË
[
šdex
];

494 
i
 = 0u; i < 2u; i++)

496 
‹mpV®
 = (
q31_t
è(((
q63_t
è
š
 * 
out
) >> 31u);

497 
‹mpV®
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t
è
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30u);

504 *
d¡
 = 
out
;

507  (
signB™s
 + 1u);

514 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

515 
q15_t
 
š
,

516 
q15_t
 * 
d¡
,

517 
q15_t
 * 
pRecTabË
)

520 
ušt32_t
 
out
 = 0, 
‹mpV®
 = 0;

521 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

522 
ušt32_t
 
signB™s
 = 0;

524 if(
š
 > 0)

526 
signB™s
 = 
__CLZ
(
š
) - 17;

530 
signB™s
 = 
__CLZ
(-
š
) - 17;

534 
š
 = iÀ<< 
signB™s
;

537 
šdex
 = 
š
 >> 8;

538 
šdex
 = (šdex & 
INDEX_MASK
);

541 
out
 = 
pRecTabË
[
šdex
];

545 
i
 = 0; i < 2; i++)

547 
‹mpV®
 = (
q15_t
è(((
q31_t
è
š
 * 
out
) >> 15);

548 
‹mpV®
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

554 *
d¡
 = 
out
;

557  (
signB™s
 + 1);

565 #ià
defšed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ušt32_t
 
y
)

571 
št32_t
 
posMax
, 
ÃgMš
;

572 
ušt32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =…osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
ÃgMš
 = -
posMax
;

593 if(
x
 < 
ÃgMš
)

595 
x
 = 
ÃgMš
;

598  (
x
);

610 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (è
x
;

624 
s
 = (è
y
;

626 
r
 = 
__SSAT
((
q31_t
èÔ + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t
è
u
 << 24è& 0xFF000000è| (((q31_tè
t
 << 16) & 0x00FF0000) |

632 (((
q31_t
è
s
 << 8è& 0x0000FF00è| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (è
x
;

650 
s
 = (è
y
;

652 
r
 = 
__SSAT
(Ô - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000è| (
t
 & 0x00FF0000è| (
s
 & 0x0000FF00è| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (è
x
;

679 
s
 = (è
y
;

681 
r
 = 
__SSAT
Ô + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (è
x
;

702 
s
 = (è
y
;

704 
r
 = (Ô >> 1è+ (
s
 >> 1));

705 
s
 = ((
q31_t
è((
x
 >> 17è+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (è
x
;

725 
s
 = (è
y
;

727 
r
 = 
__SSAT
Ô - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (è
x
;

747 
s
 = (è
y
;

749 
r
 = (Ô >> 1è- (
s
 >> 1));

750 
s
 = (((
x
 >> 17è- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
þ_q31_to_q15
((
q31_t
è((è(
x
 >> 16è+ (è
y
))) << 16) +

768 
þ_q31_to_q15
((
q31_t
è((è
x
 - (è(
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (è
x
;

785 
s
 = (è
y
;

787 
r
 = (Ô >> 1è- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
þ_q31_to_q15
((
q31_t
è((è(
x
 >> 16è- (è
y
))) << 16) +

807 
þ_q31_to_q15
((
q31_t
è((è
x
 + (è(
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (è
x
;

824 
s
 = (è
y
;

826 
r
 = (Ô >> 1è+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((è
x
 * (è(
y
 >> 16)) -

843 ((è(
x
 >> 16è* (è
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((è
x
 * (è(
y
 >> 16)) +

855 ((è(
x
 >> 16è* (è
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
þ_q63_to_q31
((
q63_t
è
x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
þ_q63_to_q31
((
q63_t
è
x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + ((è(
x
 >> 16è* (è(
y
 >> 16)) +

888 ((è
x
 * (è
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + ((è(
x
 >> 16è* (è(
y
)) +

901 ((è
x
 * (è(
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - ((è(
x
 >> 16è* (è(
y
)) +

914 ((è
x
 * (è(
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + ((è(
x
 >> 16è* (è(
y
 >> 16)) +

927 ((è
x
 * (è
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + ((è(
x
 >> 16è* (è
y
)) +

940 ((è
x
 * (è(
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16è* (
y
 >> 16)) +

952 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16è* (
y
 >> 16)) +

964 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

978 
ušt16_t
 
numT­s
;

979 
q7_t
 *
pS‹
;

980 
q7_t
 *
pCÛffs
;

981 } 
	t¬m_fœ_š¡ªû_q7
;

988 
ušt16_t
 
numT­s
;

989 
q15_t
 *
pS‹
;

990 
q15_t
 *
pCÛffs
;

991 } 
	t¬m_fœ_š¡ªû_q15
;

998 
ušt16_t
 
numT­s
;

999 
q31_t
 *
pS‹
;

1000 
q31_t
 *
pCÛffs
;

1001 } 
	t¬m_fœ_š¡ªû_q31
;

1008 
ušt16_t
 
numT­s
;

1009 
æßt32_t
 *
pS‹
;

1010 
æßt32_t
 *
pCÛffs
;

1011 } 
	t¬m_fœ_š¡ªû_f32
;

1022 
¬m_fœ_q7
(

1023 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD¡
,

1026 
ušt32_t
 
blockSize
);

1038 
¬m_fœ_š™_q7
(

1039 
¬m_fœ_š¡ªû_q7
 * 
S
,

1040 
ušt16_t
 
numT­s
,

1041 
q7_t
 * 
pCÛffs
,

1042 
q7_t
 * 
pS‹
,

1043 
ušt32_t
 
blockSize
);

1054 
¬m_fœ_q15
(

1055 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD¡
,

1058 
ušt32_t
 
blockSize
);

1068 
¬m_fœ_ç¡_q15
(

1069 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD¡
,

1072 
ušt32_t
 
blockSize
);

1085 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1086 
¬m_fœ_š¡ªû_q15
 * 
S
,

1087 
ušt16_t
 
numT­s
,

1088 
q15_t
 * 
pCÛffs
,

1089 
q15_t
 * 
pS‹
,

1090 
ušt32_t
 
blockSize
);

1100 
¬m_fœ_q31
(

1101 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD¡
,

1104 
ušt32_t
 
blockSize
);

1114 
¬m_fœ_ç¡_q31
(

1115 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD¡
,

1118 
ušt32_t
 
blockSize
);

1129 
¬m_fœ_š™_q31
(

1130 
¬m_fœ_š¡ªû_q31
 * 
S
,

1131 
ušt16_t
 
numT­s
,

1132 
q31_t
 * 
pCÛffs
,

1133 
q31_t
 * 
pS‹
,

1134 
ušt32_t
 
blockSize
);

1144 
¬m_fœ_f32
(

1145 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1146 
æßt32_t
 * 
pSrc
,

1147 
æßt32_t
 * 
pD¡
,

1148 
ušt32_t
 
blockSize
);

1159 
¬m_fœ_š™_f32
(

1160 
¬m_fœ_š¡ªû_f32
 * 
S
,

1161 
ušt16_t
 
numT­s
,

1162 
æßt32_t
 * 
pCÛffs
,

1163 
æßt32_t
 * 
pS‹
,

1164 
ušt32_t
 
blockSize
);

1172 
št8_t
 
numSges
;

1173 
q15_t
 *
pS‹
;

1174 
q15_t
 *
pCÛffs
;

1175 
št8_t
 
po¡Shiá
;

1177 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1185 
ušt32_t
 
numSges
;

1186 
q31_t
 *
pS‹
;

1187 
q31_t
 *
pCÛffs
;

1188 
ušt8_t
 
po¡Shiá
;

1190 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1197 
ušt32_t
 
numSges
;

1198 
æßt32_t
 *
pS‹
;

1199 
æßt32_t
 *
pCÛffs
;

1202 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1215 
¬m_biquad_ÿsÿde_df1_q15
(

1216 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD¡
,

1219 
ušt32_t
 
blockSize
);

1231 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1232 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1233 
ušt8_t
 
numSges
,

1234 
q15_t
 * 
pCÛffs
,

1235 
q15_t
 * 
pS‹
,

1236 
št8_t
 
po¡Shiá
);

1248 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1249 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD¡
,

1252 
ušt32_t
 
blockSize
);

1264 
¬m_biquad_ÿsÿde_df1_q31
(

1265 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD¡
,

1268 
ušt32_t
 
blockSize
);

1279 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1280 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD¡
,

1283 
ušt32_t
 
blockSize
);

1295 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1296 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1297 
ušt8_t
 
numSges
,

1298 
q31_t
 * 
pCÛffs
,

1299 
q31_t
 * 
pS‹
,

1300 
št8_t
 
po¡Shiá
);

1311 
¬m_biquad_ÿsÿde_df1_f32
(

1312 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1313 
æßt32_t
 * 
pSrc
,

1314 
æßt32_t
 * 
pD¡
,

1315 
ušt32_t
 
blockSize
);

1326 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1327 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1328 
ušt8_t
 
numSges
,

1329 
æßt32_t
 * 
pCÛffs
,

1330 
æßt32_t
 * 
pS‹
);

1339 
ušt16_t
 
numRows
;

1340 
ušt16_t
 
numCÞs
;

1341 
æßt32_t
 *
pD©a
;

1342 } 
	t¬m_m©rix_š¡ªû_f32
;

1350 
ušt16_t
 
numRows
;

1351 
ušt16_t
 
numCÞs
;

1352 
q15_t
 *
pD©a
;

1354 } 
	t¬m_m©rix_š¡ªû_q15
;

1362 
ušt16_t
 
numRows
;

1363 
ušt16_t
 
numCÞs
;

1364 
q31_t
 *
pD©a
;

1366 } 
	t¬m_m©rix_š¡ªû_q31
;

1379 
¬m_¡©us
 
¬m_m©_add_f32
(

1380 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1381 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1382 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1393 
¬m_¡©us
 
¬m_m©_add_q15
(

1394 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1395 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1396 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1407 
¬m_¡©us
 
¬m_m©_add_q31
(

1408 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1409 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1410 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1421 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1422 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1423 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1434 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1435 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1436 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1446 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1447 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1448 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1460 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1461 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1462 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1463 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1474 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1475 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1476 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1477 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1478 
q15_t
 * 
pS‹
);

1490 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1491 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1492 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1493 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1494 
q15_t
 * 
pS‹
);

1505 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1506 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1507 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1508 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1519 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1520 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1521 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1522 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1534 
¬m_¡©us
 
¬m_m©_sub_f32
(

1535 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1536 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1537 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1548 
¬m_¡©us
 
¬m_m©_sub_q15
(

1549 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1550 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1551 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1562 
¬m_¡©us
 
¬m_m©_sub_q31
(

1563 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1564 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1565 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1576 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1577 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1578 
æßt32_t
 
sÿË
,

1579 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1591 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1592 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1593 
q15_t
 
sÿËF¿ù
,

1594 
št32_t
 
shiá
,

1595 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1607 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1608 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1609 
q31_t
 
sÿËF¿ù
,

1610 
št32_t
 
shiá
,

1611 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1623 
¬m_m©_š™_q31
(

1624 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1625 
ušt16_t
 
nRows
,

1626 
ušt16_t
 
nCÞumns
,

1627 
q31_t
 *
pD©a
);

1638 
¬m_m©_š™_q15
(

1639 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1640 
ušt16_t
 
nRows
,

1641 
ušt16_t
 
nCÞumns
,

1642 
q15_t
 *
pD©a
);

1653 
¬m_m©_š™_f32
(

1654 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1655 
ušt16_t
 
nRows
,

1656 
ušt16_t
 
nCÞumns
,

1657 
æßt32_t
 *
pD©a
);

1666 
q15_t
 
A0
;

1667 #ifdeà
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
¡©e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	t¬m_pid_š¡ªû_q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
¡©e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	t¬m_pid_š¡ªû_q31
;

1699 
æßt32_t
 
A0
;

1700 
æßt32_t
 
A1
;

1701 
æßt32_t
 
A2
;

1702 
æßt32_t
 
¡©e
[3];

1703 
æßt32_t
 
Kp
;

1704 
æßt32_t
 
Ki
;

1705 
æßt32_t
 
Kd
;

1706 } 
	t¬m_pid_š¡ªû_f32
;

1716 
¬m_pid_š™_f32
(

1717 
¬m_pid_š¡ªû_f32
 * 
S
,

1718 
št32_t
 
»£tS‹FÏg
);

1725 
¬m_pid_»£t_f32
(

1726 
¬m_pid_š¡ªû_f32
 * 
S
);

1735 
¬m_pid_š™_q31
(

1736 
¬m_pid_š¡ªû_q31
 * 
S
,

1737 
št32_t
 
»£tS‹FÏg
);

1746 
¬m_pid_»£t_q31
(

1747 
¬m_pid_š¡ªû_q31
 * 
S
);

1755 
¬m_pid_š™_q15
(

1756 
¬m_pid_š¡ªû_q15
 * 
S
,

1757 
št32_t
 
»£tS‹FÏg
);

1764 
¬m_pid_»£t_q15
(

1765 
¬m_pid_š¡ªû_q15
 * 
S
);

1773 
ušt32_t
 
nV®ues
;

1774 
æßt32_t
 
x1
;

1775 
æßt32_t
 
xS·cšg
;

1776 
æßt32_t
 *
pYD©a
;

1777 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1785 
ušt16_t
 
numRows
;

1786 
ušt16_t
 
numCÞs
;

1787 
æßt32_t
 *
pD©a
;

1788 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1796 
ušt16_t
 
numRows
;

1797 
ušt16_t
 
numCÞs
;

1798 
q31_t
 *
pD©a
;

1799 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1807 
ušt16_t
 
numRows
;

1808 
ušt16_t
 
numCÞs
;

1809 
q15_t
 *
pD©a
;

1810 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1818 
ušt16_t
 
numRows
;

1819 
ušt16_t
 
numCÞs
;

1820 
q7_t
 *
pD©a
;

1821 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1833 
¬m_muÉ_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD¡
,

1837 
ušt32_t
 
blockSize
);

1848 
¬m_muÉ_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD¡
,

1852 
ušt32_t
 
blockSize
);

1863 
¬m_muÉ_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD¡
,

1867 
ušt32_t
 
blockSize
);

1878 
¬m_muÉ_f32
(

1879 
æßt32_t
 * 
pSrcA
,

1880 
æßt32_t
 * 
pSrcB
,

1881 
æßt32_t
 * 
pD¡
,

1882 
ušt32_t
 
blockSize
);

1891 
ušt16_t
 
fáL’
;

1892 
ušt8_t
 
ifáFÏg
;

1893 
ušt8_t
 
b™Rev”£FÏg
;

1894 
q15_t
 *
pTwiddË
;

1895 
ušt16_t
 *
pB™RevTabË
;

1896 
ušt16_t
 
twidCÛfModif›r
;

1897 
ušt16_t
 
b™RevFaùÜ
;

1898 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1906 
ušt16_t
 
fáL’
;

1907 
ušt8_t
 
ifáFÏg
;

1908 
ušt8_t
 
b™Rev”£FÏg
;

1909 
q31_t
 *
pTwiddË
;

1910 
ušt16_t
 *
pB™RevTabË
;

1911 
ušt16_t
 
twidCÛfModif›r
;

1912 
ušt16_t
 
b™RevFaùÜ
;

1913 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

1921 
ušt16_t
 
fáL’
;

1922 
ušt8_t
 
ifáFÏg
;

1923 
ušt8_t
 
b™Rev”£FÏg
;

1924 
æßt32_t
 *
pTwiddË
;

1925 
ušt16_t
 *
pB™RevTabË
;

1926 
ušt16_t
 
twidCÛfModif›r
;

1927 
ušt16_t
 
b™RevFaùÜ
;

1928 
æßt32_t
 
ÚebyfáL’
;

1929 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

1938 
¬m_cfá_¿dix4_q15
(

1939 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1952 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1953 
ušt16_t
 
fáL’
,

1954 
ušt8_t
 
ifáFÏg
,

1955 
ušt8_t
 
b™Rev”£FÏg
);

1964 
¬m_cfá_¿dix4_q31
(

1965 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

1978 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

1979 
ušt16_t
 
fáL’
,

1980 
ušt8_t
 
ifáFÏg
,

1981 
ušt8_t
 
b™Rev”£FÏg
);

1990 
¬m_cfá_¿dix4_f32
(

1991 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

1992 
æßt32_t
 * 
pSrc
);

2003 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2004 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2005 
ušt16_t
 
fáL’
,

2006 
ušt8_t
 
ifáFÏg
,

2007 
ušt8_t
 
b™Rev”£FÏg
);

2024 
¬m_¿dix4_bu‰”æy_f32
(

2025 
æßt32_t
 * 
pSrc
,

2026 
ušt16_t
 
fáL’
,

2027 
æßt32_t
 * 
pCÛf
,

2028 
ušt16_t
 
twidCÛfModif›r
);

2040 
¬m_¿dix4_bu‰”æy_šv”£_f32
(

2041 
æßt32_t
 * 
pSrc
,

2042 
ušt16_t
 
fáL’
,

2043 
æßt32_t
 * 
pCÛf
,

2044 
ušt16_t
 
twidCÛfModif›r
,

2045 
æßt32_t
 
ÚebyfáL’
);

2056 
¬m_b™»v”§l_f32
(

2057 
æßt32_t
 *
pSrc
,

2058 
ušt16_t
 
fáSize
,

2059 
ušt16_t
 
b™RevFaùÜ
,

2060 
ušt16_t
 *
pB™RevTab
);

2071 
¬m_¿dix4_bu‰”æy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ušt32_t
 
fáL’
,

2074 
q31_t
 *
pCÛf
,

2075 
ušt32_t
 
twidCÛfModif›r
);

2086 
¬m_¿dix4_bu‰”æy_šv”£_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ušt32_t
 
fáL’
,

2089 
q31_t
 * 
pCÛf
,

2090 
ušt32_t
 
twidCÛfModif›r
);

2101 
¬m_b™»v”§l_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ušt32_t
 
fáL’
,

2104 
ušt16_t
 
b™RevFaùÜ
,

2105 
ušt16_t
 *
pB™RevTab
);

2116 
¬m_¿dix4_bu‰”æy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ušt32_t
 
fáL’
,

2119 
q15_t
 *
pCÛf16
,

2120 
ušt32_t
 
twidCÛfModif›r
);

2131 
¬m_¿dix4_bu‰”æy_šv”£_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ušt32_t
 
fáL’
,

2134 
q15_t
 *
pCÛf16
,

2135 
ušt32_t
 
twidCÛfModif›r
);

2146 
¬m_b™»v”§l_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ušt32_t
 
fáL’
,

2149 
ušt16_t
 
b™RevFaùÜ
,

2150 
ušt16_t
 *
pB™RevTab
);

2158 
ušt32_t
 
fáL’R—l
;

2159 
ušt32_t
 
fáL’By2
;

2160 
ušt8_t
 
ifáFÏgR
;

2161 
ušt8_t
 
b™Rev”£FÏgR
;

2162 
ušt32_t
 
twidCÛfRModif›r
;

2163 
q15_t
 *
pTwiddËAR—l
;

2164 
q15_t
 *
pTwiddËBR—l
;

2165 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2166 } 
	t¬m_rfá_š¡ªû_q15
;

2174 
ušt32_t
 
fáL’R—l
;

2175 
ušt32_t
 
fáL’By2
;

2176 
ušt8_t
 
ifáFÏgR
;

2177 
ušt8_t
 
b™Rev”£FÏgR
;

2178 
ušt32_t
 
twidCÛfRModif›r
;

2179 
q31_t
 *
pTwiddËAR—l
;

2180 
q31_t
 *
pTwiddËBR—l
;

2181 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2182 } 
	t¬m_rfá_š¡ªû_q31
;

2190 
ušt32_t
 
fáL’R—l
;

2191 
ušt16_t
 
fáL’By2
;

2192 
ušt8_t
 
ifáFÏgR
;

2193 
ušt8_t
 
b™Rev”£FÏgR
;

2194 
ušt32_t
 
twidCÛfRModif›r
;

2195 
æßt32_t
 *
pTwiddËAR—l
;

2196 
æßt32_t
 *
pTwiddËBR—l
;

2197 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2198 } 
	t¬m_rfá_š¡ªû_f32
;

2208 
¬m_rfá_q15
(

2209 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD¡
);

2223 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2224 
¬m_rfá_š¡ªû_q15
 * 
S
,

2225 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2226 
ušt32_t
 
fáL’R—l
,

2227 
ušt32_t
 
ifáFÏgR
,

2228 
ušt32_t
 
b™Rev”£FÏg
);

2238 
¬m_rfá_q31
(

2239 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD¡
);

2253 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2254 
¬m_rfá_š¡ªû_q31
 * 
S
,

2255 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2256 
ušt32_t
 
fáL’R—l
,

2257 
ušt32_t
 
ifáFÏgR
,

2258 
ušt32_t
 
b™Rev”£FÏg
);

2270 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2271 
¬m_rfá_š¡ªû_f32
 * 
S
,

2272 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2273 
ušt32_t
 
fáL’R—l
,

2274 
ušt32_t
 
ifáFÏgR
,

2275 
ušt32_t
 
b™Rev”£FÏg
);

2285 
¬m_rfá_f32
(

2286 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2287 
æßt32_t
 * 
pSrc
,

2288 
æßt32_t
 * 
pD¡
);

2296 
ušt16_t
 
N
;

2297 
ušt16_t
 
Nby2
;

2298 
æßt32_t
 
nÜm®ize
;

2299 
æßt32_t
 *
pTwiddË
;

2300 
æßt32_t
 *
pCosFaùÜ
;

2301 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2302 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2303 } 
	t¬m_dù4_š¡ªû_f32
;

2316 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2317 
¬m_dù4_š¡ªû_f32
 * 
S
,

2318 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2319 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2320 
ušt16_t
 
N
,

2321 
ušt16_t
 
Nby2
,

2322 
æßt32_t
 
nÜm®ize
);

2332 
¬m_dù4_f32
(

2333 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2334 
æßt32_t
 * 
pS‹
,

2335 
æßt32_t
 * 
pIÆšeBufãr
);

2343 
ušt16_t
 
N
;

2344 
ušt16_t
 
Nby2
;

2345 
q31_t
 
nÜm®ize
;

2346 
q31_t
 *
pTwiddË
;

2347 
q31_t
 *
pCosFaùÜ
;

2348 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2349 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2350 } 
	t¬m_dù4_š¡ªû_q31
;

2363 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2364 
¬m_dù4_š¡ªû_q31
 * 
S
,

2365 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2366 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2367 
ušt16_t
 
N
,

2368 
ušt16_t
 
Nby2
,

2369 
q31_t
 
nÜm®ize
);

2379 
¬m_dù4_q31
(

2380 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2381 
q31_t
 * 
pS‹
,

2382 
q31_t
 * 
pIÆšeBufãr
);

2390 
ušt16_t
 
N
;

2391 
ušt16_t
 
Nby2
;

2392 
q15_t
 
nÜm®ize
;

2393 
q15_t
 *
pTwiddË
;

2394 
q15_t
 *
pCosFaùÜ
;

2395 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2396 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2397 } 
	t¬m_dù4_š¡ªû_q15
;

2410 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2411 
¬m_dù4_š¡ªû_q15
 * 
S
,

2412 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2413 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2414 
ušt16_t
 
N
,

2415 
ušt16_t
 
Nby2
,

2416 
q15_t
 
nÜm®ize
);

2426 
¬m_dù4_q15
(

2427 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2428 
q15_t
 * 
pS‹
,

2429 
q15_t
 * 
pIÆšeBufãr
);

2440 
¬m_add_f32
(

2441 
æßt32_t
 * 
pSrcA
,

2442 
æßt32_t
 * 
pSrcB
,

2443 
æßt32_t
 * 
pD¡
,

2444 
ušt32_t
 
blockSize
);

2455 
¬m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD¡
,

2459 
ušt32_t
 
blockSize
);

2470 
¬m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD¡
,

2474 
ušt32_t
 
blockSize
);

2485 
¬m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD¡
,

2489 
ušt32_t
 
blockSize
);

2500 
¬m_sub_f32
(

2501 
æßt32_t
 * 
pSrcA
,

2502 
æßt32_t
 * 
pSrcB
,

2503 
æßt32_t
 * 
pD¡
,

2504 
ušt32_t
 
blockSize
);

2515 
¬m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD¡
,

2519 
ušt32_t
 
blockSize
);

2530 
¬m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD¡
,

2534 
ušt32_t
 
blockSize
);

2545 
¬m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD¡
,

2549 
ušt32_t
 
blockSize
);

2560 
¬m_sÿË_f32
(

2561 
æßt32_t
 * 
pSrc
,

2562 
æßt32_t
 
sÿË
,

2563 
æßt32_t
 * 
pD¡
,

2564 
ušt32_t
 
blockSize
);

2576 
¬m_sÿË_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sÿËF¿ù
,

2579 
št8_t
 
shiá
,

2580 
q7_t
 * 
pD¡
,

2581 
ušt32_t
 
blockSize
);

2593 
¬m_sÿË_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sÿËF¿ù
,

2596 
št8_t
 
shiá
,

2597 
q15_t
 * 
pD¡
,

2598 
ušt32_t
 
blockSize
);

2610 
¬m_sÿË_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sÿËF¿ù
,

2613 
št8_t
 
shiá
,

2614 
q31_t
 * 
pD¡
,

2615 
ušt32_t
 
blockSize
);

2625 
¬m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD¡
,

2628 
ušt32_t
 
blockSize
);

2638 
¬m_abs_f32
(

2639 
æßt32_t
 * 
pSrc
,

2640 
æßt32_t
 * 
pD¡
,

2641 
ušt32_t
 
blockSize
);

2651 
¬m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD¡
,

2654 
ušt32_t
 
blockSize
);

2664 
¬m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD¡
,

2667 
ušt32_t
 
blockSize
);

2678 
¬m_dÙ_´od_f32
(

2679 
æßt32_t
 * 
pSrcA
,

2680 
æßt32_t
 * 
pSrcB
,

2681 
ušt32_t
 
blockSize
,

2682 
æßt32_t
 * 
»suÉ
);

2693 
¬m_dÙ_´od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ušt32_t
 
blockSize
,

2697 
q31_t
 * 
»suÉ
);

2708 
¬m_dÙ_´od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ušt32_t
 
blockSize
,

2712 
q63_t
 * 
»suÉ
);

2723 
¬m_dÙ_´od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ušt32_t
 
blockSize
,

2727 
q63_t
 * 
»suÉ
);

2738 
¬m_shiá_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
št8_t
 
shiáB™s
,

2741 
q7_t
 * 
pD¡
,

2742 
ušt32_t
 
blockSize
);

2753 
¬m_shiá_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
št8_t
 
shiáB™s
,

2756 
q15_t
 * 
pD¡
,

2757 
ušt32_t
 
blockSize
);

2768 
¬m_shiá_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
št8_t
 
shiáB™s
,

2771 
q31_t
 * 
pD¡
,

2772 
ušt32_t
 
blockSize
);

2783 
¬m_off£t_f32
(

2784 
æßt32_t
 * 
pSrc
,

2785 
æßt32_t
 
off£t
,

2786 
æßt32_t
 * 
pD¡
,

2787 
ušt32_t
 
blockSize
);

2798 
¬m_off£t_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
off£t
,

2801 
q7_t
 * 
pD¡
,

2802 
ušt32_t
 
blockSize
);

2813 
¬m_off£t_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
off£t
,

2816 
q15_t
 * 
pD¡
,

2817 
ušt32_t
 
blockSize
);

2828 
¬m_off£t_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
off£t
,

2831 
q31_t
 * 
pD¡
,

2832 
ušt32_t
 
blockSize
);

2842 
¬m_Ãg©e_f32
(

2843 
æßt32_t
 * 
pSrc
,

2844 
æßt32_t
 * 
pD¡
,

2845 
ušt32_t
 
blockSize
);

2855 
¬m_Ãg©e_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2868 
¬m_Ãg©e_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD¡
,

2871 
ušt32_t
 
blockSize
);

2881 
¬m_Ãg©e_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD¡
,

2884 
ušt32_t
 
blockSize
);

2892 
¬m_cÝy_f32
(

2893 
æßt32_t
 * 
pSrc
,

2894 
æßt32_t
 * 
pD¡
,

2895 
ušt32_t
 
blockSize
);

2904 
¬m_cÝy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD¡
,

2907 
ušt32_t
 
blockSize
);

2916 
¬m_cÝy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD¡
,

2919 
ušt32_t
 
blockSize
);

2928 
¬m_cÝy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD¡
,

2931 
ušt32_t
 
blockSize
);

2939 
¬m_fžl_f32
(

2940 
æßt32_t
 
v®ue
,

2941 
æßt32_t
 * 
pD¡
,

2942 
ušt32_t
 
blockSize
);

2951 
¬m_fžl_q7
(

2952 
q7_t
 
v®ue
,

2953 
q7_t
 * 
pD¡
,

2954 
ušt32_t
 
blockSize
);

2963 
¬m_fžl_q15
(

2964 
q15_t
 
v®ue
,

2965 
q15_t
 * 
pD¡
,

2966 
ušt32_t
 
blockSize
);

2975 
¬m_fžl_q31
(

2976 
q31_t
 
v®ue
,

2977 
q31_t
 * 
pD¡
,

2978 
ušt32_t
 
blockSize
);

2990 
¬m_cÚv_f32
(

2991 
æßt32_t
 * 
pSrcA
,

2992 
ušt32_t
 
¤cAL’
,

2993 
æßt32_t
 * 
pSrcB
,

2994 
ušt32_t
 
¤cBL’
,

2995 
æßt32_t
 * 
pD¡
);

3007 
¬m_cÚv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ušt32_t
 
¤cAL’
,

3010 
q15_t
 * 
pSrcB
,

3011 
ušt32_t
 
¤cBL’
,

3012 
q15_t
 * 
pD¡
);

3024 
¬m_cÚv_ç¡_q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ušt32_t
 
¤cAL’
,

3027 
q15_t
 * 
pSrcB
,

3028 
ušt32_t
 
¤cBL’
,

3029 
q15_t
 * 
pD¡
);

3041 
¬m_cÚv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ušt32_t
 
¤cAL’
,

3044 
q31_t
 * 
pSrcB
,

3045 
ušt32_t
 
¤cBL’
,

3046 
q31_t
 * 
pD¡
);

3058 
¬m_cÚv_ç¡_q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ušt32_t
 
¤cAL’
,

3061 
q31_t
 * 
pSrcB
,

3062 
ušt32_t
 
¤cBL’
,

3063 
q31_t
 * 
pD¡
);

3075 
¬m_cÚv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ušt32_t
 
¤cAL’
,

3078 
q7_t
 * 
pSrcB
,

3079 
ušt32_t
 
¤cBL’
,

3080 
q7_t
 * 
pD¡
);

3094 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3095 
æßt32_t
 * 
pSrcA
,

3096 
ušt32_t
 
¤cAL’
,

3097 
æßt32_t
 * 
pSrcB
,

3098 
ušt32_t
 
¤cBL’
,

3099 
æßt32_t
 * 
pD¡
,

3100 
ušt32_t
 
fœ¡Index
,

3101 
ušt32_t
 
numPošts
);

3115 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ušt32_t
 
¤cAL’
,

3118 
q15_t
 * 
pSrcB
,

3119 
ušt32_t
 
¤cBL’
,

3120 
q15_t
 * 
pD¡
,

3121 
ušt32_t
 
fœ¡Index
,

3122 
ušt32_t
 
numPošts
);

3136 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ušt32_t
 
¤cAL’
,

3139 
q15_t
 * 
pSrcB
,

3140 
ušt32_t
 
¤cBL’
,

3141 
q15_t
 * 
pD¡
,

3142 
ušt32_t
 
fœ¡Index
,

3143 
ušt32_t
 
numPošts
);

3157 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ušt32_t
 
¤cAL’
,

3160 
q31_t
 * 
pSrcB
,

3161 
ušt32_t
 
¤cBL’
,

3162 
q31_t
 * 
pD¡
,

3163 
ušt32_t
 
fœ¡Index
,

3164 
ušt32_t
 
numPošts
);

3179 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ušt32_t
 
¤cAL’
,

3182 
q31_t
 * 
pSrcB
,

3183 
ušt32_t
 
¤cBL’
,

3184 
q31_t
 * 
pD¡
,

3185 
ušt32_t
 
fœ¡Index
,

3186 
ušt32_t
 
numPošts
);

3200 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ušt32_t
 
¤cAL’
,

3203 
q7_t
 * 
pSrcB
,

3204 
ušt32_t
 
¤cBL’
,

3205 
q7_t
 * 
pD¡
,

3206 
ušt32_t
 
fœ¡Index
,

3207 
ušt32_t
 
numPošts
);

3216 
ušt8_t
 
M
;

3217 
ušt16_t
 
numT­s
;

3218 
q15_t
 *
pCÛffs
;

3219 
q15_t
 *
pS‹
;

3220 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3228 
ušt8_t
 
M
;

3229 
ušt16_t
 
numT­s
;

3230 
q31_t
 *
pCÛffs
;

3231 
q31_t
 *
pS‹
;

3233 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3241 
ušt8_t
 
M
;

3242 
ušt16_t
 
numT­s
;

3243 
æßt32_t
 *
pCÛffs
;

3244 
æßt32_t
 *
pS‹
;

3246 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3259 
¬m_fœ_decim©e_f32
(

3260 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3261 
æßt32_t
 * 
pSrc
,

3262 
æßt32_t
 * 
pD¡
,

3263 
ušt32_t
 
blockSize
);

3278 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3279 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3280 
ušt16_t
 
numT­s
,

3281 
ušt8_t
 
M
,

3282 
æßt32_t
 * 
pCÛffs
,

3283 
æßt32_t
 * 
pS‹
,

3284 
ušt32_t
 
blockSize
);

3295 
¬m_fœ_decim©e_q15
(

3296 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD¡
,

3299 
ušt32_t
 
blockSize
);

3310 
¬m_fœ_decim©e_ç¡_q15
(

3311 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD¡
,

3314 
ušt32_t
 
blockSize
);

3330 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3331 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3332 
ušt16_t
 
numT­s
,

3333 
ušt8_t
 
M
,

3334 
q15_t
 * 
pCÛffs
,

3335 
q15_t
 * 
pS‹
,

3336 
ušt32_t
 
blockSize
);

3347 
¬m_fœ_decim©e_q31
(

3348 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD¡
,

3351 
ušt32_t
 
blockSize
);

3362 
¬m_fœ_decim©e_ç¡_q31
(

3363 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD¡
,

3366 
ušt32_t
 
blockSize
);

3381 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3382 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3383 
ušt16_t
 
numT­s
,

3384 
ušt8_t
 
M
,

3385 
q31_t
 * 
pCÛffs
,

3386 
q31_t
 * 
pS‹
,

3387 
ušt32_t
 
blockSize
);

3397 
ušt8_t
 
L
;

3398 
ušt16_t
 
pha£L’gth
;

3399 
q15_t
 *
pCÛffs
;

3400 
q15_t
 *
pS‹
;

3401 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3409 
ušt8_t
 
L
;

3410 
ušt16_t
 
pha£L’gth
;

3411 
q31_t
 *
pCÛffs
;

3412 
q31_t
 *
pS‹
;

3413 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3421 
ušt8_t
 
L
;

3422 
ušt16_t
 
pha£L’gth
;

3423 
æßt32_t
 *
pCÛffs
;

3424 
æßt32_t
 *
pS‹
;

3425 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3437 
¬m_fœ_š‹½Þ©e_q15
(

3438 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD¡
,

3441 
ušt32_t
 
blockSize
);

3456 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3457 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3458 
ušt8_t
 
L
,

3459 
ušt16_t
 
numT­s
,

3460 
q15_t
 * 
pCÛffs
,

3461 
q15_t
 * 
pS‹
,

3462 
ušt32_t
 
blockSize
);

3473 
¬m_fœ_š‹½Þ©e_q31
(

3474 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD¡
,

3477 
ušt32_t
 
blockSize
);

3491 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3492 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3493 
ušt8_t
 
L
,

3494 
ušt16_t
 
numT­s
,

3495 
q31_t
 * 
pCÛffs
,

3496 
q31_t
 * 
pS‹
,

3497 
ušt32_t
 
blockSize
);

3509 
¬m_fœ_š‹½Þ©e_f32
(

3510 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3511 
æßt32_t
 * 
pSrc
,

3512 
æßt32_t
 * 
pD¡
,

3513 
ušt32_t
 
blockSize
);

3527 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3528 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3529 
ušt8_t
 
L
,

3530 
ušt16_t
 
numT­s
,

3531 
æßt32_t
 * 
pCÛffs
,

3532 
æßt32_t
 * 
pS‹
,

3533 
ušt32_t
 
blockSize
);

3541 
ušt8_t
 
numSges
;

3542 
q63_t
 *
pS‹
;

3543 
q31_t
 *
pCÛffs
;

3544 
ušt8_t
 
po¡Shiá
;

3546 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3557 
¬m_biquad_ÿs_df1_32x64_q31
(

3558 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD¡
,

3561 
ušt32_t
 
blockSize
);

3573 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3574 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3575 
ušt8_t
 
numSges
,

3576 
q31_t
 * 
pCÛffs
,

3577 
q63_t
 * 
pS‹
,

3578 
ušt8_t
 
po¡Shiá
);

3588 
ušt8_t
 
numSges
;

3589 
æßt32_t
 *
pS‹
;

3590 
æßt32_t
 *
pCÛffs
;

3591 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3603 
¬m_biquad_ÿsÿde_df2T_f32
(

3604 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3605 
æßt32_t
 * 
pSrc
,

3606 
æßt32_t
 * 
pD¡
,

3607 
ušt32_t
 
blockSize
);

3619 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3620 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3621 
ušt8_t
 
numSges
,

3622 
æßt32_t
 * 
pCÛffs
,

3623 
æßt32_t
 * 
pS‹
);

3633 
ušt16_t
 
numSges
;

3634 
q15_t
 *
pS‹
;

3635 
q15_t
 *
pCÛffs
;

3636 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3644 
ušt16_t
 
numSges
;

3645 
q31_t
 *
pS‹
;

3646 
q31_t
 *
pCÛffs
;

3647 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3655 
ušt16_t
 
numSges
;

3656 
æßt32_t
 *
pS‹
;

3657 
æßt32_t
 *
pCÛffs
;

3658 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3669 
¬m_fœ_Ï‰iû_š™_q15
(

3670 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3671 
ušt16_t
 
numSges
,

3672 
q15_t
 * 
pCÛffs
,

3673 
q15_t
 * 
pS‹
);

3684 
¬m_fœ_Ï‰iû_q15
(

3685 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD¡
,

3688 
ušt32_t
 
blockSize
);

3699 
¬m_fœ_Ï‰iû_š™_q31
(

3700 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3701 
ušt16_t
 
numSges
,

3702 
q31_t
 * 
pCÛffs
,

3703 
q31_t
 * 
pS‹
);

3715 
¬m_fœ_Ï‰iû_q31
(

3716 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD¡
,

3719 
ušt32_t
 
blockSize
);

3730 
¬m_fœ_Ï‰iû_š™_f32
(

3731 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3732 
ušt16_t
 
numSges
,

3733 
æßt32_t
 * 
pCÛffs
,

3734 
æßt32_t
 * 
pS‹
);

3745 
¬m_fœ_Ï‰iû_f32
(

3746 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3747 
æßt32_t
 * 
pSrc
,

3748 
æßt32_t
 * 
pD¡
,

3749 
ušt32_t
 
blockSize
);

3756 
ušt16_t
 
numSges
;

3757 
q15_t
 *
pS‹
;

3758 
q15_t
 *
pkCÛffs
;

3759 
q15_t
 *
pvCÛffs
;

3760 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3767 
ušt16_t
 
numSges
;

3768 
q31_t
 *
pS‹
;

3769 
q31_t
 *
pkCÛffs
;

3770 
q31_t
 *
pvCÛffs
;

3771 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3778 
ušt16_t
 
numSges
;

3779 
æßt32_t
 *
pS‹
;

3780 
æßt32_t
 *
pkCÛffs
;

3781 
æßt32_t
 *
pvCÛffs
;

3782 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3793 
¬m_iœ_Ï‰iû_f32
(

3794 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3795 
æßt32_t
 * 
pSrc
,

3796 
æßt32_t
 * 
pD¡
,

3797 
ušt32_t
 
blockSize
);

3810 
¬m_iœ_Ï‰iû_š™_f32
(

3811 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3812 
ušt16_t
 
numSges
,

3813 
æßt32_t
 *
pkCÛffs
,

3814 
æßt32_t
 *
pvCÛffs
,

3815 
æßt32_t
 *
pS‹
,

3816 
ušt32_t
 
blockSize
);

3828 
¬m_iœ_Ï‰iû_q31
(

3829 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3846 
¬m_iœ_Ï‰iû_š™_q31
(

3847 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3848 
ušt16_t
 
numSges
,

3849 
q31_t
 *
pkCÛffs
,

3850 
q31_t
 *
pvCÛffs
,

3851 
q31_t
 *
pS‹
,

3852 
ušt32_t
 
blockSize
);

3864 
¬m_iœ_Ï‰iû_q15
(

3865 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD¡
,

3868 
ušt32_t
 
blockSize
);

3882 
¬m_iœ_Ï‰iû_š™_q15
(

3883 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3884 
ušt16_t
 
numSges
,

3885 
q15_t
 *
pkCÛffs
,

3886 
q15_t
 *
pvCÛffs
,

3887 
q15_t
 *
pS‹
,

3888 
ušt32_t
 
blockSize
);

3896 
ušt16_t
 
numT­s
;

3897 
æßt32_t
 *
pS‹
;

3898 
æßt32_t
 *
pCÛffs
;

3899 
æßt32_t
 
mu
;

3900 } 
	t¬m_lms_š¡ªû_f32
;

3913 
¬m_lms_f32
(

3914 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3915 
æßt32_t
 * 
pSrc
,

3916 
æßt32_t
 * 
pRef
,

3917 
æßt32_t
 * 
pOut
,

3918 
æßt32_t
 * 
pE¼
,

3919 
ušt32_t
 
blockSize
);

3932 
¬m_lms_š™_f32
(

3933 
¬m_lms_š¡ªû_f32
 * 
S
,

3934 
ušt16_t
 
numT­s
,

3935 
æßt32_t
 * 
pCÛffs
,

3936 
æßt32_t
 * 
pS‹
,

3937 
æßt32_t
 
mu
,

3938 
ušt32_t
 
blockSize
);

3946 
ušt16_t
 
numT­s
;

3947 
q15_t
 *
pS‹
;

3948 
q15_t
 *
pCÛffs
;

3949 
q15_t
 
mu
;

3950 
ušt32_t
 
po¡Shiá
;

3951 } 
	t¬m_lms_š¡ªû_q15
;

3966 
¬m_lms_š™_q15
(

3967 
¬m_lms_š¡ªû_q15
 * 
S
,

3968 
ušt16_t
 
numT­s
,

3969 
q15_t
 * 
pCÛffs
,

3970 
q15_t
 * 
pS‹
,

3971 
q15_t
 
mu
,

3972 
ušt32_t
 
blockSize
,

3973 
ušt32_t
 
po¡Shiá
);

3986 
¬m_lms_q15
(

3987 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4001 
ušt16_t
 
numT­s
;

4002 
q31_t
 *
pS‹
;

4003 
q31_t
 *
pCÛffs
;

4004 
q31_t
 
mu
;

4005 
ušt32_t
 
po¡Shiá
;

4007 } 
	t¬m_lms_š¡ªû_q31
;

4020 
¬m_lms_q31
(

4021 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE¼
,

4026 
ušt32_t
 
blockSize
);

4040 
¬m_lms_š™_q31
(

4041 
¬m_lms_š¡ªû_q31
 * 
S
,

4042 
ušt16_t
 
numT­s
,

4043 
q31_t
 *
pCÛffs
,

4044 
q31_t
 *
pS‹
,

4045 
q31_t
 
mu
,

4046 
ušt32_t
 
blockSize
,

4047 
ušt32_t
 
po¡Shiá
);

4055 
ušt16_t
 
numT­s
;

4056 
æßt32_t
 *
pS‹
;

4057 
æßt32_t
 *
pCÛffs
;

4058 
æßt32_t
 
mu
;

4059 
æßt32_t
 
’”gy
;

4060 
æßt32_t
 
x0
;

4061 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4074 
¬m_lms_nÜm_f32
(

4075 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4076 
æßt32_t
 * 
pSrc
,

4077 
æßt32_t
 * 
pRef
,

4078 
æßt32_t
 * 
pOut
,

4079 
æßt32_t
 * 
pE¼
,

4080 
ušt32_t
 
blockSize
);

4093 
¬m_lms_nÜm_š™_f32
(

4094 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4095 
ušt16_t
 
numT­s
,

4096 
æßt32_t
 * 
pCÛffs
,

4097 
æßt32_t
 * 
pS‹
,

4098 
æßt32_t
 
mu
,

4099 
ušt32_t
 
blockSize
);

4107 
ušt16_t
 
numT­s
;

4108 
q31_t
 *
pS‹
;

4109 
q31_t
 *
pCÛffs
;

4110 
q31_t
 
mu
;

4111 
ušt8_t
 
po¡Shiá
;

4112 
q31_t
 *
»cTabË
;

4113 
q31_t
 
’”gy
;

4114 
q31_t
 
x0
;

4115 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4128 
¬m_lms_nÜm_q31
(

4129 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE¼
,

4134 
ušt32_t
 
blockSize
);

4148 
¬m_lms_nÜm_š™_q31
(

4149 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4150 
ušt16_t
 
numT­s
,

4151 
q31_t
 * 
pCÛffs
,

4152 
q31_t
 * 
pS‹
,

4153 
q31_t
 
mu
,

4154 
ušt32_t
 
blockSize
,

4155 
ušt8_t
 
po¡Shiá
);

4163 
ušt16_t
 
numT­s
;

4164 
q15_t
 *
pS‹
;

4165 
q15_t
 *
pCÛffs
;

4166 
q15_t
 
mu
;

4167 
ušt8_t
 
po¡Shiá
;

4168 
q15_t
 *
»cTabË
;

4169 
q15_t
 
’”gy
;

4170 
q15_t
 
x0
;

4171 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4184 
¬m_lms_nÜm_q15
(

4185 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE¼
,

4190 
ušt32_t
 
blockSize
);

4205 
¬m_lms_nÜm_š™_q15
(

4206 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4207 
ušt16_t
 
numT­s
,

4208 
q15_t
 * 
pCÛffs
,

4209 
q15_t
 * 
pS‹
,

4210 
q15_t
 
mu
,

4211 
ušt32_t
 
blockSize
,

4212 
ušt8_t
 
po¡Shiá
);

4224 
¬m_cÜ»Ï‹_f32
(

4225 
æßt32_t
 * 
pSrcA
,

4226 
ušt32_t
 
¤cAL’
,

4227 
æßt32_t
 * 
pSrcB
,

4228 
ušt32_t
 
¤cBL’
,

4229 
æßt32_t
 * 
pD¡
);

4241 
¬m_cÜ»Ï‹_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ušt32_t
 
¤cAL’
,

4244 
q15_t
 * 
pSrcB
,

4245 
ušt32_t
 
¤cBL’
,

4246 
q15_t
 * 
pD¡
);

4258 
¬m_cÜ»Ï‹_ç¡_q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ušt32_t
 
¤cAL’
,

4261 
q15_t
 * 
pSrcB
,

4262 
ušt32_t
 
¤cBL’
,

4263 
q15_t
 * 
pD¡
);

4275 
¬m_cÜ»Ï‹_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ušt32_t
 
¤cAL’
,

4278 
q31_t
 * 
pSrcB
,

4279 
ušt32_t
 
¤cBL’
,

4280 
q31_t
 * 
pD¡
);

4292 
¬m_cÜ»Ï‹_ç¡_q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ušt32_t
 
¤cAL’
,

4295 
q31_t
 * 
pSrcB
,

4296 
ušt32_t
 
¤cBL’
,

4297 
q31_t
 * 
pD¡
);

4309 
¬m_cÜ»Ï‹_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ušt32_t
 
¤cAL’
,

4312 
q7_t
 * 
pSrcB
,

4313 
ušt32_t
 
¤cBL’
,

4314 
q7_t
 * 
pD¡
);

4321 
ušt16_t
 
numT­s
;

4322 
ušt16_t
 
¡©eIndex
;

4323 
æßt32_t
 *
pS‹
;

4324 
æßt32_t
 *
pCÛffs
;

4325 
ušt16_t
 
maxD–ay
;

4326 
št32_t
 *
pT­D–ay
;

4327 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4335 
ušt16_t
 
numT­s
;

4336 
ušt16_t
 
¡©eIndex
;

4337 
q31_t
 *
pS‹
;

4338 
q31_t
 *
pCÛffs
;

4339 
ušt16_t
 
maxD–ay
;

4340 
št32_t
 *
pT­D–ay
;

4341 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4349 
ušt16_t
 
numT­s
;

4350 
ušt16_t
 
¡©eIndex
;

4351 
q15_t
 *
pS‹
;

4352 
q15_t
 *
pCÛffs
;

4353 
ušt16_t
 
maxD–ay
;

4354 
št32_t
 *
pT­D–ay
;

4355 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4363 
ušt16_t
 
numT­s
;

4364 
ušt16_t
 
¡©eIndex
;

4365 
q7_t
 *
pS‹
;

4366 
q7_t
 *
pCÛffs
;

4367 
ušt16_t
 
maxD–ay
;

4368 
št32_t
 *
pT­D–ay
;

4369 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4381 
¬m_fœ_¥¬£_f32
(

4382 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4383 
æßt32_t
 * 
pSrc
,

4384 
æßt32_t
 * 
pD¡
,

4385 
æßt32_t
 * 
pSü©chIn
,

4386 
ušt32_t
 
blockSize
);

4400 
¬m_fœ_¥¬£_š™_f32
(

4401 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4402 
ušt16_t
 
numT­s
,

4403 
æßt32_t
 * 
pCÛffs
,

4404 
æßt32_t
 * 
pS‹
,

4405 
št32_t
 * 
pT­D–ay
,

4406 
ušt16_t
 
maxD–ay
,

4407 
ušt32_t
 
blockSize
);

4419 
¬m_fœ_¥¬£_q31
(

4420 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD¡
,

4423 
q31_t
 * 
pSü©chIn
,

4424 
ušt32_t
 
blockSize
);

4438 
¬m_fœ_¥¬£_š™_q31
(

4439 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4440 
ušt16_t
 
numT­s
,

4441 
q31_t
 * 
pCÛffs
,

4442 
q31_t
 * 
pS‹
,

4443 
št32_t
 * 
pT­D–ay
,

4444 
ušt16_t
 
maxD–ay
,

4445 
ušt32_t
 
blockSize
);

4458 
¬m_fœ_¥¬£_q15
(

4459 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD¡
,

4462 
q15_t
 * 
pSü©chIn
,

4463 
q31_t
 * 
pSü©chOut
,

4464 
ušt32_t
 
blockSize
);

4479 
¬m_fœ_¥¬£_š™_q15
(

4480 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4481 
ušt16_t
 
numT­s
,

4482 
q15_t
 * 
pCÛffs
,

4483 
q15_t
 * 
pS‹
,

4484 
št32_t
 * 
pT­D–ay
,

4485 
ušt16_t
 
maxD–ay
,

4486 
ušt32_t
 
blockSize
);

4499 
¬m_fœ_¥¬£_q7
(

4500 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD¡
,

4503 
q7_t
 * 
pSü©chIn
,

4504 
q31_t
 * 
pSü©chOut
,

4505 
ušt32_t
 
blockSize
);

4519 
¬m_fœ_¥¬£_š™_q7
(

4520 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4521 
ušt16_t
 
numT­s
,

4522 
q7_t
 * 
pCÛffs
,

4523 
q7_t
 * 
pS‹
,

4524 
št32_t
 *
pT­D–ay
,

4525 
ušt16_t
 
maxD–ay
,

4526 
ušt32_t
 
blockSize
);

4537 
¬m_sš_cos_f32
(

4538 
æßt32_t
 
th‘a
,

4539 
æßt32_t
 *
pSšV®
,

4540 
æßt32_t
 *
pCcosV®
);

4550 
¬m_sš_cos_q31
(

4551 
q31_t
 
th‘a
,

4552 
q31_t
 *
pSšV®
,

4553 
q31_t
 *
pCosV®
);

4564 
¬m_cm¶x_cÚj_f32
(

4565 
æßt32_t
 * 
pSrc
,

4566 
æßt32_t
 * 
pD¡
,

4567 
ušt32_t
 
numSam¶es
);

4577 
¬m_cm¶x_cÚj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD¡
,

4580 
ušt32_t
 
numSam¶es
);

4590 
¬m_cm¶x_cÚj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD¡
,

4593 
ušt32_t
 
numSam¶es
);

4605 
¬m_cm¶x_mag_squ¬ed_f32
(

4606 
æßt32_t
 * 
pSrc
,

4607 
æßt32_t
 * 
pD¡
,

4608 
ušt32_t
 
numSam¶es
);

4618 
¬m_cm¶x_mag_squ¬ed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD¡
,

4621 
ušt32_t
 
numSam¶es
);

4631 
¬m_cm¶x_mag_squ¬ed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD¡
,

4634 
ušt32_t
 
numSam¶es
);

4711 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4712 
¬m_pid_š¡ªû_f32
 * 
S
,

4713 
æßt32_t
 
š
)

4715 
æßt32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 
š
) +

4719 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
¡©e
[1] = S->state[0];

4723 
S
->
¡©e
[0] = 
š
;

4724 
S
->
¡©e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4747 
¬m_pid_š¡ªû_q31
 * 
S
,

4748 
q31_t
 
š
)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4757 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4760 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4763 
out
 = (
q31_t
è(
acc
 >> 31u);

4766 
out
 +ð
S
->
¡©e
[2];

4769 
S
->
¡©e
[1] = S->state[0];

4770 
S
->
¡©e
[0] = 
š
;

4771 
S
->
¡©e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4795 
¬m_pid_š¡ªû_q15
 * 
S
,

4796 
q15_t
 
š
)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifdeà
ARM_MATH_CM0


4806 
acc
 = ((
q31_t
è
S
->
A0
 )* 
š
 ;

4811 
acc
 = (
q31_t
è
__SMUAD
(
S
->
A0
, 
š
);

4815 #ifdeà
ARM_MATH_CM0


4818 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0] ;

4819 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
¡©e
),‡cc);

4829 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4832 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
¡©e
[1] = S->state[0];

4836 
S
->
¡©e
[0] = 
š
;

4837 
S
->
¡©e
[2] = 
out
;

4840  (
out
);

4857 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4858 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4859 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4905 
__INLINE
 
¬m_þ¬ke_f32
(

4906 
æßt32_t
 
Ia
,

4907 
æßt32_t
 
Ib
,

4908 
æßt32_t
 * 
pI®pha
,

4909 
æßt32_t
 * 
pIb‘a
)

4912 *
pI®pha
 = 
Ia
;

4915 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

4934 
__INLINE
 
¬m_þ¬ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pI®pha
,

4938 
q31_t
 * 
pIb‘a
)

4940 
q31_t
 
´oduù1
, 
´oduù2
;

4943 *
pI®pha
 = 
Ia
;

4946 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

4949 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

4952 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

4966 
¬m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD¡
,

4969 
ušt32_t
 
blockSize
);

5009 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5010 
æßt32_t
 
I®pha
,

5011 
æßt32_t
 
Ib‘a
,

5012 
æßt32_t
 * 
pIa
,

5013 
æßt32_t
 * 
pIb
)

5016 *
pIa
 = 
I®pha
;

5019 *
pIb
 = -0.5 * 
I®pha
 + (
æßt32_t
è0.8660254039 *
Ib‘a
;

5038 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5039 
q31_t
 
I®pha
,

5040 
q31_t
 
Ib‘a
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
´oduù1
, 
´oduù2
;

5047 *
pIa
 = 
I®pha
;

5050 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5053 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5071 
¬m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD¡
,

5074 
ušt32_t
 
blockSize
);

5125 
__INLINE
 
¬m_·rk_f32
(

5126 
æßt32_t
 
I®pha
,

5127 
æßt32_t
 
Ib‘a
,

5128 
æßt32_t
 * 
pId
,

5129 
æßt32_t
 * 
pIq
,

5130 
æßt32_t
 
sšV®
,

5131 
æßt32_t
 
cosV®
)

5134 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5137 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5159 
__INLINE
 
¬m_·rk_q31
(

5160 
q31_t
 
I®pha
,

5161 
q31_t
 
Ib‘a
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sšV®
,

5165 
q31_t
 
cosV®
)

5167 
q31_t
 
´oduù1
, 
´oduù2
;

5168 
q31_t
 
´oduù3
, 
´oduù4
;

5171 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5174 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5178 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5181 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5184 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5187 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5201 
¬m_q7_to_æßt
(

5202 
q7_t
 * 
pSrc
,

5203 
æßt32_t
 * 
pD¡
,

5204 
ušt32_t
 
blockSize
);

5244 
__INLINE
 
¬m_šv_·rk_f32
(

5245 
æßt32_t
 
Id
,

5246 
æßt32_t
 
Iq
,

5247 
æßt32_t
 * 
pI®pha
,

5248 
æßt32_t
 * 
pIb‘a
,

5249 
æßt32_t
 
sšV®
,

5250 
æßt32_t
 
cosV®
)

5253 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5256 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5279 
__INLINE
 
¬m_šv_·rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pI®pha
,

5283 
q31_t
 * 
pIb‘a
,

5284 
q31_t
 
sšV®
,

5285 
q31_t
 
cosV®
)

5287 
q31_t
 
´oduù1
, 
´oduù2
;

5288 
q31_t
 
´oduù3
, 
´oduù4
;

5291 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5294 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5298 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5301 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5304 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5307 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5323 
¬m_q31_to_æßt
(

5324 
q31_t
 * 
pSrc
,

5325 
æßt32_t
 * 
pD¡
,

5326 
ušt32_t
 
blockSize
);

5377 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5378 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5379 
æßt32_t
 
x
)

5382 
æßt32_t
 
y
;

5383 
æßt32_t
 
x0
, 
x1
;

5384 
æßt32_t
 
y0
, 
y1
;

5385 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5386 
št32_t
 
i
;

5387 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
è/ 
xS·cšg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYD©a
[0];

5397 if(
i
 >ð
S
->
nV®ues
)

5400 
y
 = 
pYD©a
[
S
->
nV®ues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5406 
x1
 = 
S
->x1 + (
i
 +1è* 
xS·cšg
;

5409 
y0
 = 
pYD©a
[
i
];

5410 
y1
 = 
pYD©a
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(q31_ˆ*
pYD©a
,

5437 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
äaù
;

5442 
št32_t
 
šdex
;

5447 
šdex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
šdex
 >ð(
nV®ues
 - 1))

5451 (
pYD©a
[
nV®ues
 - 1]);

5453 if(
šdex
 < 0)

5455 (
pYD©a
[0]);

5462 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYD©a
[
šdex
];

5466 
y1
 = 
pYD©a
[
šdex
 + 1u];

5469 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5472 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(q15_ˆ*
pYD©a
, 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
äaù
;

5501 
št32_t
 
šdex
;

5506 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
šdex
 >ð(
nV®ues
 - 1))

5510 (
pYD©a
[
nV®ues
 - 1]);

5512 if(
šdex
 < 0)

5514 (
pYD©a
[0]);

5520 
äaù
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYD©a
[
šdex
];

5524 
y1
 = 
pYD©a
[
šdex
 + 1u];

5527 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5530 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(q7_ˆ*
pYD©a
, 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
äaù
;

5558 
št32_t
 
šdex
;

5563 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
šdex
 >ð(
nV®ues
 - 1))

5568 (
pYD©a
[
nV®ues
 - 1]);

5570 if(
šdex
 < 0)

5572 (
pYD©a
[0]);

5579 
äaù
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYD©a
[
šdex
];

5583 
y1
 = 
pYD©a
[
šdex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5589 
y
 +ð(
y1
 * 
äaù
);

5592  (
y
 >> 20u);

5607 
æßt32_t
 
¬m_sš_f32
(

5608 
æßt32_t
 
x
);

5616 
q31_t
 
¬m_sš_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
¬m_sš_q15
(

5626 
q15_t
 
x
);

5634 
æßt32_t
 
¬m_cos_f32
(

5635 
æßt32_t
 
x
);

5643 
q31_t
 
¬m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
¬m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5696 
æßt32_t
 
š
, flßt32_ˆ*
pOut
)

5698 if(
š
 > 0)

5702 #ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sq¹f
(
š
);

5705 *
pOut
 = 
sq¹f
(
š
);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
¬m_¡©us
 
¬m_sq¹_q31
(

5727 
q31_t
 
š
, q31_ˆ*
pOut
);

5736 
¬m_¡©us
 
¬m_sq¹_q15
(

5737 
q15_t
 
š
, q15_ˆ*
pOut
);

5752 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5753 
št32_t
 * 
cœcBufãr
,

5754 
št32_t
 
L
,

5755 
ušt16_t
 * 
wr™eOff£t
,

5756 
št32_t
 
bufãrInc
,

5757 cÚ¡ 
št32_t
 * 
¤c
,

5758 
št32_t
 
¤cInc
,

5759 
ušt32_t
 
blockSize
)

5761 
ušt32_t
 
i
 = 0u;

5762 
št32_t
 
wOff£t
;

5766 
wOff£t
 = *
wr™eOff£t
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
cœcBufãr
[
wOff£t
] = *
¤c
;

5777 
¤c
 +ð
¤cInc
;

5780 
wOff£t
 +ð
bufãrInc
;

5781 if(
wOff£t
 >ð
L
)

5782 
wOff£t
 -ð
L
;

5785 
i
--;

5789 *
wr™eOff£t
 = 
wOff£t
;

5797 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5798 
št32_t
 * 
cœcBufãr
,

5799 
št32_t
 
L
,

5800 
št32_t
 * 
»adOff£t
,

5801 
št32_t
 
bufãrInc
,

5802 
št32_t
 * 
d¡
,

5803 
št32_t
 * 
d¡_ba£
,

5804 
št32_t
 
d¡_Ëngth
,

5805 
št32_t
 
d¡Inc
,

5806 
ušt32_t
 
blockSize
)

5808 
ušt32_t
 
i
 = 0u;

5809 
št32_t
 
rOff£t
, 
d¡_’d
;

5813 
rOff£t
 = *
»adOff£t
;

5814 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5825 
d¡
 +ð
d¡Inc
;

5827 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5829 
d¡
 = 
d¡_ba£
;

5833 
rOff£t
 +ð
bufãrInc
;

5835 if(
rOff£t
 >ð
L
)

5837 
rOff£t
 -ð
L
;

5841 
i
--;

5845 *
»adOff£t
 = 
rOff£t
;

5852 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5853 
q15_t
 * 
cœcBufãr
,

5854 
št32_t
 
L
,

5855 
ušt16_t
 * 
wr™eOff£t
,

5856 
št32_t
 
bufãrInc
,

5857 cÚ¡ 
q15_t
 * 
¤c
,

5858 
št32_t
 
¤cInc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
wOff£t
;

5866 
wOff£t
 = *
wr™eOff£t
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
cœcBufãr
[
wOff£t
] = *
¤c
;

5877 
¤c
 +ð
¤cInc
;

5880 
wOff£t
 +ð
bufãrInc
;

5881 if(
wOff£t
 >ð
L
)

5882 
wOff£t
 -ð
L
;

5885 
i
--;

5889 *
wr™eOff£t
 = 
wOff£t
;

5897 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5898 
q15_t
 * 
cœcBufãr
,

5899 
št32_t
 
L
,

5900 
št32_t
 * 
»adOff£t
,

5901 
št32_t
 
bufãrInc
,

5902 
q15_t
 * 
d¡
,

5903 
q15_t
 * 
d¡_ba£
,

5904 
št32_t
 
d¡_Ëngth
,

5905 
št32_t
 
d¡Inc
,

5906 
ušt32_t
 
blockSize
)

5908 
ušt32_t
 
i
 = 0;

5909 
št32_t
 
rOff£t
, 
d¡_’d
;

5913 
rOff£t
 = *
»adOff£t
;

5915 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5926 
d¡
 +ð
d¡Inc
;

5928 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5930 
d¡
 = 
d¡_ba£
;

5934 
rOff£t
 +ð
bufãrInc
;

5936 if(
rOff£t
 >ð
L
)

5938 
rOff£t
 -ð
L
;

5942 
i
--;

5946 *
»adOff£t
 = 
rOff£t
;

5954 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

5955 
q7_t
 * 
cœcBufãr
,

5956 
št32_t
 
L
,

5957 
ušt16_t
 * 
wr™eOff£t
,

5958 
št32_t
 
bufãrInc
,

5959 cÚ¡ 
q7_t
 * 
¤c
,

5960 
št32_t
 
¤cInc
,

5961 
ušt32_t
 
blockSize
)

5963 
ušt32_t
 
i
 = 0u;

5964 
št32_t
 
wOff£t
;

5968 
wOff£t
 = *
wr™eOff£t
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
cœcBufãr
[
wOff£t
] = *
¤c
;

5979 
¤c
 +ð
¤cInc
;

5982 
wOff£t
 +ð
bufãrInc
;

5983 if(
wOff£t
 >ð
L
)

5984 
wOff£t
 -ð
L
;

5987 
i
--;

5991 *
wr™eOff£t
 = 
wOff£t
;

5999 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6000 
q7_t
 * 
cœcBufãr
,

6001 
št32_t
 
L
,

6002 
št32_t
 * 
»adOff£t
,

6003 
št32_t
 
bufãrInc
,

6004 
q7_t
 * 
d¡
,

6005 
q7_t
 * 
d¡_ba£
,

6006 
št32_t
 
d¡_Ëngth
,

6007 
št32_t
 
d¡Inc
,

6008 
ušt32_t
 
blockSize
)

6010 
ušt32_t
 
i
 = 0;

6011 
št32_t
 
rOff£t
, 
d¡_’d
;

6015 
rOff£t
 = *
»adOff£t
;

6017 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6028 
d¡
 +ð
d¡Inc
;

6030 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6032 
d¡
 = 
d¡_ba£
;

6036 
rOff£t
 +ð
bufãrInc
;

6038 if(
rOff£t
 >ð
L
)

6040 
rOff£t
 -ð
L
;

6044 
i
--;

6048 *
»adOff£t
 = 
rOff£t
;

6060 
¬m_pow”_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ušt32_t
 
blockSize
,

6063 
q63_t
 * 
pResuÉ
);

6073 
¬m_pow”_f32
(

6074 
æßt32_t
 * 
pSrc
,

6075 
ušt32_t
 
blockSize
,

6076 
æßt32_t
 * 
pResuÉ
);

6086 
¬m_pow”_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ušt32_t
 
blockSize
,

6089 
q63_t
 * 
pResuÉ
);

6099 
¬m_pow”_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ušt32_t
 
blockSize
,

6102 
q31_t
 * 
pResuÉ
);

6112 
¬m_m—n_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ušt32_t
 
blockSize
,

6115 
q7_t
 * 
pResuÉ
);

6124 
¬m_m—n_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ušt32_t
 
blockSize
,

6127 
q15_t
 * 
pResuÉ
);

6136 
¬m_m—n_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ušt32_t
 
blockSize
,

6139 
q31_t
 * 
pResuÉ
);

6148 
¬m_m—n_f32
(

6149 
æßt32_t
 * 
pSrc
,

6150 
ušt32_t
 
blockSize
,

6151 
æßt32_t
 * 
pResuÉ
);

6161 
¬m_v¬_f32
(

6162 
æßt32_t
 * 
pSrc
,

6163 
ušt32_t
 
blockSize
,

6164 
æßt32_t
 * 
pResuÉ
);

6174 
¬m_v¬_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ušt32_t
 
blockSize
,

6177 
q63_t
 * 
pResuÉ
);

6187 
¬m_v¬_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ušt32_t
 
blockSize
,

6190 
q31_t
 * 
pResuÉ
);

6200 
¬m_rms_f32
(

6201 
æßt32_t
 * 
pSrc
,

6202 
ušt32_t
 
blockSize
,

6203 
æßt32_t
 * 
pResuÉ
);

6213 
¬m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ušt32_t
 
blockSize
,

6216 
q31_t
 * 
pResuÉ
);

6226 
¬m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ušt32_t
 
blockSize
,

6229 
q15_t
 * 
pResuÉ
);

6239 
¬m_¡d_f32
(

6240 
æßt32_t
 * 
pSrc
,

6241 
ušt32_t
 
blockSize
,

6242 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_¡d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6265 
¬m_¡d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ušt32_t
 
blockSize
,

6268 
q15_t
 * 
pResuÉ
);

6278 
¬m_cm¶x_mag_f32
(

6279 
æßt32_t
 * 
pSrc
,

6280 
æßt32_t
 * 
pD¡
,

6281 
ušt32_t
 
numSam¶es
);

6291 
¬m_cm¶x_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD¡
,

6294 
ušt32_t
 
numSam¶es
);

6304 
¬m_cm¶x_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD¡
,

6307 
ušt32_t
 
numSam¶es
);

6319 
¬m_cm¶x_dÙ_´od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ušt32_t
 
numSam¶es
,

6323 
q31_t
 * 
»®ResuÉ
,

6324 
q31_t
 * 
imagResuÉ
);

6336 
¬m_cm¶x_dÙ_´od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ušt32_t
 
numSam¶es
,

6340 
q63_t
 * 
»®ResuÉ
,

6341 
q63_t
 * 
imagResuÉ
);

6353 
¬m_cm¶x_dÙ_´od_f32
(

6354 
æßt32_t
 * 
pSrcA
,

6355 
æßt32_t
 * 
pSrcB
,

6356 
ušt32_t
 
numSam¶es
,

6357 
æßt32_t
 * 
»®ResuÉ
,

6358 
æßt32_t
 * 
imagResuÉ
);

6369 
¬m_cm¶x_muÉ_»®_q15
(

6370 
q15_t
 * 
pSrcCm¶x
,

6371 
q15_t
 * 
pSrcR—l
,

6372 
q15_t
 * 
pCm¶xD¡
,

6373 
ušt32_t
 
numSam¶es
);

6384 
¬m_cm¶x_muÉ_»®_q31
(

6385 
q31_t
 * 
pSrcCm¶x
,

6386 
q31_t
 * 
pSrcR—l
,

6387 
q31_t
 * 
pCm¶xD¡
,

6388 
ušt32_t
 
numSam¶es
);

6399 
¬m_cm¶x_muÉ_»®_f32
(

6400 
æßt32_t
 * 
pSrcCm¶x
,

6401 
æßt32_t
 * 
pSrcR—l
,

6402 
æßt32_t
 * 
pCm¶xD¡
,

6403 
ušt32_t
 
numSam¶es
);

6414 
¬m_mš_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ušt32_t
 
blockSize
,

6417 
q7_t
 * 
»suÉ
,

6418 
ušt32_t
 * 
šdex
);

6429 
¬m_mš_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ušt32_t
 
blockSize
,

6432 
q15_t
 * 
pResuÉ
,

6433 
ušt32_t
 * 
pIndex
);

6443 
¬m_mš_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ušt32_t
 
blockSize
,

6446 
q31_t
 * 
pResuÉ
,

6447 
ušt32_t
 * 
pIndex
);

6458 
¬m_mš_f32
(

6459 
æßt32_t
 * 
pSrc
,

6460 
ušt32_t
 
blockSize
,

6461 
æßt32_t
 * 
pResuÉ
,

6462 
ušt32_t
 * 
pIndex
);

6473 
¬m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ušt32_t
 
blockSize
,

6476 
q7_t
 * 
pResuÉ
,

6477 
ušt32_t
 * 
pIndex
);

6488 
¬m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ušt32_t
 
blockSize
,

6491 
q15_t
 * 
pResuÉ
,

6492 
ušt32_t
 * 
pIndex
);

6503 
¬m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ušt32_t
 
blockSize
,

6506 
q31_t
 * 
pResuÉ
,

6507 
ušt32_t
 * 
pIndex
);

6518 
¬m_max_f32
(

6519 
æßt32_t
 * 
pSrc
,

6520 
ušt32_t
 
blockSize
,

6521 
æßt32_t
 * 
pResuÉ
,

6522 
ušt32_t
 * 
pIndex
);

6533 
¬m_cm¶x_muÉ_cm¶x_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD¡
,

6537 
ušt32_t
 
numSam¶es
);

6548 
¬m_cm¶x_muÉ_cm¶x_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD¡
,

6552 
ušt32_t
 
numSam¶es
);

6563 
¬m_cm¶x_muÉ_cm¶x_f32
(

6564 
æßt32_t
 * 
pSrcA
,

6565 
æßt32_t
 * 
pSrcB
,

6566 
æßt32_t
 * 
pD¡
,

6567 
ušt32_t
 
numSam¶es
);

6576 
¬m_æßt_to_q31
(

6577 
æßt32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD¡
,

6579 
ušt32_t
 
blockSize
);

6588 
¬m_æßt_to_q15
(

6589 
æßt32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD¡
,

6591 
ušt32_t
 
blockSize
);

6600 
¬m_æßt_to_q7
(

6601 
æßt32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD¡
,

6603 
ušt32_t
 
blockSize
);

6613 
¬m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD¡
,

6616 
ušt32_t
 
blockSize
);

6625 
¬m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD¡
,

6628 
ušt32_t
 
blockSize
);

6637 
¬m_q15_to_æßt
(

6638 
q15_t
 * 
pSrc
,

6639 
æßt32_t
 * 
pD¡
,

6640 
ušt32_t
 
blockSize
);

6650 
¬m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD¡
,

6653 
ušt32_t
 
blockSize
);

6663 
¬m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD¡
,

6666 
ušt32_t
 
blockSize
);

6740 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6741 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6742 
æßt32_t
 
X
,

6743 
æßt32_t
 
Y
)

6745 
æßt32_t
 
out
;

6746 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
æßt32_t
 *
pD©a
 = 
S
->pData;

6748 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6749 
æßt32_t
 
xdiff
, 
ydiff
;

6750 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
št32_t
è
X
;

6753 
yIndex
 = (
št32_t
è
Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1è|| 
yIndex
 < 0 || yIndex > ( S->
numCÞs
-1))

6763 
šdex
 = (
xIndex
 - 1è+ (
yIndex
-1è* 
S
->
numCÞs
 ;

6767 
f00
 = 
pD©a
[
šdex
];

6768 
f01
 = 
pD©a
[
šdex
 + 1];

6771 
šdex
 = (
xIndex
-1è+ (
yIndex
è* 
S
->
numCÞs
;

6775 
f10
 = 
pD©a
[
šdex
];

6776 
f11
 = 
pD©a
[
šdex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6808 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xäaù
, 
yäaù
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
št32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6818 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6840 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

6844 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

6848 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

6852 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6856 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6859 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6860 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6863 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6864 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6867 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6868 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6884 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xäaù
, 
yäaù
;

6892 
št32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6894 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6915 
xäaù
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

6919 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

6924 
yäaù
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

6928 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6935 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6938 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6939 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6942 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6947 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6964 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xäaù
, 
yäaù
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
št32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6974 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6995 
xäaù
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

6999 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

7004 
yäaù
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

7008 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7012 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7016 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7020 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7023 
out
 = ((
y2
 * (
yäaù
)));

7024 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\core_cm4.h

23 #ià
defšed
 ( 
__ICCARM__
 )

24 #´agm¨
sy¡em_šþude


27 #ifdeà
__ýlu¥lus


31 #iâdeà
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02è

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10è

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16è| 
__CM4_CMSIS_VERSION_SUB
è

	)

80 
	#__CORTEX_M
 (0x04è

	)

83 #ià 
defšed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__šlše


	)

87 #–ià
defšed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
šlše


	)

91 #–ià
defšed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
šlše


	)

95 #–ià
defšed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
šlše


	)

102 #ià
defšed
 ( 
__CC_ARM
 )

103 #ià
defšed
 
__TARGET_FPU_VFP


104 #ià(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #–ià
defšed
 ( 
__ICCARM__
 )

115 #ià
defšed
 
__ARMVFP__


116 #ià(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #–ià
defšed
 ( 
__GNUC__
 )

127 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

128 #ià(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #–ià
defšed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<¡dšt.h
>

144 
	~<cÜe_cmIn¡r.h
>

145 
	~<cÜe_cmFunc.h
>

146 
	~<cÜe_cm4_simd.h
>

150 #iâdeà
__CMSIS_GENERIC


152 #iâdeà
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #ià
defšed
 
__CHECK_DEVICE_DEFINES


157 #iâdeà
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #iâdeà
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #iâdeà
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #iâdeà
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #iâdeà
__V’dÜ_SysTickCÚfig


178 
	#__V’dÜ_SysTickCÚfig
 0

	)

184 #ifdeà
__ýlu¥lus


185 
	#__I
 vÞ©ž

	)

187 
	#__I
 vÞ©žcÚ¡

	)

189 
	#__O
 vÞ©ž

	)

190 
	#__IO
 vÞ©ž

	)

222 #ià(
__CORTEX_M
 != 0x04)

223 
ušt32_t
 
_»£rved0
:27;

225 
ušt32_t
 
_»£rved0
:16;

226 
ušt32_t
 
GE
:4;

227 
ušt32_t
 
_»£rved1
:7;

229 
ušt32_t
 
Q
:1;

230 
ušt32_t
 
V
:1;

231 
ušt32_t
 
C
:1;

232 
ušt32_t
 
Z
:1;

233 
ušt32_t
 
N
:1;

234 } 
b
;

235 
ušt32_t
 
w
;

236 } 
	tAPSR_Ty³
;

245 
ušt32_t
 
ISR
:9;

246 
ušt32_t
 
_»£rved0
:23;

247 } 
b
;

248 
ušt32_t
 
w
;

249 } 
	tIPSR_Ty³
;

258 
ušt32_t
 
ISR
:9;

259 #ià(
__CORTEX_M
 != 0x04)

260 
ušt32_t
 
_»£rved0
:15;

262 
ušt32_t
 
_»£rved0
:7;

263 
ušt32_t
 
GE
:4;

264 
ušt32_t
 
_»£rved1
:4;

266 
ušt32_t
 
T
:1;

267 
ušt32_t
 
IT
:2;

268 
ušt32_t
 
Q
:1;

269 
ušt32_t
 
V
:1;

270 
ušt32_t
 
C
:1;

271 
ušt32_t
 
Z
:1;

272 
ušt32_t
 
N
:1;

273 } 
b
;

274 
ušt32_t
 
w
;

275 } 
	txPSR_Ty³
;

284 
ušt32_t
 
nPRIV
:1;

285 
ušt32_t
 
SPSEL
:1;

286 
ušt32_t
 
FPCA
:1;

287 
ušt32_t
 
_»£rved0
:29;

288 } 
b
;

289 
ušt32_t
 
w
;

290 } 
	tCONTROL_Ty³
;

305 
__IO
 
ušt32_t
 
ISER
[8];

306 
ušt32_t
 
RESERVED0
[24];

307 
__IO
 
ušt32_t
 
ICER
[8];

308 
ušt32_t
 
RSERVED1
[24];

309 
__IO
 
ušt32_t
 
ISPR
[8];

310 
ušt32_t
 
RESERVED2
[24];

311 
__IO
 
ušt32_t
 
ICPR
[8];

312 
ušt32_t
 
RESERVED3
[24];

313 
__IO
 
ušt32_t
 
IABR
[8];

314 
ušt32_t
 
RESERVED4
[56];

315 
__IO
 
ušt8_t
 
IP
[240];

316 
ušt32_t
 
RESERVED5
[644];

317 
__O
 
ušt32_t
 
STIR
;

318 } 
	tNVIC_Ty³
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
è

	)

337 
__I
 
ušt32_t
 
CPUID
;

338 
__IO
 
ušt32_t
 
ICSR
;

339 
__IO
 
ušt32_t
 
VTOR
;

340 
__IO
 
ušt32_t
 
AIRCR
;

341 
__IO
 
ušt32_t
 
SCR
;

342 
__IO
 
ušt32_t
 
CCR
;

343 
__IO
 
ušt8_t
 
SHP
[12];

344 
__IO
 
ušt32_t
 
SHCSR
;

345 
__IO
 
ušt32_t
 
CFSR
;

346 
__IO
 
ušt32_t
 
HFSR
;

347 
__IO
 
ušt32_t
 
DFSR
;

348 
__IO
 
ušt32_t
 
MMFAR
;

349 
__IO
 
ušt32_t
 
BFAR
;

350 
__IO
 
ušt32_t
 
AFSR
;

351 
__I
 
ušt32_t
 
PFR
[2];

352 
__I
 
ušt32_t
 
DFR
;

353 
__I
 
ušt32_t
 
ADR
;

354 
__I
 
ušt32_t
 
MMFR
[4];

355 
__I
 
ušt32_t
 
ISAR
[5];

356 
ušt32_t
 
RESERVED0
[5];

357 
__IO
 
ušt32_t
 
CPACR
;

358 } 
	tSCB_Ty³
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
è

	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
è

	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
è

	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
è

	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
è

	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
è

	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
è

	)

554 
ušt32_t
 
RESERVED0
[1];

555 
__I
 
ušt32_t
 
ICTR
;

556 
__IO
 
ušt32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty³
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
è

	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
è

	)

592 
__IO
 
ušt32_t
 
CTRL
;

593 
__IO
 
ušt32_t
 
LOAD
;

594 
__IO
 
ušt32_t
 
VAL
;

595 
__I
 
ušt32_t
 
CALIB
;

596 } 
	tSysTick_Ty³
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
è

	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
è

	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

642 
__O
 union

644 
__O
 
ušt8_t
 
u8
;

645 
__O
 
ušt16_t
 
u16
;

646 
__O
 
ušt32_t
 
u32
;

647 } 
PORT
 [32];

648 
ušt32_t
 
RESERVED0
[864];

649 
__IO
 
ušt32_t
 
TER
;

650 
ušt32_t
 
RESERVED1
[15];

651 
__IO
 
ušt32_t
 
TPR
;

652 
ušt32_t
 
RESERVED2
[15];

653 
__IO
 
ušt32_t
 
TCR
;

654 } 
	tITM_Ty³
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
è

	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

664 
	#ITM_TCR_T¿ûBusID_Pos
 16

	)

665 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

670 
	#ITM_TCR_TSP»sÿË_Pos
 8

	)

671 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
è

	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
è

	)

691 #ià(
__MPU_PRESENT
 == 1)

702 
__I
 
ušt32_t
 
TYPE
;

703 
__IO
 
ušt32_t
 
CTRL
;

704 
__IO
 
ušt32_t
 
RNR
;

705 
__IO
 
ušt32_t
 
RBAR
;

706 
__IO
 
ušt32_t
 
RASR
;

707 
__IO
 
ušt32_t
 
RBAR_A1
;

708 
__IO
 
ušt32_t
 
RASR_A1
;

709 
__IO
 
ušt32_t
 
RBAR_A2
;

710 
__IO
 
ušt32_t
 
RASR_A2
;

711 
__IO
 
ušt32_t
 
RBAR_A3
;

712 
__IO
 
ušt32_t
 
RASR_A3
;

713 } 
	tMPU_Ty³
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
è

	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
è

	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
è

	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
è

	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
è

	)

766 #ià(
__FPU_PRESENT
 == 1)

777 
ušt32_t
 
RESERVED0
[1];

778 
__IO
 
ušt32_t
 
FPCCR
;

779 
__IO
 
ušt32_t
 
FPCAR
;

780 
__IO
 
ušt32_t
 
FPDSCR
;

781 
__I
 
ušt32_t
 
MVFR0
;

782 
__I
 
ušt32_t
 
MVFR1
;

783 } 
	tFPU_Ty³
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos
è

	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

831 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

834 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24

	)

835 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

837 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20

	)

838 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

843 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

846 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8

	)

847 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

849 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4

	)

850 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

852 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_»gi¡”s_Pos
è

	)

856 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos
è

	)

882 
__IO
 
ušt32_t
 
DHCSR
;

883 
__O
 
ušt32_t
 
DCRSR
;

884 
__IO
 
ušt32_t
 
DCRDR
;

885 
__IO
 
ušt32_t
 
DEMCR
;

886 } 
	tCÜeDebug_Ty³
;

889 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

892 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

895 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

898 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

901 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

904 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

907 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

910 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

913 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

916 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

919 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

922 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CÜeDebug_DHCSR_C_DEBUGEN_Pos
è

	)

926 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

929 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CÜeDebug_DCRSR_REGSEL_Pos
è

	)

933 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

936 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

939 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

942 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

945 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

948 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

951 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

954 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

957 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

960 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

963 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

966 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

969 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CORERESET_Pos
è

	)

980 
	#SCS_BASE
 (0xE000E000ULè

	)

981 
	#ITM_BASE
 (0xE0000000ULè

	)

982 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

992 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

994 #ià(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

996 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

999 #ià(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1001 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1039 
ušt32_t
 
»g_v®ue
;

1040 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07);

1042 
»g_v®ue
 = 
SCB
->
AIRCR
;

1043 
»g_v®ue
 &ð~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
»g_v®ue
 = (reg_value |

1045 ((
ušt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriÜ™yGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
»g_v®ue
;

1058 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1074 
NVIC
->
ISER
[(
ušt32_t
)((
št32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1087 
NVIC
->
ICER
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1102 ((
ušt32_t
è((
NVIC
->
ISPR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1141 ((
ušt32_t
)((
NVIC
->
IABR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ušt32_t
)(
IRQn
è& 0xF)-4] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ušt32_t
)(
IRQn
)] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ušt32_t
)(
SCB
->
SHP
[((ušt32_t)(
IRQn
è& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ušt32_t
)(
NVIC
->
IP
[(ušt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1203 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1204 
ušt32_t
 
P»em±PriÜ™yB™s
;

1205 
ušt32_t
 
SubPriÜ™yB™s
;

1207 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
P»em±PriÜ™y
 & ((1 << (
P»em±PriÜ™yB™s
)è- 1)è<< 
SubPriÜ™yB™s
) |

1212 ((
SubPriÜ™y
 & ((1 << (
SubPriÜ™yB™s
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
)

1233 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1234 
ušt32_t
 
P»em±PriÜ™yB™s
;

1235 
ušt32_t
 
SubPriÜ™yB™s
;

1237 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& ((1 << (
P»em±PriÜ™yB™s
)) - 1);

1241 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & ((1 << (
SubPriÜ™yB™s
 )) - 1);

1249 
__INLINE
 
NVIC_Sy¡emRe£t
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #ià(
__V’dÜ_SysTickCÚfig
 == 0)

1281 
__INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1283 ià(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1321 ià((
	gCÜeDebug
->
	gDEMCR
 & 
	gCÜeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ušt8_t
è
ch
;

1328  (
	gch
);

1341 
__INLINE
 
št32_t
 
ITM_ReûiveCh¬
 () {

1342 
št32_t
 
	gch
 = -1;

1344 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufãr
;

1346 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
št32_t
 
ITM_CheckCh¬
 () {

1363 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
) {

1376 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\core_cm4_simd.h

24 #ifdeà
__ýlu¥lus


28 #iâdeà
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #ià 
defšed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__§dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__§dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__§sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__s§x


	)

78 
	#__QSAX
 
__q§x


	)

79 
	#__SHSAX
 
__sh§x


	)

80 
	#__USAX
 
__u§x


	)

81 
	#__UQSAX
 
__uq§x


	)

82 
	#__UHSAX
 
__uh§x


	)

83 
	#__USAD8
 
__u§d8


	)

84 
	#__USADA8
 
__u§da8


	)

85 
	#__SSAT16
 
__s§t16


	)

86 
	#__USAT16
 
__u§t16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smÏd


	)

94 
	#__SMLADX
 
__smÏdx


	)

95 
	#__SMLALD
 
__smÏld


	)

96 
	#__SMLALDX
 
__smÏldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__sml¦d


	)

102 
	#__SMLSLDX
 
__sml¦dx


	)

103 
	#__SEL
 
__£l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ušt32_t
)(
ARG2
)è<< (
ARG3
)è& 0xFFFF0000ULè)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ušt32_t
)(
ARG2
)è>> (
ARG3
)è& 0x0000FFFFULè)

	)

118 #–ià
defšed
 ( 
__ICCARM__
 )

121 
	~<cmsis_Ÿr.h
>

190 #–ià
defšed
 ( 
__GNUC__
 )

194 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

196 
ušt32_t
 
»suÉ
;

198 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

199 (
»suÉ
);

200 
	}
}

202 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

204 
ušt32_t
 
»suÉ
;

206 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

207 (
»suÉ
);

208 
	}
}

210 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

212 
ušt32_t
 
»suÉ
;

214 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

215 (
»suÉ
);

216 
	}
}

218 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

220 
ušt32_t
 
»suÉ
;

222 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

223 (
»suÉ
);

224 
	}
}

226 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

228 
ušt32_t
 
»suÉ
;

230 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

231 (
»suÉ
);

232 
	}
}

234 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

236 
ušt32_t
 
»suÉ
;

238 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

239 (
»suÉ
);

240 
	}
}

243 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

245 
ušt32_t
 
»suÉ
;

247 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

248 (
»suÉ
);

249 
	}
}

251 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

253 
ušt32_t
 
»suÉ
;

255 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

256 (
»suÉ
);

257 
	}
}

259 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

261 
ušt32_t
 
»suÉ
;

263 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

264 (
»suÉ
);

265 
	}
}

267 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

269 
ušt32_t
 
»suÉ
;

271 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

272 (
»suÉ
);

273 
	}
}

275 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

277 
ušt32_t
 
»suÉ
;

279 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

280 (
»suÉ
);

281 
	}
}

283 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

285 
ušt32_t
 
»suÉ
;

287 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

288 (
»suÉ
);

289 
	}
}

292 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

294 
ušt32_t
 
»suÉ
;

296 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

297 (
»suÉ
);

298 
	}
}

300 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

302 
ušt32_t
 
»suÉ
;

304 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

305 (
»suÉ
);

306 
	}
}

308 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

310 
ušt32_t
 
»suÉ
;

312 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

313 (
»suÉ
);

314 
	}
}

316 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

318 
ušt32_t
 
»suÉ
;

320 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

321 (
»suÉ
);

322 
	}
}

324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

329 (
»suÉ
);

330 
	}
}

332 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

334 
ušt32_t
 
»suÉ
;

336 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

337 (
»suÉ
);

338 
	}
}

340 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

342 
ušt32_t
 
»suÉ
;

344 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

345 (
»suÉ
);

346 
	}
}

348 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

350 
ušt32_t
 
»suÉ
;

352 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

353 (
»suÉ
);

354 
	}
}

356 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

358 
ušt32_t
 
»suÉ
;

360 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

361 (
»suÉ
);

362 
	}
}

364 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

366 
ušt32_t
 
»suÉ
;

368 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

369 (
»suÉ
);

370 
	}
}

372 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

374 
ušt32_t
 
»suÉ
;

376 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

377 (
»suÉ
);

378 
	}
}

380 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

385 (
»suÉ
);

386 
	}
}

388 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

393 (
»suÉ
);

394 
	}
}

396 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

398 
ušt32_t
 
»suÉ
;

400 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

401 (
»suÉ
);

402 
	}
}

404 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

406 
ušt32_t
 
»suÉ
;

408 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

409 (
»suÉ
);

410 
	}
}

412 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

414 
ušt32_t
 
»suÉ
;

416 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

417 (
»suÉ
);

418 
	}
}

420 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

422 
ušt32_t
 
»suÉ
;

424 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

425 (
»suÉ
);

426 
	}
}

428 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

430 
ušt32_t
 
»suÉ
;

432 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

433 (
»suÉ
);

434 
	}
}

436 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

438 
ušt32_t
 
»suÉ
;

440 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

441 (
»suÉ
);

442 
	}
}

444 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

446 
ušt32_t
 
»suÉ
;

448 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

449 (
»suÉ
);

450 
	}
}

452 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

454 
ušt32_t
 
»suÉ
;

456 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

457 (
»suÉ
);

458 
	}
}

460 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

462 
ušt32_t
 
»suÉ
;

464 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

465 (
»suÉ
);

466 
	}
}

468 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

470 
ušt32_t
 
»suÉ
;

472 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

473 (
»suÉ
);

474 
	}
}

476 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

478 
ušt32_t
 
»suÉ
;

480 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

481 (
»suÉ
);

482 
	}
}

484 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

486 
ušt32_t
 
»suÉ
;

488 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

489 (
»suÉ
);

490 
	}
}

492 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

494 
ušt32_t
 
»suÉ
;

496 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

497 (
»suÉ
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

516 
ušt32_t
 
»suÉ
;

518 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

519 (
»suÉ
);

520 
	}
}

522 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

524 
ušt32_t
 
»suÉ
;

526 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

527 (
»suÉ
);

528 
	}
}

530 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

532 
ušt32_t
 
»suÉ
;

534 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

535 (
»suÉ
);

536 
	}
}

538 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

540 
ušt32_t
 
»suÉ
;

542 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

543 (
»suÉ
);

544 
	}
}

546 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

548 
ušt32_t
 
»suÉ
;

550 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

551 (
»suÉ
);

552 
	}
}

554 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

556 
ušt32_t
 
»suÉ
;

558 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

559 (
»suÉ
);

560 
	}
}

562 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

564 
ušt32_t
 
»suÉ
;

566 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

567 (
»suÉ
);

568 
	}
}

570 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

572 
ušt32_t
 
»suÉ
;

574 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

575 (
»suÉ
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ušt64_t
)(
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ušt64_t
)(
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

590 })

	)

592 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

594 
ušt32_t
 
»suÉ
;

596 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

597 (
»suÉ
);

598 
	}
}

600 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

602 
ušt32_t
 
»suÉ
;

604 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

605 (
»suÉ
);

606 
	}
}

608 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

610 
ušt32_t
 
»suÉ
;

612 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

613 (
»suÉ
);

614 
	}
}

616 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

618 
ušt32_t
 
»suÉ
;

620 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

621 (
»suÉ
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

636 })

	)

638 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

640 
ušt32_t
 
»suÉ
;

642 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

643 (
»suÉ
);

644 
	}
}

646 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

648 
ušt32_t
 
»suÉ
;

650 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

651 (
»suÉ
);

652 
	}
}

654 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

656 
ušt32_t
 
»suÉ
;

658 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

659 (
»suÉ
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 ià(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #–ià
defšed
 ( 
__TASKING__
 )

699 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\core_cmFunc.h

24 #iâdeà
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

52 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

53 (
__»gCÚŒÞ
);

54 
	}
}

63 
__INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

65 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

66 
__»gCÚŒÞ
 = 
cÚŒÞ
;

67 
	}
}

76 
__INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

78 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

79 (
__»gIPSR
);

80 
	}
}

89 
__INLINE
 
ušt32_t
 
	$__g‘_APSR
()

91 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

92 (
__»gAPSR
);

93 
	}
}

102 
__INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

104 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

105 (
__»gXPSR
);

106 
	}
}

115 
__INLINE
 
ušt32_t
 
	$__g‘_PSP
()

117 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

118 (
__»gProûssSckPoš‹r
);

119 
	}
}

128 
__INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

130 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

131 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

132 
	}
}

141 
__INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

154 
__INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

156 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

157 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

158 
	}
}

167 
__INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

169 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

170 (
__»gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

182 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

183 
__»gPriMask
 = (
´iMask
);

184 
	}
}

187 #ià (
__CORTEX_M
 >= 0x03)

194 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

202 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

211 
__INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

213 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

214 (
__»gBa£Pri
);

215 
	}
}

224 
__INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

226 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

227 
__»gBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

239 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

240 (
__»gFauÉMask
);

241 
	}
}

250 
__INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

252 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

253 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

254 
	}
}

259 #ià (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

269 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

270 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

271 (
__»gåsü
);

275 
	}
}

284 
__INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

286 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

287 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

288 
__»gåsü
 = (
åsü
);

290 
	}
}

295 #–ià
defšed
 ( 
__ICCARM__
 )

298 
	~<cmsis_Ÿr.h
>

300 #–ià
defšed
 ( 
__GNUC__
 )

308 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__’abË_œq
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__di§bË_œq
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

333 
ušt32_t
 
»suÉ
;

335 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

336 (
»suÉ
);

337 
	}
}

346 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

348 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) );

349 
	}
}

358 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

360 
ušt32_t
 
»suÉ
;

362 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

363 (
»suÉ
);

364 
	}
}

373 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_APSR
()

375 
ušt32_t
 
»suÉ
;

377 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

378 (
»suÉ
);

379 
	}
}

388 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

393 (
»suÉ
);

394 
	}
}

403 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_PSP
()

405 
ušt32_t
 
»suÉ
;

407 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

408 (
»suÉ
);

409 
	}
}

418 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

420 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) );

421 
	}
}

430 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_MSP
()

432 
ušt32_t
 
»suÉ
;

434 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

435 (
»suÉ
);

436 
	}
}

445 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

447 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) );

448 
	}
}

457 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

459 
ušt32_t
 
»suÉ
;

461 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

462 (
»suÉ
);

463 
	}
}

472 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

474 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) );

475 
	}
}

478 #ià (
__CORTEX_M
 >= 0x03)

485 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__’abË_çuÉ_œq
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__di§bË_çuÉ_œq
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

510 
ušt32_t
 
»suÉ
;

512 
__ASM
 vÞ©ž("MRS %0, ba£´i_max" : "ô" (
»suÉ
) );

513 (
»suÉ
);

514 
	}
}

523 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

525 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) );

526 
	}
}

535 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

537 
ušt32_t
 
»suÉ
;

539 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

540 (
»suÉ
);

541 
	}
}

550 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

552 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) );

553 
	}
}

558 #ià (
__CORTEX_M
 == 0x04)

566 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

568 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

569 
ušt32_t
 
»suÉ
;

571 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

572 (
»suÉ
);

576 
	}
}

585 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

587 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

588 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) );

590 
	}
}

595 #–ià
defšed
 ( 
__TASKING__
 )

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\core_cmInstr.h

24 #iâdeà
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__nÝ


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__wã


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(è
	`__isb
(0xF)

	)

86 
	#__DSB
(è
	`__dsb
(0xF)

	)

94 
	#__DMB
(è
	`__dmb
(0xF)

	)

104 
	#__REV
 
__»v


	)

114 
__INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

116 
»v16
 
r0
,„0

117 
bx
 
Ì


118 
	}
}

128 
__INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

130 
»vsh
 
r0
,„0

131 
bx
 
Ì


132 
	}
}

135 #ià (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb™


	)

154 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

164 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

174 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

186 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

198 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

210 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

218 
	#__CLREX
 
__þ»x


	)

229 
	#__SSAT
 
__s§t


	)

240 
	#__USAT
 
__u§t


	)

250 
	#__CLZ
 
__þz


	)

256 #–ià
defšed
 ( 
__ICCARM__
 )

259 
	~<cmsis_Ÿr.h
>

262 #–ià
defšed
 ( 
__GNUC__
 )

269 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

350 
ušt32_t
 
»suÉ
;

352 
__ASM
 vÞ©ž("»v %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

353 (
»suÉ
);

354 
	}
}

364 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

366 
ušt32_t
 
»suÉ
;

368 
__ASM
 vÞ©ž("»v16 %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

369 (
»suÉ
);

370 
	}
}

380 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vÞ©ž("»vsh %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

385 (
»suÉ
);

386 
	}
}

389 #ià (
__CORTEX_M
 >= 0x03)

398 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

400 
ušt32_t
 
»suÉ
;

402 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

403 (
»suÉ
);

404 
	}
}

414 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

416 
ušt8_t
 
»suÉ
;

418 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

419 (
»suÉ
);

420 
	}
}

430 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

432 
ušt16_t
 
»suÉ
;

434 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

435 (
»suÉ
);

436 
	}
}

446 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

448 
ušt32_t
 
»suÉ
;

450 
__ASM
 vÞ©ž("ld»x %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

451 (
»suÉ
);

452 
	}
}

464 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

466 
ušt32_t
 
»suÉ
;

468 
__ASM
 vÞ©ž("¡»xb %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

469 (
»suÉ
);

470 
	}
}

482 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vÞ©ž("¡»xh %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

487 (
»suÉ
);

488 
	}
}

500 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

502 
ušt32_t
 
»suÉ
;

504 
__ASM
 vÞ©ž("¡»x %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

505 (
»suÉ
);

506 
	}
}

514 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt8_t
 
	$__CLZ
(
ušt32_t
 
v®ue
)

561 
ušt8_t
 
»suÉ
;

563 
__ASM
 vÞ©ž("þz %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

564 (
»suÉ
);

565 
	}
}

572 #–ià
defšed
 ( 
__TASKING__
 )

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\inc\30021_io.h

1 #iâdeà
_30021_IO_H_


2 
	#_30021_IO_H_


	)

5 
	~"¡m32f30x_cÚf.h
"

6 
	~<¡dio.h
>

17 
u¬t_putc
(
ušt8_t
 
c
);

18 
ušt8_t
 
u¬t_g‘c
();

19 
š™_usb_u¬t
(
ušt32_t
 
baud
);

24 
š™_¥i_lcd
();

25 
lcd_Œªsm™_by‹
(
ušt8_t
 
d©a
);

26 
lcd_push_bufãr
(
ušt8_t
* 
bufãr
);

27 
lcd_»£t
();

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\inc\stm32f30x.h

53 #iâdeà
__STM32F30x_H


54 
	#__STM32F30x_H


	)

56 #ifdeà
__ýlu¥lus


68 #ià!
defšed
 (
STM32F30X
)

69 
	#STM32F30X


	)

76 #ià!
defšed
 (
STM32F30X
)

80 #ià!
defšed
 (
USE_STDPERIPH_DRIVER
)

96 #ià!
defšed
 (
HSE_VALUE
)

97 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

104 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

105 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0500è

	)

112 #ià!
defšed
 (
HSI_STARTUP_TIMEOUT
)

113 
	#HSI_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0500è

	)

116 #ià!
defšed
 (
HSI_VALUE
)

117 
	#HSI_VALUE
 ((
ušt32_t
)8000000)

	)

119 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


120 
š
 
vÞge
 
ªd
 
‹m³¿tu»
. */

121 #ià!
defšed
 (
LSI_VALUE
)

122 
	#LSI_VALUE
 ((
ušt32_t
)40000)

	)

124 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


125 
š
 
vÞge
 
ªd
 
‹m³¿tu»
. */

126 #ià!
defšed
 (
LSE_VALUE
)

127 
	#LSE_VALUE
 ((
ušt32_t
)32768è

	)

134 
	#__STM32F30X_STDPERIPH_VERSION_MAIN
 (0x01è

	)

135 
	#__STM32F30X_STDPERIPH_VERSION_SUB1
 (0x00è

	)

136 
	#__STM32F30X_STDPERIPH_VERSION_SUB2
 (0x00è

	)

137 
	#__STM32F30X_STDPERIPH_VERSION_RC
 (0x00è

	)

138 
	#__STM32F30X_STDPERIPH_VERSION
 ( (
__STM32F30X_STDPERIPH_VERSION_MAIN
 << 24)\

139 |(
__STM32F30X_STDPERIPH_VERSION_SUB1
 << 16)\

140 |(
__STM32F30X_STDPERIPH_VERSION_SUB2
 << 8)\

141 |(
__STM32F30X_STDPERIPH_VERSION_RC
))

	)

154 
	#__CM4_REV
 0x0001

	)

155 
	#__MPU_PRESENT
 1

	)

156 
	#__NVIC_PRIO_BITS
 4

	)

157 
	#__V’dÜ_SysTickCÚfig
 0

	)

158 
	#__FPU_PRESENT
 1

	)

165 
	eIRQn


168 
NÚMaskabËIÁ_IRQn
 = -14,

169 
MemÜyMªagem’t_IRQn
 = -12,

170 
BusFauÉ_IRQn
 = -11,

171 
U§geFauÉ_IRQn
 = -10,

172 
SVC®l_IRQn
 = -5,

173 
DebugMÚ™Ü_IRQn
 = -4,

174 
P’dSV_IRQn
 = -2,

175 
SysTick_IRQn
 = -1,

177 
WWDG_IRQn
 = 0,

178 
PVD_IRQn
 = 1,

179 
TAMPER_STAMP_IRQn
 = 2,

180 
RTC_WKUP_IRQn
 = 3,

181 
FLASH_IRQn
 = 4,

182 
RCC_IRQn
 = 5,

183 
EXTI0_IRQn
 = 6,

184 
EXTI1_IRQn
 = 7,

185 
EXTI2_TS_IRQn
 = 8,

186 
EXTI3_IRQn
 = 9,

187 
EXTI4_IRQn
 = 10,

188 
DMA1_ChªÃl1_IRQn
 = 11,

189 
DMA1_ChªÃl2_IRQn
 = 12,

190 
DMA1_ChªÃl3_IRQn
 = 13,

191 
DMA1_ChªÃl4_IRQn
 = 14,

192 
DMA1_ChªÃl5_IRQn
 = 15,

193 
DMA1_ChªÃl6_IRQn
 = 16,

194 
DMA1_ChªÃl7_IRQn
 = 17,

195 
ADC1_2_IRQn
 = 18,

196 
USB_HP_CAN1_TX_IRQn
 = 19,

197 
USB_LP_CAN1_RX0_IRQn
 = 20,

198 
CAN1_RX1_IRQn
 = 21,

199 
CAN1_SCE_IRQn
 = 22,

200 
EXTI9_5_IRQn
 = 23,

201 
TIM1_BRK_TIM15_IRQn
 = 24,

202 
TIM1_UP_TIM16_IRQn
 = 25,

203 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

204 
TIM1_CC_IRQn
 = 27,

205 
TIM2_IRQn
 = 28,

206 
TIM3_IRQn
 = 29,

207 
TIM4_IRQn
 = 30,

208 
I2C1_EV_IRQn
 = 31,

209 
I2C1_ER_IRQn
 = 32,

210 
I2C2_EV_IRQn
 = 33,

211 
I2C2_ER_IRQn
 = 34,

212 
SPI1_IRQn
 = 35,

213 
SPI2_IRQn
 = 36,

214 
USART1_IRQn
 = 37,

215 
USART2_IRQn
 = 38,

216 
USART3_IRQn
 = 39,

217 
EXTI15_10_IRQn
 = 40,

218 
RTC_AÏrm_IRQn
 = 41,

219 
USBWakeUp_IRQn
 = 42,

220 
TIM8_BRK_IRQn
 = 43,

221 
TIM8_UP_IRQn
 = 44,

222 
TIM8_TRG_COM_IRQn
 = 45,

223 
TIM8_CC_IRQn
 = 46,

224 
ADC3_IRQn
 = 47,

225 
SPI3_IRQn
 = 51,

226 
UART4_IRQn
 = 52,

227 
UART5_IRQn
 = 53,

228 
TIM6_DAC_IRQn
 = 54,

229 
TIM7_IRQn
 = 55,

230 
DMA2_ChªÃl1_IRQn
 = 56,

231 
DMA2_ChªÃl2_IRQn
 = 57,

232 
DMA2_ChªÃl3_IRQn
 = 58,

233 
DMA2_ChªÃl4_IRQn
 = 59,

234 
DMA2_ChªÃl5_IRQn
 = 60,

235 
ADC4_IRQn
 = 61,

236 
COMP1_2_3_IRQn
 = 64,

237 
COMP4_5_6_IRQn
 = 65,

238 
COMP7_IRQn
 = 66,

239 
USB_HP_IRQn
 = 74,

240 
USB_LP_IRQn
 = 75,

241 
USBWakeUp_RMP_IRQn
 = 76,

242 
FPU_IRQn
 = 81

243 } 
	tIRQn_Ty³
;

249 
	~"cÜe_cm4.h
"

250 
	~"sy¡em_¡m32f30x.h
"

251 
	~<¡dšt.h
>

257 
št32_t
 
	ts32
;

258 
št16_t
 
	ts16
;

259 
št8_t
 
	ts8
;

261 cÚ¡ 
	tšt32_t
 
	tsc32
;

262 cÚ¡ 
	tšt16_t
 
	tsc16
;

263 cÚ¡ 
	tšt8_t
 
	tsc8
;

265 
__IO
 
	tšt32_t
 
	tvs32
;

266 
__IO
 
	tšt16_t
 
	tvs16
;

267 
__IO
 
	tšt8_t
 
	tvs8
;

269 
__I
 
	tšt32_t
 
	tvsc32
;

270 
__I
 
	tšt16_t
 
	tvsc16
;

271 
__I
 
	tšt8_t
 
	tvsc8
;

273 
ušt32_t
 
	tu32
;

274 
ušt16_t
 
	tu16
;

275 
ušt8_t
 
	tu8
;

277 cÚ¡ 
	tušt32_t
 
	tuc32
;

278 cÚ¡ 
	tušt16_t
 
	tuc16
;

279 cÚ¡ 
	tušt8_t
 
	tuc8
;

281 
__IO
 
	tušt32_t
 
	tvu32
;

282 
__IO
 
	tušt16_t
 
	tvu16
;

283 
__IO
 
	tušt8_t
 
	tvu8
;

285 
__I
 
	tušt32_t
 
	tvuc32
;

286 
__I
 
	tušt16_t
 
	tvuc16
;

287 
__I
 
	tušt8_t
 
	tvuc8
;

289 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

291 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

292 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

294 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

310 
__IO
 
ušt32_t
 
ISR
;

311 
__IO
 
ušt32_t
 
IER
;

312 
__IO
 
ušt32_t
 
CR
;

313 
__IO
 
ušt32_t
 
CFGR
;

314 
ušt32_t
 
RESERVED0
;

315 
__IO
 
ušt32_t
 
SMPR1
;

316 
__IO
 
ušt32_t
 
SMPR2
;

317 
ušt32_t
 
RESERVED1
;

318 
__IO
 
ušt32_t
 
TR1
;

319 
__IO
 
ušt32_t
 
TR2
;

320 
__IO
 
ušt32_t
 
TR3
;

321 
ušt32_t
 
RESERVED2
;

322 
__IO
 
ušt32_t
 
SQR1
;

323 
__IO
 
ušt32_t
 
SQR2
;

324 
__IO
 
ušt32_t
 
SQR3
;

325 
__IO
 
ušt32_t
 
SQR4
;

326 
__IO
 
ušt32_t
 
DR
;

327 
ušt32_t
 
RESERVED3
;

328 
ušt32_t
 
RESERVED4
;

329 
__IO
 
ušt32_t
 
JSQR
;

330 
ušt32_t
 
RESERVED5
[4];

331 
__IO
 
ušt32_t
 
OFR1
;

332 
__IO
 
ušt32_t
 
OFR2
;

333 
__IO
 
ušt32_t
 
OFR3
;

334 
__IO
 
ušt32_t
 
OFR4
;

335 
ušt32_t
 
RESERVED6
[4];

336 
__IO
 
ušt32_t
 
JDR1
;

337 
__IO
 
ušt32_t
 
JDR2
;

338 
__IO
 
ušt32_t
 
JDR3
;

339 
__IO
 
ušt32_t
 
JDR4
;

340 
ušt32_t
 
RESERVED7
[4];

341 
__IO
 
ušt32_t
 
AWD2CR
;

342 
__IO
 
ušt32_t
 
AWD3CR
;

343 
ušt32_t
 
RESERVED8
;

344 
ušt32_t
 
RESERVED9
;

345 
__IO
 
ušt32_t
 
DIFSEL
;

346 
__IO
 
ušt32_t
 
CALFACT
;

348 } 
	tADC_Ty³Def
;

352 
__IO
 
ušt32_t
 
CSR
;

353 
ušt32_t
 
RESERVED
;

354 
__IO
 
ušt32_t
 
CCR
;

355 
__IO
 
ušt32_t
 
CDR
;

357 } 
	tADC_CommÚ_Ty³Def
;

365 
__IO
 
ušt32_t
 
TIR
;

366 
__IO
 
ušt32_t
 
TDTR
;

367 
__IO
 
ušt32_t
 
TDLR
;

368 
__IO
 
ušt32_t
 
TDHR
;

369 } 
	tCAN_TxMažBox_Ty³Def
;

376 
__IO
 
ušt32_t
 
RIR
;

377 
__IO
 
ušt32_t
 
RDTR
;

378 
__IO
 
ušt32_t
 
RDLR
;

379 
__IO
 
ušt32_t
 
RDHR
;

380 } 
	tCAN_FIFOMažBox_Ty³Def
;

387 
__IO
 
ušt32_t
 
FR1
;

388 
__IO
 
ušt32_t
 
FR2
;

389 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

396 
__IO
 
ušt32_t
 
MCR
;

397 
__IO
 
ušt32_t
 
MSR
;

398 
__IO
 
ušt32_t
 
TSR
;

399 
__IO
 
ušt32_t
 
RF0R
;

400 
__IO
 
ušt32_t
 
RF1R
;

401 
__IO
 
ušt32_t
 
IER
;

402 
__IO
 
ušt32_t
 
ESR
;

403 
__IO
 
ušt32_t
 
BTR
;

404 
ušt32_t
 
RESERVED0
[88];

405 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

406 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

407 
ušt32_t
 
RESERVED1
[12];

408 
__IO
 
ušt32_t
 
FMR
;

409 
__IO
 
ušt32_t
 
FM1R
;

410 
ušt32_t
 
RESERVED2
;

411 
__IO
 
ušt32_t
 
FS1R
;

412 
ušt32_t
 
RESERVED3
;

413 
__IO
 
ušt32_t
 
FFA1R
;

414 
ušt32_t
 
RESERVED4
;

415 
__IO
 
ušt32_t
 
FA1R
;

416 
ušt32_t
 
RESERVED5
[8];

417 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[28];

418 } 
	tCAN_Ty³Def
;

427 
__IO
 
ušt32_t
 
CSR
;

428 } 
	tCOMP_Ty³Def
;

436 
__IO
 
ušt32_t
 
DR
;

437 
__IO
 
ušt8_t
 
IDR
;

438 
ušt8_t
 
RESERVED0
;

439 
ušt16_t
 
RESERVED1
;

440 
__IO
 
ušt32_t
 
CR
;

441 
ušt32_t
 
RESERVED2
;

442 
__IO
 
ušt32_t
 
INIT
;

443 
__IO
 
ušt32_t
 
POL
;

444 } 
	tCRC_Ty³Def
;

452 
__IO
 
ušt32_t
 
CR
;

453 
__IO
 
ušt32_t
 
SWTRIGR
;

454 
__IO
 
ušt32_t
 
DHR12R1
;

455 
__IO
 
ušt32_t
 
DHR12L1
;

456 
__IO
 
ušt32_t
 
DHR8R1
;

457 
__IO
 
ušt32_t
 
DHR12R2
;

458 
__IO
 
ušt32_t
 
DHR12L2
;

459 
__IO
 
ušt32_t
 
DHR8R2
;

460 
__IO
 
ušt32_t
 
DHR12RD
;

461 
__IO
 
ušt32_t
 
DHR12LD
;

462 
__IO
 
ušt32_t
 
DHR8RD
;

463 
__IO
 
ušt32_t
 
DOR1
;

464 
__IO
 
ušt32_t
 
DOR2
;

465 
__IO
 
ušt32_t
 
SR
;

466 } 
	tDAC_Ty³Def
;

474 
__IO
 
ušt32_t
 
IDCODE
;

475 
__IO
 
ušt32_t
 
CR
;

476 
__IO
 
ušt32_t
 
APB1FZ
;

477 
__IO
 
ušt32_t
 
APB2FZ
;

478 }
	tDBGMCU_Ty³Def
;

486 
__IO
 
ušt32_t
 
CCR
;

487 
__IO
 
ušt32_t
 
CNDTR
;

488 
__IO
 
ušt32_t
 
CPAR
;

489 
__IO
 
ušt32_t
 
CMAR
;

490 } 
	tDMA_ChªÃl_Ty³Def
;

494 
__IO
 
ušt32_t
 
ISR
;

495 
__IO
 
ušt32_t
 
IFCR
;

496 } 
	tDMA_Ty³Def
;

504 
__IO
 
ušt32_t
 
IMR
;

505 
__IO
 
ušt32_t
 
EMR
;

506 
__IO
 
ušt32_t
 
RTSR
;

507 
__IO
 
ušt32_t
 
FTSR
;

508 
__IO
 
ušt32_t
 
SWIER
;

509 
__IO
 
ušt32_t
 
PR
;

510 
ušt32_t
 
RESERVED1
;

511 
ušt32_t
 
RESERVED2
;

512 
__IO
 
ušt32_t
 
IMR2
;

513 
__IO
 
ušt32_t
 
EMR2
;

514 
__IO
 
ušt32_t
 
RTSR2
;

515 
__IO
 
ušt32_t
 
FTSR2
;

516 
__IO
 
ušt32_t
 
SWIER2
;

517 
__IO
 
ušt32_t
 
PR2
;

518 }
	tEXTI_Ty³Def
;

526 
__IO
 
ušt32_t
 
ACR
;

527 
__IO
 
ušt32_t
 
KEYR
;

528 
__IO
 
ušt32_t
 
OPTKEYR
;

529 
__IO
 
ušt32_t
 
SR
;

530 
__IO
 
ušt32_t
 
CR
;

531 
__IO
 
ušt32_t
 
AR
;

532 
ušt32_t
 
RESERVED
;

533 
__IO
 
ušt32_t
 
OBR
;

534 
__IO
 
ušt32_t
 
WRPR
;

536 } 
	tFLASH_Ty³Def
;

543 
__IO
 
ušt16_t
 
RDP
;

544 
__IO
 
ušt16_t
 
USER
;

545 
ušt16_t
 
RESERVED0
;

546 
ušt16_t
 
RESERVED1
;

547 
__IO
 
ušt16_t
 
WRP0
;

548 
__IO
 
ušt16_t
 
WRP1
;

549 
__IO
 
ušt16_t
 
WRP2
;

550 
__IO
 
ušt16_t
 
WRP3
;

551 } 
	tOB_Ty³Def
;

559 
__IO
 
ušt32_t
 
MODER
;

560 
__IO
 
ušt16_t
 
OTYPER
;

561 
ušt16_t
 
RESERVED0
;

562 
__IO
 
ušt32_t
 
OSPEEDR
;

563 
__IO
 
ušt32_t
 
PUPDR
;

564 
__IO
 
ušt16_t
 
IDR
;

565 
ušt16_t
 
RESERVED1
;

566 
__IO
 
ušt16_t
 
ODR
;

567 
ušt16_t
 
RESERVED2
;

568 
__IO
 
ušt32_t
 
BSRR
;

569 
__IO
 
ušt32_t
 
LCKR
;

570 
__IO
 
ušt32_t
 
AFR
[2];

571 
__IO
 
ušt16_t
 
BRR
;

572 
ušt16_t
 
RESERVED3
;

573 }
	tGPIO_Ty³Def
;

581 
__IO
 
ušt32_t
 
CSR
;

582 } 
	tOPAMP_Ty³Def
;

591 
__IO
 
ušt32_t
 
CFGR1
;

592 
__IO
 
ušt32_t
 
RCR
;

593 
__IO
 
ušt32_t
 
EXTICR
[4];

594 
__IO
 
ušt32_t
 
CFGR2
;

595 } 
	tSYSCFG_Ty³Def
;

603 
__IO
 
ušt32_t
 
CR1
;

604 
__IO
 
ušt32_t
 
CR2
;

605 
__IO
 
ušt32_t
 
OAR1
;

606 
__IO
 
ušt32_t
 
OAR2
;

607 
__IO
 
ušt32_t
 
TIMINGR
;

608 
__IO
 
ušt32_t
 
TIMEOUTR
;

609 
__IO
 
ušt32_t
 
ISR
;

610 
__IO
 
ušt32_t
 
ICR
;

611 
__IO
 
ušt32_t
 
PECR
;

612 
__IO
 
ušt32_t
 
RXDR
;

613 
__IO
 
ušt32_t
 
TXDR
;

614 }
	tI2C_Ty³Def
;

622 
__IO
 
ušt32_t
 
KR
;

623 
__IO
 
ušt32_t
 
PR
;

624 
__IO
 
ušt32_t
 
RLR
;

625 
__IO
 
ušt32_t
 
SR
;

626 
__IO
 
ušt32_t
 
WINR
;

627 } 
	tIWDG_Ty³Def
;

635 
__IO
 
ušt32_t
 
CR
;

636 
__IO
 
ušt32_t
 
CSR
;

637 } 
	tPWR_Ty³Def
;

644 
__IO
 
ušt32_t
 
CR
;

645 
__IO
 
ušt32_t
 
CFGR
;

646 
__IO
 
ušt32_t
 
CIR
;

647 
__IO
 
ušt32_t
 
APB2RSTR
;

648 
__IO
 
ušt32_t
 
APB1RSTR
;

649 
__IO
 
ušt32_t
 
AHBENR
;

650 
__IO
 
ušt32_t
 
APB2ENR
;

651 
__IO
 
ušt32_t
 
APB1ENR
;

652 
__IO
 
ušt32_t
 
BDCR
;

653 
__IO
 
ušt32_t
 
CSR
;

654 
__IO
 
ušt32_t
 
AHBRSTR
;

655 
__IO
 
ušt32_t
 
CFGR2
;

656 
__IO
 
ušt32_t
 
CFGR3
;

657 } 
	tRCC_Ty³Def
;

665 
__IO
 
ušt32_t
 
TR
;

666 
__IO
 
ušt32_t
 
DR
;

667 
__IO
 
ušt32_t
 
CR
;

668 
__IO
 
ušt32_t
 
ISR
;

669 
__IO
 
ušt32_t
 
PRER
;

670 
__IO
 
ušt32_t
 
WUTR
;

671 
ušt32_t
 
RESERVED0
;

672 
__IO
 
ušt32_t
 
ALRMAR
;

673 
__IO
 
ušt32_t
 
ALRMBR
;

674 
__IO
 
ušt32_t
 
WPR
;

675 
__IO
 
ušt32_t
 
SSR
;

676 
__IO
 
ušt32_t
 
SHIFTR
;

677 
__IO
 
ušt32_t
 
TSTR
;

678 
__IO
 
ušt32_t
 
TSDR
;

679 
__IO
 
ušt32_t
 
TSSSR
;

680 
__IO
 
ušt32_t
 
CALR
;

681 
__IO
 
ušt32_t
 
TAFCR
;

682 
__IO
 
ušt32_t
 
ALRMASSR
;

683 
__IO
 
ušt32_t
 
ALRMBSSR
;

684 
ušt32_t
 
RESERVED7
;

685 
__IO
 
ušt32_t
 
BKP0R
;

686 
__IO
 
ušt32_t
 
BKP1R
;

687 
__IO
 
ušt32_t
 
BKP2R
;

688 
__IO
 
ušt32_t
 
BKP3R
;

689 
__IO
 
ušt32_t
 
BKP4R
;

690 
__IO
 
ušt32_t
 
BKP5R
;

691 
__IO
 
ušt32_t
 
BKP6R
;

692 
__IO
 
ušt32_t
 
BKP7R
;

693 
__IO
 
ušt32_t
 
BKP8R
;

694 
__IO
 
ušt32_t
 
BKP9R
;

695 
__IO
 
ušt32_t
 
BKP10R
;

696 
__IO
 
ušt32_t
 
BKP11R
;

697 
__IO
 
ušt32_t
 
BKP12R
;

698 
__IO
 
ušt32_t
 
BKP13R
;

699 
__IO
 
ušt32_t
 
BKP14R
;

700 
__IO
 
ušt32_t
 
BKP15R
;

701 } 
	tRTC_Ty³Def
;

710 
__IO
 
ušt16_t
 
CR1
;

711 
ušt16_t
 
RESERVED0
;

712 
__IO
 
ušt16_t
 
CR2
;

713 
ušt16_t
 
RESERVED1
;

714 
__IO
 
ušt16_t
 
SR
;

715 
ušt16_t
 
RESERVED2
;

716 
__IO
 
ušt16_t
 
DR
;

717 
ušt16_t
 
RESERVED3
;

718 
__IO
 
ušt16_t
 
CRCPR
;

719 
ušt16_t
 
RESERVED4
;

720 
__IO
 
ušt16_t
 
RXCRCR
;

721 
ušt16_t
 
RESERVED5
;

722 
__IO
 
ušt16_t
 
TXCRCR
;

723 
ušt16_t
 
RESERVED6
;

724 
__IO
 
ušt16_t
 
I2SCFGR
;

725 
ušt16_t
 
RESERVED7
;

726 
__IO
 
ušt16_t
 
I2SPR
;

727 
ušt16_t
 
RESERVED8
;

728 } 
	tSPI_Ty³Def
;

735 
__IO
 
ušt16_t
 
CR1
;

736 
ušt16_t
 
RESERVED0
;

737 
__IO
 
ušt32_t
 
CR2
;

738 
__IO
 
ušt32_t
 
SMCR
;

739 
__IO
 
ušt32_t
 
DIER
;

740 
__IO
 
ušt32_t
 
SR
;

741 
__IO
 
ušt32_t
 
EGR
;

742 
__IO
 
ušt32_t
 
CCMR1
;

743 
__IO
 
ušt32_t
 
CCMR2
;

744 
__IO
 
ušt32_t
 
CCER
;

745 
__IO
 
ušt32_t
 
CNT
;

746 
__IO
 
ušt16_t
 
PSC
;

747 
ušt16_t
 
RESERVED9
;

748 
__IO
 
ušt32_t
 
ARR
;

749 
__IO
 
ušt16_t
 
RCR
;

750 
ušt16_t
 
RESERVED10
;

751 
__IO
 
ušt32_t
 
CCR1
;

752 
__IO
 
ušt32_t
 
CCR2
;

753 
__IO
 
ušt32_t
 
CCR3
;

754 
__IO
 
ušt32_t
 
CCR4
;

755 
__IO
 
ušt32_t
 
BDTR
;

756 
__IO
 
ušt16_t
 
DCR
;

757 
ušt16_t
 
RESERVED12
;

758 
__IO
 
ušt16_t
 
DMAR
;

759 
ušt16_t
 
RESERVED13
;

760 
__IO
 
ušt16_t
 
OR
;

761 
__IO
 
ušt32_t
 
CCMR3
;

762 
__IO
 
ušt32_t
 
CCR5
;

763 
__IO
 
ušt32_t
 
CCR6
;

764 } 
	tTIM_Ty³Def
;

772 
__IO
 
ušt32_t
 
CR
;

773 
__IO
 
ušt32_t
 
IER
;

774 
__IO
 
ušt32_t
 
ICR
;

775 
__IO
 
ušt32_t
 
ISR
;

776 
__IO
 
ušt32_t
 
IOHCR
;

777 
ušt32_t
 
RESERVED1
;

778 
__IO
 
ušt32_t
 
IOASCR
;

779 
ušt32_t
 
RESERVED2
;

780 
__IO
 
ušt32_t
 
IOSCR
;

781 
ušt32_t
 
RESERVED3
;

782 
__IO
 
ušt32_t
 
IOCCR
;

783 
ušt32_t
 
RESERVED4
;

784 
__IO
 
ušt32_t
 
IOGCSR
;

785 
__IO
 
ušt32_t
 
IOGXCR
[8];

786 } 
	tTSC_Ty³Def
;

794 
__IO
 
ušt32_t
 
CR1
;

795 
__IO
 
ušt32_t
 
CR2
;

796 
__IO
 
ušt32_t
 
CR3
;

797 
__IO
 
ušt16_t
 
BRR
;

798 
ušt16_t
 
RESERVED1
;

799 
__IO
 
ušt16_t
 
GTPR
;

800 
ušt16_t
 
RESERVED2
;

801 
__IO
 
ušt32_t
 
RTOR
;

802 
__IO
 
ušt16_t
 
RQR
;

803 
ušt16_t
 
RESERVED3
;

804 
__IO
 
ušt32_t
 
ISR
;

805 
__IO
 
ušt32_t
 
ICR
;

806 
__IO
 
ušt16_t
 
RDR
;

807 
ušt16_t
 
RESERVED4
;

808 
__IO
 
ušt16_t
 
TDR
;

809 
ušt16_t
 
RESERVED5
;

810 } 
	tUSART_Ty³Def
;

817 
__IO
 
ušt32_t
 
CR
;

818 
__IO
 
ušt32_t
 
CFR
;

819 
__IO
 
ušt32_t
 
SR
;

820 } 
	tWWDG_Ty³Def
;

827 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

828 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000è

	)

829 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

831 
	#SRAM_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

832 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

836 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

837 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

838 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

839 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000)

	)

840 
	#AHB3PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

843 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x00000000)

	)

844 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x00000400)

	)

845 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x00000800)

	)

846 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x00001000)

	)

847 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x00001400)

	)

848 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x00002800)

	)

849 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x00002C00)

	)

850 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x00003000)

	)

851 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x00003400)

	)

852 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x00003800)

	)

853 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x00003C00)

	)

854 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x00004000)

	)

855 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x00004400)

	)

856 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x00004800)

	)

857 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x00004C00)

	)

858 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x00005000)

	)

859 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x00005400)

	)

860 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x00005800)

	)

861 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x00006400)

	)

862 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x00007000)

	)

863 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x00007400)

	)

866 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x00000000)

	)

867 
	#COMP_BASE
 (
APB2PERIPH_BASE
 + 0x0000001C)

	)

868 
	#COMP1_BASE
 (
APB2PERIPH_BASE
 + 0x0000001C)

	)

869 
	#COMP2_BASE
 (
APB2PERIPH_BASE
 + 0x00000020)

	)

870 
	#COMP3_BASE
 (
APB2PERIPH_BASE
 + 0x00000024)

	)

871 
	#COMP4_BASE
 (
APB2PERIPH_BASE
 + 0x00000028)

	)

872 
	#COMP5_BASE
 (
APB2PERIPH_BASE
 + 0x0000002C)

	)

873 
	#COMP6_BASE
 (
APB2PERIPH_BASE
 + 0x00000030)

	)

874 
	#COMP7_BASE
 (
APB2PERIPH_BASE
 + 0x00000034)

	)

875 
	#OPAMP_BASE
 (
APB2PERIPH_BASE
 + 0x00000038)

	)

876 
	#OPAMP1_BASE
 (
APB2PERIPH_BASE
 + 0x00000038)

	)

877 
	#OPAMP2_BASE
 (
APB2PERIPH_BASE
 + 0x0000003C)

	)

878 
	#OPAMP3_BASE
 (
APB2PERIPH_BASE
 + 0x00000040)

	)

879 
	#OPAMP4_BASE
 (
APB2PERIPH_BASE
 + 0x00000044)

	)

880 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x00000400)

	)

881 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x00002C00)

	)

882 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x00003000)

	)

883 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x00003400)

	)

884 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x00003800)

	)

885 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x00004000)

	)

886 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x00004400)

	)

887 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x00004800)

	)

890 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x00000000)

	)

891 
	#DMA1_ChªÃl1_BASE
 (
AHB1PERIPH_BASE
 + 0x00000008)

	)

892 
	#DMA1_ChªÃl2_BASE
 (
AHB1PERIPH_BASE
 + 0x0000001C)

	)

893 
	#DMA1_ChªÃl3_BASE
 (
AHB1PERIPH_BASE
 + 0x00000030)

	)

894 
	#DMA1_ChªÃl4_BASE
 (
AHB1PERIPH_BASE
 + 0x00000044)

	)

895 
	#DMA1_ChªÃl5_BASE
 (
AHB1PERIPH_BASE
 + 0x00000058)

	)

896 
	#DMA1_ChªÃl6_BASE
 (
AHB1PERIPH_BASE
 + 0x0000006C)

	)

897 
	#DMA1_ChªÃl7_BASE
 (
AHB1PERIPH_BASE
 + 0x00000080)

	)

898 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x00000400)

	)

899 
	#DMA2_ChªÃl1_BASE
 (
AHB1PERIPH_BASE
 + 0x00000408)

	)

900 
	#DMA2_ChªÃl2_BASE
 (
AHB1PERIPH_BASE
 + 0x0000041C)

	)

901 
	#DMA2_ChªÃl3_BASE
 (
AHB1PERIPH_BASE
 + 0x00000430)

	)

902 
	#DMA2_ChªÃl4_BASE
 (
AHB1PERIPH_BASE
 + 0x00000444)

	)

903 
	#DMA2_ChªÃl5_BASE
 (
AHB1PERIPH_BASE
 + 0x00000458)

	)

904 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x00001000)

	)

905 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x00002000è

	)

906 
	#OB_BASE
 ((
ušt32_t
)0x1FFFF800è

	)

907 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x00003000)

	)

908 
	#TSC_BASE
 (
AHB1PERIPH_BASE
 + 0x00004000)

	)

911 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x0000)

	)

912 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x0400)

	)

913 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x0800)

	)

914 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x0C00)

	)

915 
	#GPIOE_BASE
 (
AHB2PERIPH_BASE
 + 0x1000)

	)

916 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x1400)

	)

919 
	#ADC1_BASE
 (
AHB3PERIPH_BASE
 + 0x0000)

	)

920 
	#ADC2_BASE
 (
AHB3PERIPH_BASE
 + 0x0100)

	)

921 
	#ADC1_2_BASE
 (
AHB3PERIPH_BASE
 + 0x0300)

	)

922 
	#ADC3_BASE
 (
AHB3PERIPH_BASE
 + 0x0400)

	)

923 
	#ADC4_BASE
 (
AHB3PERIPH_BASE
 + 0x0500)

	)

924 
	#ADC3_4_BASE
 (
AHB3PERIPH_BASE
 + 0x0700)

	)

926 
	#DBGMCU_BASE
 ((
ušt32_t
)0xE0042000è

	)

934 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

935 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

936 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

937 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

938 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

939 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

940 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

941 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

942 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

943 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

944 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

945 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

946 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

947 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

948 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

949 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

950 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

951 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

952 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

953 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

954 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

955 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

956 
	#COMP
 ((
COMP_Ty³Def
 *è
COMP_BASE
)

	)

957 
	#COMP1
 ((
COMP_Ty³Def
 *è
COMP1_BASE
)

	)

958 
	#COMP2
 ((
COMP_Ty³Def
 *è
COMP2_BASE
)

	)

959 
	#COMP3
 ((
COMP_Ty³Def
 *è
COMP3_BASE
)

	)

960 
	#COMP4
 ((
COMP_Ty³Def
 *è
COMP4_BASE
)

	)

961 
	#COMP5
 ((
COMP_Ty³Def
 *è
COMP5_BASE
)

	)

962 
	#COMP6
 ((
COMP_Ty³Def
 *è
COMP6_BASE
)

	)

963 
	#COMP7
 ((
COMP_Ty³Def
 *è
COMP7_BASE
)

	)

964 
	#OPAMP
 ((
OPAMP_Ty³Def
 *è
OPAMP_BASE
)

	)

965 
	#OPAMP1
 ((
OPAMP_Ty³Def
 *è
OPAMP1_BASE
)

	)

966 
	#OPAMP2
 ((
OPAMP_Ty³Def
 *è
OPAMP2_BASE
)

	)

967 
	#OPAMP3
 ((
OPAMP_Ty³Def
 *è
OPAMP3_BASE
)

	)

968 
	#OPAMP4
 ((
OPAMP_Ty³Def
 *è
OPAMP4_BASE
)

	)

969 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

970 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

971 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

972 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

973 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

974 
	#TIM15
 ((
TIM_Ty³Def
 *è
TIM15_BASE
)

	)

975 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

976 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

977 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

978 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

979 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

980 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

981 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

982 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

983 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

984 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl6_BASE
)

	)

985 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl7_BASE
)

	)

986 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

987 
	#DMA2_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl1_BASE
)

	)

988 
	#DMA2_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl2_BASE
)

	)

989 
	#DMA2_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl3_BASE
)

	)

990 
	#DMA2_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl4_BASE
)

	)

991 
	#DMA2_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl5_BASE
)

	)

992 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

993 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

994 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

995 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

996 
	#TSC
 ((
TSC_Ty³Def
 *è
TSC_BASE
)

	)

997 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

998 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

999 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1000 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1001 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1002 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1003 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1004 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1005 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1006 
	#ADC4
 ((
ADC_Ty³Def
 *è
ADC4_BASE
)

	)

1007 
	#ADC1_2
 ((
ADC_CommÚ_Ty³Def
 *è
ADC1_2_BASE
)

	)

1008 
	#ADC3_4
 ((
ADC_CommÚ_Ty³Def
 *è
ADC3_4_BASE
)

	)

1031 
	#ADC_ISR_ADRD
 ((
ušt32_t
)0x00000001è

	)

1032 
	#ADC_ISR_EOSMP
 ((
ušt32_t
)0x00000002è

	)

1033 
	#ADC_ISR_EOC
 ((
ušt32_t
)0x00000004è

	)

1034 
	#ADC_ISR_EOS
 ((
ušt32_t
)0x00000008è

	)

1035 
	#ADC_ISR_OVR
 ((
ušt32_t
)0x00000010è

	)

1036 
	#ADC_ISR_JEOC
 ((
ušt32_t
)0x00000020è

	)

1037 
	#ADC_ISR_JEOS
 ((
ušt32_t
)0x00000040è

	)

1038 
	#ADC_ISR_AWD1
 ((
ušt32_t
)0x00000080è

	)

1039 
	#ADC_ISR_AWD2
 ((
ušt32_t
)0x00000100è

	)

1040 
	#ADC_ISR_AWD3
 ((
ušt32_t
)0x00000200è

	)

1041 
	#ADC_ISR_JQOVF
 ((
ušt32_t
)0x00000400è

	)

1044 
	#ADC_IER_RDY
 ((
ušt32_t
)0x00000001è

	)

1045 
	#ADC_IER_EOSMP
 ((
ušt32_t
)0x00000002è

	)

1046 
	#ADC_IER_EOC
 ((
ušt32_t
)0x00000004è

	)

1047 
	#ADC_IER_EOS
 ((
ušt32_t
)0x00000008è

	)

1048 
	#ADC_IER_OVR
 ((
ušt32_t
)0x00000010è

	)

1049 
	#ADC_IER_JEOC
 ((
ušt32_t
)0x00000020è

	)

1050 
	#ADC_IER_JEOS
 ((
ušt32_t
)0x00000040è

	)

1051 
	#ADC_IER_AWD1
 ((
ušt32_t
)0x00000080è

	)

1052 
	#ADC_IER_AWD2
 ((
ušt32_t
)0x00000100è

	)

1053 
	#ADC_IER_AWD3
 ((
ušt32_t
)0x00000200è

	)

1054 
	#ADC_IER_JQOVF
 ((
ušt32_t
)0x00000400è

	)

1057 
	#ADC_CR_ADEN
 ((
ušt32_t
)0x00000001è

	)

1058 
	#ADC_CR_ADDIS
 ((
ušt32_t
)0x00000002è

	)

1059 
	#ADC_CR_ADSTART
 ((
ušt32_t
)0x00000004è

	)

1060 
	#ADC_CR_JADSTART
 ((
ušt32_t
)0x00000008è

	)

1061 
	#ADC_CR_ADSTP
 ((
ušt32_t
)0x00000010è

	)

1062 
	#ADC_CR_JADSTP
 ((
ušt32_t
)0x00000020è

	)

1063 
	#ADC_CR_ADVREGEN
 ((
ušt32_t
)0x30000000è

	)

1064 
	#ADC_CR_ADVREGEN_0
 ((
ušt32_t
)0x10000000è

	)

1065 
	#ADC_CR_ADVREGEN_1
 ((
ušt32_t
)0x20000000è

	)

1066 
	#ADC_CR_ADCALDIF
 ((
ušt32_t
)0x40000000è

	)

1067 
	#ADC_CR_ADCAL
 ((
ušt32_t
)0x80000000è

	)

1070 
	#ADC_CFGR_DMAEN
 ((
ušt32_t
)0x00000001è

	)

1071 
	#ADC_CFGR_DMACFG
 ((
ušt32_t
)0x00000002è

	)

1073 
	#ADC_CFGR_RES
 ((
ušt32_t
)0x00000018è

	)

1074 
	#ADC_CFGR_RES_0
 ((
ušt32_t
)0x00000008è

	)

1075 
	#ADC_CFGR_RES_1
 ((
ušt32_t
)0x00000010è

	)

1077 
	#ADC_CFGR_ALIGN
 ((
ušt32_t
)0x00000020è

	)

1079 
	#ADC_CFGR_EXTSEL
 ((
ušt32_t
)0x000003C0è

	)

1080 
	#ADC_CFGR_EXTSEL_0
 ((
ušt32_t
)0x00000040è

	)

1081 
	#ADC_CFGR_EXTSEL_1
 ((
ušt32_t
)0x00000080è

	)

1082 
	#ADC_CFGR_EXTSEL_2
 ((
ušt32_t
)0x00000100è

	)

1083 
	#ADC_CFGR_EXTSEL_3
 ((
ušt32_t
)0x00000200è

	)

1085 
	#ADC_CFGR_EXTEN
 ((
ušt32_t
)0x00000C00è

	)

1086 
	#ADC_CFGR_EXTEN_0
 ((
ušt32_t
)0x00000400è

	)

1087 
	#ADC_CFGR_EXTEN_1
 ((
ušt32_t
)0x00000800è

	)

1089 
	#ADC_CFGR_OVRMOD
 ((
ušt32_t
)0x00001000è

	)

1090 
	#ADC_CFGR_CONT
 ((
ušt32_t
)0x00002000è

	)

1091 
	#ADC_CFGR_AUTDLY
 ((
ušt32_t
)0x00004000è

	)

1092 
	#ADC_CFGR_AUTOFF
 ((
ušt32_t
)0x00008000è

	)

1093 
	#ADC_CFGR_DISCEN
 ((
ušt32_t
)0x00010000è

	)

1095 
	#ADC_CFGR_DISCNUM
 ((
ušt32_t
)0x000E0000è

	)

1096 
	#ADC_CFGR_DISCNUM_0
 ((
ušt32_t
)0x00020000è

	)

1097 
	#ADC_CFGR_DISCNUM_1
 ((
ušt32_t
)0x00040000è

	)

1098 
	#ADC_CFGR_DISCNUM_2
 ((
ušt32_t
)0x00080000è

	)

1100 
	#ADC_CFGR_JDISCEN
 ((
ušt32_t
)0x00100000è

	)

1101 
	#ADC_CFGR_JQM
 ((
ušt32_t
)0x00200000è

	)

1102 
	#ADC_CFGR_AWD1SGL
 ((
ušt32_t
)0x00400000è

	)

1103 
	#ADC_CFGR_AWD1EN
 ((
ušt32_t
)0x00800000è

	)

1104 
	#ADC_CFGR_JAWD1EN
 ((
ušt32_t
)0x01000000è

	)

1105 
	#ADC_CFGR_JAUTO
 ((
ušt32_t
)0x02000000è

	)

1107 
	#ADC_CFGR_AWD1CH
 ((
ušt32_t
)0x7C000000è

	)

1108 
	#ADC_CFGR_AWD1CH_0
 ((
ušt32_t
)0x04000000è

	)

1109 
	#ADC_CFGR_AWD1CH_1
 ((
ušt32_t
)0x08000000è

	)

1110 
	#ADC_CFGR_AWD1CH_2
 ((
ušt32_t
)0x10000000è

	)

1111 
	#ADC_CFGR_AWD1CH_3
 ((
ušt32_t
)0x20000000è

	)

1112 
	#ADC_CFGR_AWD1CH_4
 ((
ušt32_t
)0x40000000è

	)

1115 
	#ADC_SMPR1_SMP0
 ((
ušt32_t
)0x00000007è

	)

1116 
	#ADC_SMPR1_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

1117 
	#ADC_SMPR1_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

1118 
	#ADC_SMPR1_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

1120 
	#ADC_SMPR1_SMP1
 ((
ušt32_t
)0x00000038è

	)

1121 
	#ADC_SMPR1_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

1122 
	#ADC_SMPR1_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

1123 
	#ADC_SMPR1_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

1125 
	#ADC_SMPR1_SMP2
 ((
ušt32_t
)0x000001C0è

	)

1126 
	#ADC_SMPR1_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

1127 
	#ADC_SMPR1_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

1128 
	#ADC_SMPR1_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

1130 
	#ADC_SMPR1_SMP3
 ((
ušt32_t
)0x00000E00è

	)

1131 
	#ADC_SMPR1_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

1132 
	#ADC_SMPR1_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

1133 
	#ADC_SMPR1_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

1135 
	#ADC_SMPR1_SMP4
 ((
ušt32_t
)0x00007000è

	)

1136 
	#ADC_SMPR1_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

1137 
	#ADC_SMPR1_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

1138 
	#ADC_SMPR1_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

1140 
	#ADC_SMPR1_SMP5
 ((
ušt32_t
)0x00038000è

	)

1141 
	#ADC_SMPR1_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

1142 
	#ADC_SMPR1_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

1143 
	#ADC_SMPR1_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

1145 
	#ADC_SMPR1_SMP6
 ((
ušt32_t
)0x001C0000è

	)

1146 
	#ADC_SMPR1_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

1147 
	#ADC_SMPR1_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

1148 
	#ADC_SMPR1_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

1150 
	#ADC_SMPR1_SMP7
 ((
ušt32_t
)0x00E00000è

	)

1151 
	#ADC_SMPR1_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

1152 
	#ADC_SMPR1_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

1153 
	#ADC_SMPR1_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

1155 
	#ADC_SMPR1_SMP8
 ((
ušt32_t
)0x07000000è

	)

1156 
	#ADC_SMPR1_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

1157 
	#ADC_SMPR1_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

1158 
	#ADC_SMPR1_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

1160 
	#ADC_SMPR1_SMP9
 ((
ušt32_t
)0x38000000è

	)

1161 
	#ADC_SMPR1_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

1162 
	#ADC_SMPR1_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

1163 
	#ADC_SMPR1_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

1166 
	#ADC_SMPR2_SMP10
 ((
ušt32_t
)0x00000007è

	)

1167 
	#ADC_SMPR2_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

1168 
	#ADC_SMPR2_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

1169 
	#ADC_SMPR2_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

1171 
	#ADC_SMPR2_SMP11
 ((
ušt32_t
)0x00000038è

	)

1172 
	#ADC_SMPR2_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

1173 
	#ADC_SMPR2_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

1174 
	#ADC_SMPR2_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

1176 
	#ADC_SMPR2_SMP12
 ((
ušt32_t
)0x000001C0è

	)

1177 
	#ADC_SMPR2_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

1178 
	#ADC_SMPR2_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

1179 
	#ADC_SMPR2_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

1181 
	#ADC_SMPR2_SMP13
 ((
ušt32_t
)0x00000E00è

	)

1182 
	#ADC_SMPR2_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

1183 
	#ADC_SMPR2_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

1184 
	#ADC_SMPR2_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

1186 
	#ADC_SMPR2_SMP14
 ((
ušt32_t
)0x00007000è

	)

1187 
	#ADC_SMPR2_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

1188 
	#ADC_SMPR2_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

1189 
	#ADC_SMPR2_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

1191 
	#ADC_SMPR2_SMP15
 ((
ušt32_t
)0x00038000è

	)

1192 
	#ADC_SMPR2_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

1193 
	#ADC_SMPR2_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

1194 
	#ADC_SMPR2_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

1196 
	#ADC_SMPR2_SMP16
 ((
ušt32_t
)0x001C0000è

	)

1197 
	#ADC_SMPR2_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

1198 
	#ADC_SMPR2_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

1199 
	#ADC_SMPR2_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

1201 
	#ADC_SMPR2_SMP17
 ((
ušt32_t
)0x00E00000è

	)

1202 
	#ADC_SMPR2_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

1203 
	#ADC_SMPR2_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

1204 
	#ADC_SMPR2_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

1206 
	#ADC_SMPR2_SMP18
 ((
ušt32_t
)0x07000000è

	)

1207 
	#ADC_SMPR2_SMP18_0
 ((
ušt32_t
)0x01000000è

	)

1208 
	#ADC_SMPR2_SMP18_1
 ((
ušt32_t
)0x02000000è

	)

1209 
	#ADC_SMPR2_SMP18_2
 ((
ušt32_t
)0x04000000è

	)

1212 
	#ADC_TR1_LT1
 ((
ušt32_t
)0x00000FFFè

	)

1213 
	#ADC_TR1_LT1_0
 ((
ušt32_t
)0x00000001è

	)

1214 
	#ADC_TR1_LT1_1
 ((
ušt32_t
)0x00000002è

	)

1215 
	#ADC_TR1_LT1_2
 ((
ušt32_t
)0x00000004è

	)

1216 
	#ADC_TR1_LT1_3
 ((
ušt32_t
)0x00000008è

	)

1217 
	#ADC_TR1_LT1_4
 ((
ušt32_t
)0x00000010è

	)

1218 
	#ADC_TR1_LT1_5
 ((
ušt32_t
)0x00000020è

	)

1219 
	#ADC_TR1_LT1_6
 ((
ušt32_t
)0x00000040è

	)

1220 
	#ADC_TR1_LT1_7
 ((
ušt32_t
)0x00000080è

	)

1221 
	#ADC_TR1_LT1_8
 ((
ušt32_t
)0x00000100è

	)

1222 
	#ADC_TR1_LT1_9
 ((
ušt32_t
)0x00000200è

	)

1223 
	#ADC_TR1_LT1_10
 ((
ušt32_t
)0x00000400è

	)

1224 
	#ADC_TR1_LT1_11
 ((
ušt32_t
)0x00000800è

	)

1226 
	#ADC_TR1_HT1
 ((
ušt32_t
)0x0FFF0000è

	)

1227 
	#ADC_TR1_HT1_0
 ((
ušt32_t
)0x00010000è

	)

1228 
	#ADC_TR1_HT1_1
 ((
ušt32_t
)0x00020000è

	)

1229 
	#ADC_TR1_HT1_2
 ((
ušt32_t
)0x00040000è

	)

1230 
	#ADC_TR1_HT1_3
 ((
ušt32_t
)0x00080000è

	)

1231 
	#ADC_TR1_HT1_4
 ((
ušt32_t
)0x00100000è

	)

1232 
	#ADC_TR1_HT1_5
 ((
ušt32_t
)0x00200000è

	)

1233 
	#ADC_TR1_HT1_6
 ((
ušt32_t
)0x00400000è

	)

1234 
	#ADC_TR1_HT1_7
 ((
ušt32_t
)0x00800000è

	)

1235 
	#ADC_TR1_HT1_8
 ((
ušt32_t
)0x01000000è

	)

1236 
	#ADC_TR1_HT1_9
 ((
ušt32_t
)0x02000000è

	)

1237 
	#ADC_TR1_HT1_10
 ((
ušt32_t
)0x04000000è

	)

1238 
	#ADC_TR1_HT1_11
 ((
ušt32_t
)0x08000000è

	)

1241 
	#ADC_TR2_LT2
 ((
ušt32_t
)0x000000FFè

	)

1242 
	#ADC_TR2_LT2_0
 ((
ušt32_t
)0x00000001è

	)

1243 
	#ADC_TR2_LT2_1
 ((
ušt32_t
)0x00000002è

	)

1244 
	#ADC_TR2_LT2_2
 ((
ušt32_t
)0x00000004è

	)

1245 
	#ADC_TR2_LT2_3
 ((
ušt32_t
)0x00000008è

	)

1246 
	#ADC_TR2_LT2_4
 ((
ušt32_t
)0x00000010è

	)

1247 
	#ADC_TR2_LT2_5
 ((
ušt32_t
)0x00000020è

	)

1248 
	#ADC_TR2_LT2_6
 ((
ušt32_t
)0x00000040è

	)

1249 
	#ADC_TR2_LT2_7
 ((
ušt32_t
)0x00000080è

	)

1251 
	#ADC_TR2_HT2
 ((
ušt32_t
)0x00FF0000è

	)

1252 
	#ADC_TR2_HT2_0
 ((
ušt32_t
)0x00010000è

	)

1253 
	#ADC_TR2_HT2_1
 ((
ušt32_t
)0x00020000è

	)

1254 
	#ADC_TR2_HT2_2
 ((
ušt32_t
)0x00040000è

	)

1255 
	#ADC_TR2_HT2_3
 ((
ušt32_t
)0x00080000è

	)

1256 
	#ADC_TR2_HT2_4
 ((
ušt32_t
)0x00100000è

	)

1257 
	#ADC_TR2_HT2_5
 ((
ušt32_t
)0x00200000è

	)

1258 
	#ADC_TR2_HT2_6
 ((
ušt32_t
)0x00400000è

	)

1259 
	#ADC_TR2_HT2_7
 ((
ušt32_t
)0x00800000è

	)

1262 
	#ADC_TR3_LT3
 ((
ušt32_t
)0x000000FFè

	)

1263 
	#ADC_TR3_LT3_0
 ((
ušt32_t
)0x00000001è

	)

1264 
	#ADC_TR3_LT3_1
 ((
ušt32_t
)0x00000002è

	)

1265 
	#ADC_TR3_LT3_2
 ((
ušt32_t
)0x00000004è

	)

1266 
	#ADC_TR3_LT3_3
 ((
ušt32_t
)0x00000008è

	)

1267 
	#ADC_TR3_LT3_4
 ((
ušt32_t
)0x00000010è

	)

1268 
	#ADC_TR3_LT3_5
 ((
ušt32_t
)0x00000020è

	)

1269 
	#ADC_TR3_LT3_6
 ((
ušt32_t
)0x00000040è

	)

1270 
	#ADC_TR3_LT3_7
 ((
ušt32_t
)0x00000080è

	)

1272 
	#ADC_TR3_HT3
 ((
ušt32_t
)0x00FF0000è

	)

1273 
	#ADC_TR3_HT3_0
 ((
ušt32_t
)0x00010000è

	)

1274 
	#ADC_TR3_HT3_1
 ((
ušt32_t
)0x00020000è

	)

1275 
	#ADC_TR3_HT3_2
 ((
ušt32_t
)0x00040000è

	)

1276 
	#ADC_TR3_HT3_3
 ((
ušt32_t
)0x00080000è

	)

1277 
	#ADC_TR3_HT3_4
 ((
ušt32_t
)0x00100000è

	)

1278 
	#ADC_TR3_HT3_5
 ((
ušt32_t
)0x00200000è

	)

1279 
	#ADC_TR3_HT3_6
 ((
ušt32_t
)0x00400000è

	)

1280 
	#ADC_TR3_HT3_7
 ((
ušt32_t
)0x00800000è

	)

1283 
	#ADC_SQR1_L
 ((
ušt32_t
)0x0000000Fè

	)

1284 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00000001è

	)

1285 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00000002è

	)

1286 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00000004è

	)

1287 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00000008è

	)

1289 
	#ADC_SQR1_SQ1
 ((
ušt32_t
)0x000007C0è

	)

1290 
	#ADC_SQR1_SQ1_0
 ((
ušt32_t
)0x00000040è

	)

1291 
	#ADC_SQR1_SQ1_1
 ((
ušt32_t
)0x00000080è

	)

1292 
	#ADC_SQR1_SQ1_2
 ((
ušt32_t
)0x00000100è

	)

1293 
	#ADC_SQR1_SQ1_3
 ((
ušt32_t
)0x00000200è

	)

1294 
	#ADC_SQR1_SQ1_4
 ((
ušt32_t
)0x00000400è

	)

1296 
	#ADC_SQR1_SQ2
 ((
ušt32_t
)0x0001F000è

	)

1297 
	#ADC_SQR1_SQ2_0
 ((
ušt32_t
)0x00001000è

	)

1298 
	#ADC_SQR1_SQ2_1
 ((
ušt32_t
)0x00002000è

	)

1299 
	#ADC_SQR1_SQ2_2
 ((
ušt32_t
)0x00004000è

	)

1300 
	#ADC_SQR1_SQ2_3
 ((
ušt32_t
)0x00008000è

	)

1301 
	#ADC_SQR1_SQ2_4
 ((
ušt32_t
)0x00010000è

	)

1303 
	#ADC_SQR1_SQ3
 ((
ušt32_t
)0x007C0000è

	)

1304 
	#ADC_SQR1_SQ3_0
 ((
ušt32_t
)0x00040000è

	)

1305 
	#ADC_SQR1_SQ3_1
 ((
ušt32_t
)0x00080000è

	)

1306 
	#ADC_SQR1_SQ3_2
 ((
ušt32_t
)0x00100000è

	)

1307 
	#ADC_SQR1_SQ3_3
 ((
ušt32_t
)0x00200000è

	)

1308 
	#ADC_SQR1_SQ3_4
 ((
ušt32_t
)0x00400000è

	)

1310 
	#ADC_SQR1_SQ4
 ((
ušt32_t
)0x1F000000è

	)

1311 
	#ADC_SQR1_SQ4_0
 ((
ušt32_t
)0x01000000è

	)

1312 
	#ADC_SQR1_SQ4_1
 ((
ušt32_t
)0x02000000è

	)

1313 
	#ADC_SQR1_SQ4_2
 ((
ušt32_t
)0x04000000è

	)

1314 
	#ADC_SQR1_SQ4_3
 ((
ušt32_t
)0x08000000è

	)

1315 
	#ADC_SQR1_SQ4_4
 ((
ušt32_t
)0x10000000è

	)

1318 
	#ADC_SQR2_SQ5
 ((
ušt32_t
)0x0000001Fè

	)

1319 
	#ADC_SQR2_SQ5_0
 ((
ušt32_t
)0x00000001è

	)

1320 
	#ADC_SQR2_SQ5_1
 ((
ušt32_t
)0x00000002è

	)

1321 
	#ADC_SQR2_SQ5_2
 ((
ušt32_t
)0x00000004è

	)

1322 
	#ADC_SQR2_SQ5_3
 ((
ušt32_t
)0x00000008è

	)

1323 
	#ADC_SQR2_SQ5_4
 ((
ušt32_t
)0x00000010è

	)

1325 
	#ADC_SQR2_SQ6
 ((
ušt32_t
)0x000007C0è

	)

1326 
	#ADC_SQR2_SQ6_0
 ((
ušt32_t
)0x00000040è

	)

1327 
	#ADC_SQR2_SQ6_1
 ((
ušt32_t
)0x00000080è

	)

1328 
	#ADC_SQR2_SQ6_2
 ((
ušt32_t
)0x00000100è

	)

1329 
	#ADC_SQR2_SQ6_3
 ((
ušt32_t
)0x00000200è

	)

1330 
	#ADC_SQR2_SQ6_4
 ((
ušt32_t
)0x00000400è

	)

1332 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0001F000è

	)

1333 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00001000è

	)

1334 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00002000è

	)

1335 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00004000è

	)

1336 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00008000è

	)

1337 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00010000è

	)

1339 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x007C0000è

	)

1340 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00040000è

	)

1341 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00080000è

	)

1342 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00100000è

	)

1343 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00200000è

	)

1344 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00400000è

	)

1346 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x1F000000è

	)

1347 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x01000000è

	)

1348 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x02000000è

	)

1349 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x04000000è

	)

1350 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x08000000è

	)

1351 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x10000000è

	)

1354 
	#ADC_SQR3_SQ10
 ((
ušt32_t
)0x0000001Fè

	)

1355 
	#ADC_SQR3_SQ10_0
 ((
ušt32_t
)0x00000001è

	)

1356 
	#ADC_SQR3_SQ10_1
 ((
ušt32_t
)0x00000002è

	)

1357 
	#ADC_SQR3_SQ10_2
 ((
ušt32_t
)0x00000004è

	)

1358 
	#ADC_SQR3_SQ10_3
 ((
ušt32_t
)0x00000008è

	)

1359 
	#ADC_SQR3_SQ10_4
 ((
ušt32_t
)0x00000010è

	)

1361 
	#ADC_SQR3_SQ11
 ((
ušt32_t
)0x000007C0è

	)

1362 
	#ADC_SQR3_SQ11_0
 ((
ušt32_t
)0x00000040è

	)

1363 
	#ADC_SQR3_SQ11_1
 ((
ušt32_t
)0x00000080è

	)

1364 
	#ADC_SQR3_SQ11_2
 ((
ušt32_t
)0x00000100è

	)

1365 
	#ADC_SQR3_SQ11_3
 ((
ušt32_t
)0x00000200è

	)

1366 
	#ADC_SQR3_SQ11_4
 ((
ušt32_t
)0x00000400è

	)

1368 
	#ADC_SQR3_SQ12
 ((
ušt32_t
)0x0001F000è

	)

1369 
	#ADC_SQR3_SQ12_0
 ((
ušt32_t
)0x00001000è

	)

1370 
	#ADC_SQR3_SQ12_1
 ((
ušt32_t
)0x00002000è

	)

1371 
	#ADC_SQR3_SQ12_2
 ((
ušt32_t
)0x00004000è

	)

1372 
	#ADC_SQR3_SQ12_3
 ((
ušt32_t
)0x00008000è

	)

1373 
	#ADC_SQR3_SQ12_4
 ((
ušt32_t
)0x00010000è

	)

1375 
	#ADC_SQR3_SQ13
 ((
ušt32_t
)0x007C0000è

	)

1376 
	#ADC_SQR3_SQ13_0
 ((
ušt32_t
)0x00040000è

	)

1377 
	#ADC_SQR3_SQ13_1
 ((
ušt32_t
)0x00080000è

	)

1378 
	#ADC_SQR3_SQ13_2
 ((
ušt32_t
)0x00100000è

	)

1379 
	#ADC_SQR3_SQ13_3
 ((
ušt32_t
)0x00200000è

	)

1380 
	#ADC_SQR3_SQ13_4
 ((
ušt32_t
)0x00400000è

	)

1382 
	#ADC_SQR3_SQ14
 ((
ušt32_t
)0x1F000000è

	)

1383 
	#ADC_SQR3_SQ14_0
 ((
ušt32_t
)0x01000000è

	)

1384 
	#ADC_SQR3_SQ14_1
 ((
ušt32_t
)0x02000000è

	)

1385 
	#ADC_SQR3_SQ14_2
 ((
ušt32_t
)0x04000000è

	)

1386 
	#ADC_SQR3_SQ14_3
 ((
ušt32_t
)0x08000000è

	)

1387 
	#ADC_SQR3_SQ14_4
 ((
ušt32_t
)0x10000000è

	)

1390 
	#ADC_SQR3_SQ15
 ((
ušt32_t
)0x0000001Fè

	)

1391 
	#ADC_SQR3_SQ15_0
 ((
ušt32_t
)0x00000001è

	)

1392 
	#ADC_SQR3_SQ15_1
 ((
ušt32_t
)0x00000002è

	)

1393 
	#ADC_SQR3_SQ15_2
 ((
ušt32_t
)0x00000004è

	)

1394 
	#ADC_SQR3_SQ15_3
 ((
ušt32_t
)0x00000008è

	)

1395 
	#ADC_SQR3_SQ15_4
 ((
ušt32_t
)0x00000010è

	)

1397 
	#ADC_SQR3_SQ16
 ((
ušt32_t
)0x000007C0è

	)

1398 
	#ADC_SQR3_SQ16_0
 ((
ušt32_t
)0x00000040è

	)

1399 
	#ADC_SQR3_SQ16_1
 ((
ušt32_t
)0x00000080è

	)

1400 
	#ADC_SQR3_SQ16_2
 ((
ušt32_t
)0x00000100è

	)

1401 
	#ADC_SQR3_SQ16_3
 ((
ušt32_t
)0x00000200è

	)

1402 
	#ADC_SQR3_SQ16_4
 ((
ušt32_t
)0x00000400è

	)

1404 
	#ADC_DR_RDATA
 ((
ušt32_t
)0x0000FFFFè

	)

1405 
	#ADC_DR_RDATA_0
 ((
ušt32_t
)0x00000001è

	)

1406 
	#ADC_DR_RDATA_1
 ((
ušt32_t
)0x00000002è

	)

1407 
	#ADC_DR_RDATA_2
 ((
ušt32_t
)0x00000004è

	)

1408 
	#ADC_DR_RDATA_3
 ((
ušt32_t
)0x00000008è

	)

1409 
	#ADC_DR_RDATA_4
 ((
ušt32_t
)0x00000010è

	)

1410 
	#ADC_DR_RDATA_5
 ((
ušt32_t
)0x00000020è

	)

1411 
	#ADC_DR_RDATA_6
 ((
ušt32_t
)0x00000040è

	)

1412 
	#ADC_DR_RDATA_7
 ((
ušt32_t
)0x00000080è

	)

1413 
	#ADC_DR_RDATA_8
 ((
ušt32_t
)0x00000100è

	)

1414 
	#ADC_DR_RDATA_9
 ((
ušt32_t
)0x00000200è

	)

1415 
	#ADC_DR_RDATA_10
 ((
ušt32_t
)0x00000400è

	)

1416 
	#ADC_DR_RDATA_11
 ((
ušt32_t
)0x00000800è

	)

1417 
	#ADC_DR_RDATA_12
 ((
ušt32_t
)0x00001000è

	)

1418 
	#ADC_DR_RDATA_13
 ((
ušt32_t
)0x00002000è

	)

1419 
	#ADC_DR_RDATA_14
 ((
ušt32_t
)0x00004000è

	)

1420 
	#ADC_DR_RDATA_15
 ((
ušt32_t
)0x00008000è

	)

1423 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00000003è

	)

1424 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00000001è

	)

1425 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00000002è

	)

1427 
	#ADC_JSQR_JEXTSEL
 ((
ušt32_t
)0x0000003Cè

	)

1428 
	#ADC_JSQR_JEXTSEL_0
 ((
ušt32_t
)0x00000004è

	)

1429 
	#ADC_JSQR_JEXTSEL_1
 ((
ušt32_t
)0x00000008è

	)

1430 
	#ADC_JSQR_JEXTSEL_2
 ((
ušt32_t
)0x00000010è

	)

1431 
	#ADC_JSQR_JEXTSEL_3
 ((
ušt32_t
)0x00000020è

	)

1433 
	#ADC_JSQR_JEXTEN
 ((
ušt32_t
)0x000000C0è

	)

1434 
	#ADC_JSQR_JEXTEN_0
 ((
ušt32_t
)0x00000040è

	)

1435 
	#ADC_JSQR_JEXTEN_1
 ((
ušt32_t
)0x00000080è

	)

1437 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x00001F00è

	)

1438 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000100è

	)

1439 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000200è

	)

1440 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000400è

	)

1441 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000800è

	)

1442 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00001000è

	)

1444 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x0007C000è

	)

1445 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00004000è

	)

1446 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00008000è

	)

1447 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00010000è

	)

1448 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00020000è

	)

1449 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00040000è

	)

1451 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x01F00000è

	)

1452 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00100000è

	)

1453 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00200000è

	)

1454 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00400000è

	)

1455 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00800000è

	)

1456 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x01000000è

	)

1458 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x7C000000è

	)

1459 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x04000000è

	)

1460 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x08000000è

	)

1461 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x10000000è

	)

1462 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x20000000è

	)

1463 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x40000000è

	)

1466 
	#ADC_OFR1_OFFSET1
 ((
ušt32_t
)0x00000FFFè

	)

1467 
	#ADC_OFR1_OFFSET1_0
 ((
ušt32_t
)0x00000001è

	)

1468 
	#ADC_OFR1_OFFSET1_1
 ((
ušt32_t
)0x00000002è

	)

1469 
	#ADC_OFR1_OFFSET1_2
 ((
ušt32_t
)0x00000004è

	)

1470 
	#ADC_OFR1_OFFSET1_3
 ((
ušt32_t
)0x00000008è

	)

1471 
	#ADC_OFR1_OFFSET1_4
 ((
ušt32_t
)0x00000010è

	)

1472 
	#ADC_OFR1_OFFSET1_5
 ((
ušt32_t
)0x00000020è

	)

1473 
	#ADC_OFR1_OFFSET1_6
 ((
ušt32_t
)0x00000040è

	)

1474 
	#ADC_OFR1_OFFSET1_7
 ((
ušt32_t
)0x00000080è

	)

1475 
	#ADC_OFR1_OFFSET1_8
 ((
ušt32_t
)0x00000100è

	)

1476 
	#ADC_OFR1_OFFSET1_9
 ((
ušt32_t
)0x00000200è

	)

1477 
	#ADC_OFR1_OFFSET1_10
 ((
ušt32_t
)0x00000400è

	)

1478 
	#ADC_OFR1_OFFSET1_11
 ((
ušt32_t
)0x00000800è

	)

1480 
	#ADC_OFR1_OFFSET1_CH
 ((
ušt32_t
)0x7C000000è

	)

1481 
	#ADC_OFR1_OFFSET1_CH_0
 ((
ušt32_t
)0x04000000è

	)

1482 
	#ADC_OFR1_OFFSET1_CH_1
 ((
ušt32_t
)0x08000000è

	)

1483 
	#ADC_OFR1_OFFSET1_CH_2
 ((
ušt32_t
)0x10000000è

	)

1484 
	#ADC_OFR1_OFFSET1_CH_3
 ((
ušt32_t
)0x20000000è

	)

1485 
	#ADC_OFR1_OFFSET1_CH_4
 ((
ušt32_t
)0x40000000è

	)

1487 
	#ADC_OFR1_OFFSET1_EN
 ((
ušt32_t
)0x80000000è

	)

1490 
	#ADC_OFR2_OFFSET2
 ((
ušt32_t
)0x00000FFFè

	)

1491 
	#ADC_OFR2_OFFSET2_0
 ((
ušt32_t
)0x00000001è

	)

1492 
	#ADC_OFR2_OFFSET2_1
 ((
ušt32_t
)0x00000002è

	)

1493 
	#ADC_OFR2_OFFSET2_2
 ((
ušt32_t
)0x00000004è

	)

1494 
	#ADC_OFR2_OFFSET2_3
 ((
ušt32_t
)0x00000008è

	)

1495 
	#ADC_OFR2_OFFSET2_4
 ((
ušt32_t
)0x00000010è

	)

1496 
	#ADC_OFR2_OFFSET2_5
 ((
ušt32_t
)0x00000020è

	)

1497 
	#ADC_OFR2_OFFSET2_6
 ((
ušt32_t
)0x00000040è

	)

1498 
	#ADC_OFR2_OFFSET2_7
 ((
ušt32_t
)0x00000080è

	)

1499 
	#ADC_OFR2_OFFSET2_8
 ((
ušt32_t
)0x00000100è

	)

1500 
	#ADC_OFR2_OFFSET2_9
 ((
ušt32_t
)0x00000200è

	)

1501 
	#ADC_OFR2_OFFSET2_10
 ((
ušt32_t
)0x00000400è

	)

1502 
	#ADC_OFR2_OFFSET2_11
 ((
ušt32_t
)0x00000800è

	)

1504 
	#ADC_OFR2_OFFSET2_CH
 ((
ušt32_t
)0x7C000000è

	)

1505 
	#ADC_OFR2_OFFSET2_CH_0
 ((
ušt32_t
)0x04000000è

	)

1506 
	#ADC_OFR2_OFFSET2_CH_1
 ((
ušt32_t
)0x08000000è

	)

1507 
	#ADC_OFR2_OFFSET2_CH_2
 ((
ušt32_t
)0x10000000è

	)

1508 
	#ADC_OFR2_OFFSET2_CH_3
 ((
ušt32_t
)0x20000000è

	)

1509 
	#ADC_OFR2_OFFSET2_CH_4
 ((
ušt32_t
)0x40000000è

	)

1511 
	#ADC_OFR2_OFFSET2_EN
 ((
ušt32_t
)0x80000000è

	)

1514 
	#ADC_OFR3_OFFSET3
 ((
ušt32_t
)0x00000FFFè

	)

1515 
	#ADC_OFR3_OFFSET3_0
 ((
ušt32_t
)0x00000001è

	)

1516 
	#ADC_OFR3_OFFSET3_1
 ((
ušt32_t
)0x00000002è

	)

1517 
	#ADC_OFR3_OFFSET3_2
 ((
ušt32_t
)0x00000004è

	)

1518 
	#ADC_OFR3_OFFSET3_3
 ((
ušt32_t
)0x00000008è

	)

1519 
	#ADC_OFR3_OFFSET3_4
 ((
ušt32_t
)0x00000010è

	)

1520 
	#ADC_OFR3_OFFSET3_5
 ((
ušt32_t
)0x00000020è

	)

1521 
	#ADC_OFR3_OFFSET3_6
 ((
ušt32_t
)0x00000040è

	)

1522 
	#ADC_OFR3_OFFSET3_7
 ((
ušt32_t
)0x00000080è

	)

1523 
	#ADC_OFR3_OFFSET3_8
 ((
ušt32_t
)0x00000100è

	)

1524 
	#ADC_OFR3_OFFSET3_9
 ((
ušt32_t
)0x00000200è

	)

1525 
	#ADC_OFR3_OFFSET3_10
 ((
ušt32_t
)0x00000400è

	)

1526 
	#ADC_OFR3_OFFSET3_11
 ((
ušt32_t
)0x00000800è

	)

1528 
	#ADC_OFR3_OFFSET3_CH
 ((
ušt32_t
)0x7C000000è

	)

1529 
	#ADC_OFR3_OFFSET3_CH_0
 ((
ušt32_t
)0x04000000è

	)

1530 
	#ADC_OFR3_OFFSET3_CH_1
 ((
ušt32_t
)0x08000000è

	)

1531 
	#ADC_OFR3_OFFSET3_CH_2
 ((
ušt32_t
)0x10000000è

	)

1532 
	#ADC_OFR3_OFFSET3_CH_3
 ((
ušt32_t
)0x20000000è

	)

1533 
	#ADC_OFR3_OFFSET3_CH_4
 ((
ušt32_t
)0x40000000è

	)

1535 
	#ADC_OFR3_OFFSET3_EN
 ((
ušt32_t
)0x80000000è

	)

1538 
	#ADC_OFR4_OFFSET4
 ((
ušt32_t
)0x00000FFFè

	)

1539 
	#ADC_OFR4_OFFSET4_0
 ((
ušt32_t
)0x00000001è

	)

1540 
	#ADC_OFR4_OFFSET4_1
 ((
ušt32_t
)0x00000002è

	)

1541 
	#ADC_OFR4_OFFSET4_2
 ((
ušt32_t
)0x00000004è

	)

1542 
	#ADC_OFR4_OFFSET4_3
 ((
ušt32_t
)0x00000008è

	)

1543 
	#ADC_OFR4_OFFSET4_4
 ((
ušt32_t
)0x00000010è

	)

1544 
	#ADC_OFR4_OFFSET4_5
 ((
ušt32_t
)0x00000020è

	)

1545 
	#ADC_OFR4_OFFSET4_6
 ((
ušt32_t
)0x00000040è

	)

1546 
	#ADC_OFR4_OFFSET4_7
 ((
ušt32_t
)0x00000080è

	)

1547 
	#ADC_OFR4_OFFSET4_8
 ((
ušt32_t
)0x00000100è

	)

1548 
	#ADC_OFR4_OFFSET4_9
 ((
ušt32_t
)0x00000200è

	)

1549 
	#ADC_OFR4_OFFSET4_10
 ((
ušt32_t
)0x00000400è

	)

1550 
	#ADC_OFR4_OFFSET4_11
 ((
ušt32_t
)0x00000800è

	)

1552 
	#ADC_OFR4_OFFSET4_CH
 ((
ušt32_t
)0x7C000000è

	)

1553 
	#ADC_OFR4_OFFSET4_CH_0
 ((
ušt32_t
)0x04000000è

	)

1554 
	#ADC_OFR4_OFFSET4_CH_1
 ((
ušt32_t
)0x08000000è

	)

1555 
	#ADC_OFR4_OFFSET4_CH_2
 ((
ušt32_t
)0x10000000è

	)

1556 
	#ADC_OFR4_OFFSET4_CH_3
 ((
ušt32_t
)0x20000000è

	)

1557 
	#ADC_OFR4_OFFSET4_CH_4
 ((
ušt32_t
)0x40000000è

	)

1559 
	#ADC_OFR4_OFFSET4_EN
 ((
ušt32_t
)0x80000000è

	)

1562 
	#ADC_JDR1_JDATA
 ((
ušt32_t
)0x0000FFFFè

	)

1563 
	#ADC_JDR1_JDATA_0
 ((
ušt32_t
)0x00000001è

	)

1564 
	#ADC_JDR1_JDATA_1
 ((
ušt32_t
)0x00000002è

	)

1565 
	#ADC_JDR1_JDATA_2
 ((
ušt32_t
)0x00000004è

	)

1566 
	#ADC_JDR1_JDATA_3
 ((
ušt32_t
)0x00000008è

	)

1567 
	#ADC_JDR1_JDATA_4
 ((
ušt32_t
)0x00000010è

	)

1568 
	#ADC_JDR1_JDATA_5
 ((
ušt32_t
)0x00000020è

	)

1569 
	#ADC_JDR1_JDATA_6
 ((
ušt32_t
)0x00000040è

	)

1570 
	#ADC_JDR1_JDATA_7
 ((
ušt32_t
)0x00000080è

	)

1571 
	#ADC_JDR1_JDATA_8
 ((
ušt32_t
)0x00000100è

	)

1572 
	#ADC_JDR1_JDATA_9
 ((
ušt32_t
)0x00000200è

	)

1573 
	#ADC_JDR1_JDATA_10
 ((
ušt32_t
)0x00000400è

	)

1574 
	#ADC_JDR1_JDATA_11
 ((
ušt32_t
)0x00000800è

	)

1575 
	#ADC_JDR1_JDATA_12
 ((
ušt32_t
)0x00001000è

	)

1576 
	#ADC_JDR1_JDATA_13
 ((
ušt32_t
)0x00002000è

	)

1577 
	#ADC_JDR1_JDATA_14
 ((
ušt32_t
)0x00004000è

	)

1578 
	#ADC_JDR1_JDATA_15
 ((
ušt32_t
)0x00008000è

	)

1581 
	#ADC_JDR2_JDATA
 ((
ušt32_t
)0x0000FFFFè

	)

1582 
	#ADC_JDR2_JDATA_0
 ((
ušt32_t
)0x00000001è

	)

1583 
	#ADC_JDR2_JDATA_1
 ((
ušt32_t
)0x00000002è

	)

1584 
	#ADC_JDR2_JDATA_2
 ((
ušt32_t
)0x00000004è

	)

1585 
	#ADC_JDR2_JDATA_3
 ((
ušt32_t
)0x00000008è

	)

1586 
	#ADC_JDR2_JDATA_4
 ((
ušt32_t
)0x00000010è

	)

1587 
	#ADC_JDR2_JDATA_5
 ((
ušt32_t
)0x00000020è

	)

1588 
	#ADC_JDR2_JDATA_6
 ((
ušt32_t
)0x00000040è

	)

1589 
	#ADC_JDR2_JDATA_7
 ((
ušt32_t
)0x00000080è

	)

1590 
	#ADC_JDR2_JDATA_8
 ((
ušt32_t
)0x00000100è

	)

1591 
	#ADC_JDR2_JDATA_9
 ((
ušt32_t
)0x00000200è

	)

1592 
	#ADC_JDR2_JDATA_10
 ((
ušt32_t
)0x00000400è

	)

1593 
	#ADC_JDR2_JDATA_11
 ((
ušt32_t
)0x00000800è

	)

1594 
	#ADC_JDR2_JDATA_12
 ((
ušt32_t
)0x00001000è

	)

1595 
	#ADC_JDR2_JDATA_13
 ((
ušt32_t
)0x00002000è

	)

1596 
	#ADC_JDR2_JDATA_14
 ((
ušt32_t
)0x00004000è

	)

1597 
	#ADC_JDR2_JDATA_15
 ((
ušt32_t
)0x00008000è

	)

1600 
	#ADC_JDR3_JDATA
 ((
ušt32_t
)0x0000FFFFè

	)

1601 
	#ADC_JDR3_JDATA_0
 ((
ušt32_t
)0x00000001è

	)

1602 
	#ADC_JDR3_JDATA_1
 ((
ušt32_t
)0x00000002è

	)

1603 
	#ADC_JDR3_JDATA_2
 ((
ušt32_t
)0x00000004è

	)

1604 
	#ADC_JDR3_JDATA_3
 ((
ušt32_t
)0x00000008è

	)

1605 
	#ADC_JDR3_JDATA_4
 ((
ušt32_t
)0x00000010è

	)

1606 
	#ADC_JDR3_JDATA_5
 ((
ušt32_t
)0x00000020è

	)

1607 
	#ADC_JDR3_JDATA_6
 ((
ušt32_t
)0x00000040è

	)

1608 
	#ADC_JDR3_JDATA_7
 ((
ušt32_t
)0x00000080è

	)

1609 
	#ADC_JDR3_JDATA_8
 ((
ušt32_t
)0x00000100è

	)

1610 
	#ADC_JDR3_JDATA_9
 ((
ušt32_t
)0x00000200è

	)

1611 
	#ADC_JDR3_JDATA_10
 ((
ušt32_t
)0x00000400è

	)

1612 
	#ADC_JDR3_JDATA_11
 ((
ušt32_t
)0x00000800è

	)

1613 
	#ADC_JDR3_JDATA_12
 ((
ušt32_t
)0x00001000è

	)

1614 
	#ADC_JDR3_JDATA_13
 ((
ušt32_t
)0x00002000è

	)

1615 
	#ADC_JDR3_JDATA_14
 ((
ušt32_t
)0x00004000è

	)

1616 
	#ADC_JDR3_JDATA_15
 ((
ušt32_t
)0x00008000è

	)

1619 
	#ADC_JDR4_JDATA
 ((
ušt32_t
)0x0000FFFFè

	)

1620 
	#ADC_JDR4_JDATA_0
 ((
ušt32_t
)0x00000001è

	)

1621 
	#ADC_JDR4_JDATA_1
 ((
ušt32_t
)0x00000002è

	)

1622 
	#ADC_JDR4_JDATA_2
 ((
ušt32_t
)0x00000004è

	)

1623 
	#ADC_JDR4_JDATA_3
 ((
ušt32_t
)0x00000008è

	)

1624 
	#ADC_JDR4_JDATA_4
 ((
ušt32_t
)0x00000010è

	)

1625 
	#ADC_JDR4_JDATA_5
 ((
ušt32_t
)0x00000020è

	)

1626 
	#ADC_JDR4_JDATA_6
 ((
ušt32_t
)0x00000040è

	)

1627 
	#ADC_JDR4_JDATA_7
 ((
ušt32_t
)0x00000080è

	)

1628 
	#ADC_JDR4_JDATA_8
 ((
ušt32_t
)0x00000100è

	)

1629 
	#ADC_JDR4_JDATA_9
 ((
ušt32_t
)0x00000200è

	)

1630 
	#ADC_JDR4_JDATA_10
 ((
ušt32_t
)0x00000400è

	)

1631 
	#ADC_JDR4_JDATA_11
 ((
ušt32_t
)0x00000800è

	)

1632 
	#ADC_JDR4_JDATA_12
 ((
ušt32_t
)0x00001000è

	)

1633 
	#ADC_JDR4_JDATA_13
 ((
ušt32_t
)0x00002000è

	)

1634 
	#ADC_JDR4_JDATA_14
 ((
ušt32_t
)0x00004000è

	)

1635 
	#ADC_JDR4_JDATA_15
 ((
ušt32_t
)0x00008000è

	)

1638 
	#ADC_AWD2CR_AWD2CH
 ((
ušt32_t
)0x0007FFFEè

	)

1639 
	#ADC_AWD2CR_AWD2CH_0
 ((
ušt32_t
)0x00000002è

	)

1640 
	#ADC_AWD2CR_AWD2CH_1
 ((
ušt32_t
)0x00000004è

	)

1641 
	#ADC_AWD2CR_AWD2CH_2
 ((
ušt32_t
)0x00000008è

	)

1642 
	#ADC_AWD2CR_AWD2CH_3
 ((
ušt32_t
)0x00000010è

	)

1643 
	#ADC_AWD2CR_AWD2CH_4
 ((
ušt32_t
)0x00000020è

	)

1644 
	#ADC_AWD2CR_AWD2CH_5
 ((
ušt32_t
)0x00000040è

	)

1645 
	#ADC_AWD2CR_AWD2CH_6
 ((
ušt32_t
)0x00000080è

	)

1646 
	#ADC_AWD2CR_AWD2CH_7
 ((
ušt32_t
)0x00000100è

	)

1647 
	#ADC_AWD2CR_AWD2CH_8
 ((
ušt32_t
)0x00000200è

	)

1648 
	#ADC_AWD2CR_AWD2CH_9
 ((
ušt32_t
)0x00000400è

	)

1649 
	#ADC_AWD2CR_AWD2CH_10
 ((
ušt32_t
)0x00000800è

	)

1650 
	#ADC_AWD2CR_AWD2CH_11
 ((
ušt32_t
)0x00001000è

	)

1651 
	#ADC_AWD2CR_AWD2CH_12
 ((
ušt32_t
)0x00002000è

	)

1652 
	#ADC_AWD2CR_AWD2CH_13
 ((
ušt32_t
)0x00004000è

	)

1653 
	#ADC_AWD2CR_AWD2CH_14
 ((
ušt32_t
)0x00008000è

	)

1654 
	#ADC_AWD2CR_AWD2CH_15
 ((
ušt32_t
)0x00010000è

	)

1655 
	#ADC_AWD2CR_AWD2CH_16
 ((
ušt32_t
)0x00020000è

	)

1656 
	#ADC_AWD2CR_AWD2CH_17
 ((
ušt32_t
)0x00030000è

	)

1659 
	#ADC_AWD3CR_AWD3CH
 ((
ušt32_t
)0x0007FFFEè

	)

1660 
	#ADC_AWD3CR_AWD3CH_0
 ((
ušt32_t
)0x00000002è

	)

1661 
	#ADC_AWD3CR_AWD3CH_1
 ((
ušt32_t
)0x00000004è

	)

1662 
	#ADC_AWD3CR_AWD3CH_2
 ((
ušt32_t
)0x00000008è

	)

1663 
	#ADC_AWD3CR_AWD3CH_3
 ((
ušt32_t
)0x00000010è

	)

1664 
	#ADC_AWD3CR_AWD3CH_4
 ((
ušt32_t
)0x00000020è

	)

1665 
	#ADC_AWD3CR_AWD3CH_5
 ((
ušt32_t
)0x00000040è

	)

1666 
	#ADC_AWD3CR_AWD3CH_6
 ((
ušt32_t
)0x00000080è

	)

1667 
	#ADC_AWD3CR_AWD3CH_7
 ((
ušt32_t
)0x00000100è

	)

1668 
	#ADC_AWD3CR_AWD3CH_8
 ((
ušt32_t
)0x00000200è

	)

1669 
	#ADC_AWD3CR_AWD3CH_9
 ((
ušt32_t
)0x00000400è

	)

1670 
	#ADC_AWD3CR_AWD3CH_10
 ((
ušt32_t
)0x00000800è

	)

1671 
	#ADC_AWD3CR_AWD3CH_11
 ((
ušt32_t
)0x00001000è

	)

1672 
	#ADC_AWD3CR_AWD3CH_12
 ((
ušt32_t
)0x00002000è

	)

1673 
	#ADC_AWD3CR_AWD3CH_13
 ((
ušt32_t
)0x00004000è

	)

1674 
	#ADC_AWD3CR_AWD3CH_14
 ((
ušt32_t
)0x00008000è

	)

1675 
	#ADC_AWD3CR_AWD3CH_15
 ((
ušt32_t
)0x00010000è

	)

1676 
	#ADC_AWD3CR_AWD3CH_16
 ((
ušt32_t
)0x00020000è

	)

1677 
	#ADC_AWD3CR_AWD3CH_17
 ((
ušt32_t
)0x00030000è

	)

1680 
	#ADC_DIFSEL_DIFSEL
 ((
ušt32_t
)0x0007FFFEè

	)

1681 
	#ADC_DIFSEL_DIFSEL_0
 ((
ušt32_t
)0x00000002è

	)

1682 
	#ADC_DIFSEL_DIFSEL_1
 ((
ušt32_t
)0x00000004è

	)

1683 
	#ADC_DIFSEL_DIFSEL_2
 ((
ušt32_t
)0x00000008è

	)

1684 
	#ADC_DIFSEL_DIFSEL_3
 ((
ušt32_t
)0x00000010è

	)

1685 
	#ADC_DIFSEL_DIFSEL_4
 ((
ušt32_t
)0x00000020è

	)

1686 
	#ADC_DIFSEL_DIFSEL_5
 ((
ušt32_t
)0x00000040è

	)

1687 
	#ADC_DIFSEL_DIFSEL_6
 ((
ušt32_t
)0x00000080è

	)

1688 
	#ADC_DIFSEL_DIFSEL_7
 ((
ušt32_t
)0x00000100è

	)

1689 
	#ADC_DIFSEL_DIFSEL_8
 ((
ušt32_t
)0x00000200è

	)

1690 
	#ADC_DIFSEL_DIFSEL_9
 ((
ušt32_t
)0x00000400è

	)

1691 
	#ADC_DIFSEL_DIFSEL_10
 ((
ušt32_t
)0x00000800è

	)

1692 
	#ADC_DIFSEL_DIFSEL_11
 ((
ušt32_t
)0x00001000è

	)

1693 
	#ADC_DIFSEL_DIFSEL_12
 ((
ušt32_t
)0x00002000è

	)

1694 
	#ADC_DIFSEL_DIFSEL_13
 ((
ušt32_t
)0x00004000è

	)

1695 
	#ADC_DIFSEL_DIFSEL_14
 ((
ušt32_t
)0x00008000è

	)

1696 
	#ADC_DIFSEL_DIFSEL_15
 ((
ušt32_t
)0x00010000è

	)

1697 
	#ADC_DIFSEL_DIFSEL_16
 ((
ušt32_t
)0x00020000è

	)

1698 
	#ADC_DIFSEL_DIFSEL_17
 ((
ušt32_t
)0x00030000è

	)

1701 
	#ADC_CALFACT_CALFACT_S
 ((
ušt32_t
)0x0000007Fè

	)

1702 
	#ADC_CALFACT_CALFACT_S_0
 ((
ušt32_t
)0x00000001è

	)

1703 
	#ADC_CALFACT_CALFACT_S_1
 ((
ušt32_t
)0x00000002è

	)

1704 
	#ADC_CALFACT_CALFACT_S_2
 ((
ušt32_t
)0x00000004è

	)

1705 
	#ADC_CALFACT_CALFACT_S_3
 ((
ušt32_t
)0x00000008è

	)

1706 
	#ADC_CALFACT_CALFACT_S_4
 ((
ušt32_t
)0x00000010è

	)

1707 
	#ADC_CALFACT_CALFACT_S_5
 ((
ušt32_t
)0x00000020è

	)

1708 
	#ADC_CALFACT_CALFACT_S_6
 ((
ušt32_t
)0x00000040è

	)

1709 
	#ADC_CALFACT_CALFACT_D
 ((
ušt32_t
)0x007F0000è

	)

1710 
	#ADC_CALFACT_CALFACT_D_0
 ((
ušt32_t
)0x00010000è

	)

1711 
	#ADC_CALFACT_CALFACT_D_1
 ((
ušt32_t
)0x00020000è

	)

1712 
	#ADC_CALFACT_CALFACT_D_2
 ((
ušt32_t
)0x00040000è

	)

1713 
	#ADC_CALFACT_CALFACT_D_3
 ((
ušt32_t
)0x00080000è

	)

1714 
	#ADC_CALFACT_CALFACT_D_4
 ((
ušt32_t
)0x00100000è

	)

1715 
	#ADC_CALFACT_CALFACT_D_5
 ((
ušt32_t
)0x00200000è

	)

1716 
	#ADC_CALFACT_CALFACT_D_6
 ((
ušt32_t
)0x00400000è

	)

1720 
	#ADC12_CSR_ADRDY_MST
 ((
ušt32_t
)0x00000001è

	)

1721 
	#ADC12_CSR_ADRDY_EOSMP_MST
 ((
ušt32_t
)0x00000002è

	)

1722 
	#ADC12_CSR_ADRDY_EOC_MST
 ((
ušt32_t
)0x00000004è

	)

1723 
	#ADC12_CSR_ADRDY_EOS_MST
 ((
ušt32_t
)0x00000008è

	)

1724 
	#ADC12_CSR_ADRDY_OVR_MST
 ((
ušt32_t
)0x00000010è

	)

1725 
	#ADC12_CSR_ADRDY_JEOC_MST
 ((
ušt32_t
)0x00000020è

	)

1726 
	#ADC12_CSR_ADRDY_JEOS_MST
 ((
ušt32_t
)0x00000040è

	)

1727 
	#ADC12_CSR_AWD1_MST
 ((
ušt32_t
)0x00000080è

	)

1728 
	#ADC12_CSR_AWD2_MST
 ((
ušt32_t
)0x00000100è

	)

1729 
	#ADC12_CSR_AWD3_MST
 ((
ušt32_t
)0x00000200è

	)

1730 
	#ADC12_CSR_JQOVF_MST
 ((
ušt32_t
)0x00000400è

	)

1731 
	#ADC12_CSR_ADRDY_SLV
 ((
ušt32_t
)0x00010000è

	)

1732 
	#ADC12_CSR_ADRDY_EOSMP_SLV
 ((
ušt32_t
)0x00020000è

	)

1733 
	#ADC12_CSR_ADRDY_EOC_SLV
 ((
ušt32_t
)0x00040000è

	)

1734 
	#ADC12_CSR_ADRDY_EOS_SLV
 ((
ušt32_t
)0x00080000è

	)

1735 
	#ADC12_CSR_ADRDY_OVR_SLV
 ((
ušt32_t
)0x00100000è

	)

1736 
	#ADC12_CSR_ADRDY_JEOC_SLV
 ((
ušt32_t
)0x00200000è

	)

1737 
	#ADC12_CSR_ADRDY_JEOS_SLV
 ((
ušt32_t
)0x00400000è

	)

1738 
	#ADC12_CSR_AWD1_SLV
 ((
ušt32_t
)0x00800000è

	)

1739 
	#ADC12_CSR_AWD2_SLV
 ((
ušt32_t
)0x01000000è

	)

1740 
	#ADC12_CSR_AWD3_SLV
 ((
ušt32_t
)0x02000000è

	)

1741 
	#ADC12_CSR_JQOVF_SLV
 ((
ušt32_t
)0x04000000è

	)

1744 
	#ADC34_CSR_ADRDY_MST
 ((
ušt32_t
)0x00000001è

	)

1745 
	#ADC34_CSR_ADRDY_EOSMP_MST
 ((
ušt32_t
)0x00000002è

	)

1746 
	#ADC34_CSR_ADRDY_EOC_MST
 ((
ušt32_t
)0x00000004è

	)

1747 
	#ADC34_CSR_ADRDY_EOS_MST
 ((
ušt32_t
)0x00000008è

	)

1748 
	#ADC34_CSR_ADRDY_OVR_MST
 ((
ušt32_t
)0x00000010è

	)

1749 
	#ADC34_CSR_ADRDY_JEOC_MST
 ((
ušt32_t
)0x00000020è

	)

1750 
	#ADC34_CSR_ADRDY_JEOS_MST
 ((
ušt32_t
)0x00000040è

	)

1751 
	#ADC34_CSR_AWD1_MST
 ((
ušt32_t
)0x00000080è

	)

1752 
	#ADC34_CSR_AWD2_MST
 ((
ušt32_t
)0x00000100è

	)

1753 
	#ADC34_CSR_AWD3_MST
 ((
ušt32_t
)0x00000200è

	)

1754 
	#ADC34_CSR_JQOVF_MST
 ((
ušt32_t
)0x00000400è

	)

1755 
	#ADC34_CSR_ADRDY_SLV
 ((
ušt32_t
)0x00010000è

	)

1756 
	#ADC34_CSR_ADRDY_EOSMP_SLV
 ((
ušt32_t
)0x00020000è

	)

1757 
	#ADC34_CSR_ADRDY_EOC_SLV
 ((
ušt32_t
)0x00040000è

	)

1758 
	#ADC34_CSR_ADRDY_EOS_SLV
 ((
ušt32_t
)0x00080000è

	)

1759 
	#ADC12_CSR_ADRDY_OVR_SLV
 ((
ušt32_t
)0x00100000è

	)

1760 
	#ADC34_CSR_ADRDY_JEOC_SLV
 ((
ušt32_t
)0x00200000è

	)

1761 
	#ADC34_CSR_ADRDY_JEOS_SLV
 ((
ušt32_t
)0x00400000è

	)

1762 
	#ADC34_CSR_AWD1_SLV
 ((
ušt32_t
)0x00800000è

	)

1763 
	#ADC34_CSR_AWD2_SLV
 ((
ušt32_t
)0x01000000è

	)

1764 
	#ADC34_CSR_AWD3_SLV
 ((
ušt32_t
)0x02000000è

	)

1765 
	#ADC34_CSR_JQOVF_SLV
 ((
ušt32_t
)0x04000000è

	)

1768 
	#ADC12_CCR_MULTI
 ((
ušt32_t
)0x0000001Fè

	)

1769 
	#ADC12_CCR_MULTI_0
 ((
ušt32_t
)0x00000001è

	)

1770 
	#ADC12_CCR_MULTI_1
 ((
ušt32_t
)0x00000002è

	)

1771 
	#ADC12_CCR_MULTI_2
 ((
ušt32_t
)0x00000004è

	)

1772 
	#ADC12_CCR_MULTI_3
 ((
ušt32_t
)0x00000008è

	)

1773 
	#ADC12_CCR_MULTI_4
 ((
ušt32_t
)0x00000010è

	)

1774 
	#ADC12_CCR_DELAY
 ((
ušt32_t
)0x00000F00è

	)

1775 
	#ADC12_CCR_DELAY_0
 ((
ušt32_t
)0x00000100è

	)

1776 
	#ADC12_CCR_DELAY_1
 ((
ušt32_t
)0x00000200è

	)

1777 
	#ADC12_CCR_DELAY_2
 ((
ušt32_t
)0x00000400è

	)

1778 
	#ADC12_CCR_DELAY_3
 ((
ušt32_t
)0x00000800è

	)

1779 
	#ADC12_CCR_DMACFG
 ((
ušt32_t
)0x00002000è

	)

1780 
	#ADC12_CCR_MDMA
 ((
ušt32_t
)0x0000C000è

	)

1781 
	#ADC12_CCR_MDMA_0
 ((
ušt32_t
)0x00004000è

	)

1782 
	#ADC12_CCR_MDMA_1
 ((
ušt32_t
)0x00008000è

	)

1783 
	#ADC12_CCR_CKMODE
 ((
ušt32_t
)0x00030000è

	)

1784 
	#ADC12_CCR_CKMODE_0
 ((
ušt32_t
)0x00010000è

	)

1785 
	#ADC12_CCR_CKMODE_1
 ((
ušt32_t
)0x00020000è

	)

1786 
	#ADC12_CCR_VREFEN
 ((
ušt32_t
)0x00400000è

	)

1787 
	#ADC12_CCR_TSEN
 ((
ušt32_t
)0x00800000è

	)

1788 
	#ADC12_CCR_VBATEN
 ((
ušt32_t
)0x01000000è

	)

1791 
	#ADC34_CCR_MULTI
 ((
ušt32_t
)0x0000001Fè

	)

1792 
	#ADC34_CCR_MULTI_0
 ((
ušt32_t
)0x00000001è

	)

1793 
	#ADC34_CCR_MULTI_1
 ((
ušt32_t
)0x00000002è

	)

1794 
	#ADC34_CCR_MULTI_2
 ((
ušt32_t
)0x00000004è

	)

1795 
	#ADC34_CCR_MULTI_3
 ((
ušt32_t
)0x00000008è

	)

1796 
	#ADC34_CCR_MULTI_4
 ((
ušt32_t
)0x00000010è

	)

1798 
	#ADC34_CCR_DELAY
 ((
ušt32_t
)0x00000F00è

	)

1799 
	#ADC34_CCR_DELAY_0
 ((
ušt32_t
)0x00000100è

	)

1800 
	#ADC34_CCR_DELAY_1
 ((
ušt32_t
)0x00000200è

	)

1801 
	#ADC34_CCR_DELAY_2
 ((
ušt32_t
)0x00000400è

	)

1802 
	#ADC34_CCR_DELAY_3
 ((
ušt32_t
)0x00000800è

	)

1804 
	#ADC34_CCR_DMACFG
 ((
ušt32_t
)0x00002000è

	)

1805 
	#ADC34_CCR_MDMA
 ((
ušt32_t
)0x0000C000è

	)

1806 
	#ADC34_CCR_MDMA_0
 ((
ušt32_t
)0x00004000è

	)

1807 
	#ADC34_CCR_MDMA_1
 ((
ušt32_t
)0x00008000è

	)

1809 
	#ADC34_CCR_CKMODE
 ((
ušt32_t
)0x00030000è

	)

1810 
	#ADC34_CCR_CKMODE_0
 ((
ušt32_t
)0x00010000è

	)

1811 
	#ADC34_CCR_CKMODE_1
 ((
ušt32_t
)0x00020000è

	)

1813 
	#ADC34_CCR_VREFEN
 ((
ušt32_t
)0x00400000è

	)

1814 
	#ADC34_CCR_TSEN
 ((
ušt32_t
)0x00800000è

	)

1815 
	#ADC34_CCR_VBATEN
 ((
ušt32_t
)0x01000000è

	)

1818 
	#ADC12_CDR_RDATA_MST
 ((
ušt32_t
)0x0000FFFFè

	)

1819 
	#ADC12_CDR_RDATA_MST_0
 ((
ušt32_t
)0x00000001è

	)

1820 
	#ADC12_CDR_RDATA_MST_1
 ((
ušt32_t
)0x00000002è

	)

1821 
	#ADC12_CDR_RDATA_MST_2
 ((
ušt32_t
)0x00000004è

	)

1822 
	#ADC12_CDR_RDATA_MST_3
 ((
ušt32_t
)0x00000008è

	)

1823 
	#ADC12_CDR_RDATA_MST_4
 ((
ušt32_t
)0x00000010è

	)

1824 
	#ADC12_CDR_RDATA_MST_5
 ((
ušt32_t
)0x00000020è

	)

1825 
	#ADC12_CDR_RDATA_MST_6
 ((
ušt32_t
)0x00000040è

	)

1826 
	#ADC12_CDR_RDATA_MST_7
 ((
ušt32_t
)0x00000080è

	)

1827 
	#ADC12_CDR_RDATA_MST_8
 ((
ušt32_t
)0x00000100è

	)

1828 
	#ADC12_CDR_RDATA_MST_9
 ((
ušt32_t
)0x00000200è

	)

1829 
	#ADC12_CDR_RDATA_MST_10
 ((
ušt32_t
)0x00000400è

	)

1830 
	#ADC12_CDR_RDATA_MST_11
 ((
ušt32_t
)0x00000800è

	)

1831 
	#ADC12_CDR_RDATA_MST_12
 ((
ušt32_t
)0x00001000è

	)

1832 
	#ADC12_CDR_RDATA_MST_13
 ((
ušt32_t
)0x00002000è

	)

1833 
	#ADC12_CDR_RDATA_MST_14
 ((
ušt32_t
)0x00004000è

	)

1834 
	#ADC12_CDR_RDATA_MST_15
 ((
ušt32_t
)0x00008000è

	)

1836 
	#ADC12_CDR_RDATA_SLV
 ((
ušt32_t
)0xFFFF0000è

	)

1837 
	#ADC12_CDR_RDATA_SLV_0
 ((
ušt32_t
)0x00010000è

	)

1838 
	#ADC12_CDR_RDATA_SLV_1
 ((
ušt32_t
)0x00020000è

	)

1839 
	#ADC12_CDR_RDATA_SLV_2
 ((
ušt32_t
)0x00040000è

	)

1840 
	#ADC12_CDR_RDATA_SLV_3
 ((
ušt32_t
)0x00080000è

	)

1841 
	#ADC12_CDR_RDATA_SLV_4
 ((
ušt32_t
)0x00100000è

	)

1842 
	#ADC12_CDR_RDATA_SLV_5
 ((
ušt32_t
)0x00200000è

	)

1843 
	#ADC12_CDR_RDATA_SLV_6
 ((
ušt32_t
)0x00400000è

	)

1844 
	#ADC12_CDR_RDATA_SLV_7
 ((
ušt32_t
)0x00800000è

	)

1845 
	#ADC12_CDR_RDATA_SLV_8
 ((
ušt32_t
)0x01000000è

	)

1846 
	#ADC12_CDR_RDATA_SLV_9
 ((
ušt32_t
)0x02000000è

	)

1847 
	#ADC12_CDR_RDATA_SLV_10
 ((
ušt32_t
)0x04000000è

	)

1848 
	#ADC12_CDR_RDATA_SLV_11
 ((
ušt32_t
)0x08000000è

	)

1849 
	#ADC12_CDR_RDATA_SLV_12
 ((
ušt32_t
)0x10000000è

	)

1850 
	#ADC12_CDR_RDATA_SLV_13
 ((
ušt32_t
)0x20000000è

	)

1851 
	#ADC12_CDR_RDATA_SLV_14
 ((
ušt32_t
)0x40000000è

	)

1852 
	#ADC12_CDR_RDATA_SLV_15
 ((
ušt32_t
)0x80000000è

	)

1855 
	#ADC34_CDR_RDATA_MST
 ((
ušt32_t
)0x0000FFFFè

	)

1856 
	#ADC34_CDR_RDATA_MST_0
 ((
ušt32_t
)0x00000001è

	)

1857 
	#ADC34_CDR_RDATA_MST_1
 ((
ušt32_t
)0x00000002è

	)

1858 
	#ADC34_CDR_RDATA_MST_2
 ((
ušt32_t
)0x00000004è

	)

1859 
	#ADC34_CDR_RDATA_MST_3
 ((
ušt32_t
)0x00000008è

	)

1860 
	#ADC34_CDR_RDATA_MST_4
 ((
ušt32_t
)0x00000010è

	)

1861 
	#ADC34_CDR_RDATA_MST_5
 ((
ušt32_t
)0x00000020è

	)

1862 
	#ADC34_CDR_RDATA_MST_6
 ((
ušt32_t
)0x00000040è

	)

1863 
	#ADC34_CDR_RDATA_MST_7
 ((
ušt32_t
)0x00000080è

	)

1864 
	#ADC34_CDR_RDATA_MST_8
 ((
ušt32_t
)0x00000100è

	)

1865 
	#ADC34_CDR_RDATA_MST_9
 ((
ušt32_t
)0x00000200è

	)

1866 
	#ADC34_CDR_RDATA_MST_10
 ((
ušt32_t
)0x00000400è

	)

1867 
	#ADC34_CDR_RDATA_MST_11
 ((
ušt32_t
)0x00000800è

	)

1868 
	#ADC34_CDR_RDATA_MST_12
 ((
ušt32_t
)0x00001000è

	)

1869 
	#ADC34_CDR_RDATA_MST_13
 ((
ušt32_t
)0x00002000è

	)

1870 
	#ADC34_CDR_RDATA_MST_14
 ((
ušt32_t
)0x00004000è

	)

1871 
	#ADC34_CDR_RDATA_MST_15
 ((
ušt32_t
)0x00008000è

	)

1873 
	#ADC34_CDR_RDATA_SLV
 ((
ušt32_t
)0xFFFF0000è

	)

1874 
	#ADC34_CDR_RDATA_SLV_0
 ((
ušt32_t
)0x00010000è

	)

1875 
	#ADC34_CDR_RDATA_SLV_1
 ((
ušt32_t
)0x00020000è

	)

1876 
	#ADC34_CDR_RDATA_SLV_2
 ((
ušt32_t
)0x00040000è

	)

1877 
	#ADC34_CDR_RDATA_SLV_3
 ((
ušt32_t
)0x00080000è

	)

1878 
	#ADC34_CDR_RDATA_SLV_4
 ((
ušt32_t
)0x00100000è

	)

1879 
	#ADC34_CDR_RDATA_SLV_5
 ((
ušt32_t
)0x00200000è

	)

1880 
	#ADC34_CDR_RDATA_SLV_6
 ((
ušt32_t
)0x00400000è

	)

1881 
	#ADC34_CDR_RDATA_SLV_7
 ((
ušt32_t
)0x00800000è

	)

1882 
	#ADC34_CDR_RDATA_SLV_8
 ((
ušt32_t
)0x01000000è

	)

1883 
	#ADC34_CDR_RDATA_SLV_9
 ((
ušt32_t
)0x02000000è

	)

1884 
	#ADC34_CDR_RDATA_SLV_10
 ((
ušt32_t
)0x04000000è

	)

1885 
	#ADC34_CDR_RDATA_SLV_11
 ((
ušt32_t
)0x08000000è

	)

1886 
	#ADC34_CDR_RDATA_SLV_12
 ((
ušt32_t
)0x10000000è

	)

1887 
	#ADC34_CDR_RDATA_SLV_13
 ((
ušt32_t
)0x20000000è

	)

1888 
	#ADC34_CDR_RDATA_SLV_14
 ((
ušt32_t
)0x40000000è

	)

1889 
	#ADC34_CDR_RDATA_SLV_15
 ((
ušt32_t
)0x80000000è

	)

1897 
	#COMP1_CSR_COMP1EN
 ((
ušt32_t
)0x00000001è

	)

1898 
	#COMP1_CSR_COMP1SW1
 ((
ušt32_t
)0x00000002è

	)

1899 
	#COMP1_CSR_COMP1MODE
 ((
ušt32_t
)0x0000000Cè

	)

1900 
	#COMP1_CSR_COMP1MODE_0
 ((
ušt32_t
)0x00000004è

	)

1901 
	#COMP1_CSR_COMP1MODE_1
 ((
ušt32_t
)0x00000008è

	)

1902 
	#COMP1_CSR_COMP1INSEL
 ((
ušt32_t
)0x00000070è

	)

1903 
	#COMP1_CSR_COMP1INSEL_0
 ((
ušt32_t
)0x00000010è

	)

1904 
	#COMP1_CSR_COMP1INSEL_1
 ((
ušt32_t
)0x00000020è

	)

1905 
	#COMP1_CSR_COMP1INSEL_2
 ((
ušt32_t
)0x00000040è

	)

1906 
	#COMP1_CSR_COMP1NONINSEL
 ((
ušt32_t
)0x00000080è

	)

1907 
	#COMP1_CSR_COMP1OUTSEL
 ((
ušt32_t
)0x00003C00è

	)

1908 
	#COMP1_CSR_COMP1OUTSEL_0
 ((
ušt32_t
)0x00000400è

	)

1909 
	#COMP1_CSR_COMP1OUTSEL_1
 ((
ušt32_t
)0x00000800è

	)

1910 
	#COMP1_CSR_COMP1OUTSEL_2
 ((
ušt32_t
)0x00001000è

	)

1911 
	#COMP1_CSR_COMP1OUTSEL_3
 ((
ušt32_t
)0x00002000è

	)

1912 
	#COMP1_CSR_COMP1POL
 ((
ušt32_t
)0x00008000è

	)

1913 
	#COMP1_CSR_COMP1HYST
 ((
ušt32_t
)0x00030000è

	)

1914 
	#COMP1_CSR_COMP1HYST_0
 ((
ušt32_t
)0x00010000è

	)

1915 
	#COMP1_CSR_COMP1HYST_1
 ((
ušt32_t
)0x00020000è

	)

1916 
	#COMP1_CSR_COMP1BLANKING
 ((
ušt32_t
)0x000C0000è

	)

1917 
	#COMP1_CSR_COMP1BLANKING_0
 ((
ušt32_t
)0x00040000è

	)

1918 
	#COMP1_CSR_COMP1BLANKING_1
 ((
ušt32_t
)0x00080000è

	)

1919 
	#COMP1_CSR_COMP1BLANKING_2
 ((
ušt32_t
)0x00100000è

	)

1920 
	#COMP1_CSR_COMP1OUT
 ((
ušt32_t
)0x40000000è

	)

1921 
	#COMP1_CSR_COMP1LOCK
 ((
ušt32_t
)0x80000000è

	)

1924 
	#COMP2_CSR_COMP2EN
 ((
ušt32_t
)0x00000001è

	)

1925 
	#COMP2_CSR_COMP2MODE
 ((
ušt32_t
)0x0000000Cè

	)

1926 
	#COMP2_CSR_COMP2MODE_0
 ((
ušt32_t
)0x00000004è

	)

1927 
	#COMP2_CSR_COMP2MODE_1
 ((
ušt32_t
)0x00000008è

	)

1928 
	#COMP2_CSR_COMP2INSEL
 ((
ušt32_t
)0x00000070è

	)

1929 
	#COMP2_CSR_COMP2INSEL_0
 ((
ušt32_t
)0x00000010è

	)

1930 
	#COMP2_CSR_COMP2INSEL_1
 ((
ušt32_t
)0x00000020è

	)

1931 
	#COMP2_CSR_COMP2INSEL_2
 ((
ušt32_t
)0x00000040è

	)

1932 
	#COMP2_CSR_COMP2NONINSEL
 ((
ušt32_t
)0x00000080è

	)

1933 
	#COMP2_CSR_COMP2WNDWEN
 ((
ušt32_t
)0x00000200è

	)

1934 
	#COMP2_CSR_COMP2OUTSEL
 ((
ušt32_t
)0x00003C00è

	)

1935 
	#COMP2_CSR_COMP2OUTSEL_0
 ((
ušt32_t
)0x00000400è

	)

1936 
	#COMP2_CSR_COMP2OUTSEL_1
 ((
ušt32_t
)0x00000800è

	)

1937 
	#COMP2_CSR_COMP2OUTSEL_2
 ((
ušt32_t
)0x00001000è

	)

1938 
	#COMP2_CSR_COMP2OUTSEL_3
 ((
ušt32_t
)0x00002000è

	)

1939 
	#COMP2_CSR_COMP2POL
 ((
ušt32_t
)0x00008000è

	)

1940 
	#COMP2_CSR_COMP2HYST
 ((
ušt32_t
)0x00030000è

	)

1941 
	#COMP2_CSR_COMP2HYST_0
 ((
ušt32_t
)0x00010000è

	)

1942 
	#COMP2_CSR_COMP2HYST_1
 ((
ušt32_t
)0x00020000è

	)

1943 
	#COMP2_CSR_COMP2BLANKING
 ((
ušt32_t
)0x000C0000è

	)

1944 
	#COMP2_CSR_COMP2BLANKING_0
 ((
ušt32_t
)0x00040000è

	)

1945 
	#COMP2_CSR_COMP2BLANKING_1
 ((
ušt32_t
)0x00080000è

	)

1946 
	#COMP2_CSR_COMP2BLANKING_2
 ((
ušt32_t
)0x00100000è

	)

1947 
	#COMP2_CSR_COMP2OUT
 ((
ušt32_t
)0x40000000è

	)

1948 
	#COMP2_CSR_COMP2LOCK
 ((
ušt32_t
)0x80000000è

	)

1951 
	#COMP3_CSR_COMP3EN
 ((
ušt32_t
)0x00000001è

	)

1952 
	#COMP3_CSR_COMP3MODE
 ((
ušt32_t
)0x0000000Cè

	)

1953 
	#COMP3_CSR_COMP3MODE_0
 ((
ušt32_t
)0x00000004è

	)

1954 
	#COMP3_CSR_COMP3MODE_1
 ((
ušt32_t
)0x00000008è

	)

1955 
	#COMP3_CSR_COMP3INSEL
 ((
ušt32_t
)0x00000070è

	)

1956 
	#COMP3_CSR_COMP3INSEL_0
 ((
ušt32_t
)0x00000010è

	)

1957 
	#COMP3_CSR_COMP3INSEL_1
 ((
ušt32_t
)0x00000020è

	)

1958 
	#COMP3_CSR_COMP3INSEL_2
 ((
ušt32_t
)0x00000040è

	)

1959 
	#COMP3_CSR_COMP3NONINSEL
 ((
ušt32_t
)0x00000080è

	)

1960 
	#COMP3_CSR_COMP3OUTSEL
 ((
ušt32_t
)0x00003C00è

	)

1961 
	#COMP3_CSR_COMP3OUTSEL_0
 ((
ušt32_t
)0x00000400è

	)

1962 
	#COMP3_CSR_COMP3OUTSEL_1
 ((
ušt32_t
)0x00000800è

	)

1963 
	#COMP3_CSR_COMP3OUTSEL_2
 ((
ušt32_t
)0x00001000è

	)

1964 
	#COMP3_CSR_COMP3OUTSEL_3
 ((
ušt32_t
)0x00002000è

	)

1965 
	#COMP3_CSR_COMP3POL
 ((
ušt32_t
)0x00008000è

	)

1966 
	#COMP3_CSR_COMP3HYST
 ((
ušt32_t
)0x00030000è

	)

1967 
	#COMP3_CSR_COMP3HYST_0
 ((
ušt32_t
)0x00010000è

	)

1968 
	#COMP3_CSR_COMP3HYST_1
 ((
ušt32_t
)0x00020000è

	)

1969 
	#COMP3_CSR_COMP3BLANKING
 ((
ušt32_t
)0x000C0000è

	)

1970 
	#COMP3_CSR_COMP3BLANKING_0
 ((
ušt32_t
)0x00040000è

	)

1971 
	#COMP3_CSR_COMP3BLANKING_1
 ((
ušt32_t
)0x00080000è

	)

1972 
	#COMP3_CSR_COMP3BLANKING_2
 ((
ušt32_t
)0x00100000è

	)

1973 
	#COMP3_CSR_COMP3OUT
 ((
ušt32_t
)0x40000000è

	)

1974 
	#COMP3_CSR_COMP3LOCK
 ((
ušt32_t
)0x80000000è

	)

1977 
	#COMP4_CSR_COMP4EN
 ((
ušt32_t
)0x00000001è

	)

1978 
	#COMP4_CSR_COMP4MODE
 ((
ušt32_t
)0x0000000Cè

	)

1979 
	#COMP4_CSR_COMP4MODE_0
 ((
ušt32_t
)0x00000004è

	)

1980 
	#COMP4_CSR_COMP4MODE_1
 ((
ušt32_t
)0x00000008è

	)

1981 
	#COMP4_CSR_COMP4INSEL
 ((
ušt32_t
)0x00000070è

	)

1982 
	#COMP4_CSR_COMP4INSEL_0
 ((
ušt32_t
)0x00000010è

	)

1983 
	#COMP4_CSR_COMP4INSEL_1
 ((
ušt32_t
)0x00000020è

	)

1984 
	#COMP4_CSR_COMP4INSEL_2
 ((
ušt32_t
)0x00000040è

	)

1985 
	#COMP4_CSR_COMP4NONINSEL
 ((
ušt32_t
)0x00000080è

	)

1986 
	#COMP4_CSR_COMP4WNDWEN
 ((
ušt32_t
)0x00000200è

	)

1987 
	#COMP4_CSR_COMP4OUTSEL
 ((
ušt32_t
)0x00003C00è

	)

1988 
	#COMP4_CSR_COMP4OUTSEL_0
 ((
ušt32_t
)0x00000400è

	)

1989 
	#COMP4_CSR_COMP4OUTSEL_1
 ((
ušt32_t
)0x00000800è

	)

1990 
	#COMP4_CSR_COMP4OUTSEL_2
 ((
ušt32_t
)0x00001000è

	)

1991 
	#COMP4_CSR_COMP4OUTSEL_3
 ((
ušt32_t
)0x00002000è

	)

1992 
	#COMP4_CSR_COMP4POL
 ((
ušt32_t
)0x00008000è

	)

1993 
	#COMP4_CSR_COMP4HYST
 ((
ušt32_t
)0x00030000è

	)

1994 
	#COMP4_CSR_COMP4HYST_0
 ((
ušt32_t
)0x00010000è

	)

1995 
	#COMP4_CSR_COMP4HYST_1
 ((
ušt32_t
)0x00020000è

	)

1996 
	#COMP4_CSR_COMP4BLANKING
 ((
ušt32_t
)0x000C0000è

	)

1997 
	#COMP4_CSR_COMP4BLANKING_0
 ((
ušt32_t
)0x00040000è

	)

1998 
	#COMP4_CSR_COMP4BLANKING_1
 ((
ušt32_t
)0x00080000è

	)

1999 
	#COMP4_CSR_COMP4BLANKING_2
 ((
ušt32_t
)0x00100000è

	)

2000 
	#COMP4_CSR_COMP4OUT
 ((
ušt32_t
)0x40000000è

	)

2001 
	#COMP4_CSR_COMP4LOCK
 ((
ušt32_t
)0x80000000è

	)

2004 
	#COMP5_CSR_COMP5EN
 ((
ušt32_t
)0x00000001è

	)

2005 
	#COMP5_CSR_COMP5MODE
 ((
ušt32_t
)0x0000000Cè

	)

2006 
	#COMP5_CSR_COMP5MODE_0
 ((
ušt32_t
)0x00000004è

	)

2007 
	#COMP5_CSR_COMP5MODE_1
 ((
ušt32_t
)0x00000008è

	)

2008 
	#COMP5_CSR_COMP5INSEL
 ((
ušt32_t
)0x00000070è

	)

2009 
	#COMP5_CSR_COMP5INSEL_0
 ((
ušt32_t
)0x00000010è

	)

2010 
	#COMP5_CSR_COMP5INSEL_1
 ((
ušt32_t
)0x00000020è

	)

2011 
	#COMP5_CSR_COMP5INSEL_2
 ((
ušt32_t
)0x00000040è

	)

2012 
	#COMP5_CSR_COMP5NONINSEL
 ((
ušt32_t
)0x00000080è

	)

2013 
	#COMP5_CSR_COMP5OUTSEL
 ((
ušt32_t
)0x00003C00è

	)

2014 
	#COMP5_CSR_COMP5OUTSEL_0
 ((
ušt32_t
)0x00000400è

	)

2015 
	#COMP5_CSR_COMP5OUTSEL_1
 ((
ušt32_t
)0x00000800è

	)

2016 
	#COMP5_CSR_COMP5OUTSEL_2
 ((
ušt32_t
)0x00001000è

	)

2017 
	#COMP5_CSR_COMP5OUTSEL_3
 ((
ušt32_t
)0x00002000è

	)

2018 
	#COMP5_CSR_COMP5POL
 ((
ušt32_t
)0x00008000è

	)

2019 
	#COMP5_CSR_COMP5HYST
 ((
ušt32_t
)0x00030000è

	)

2020 
	#COMP5_CSR_COMP5HYST_0
 ((
ušt32_t
)0x00010000è

	)

2021 
	#COMP5_CSR_COMP5HYST_1
 ((
ušt32_t
)0x00020000è

	)

2022 
	#COMP5_CSR_COMP5BLANKING
 ((
ušt32_t
)0x000C0000è

	)

2023 
	#COMP5_CSR_COMP5BLANKING_0
 ((
ušt32_t
)0x00040000è

	)

2024 
	#COMP5_CSR_COMP5BLANKING_1
 ((
ušt32_t
)0x00080000è

	)

2025 
	#COMP5_CSR_COMP5BLANKING_2
 ((
ušt32_t
)0x00100000è

	)

2026 
	#COMP5_CSR_COMP5OUT
 ((
ušt32_t
)0x40000000è

	)

2027 
	#COMP5_CSR_COMP5LOCK
 ((
ušt32_t
)0x80000000è

	)

2030 
	#COMP6_CSR_COMP6EN
 ((
ušt32_t
)0x00000001è

	)

2031 
	#COMP6_CSR_COMP6MODE
 ((
ušt32_t
)0x0000000Cè

	)

2032 
	#COMP6_CSR_COMP6MODE_0
 ((
ušt32_t
)0x00000004è

	)

2033 
	#COMP6_CSR_COMP6MODE_1
 ((
ušt32_t
)0x00000008è

	)

2034 
	#COMP6_CSR_COMP6INSEL
 ((
ušt32_t
)0x00000070è

	)

2035 
	#COMP6_CSR_COMP6INSEL_0
 ((
ušt32_t
)0x00000010è

	)

2036 
	#COMP6_CSR_COMP6INSEL_1
 ((
ušt32_t
)0x00000020è

	)

2037 
	#COMP6_CSR_COMP6INSEL_2
 ((
ušt32_t
)0x00000040è

	)

2038 
	#COMP6_CSR_COMP6NONINSEL
 ((
ušt32_t
)0x00000080è

	)

2039 
	#COMP6_CSR_COMP6WNDWEN
 ((
ušt32_t
)0x00000200è

	)

2040 
	#COMP6_CSR_COMP6OUTSEL
 ((
ušt32_t
)0x00003C00è

	)

2041 
	#COMP6_CSR_COMP6OUTSEL_0
 ((
ušt32_t
)0x00000400è

	)

2042 
	#COMP6_CSR_COMP6OUTSEL_1
 ((
ušt32_t
)0x00000800è

	)

2043 
	#COMP6_CSR_COMP6OUTSEL_2
 ((
ušt32_t
)0x00001000è

	)

2044 
	#COMP6_CSR_COMP6OUTSEL_3
 ((
ušt32_t
)0x00002000è

	)

2045 
	#COMP6_CSR_COMP6POL
 ((
ušt32_t
)0x00008000è

	)

2046 
	#COMP6_CSR_COMP6HYST
 ((
ušt32_t
)0x00030000è

	)

2047 
	#COMP6_CSR_COMP6HYST_0
 ((
ušt32_t
)0x00010000è

	)

2048 
	#COMP6_CSR_COMP6HYST_1
 ((
ušt32_t
)0x00020000è

	)

2049 
	#COMP6_CSR_COMP6BLANKING
 ((
ušt32_t
)0x000C0000è

	)

2050 
	#COMP6_CSR_COMP6BLANKING_0
 ((
ušt32_t
)0x00040000è

	)

2051 
	#COMP6_CSR_COMP6BLANKING_1
 ((
ušt32_t
)0x00080000è

	)

2052 
	#COMP6_CSR_COMP6BLANKING_2
 ((
ušt32_t
)0x00100000è

	)

2053 
	#COMP6_CSR_COMP6OUT
 ((
ušt32_t
)0x40000000è

	)

2054 
	#COMP6_CSR_COMP6LOCK
 ((
ušt32_t
)0x80000000è

	)

2057 
	#COMP7_CSR_COMP7EN
 ((
ušt32_t
)0x00000001è

	)

2058 
	#COMP7_CSR_COMP7MODE
 ((
ušt32_t
)0x0000000Cè

	)

2059 
	#COMP7_CSR_COMP7MODE_0
 ((
ušt32_t
)0x00000004è

	)

2060 
	#COMP7_CSR_COMP7MODE_1
 ((
ušt32_t
)0x00000008è

	)

2061 
	#COMP7_CSR_COMP7INSEL
 ((
ušt32_t
)0x00000070è

	)

2062 
	#COMP7_CSR_COMP7INSEL_0
 ((
ušt32_t
)0x00000010è

	)

2063 
	#COMP7_CSR_COMP7INSEL_1
 ((
ušt32_t
)0x00000020è

	)

2064 
	#COMP7_CSR_COMP7INSEL_2
 ((
ušt32_t
)0x00000040è

	)

2065 
	#COMP7_CSR_COMP7NONINSEL
 ((
ušt32_t
)0x00000080è

	)

2066 
	#COMP7_CSR_COMP7OUTSEL
 ((
ušt32_t
)0x00003C00è

	)

2067 
	#COMP7_CSR_COMP7OUTSEL_0
 ((
ušt32_t
)0x00000400è

	)

2068 
	#COMP7_CSR_COMP7OUTSEL_1
 ((
ušt32_t
)0x00000800è

	)

2069 
	#COMP7_CSR_COMP7OUTSEL_2
 ((
ušt32_t
)0x00001000è

	)

2070 
	#COMP7_CSR_COMP7OUTSEL_3
 ((
ušt32_t
)0x00002000è

	)

2071 
	#COMP7_CSR_COMP7POL
 ((
ušt32_t
)0x00008000è

	)

2072 
	#COMP7_CSR_COMP7HYST
 ((
ušt32_t
)0x00030000è

	)

2073 
	#COMP7_CSR_COMP7HYST_0
 ((
ušt32_t
)0x00010000è

	)

2074 
	#COMP7_CSR_COMP7HYST_1
 ((
ušt32_t
)0x00020000è

	)

2075 
	#COMP7_CSR_COMP7BLANKING
 ((
ušt32_t
)0x000C0000è

	)

2076 
	#COMP7_CSR_COMP7BLANKING_0
 ((
ušt32_t
)0x00040000è

	)

2077 
	#COMP7_CSR_COMP7BLANKING_1
 ((
ušt32_t
)0x00080000è

	)

2078 
	#COMP7_CSR_COMP7BLANKING_2
 ((
ušt32_t
)0x00100000è

	)

2079 
	#COMP7_CSR_COMP7OUT
 ((
ušt32_t
)0x40000000è

	)

2080 
	#COMP7_CSR_COMP7LOCK
 ((
ušt32_t
)0x80000000è

	)

2083 
	#COMP_CSR_COMPxEN
 ((
ušt32_t
)0x00000001è

	)

2084 
	#COMP_CSR_COMP1SW1
 ((
ušt32_t
)0x00000002è

	)

2085 
	#COMP_CSR_COMPxMODE
 ((
ušt32_t
)0x0000000Cè

	)

2086 
	#COMP_CSR_COMPxMODE_0
 ((
ušt32_t
)0x00000004è

	)

2087 
	#COMP_CSR_COMPxMODE_1
 ((
ušt32_t
)0x00000008è

	)

2088 
	#COMP_CSR_COMPxINSEL
 ((
ušt32_t
)0x00000070è

	)

2089 
	#COMP_CSR_COMPxINSEL_0
 ((
ušt32_t
)0x00000010è

	)

2090 
	#COMP_CSR_COMPxINSEL_1
 ((
ušt32_t
)0x00000020è

	)

2091 
	#COMP_CSR_COMPxINSEL_2
 ((
ušt32_t
)0x00000040è

	)

2092 
	#COMP_CSR_COMPxNONINSEL
 ((
ušt32_t
)0x00000080è

	)

2093 
	#COMP_CSR_COMPxWNDWEN
 ((
ušt32_t
)0x00000200è

	)

2094 
	#COMP_CSR_COMPxOUTSEL
 ((
ušt32_t
)0x00003C00è

	)

2095 
	#COMP_CSR_COMPxOUTSEL_0
 ((
ušt32_t
)0x00000400è

	)

2096 
	#COMP_CSR_COMPxOUTSEL_1
 ((
ušt32_t
)0x00000800è

	)

2097 
	#COMP_CSR_COMPxOUTSEL_2
 ((
ušt32_t
)0x00001000è

	)

2098 
	#COMP_CSR_COMPxOUTSEL_3
 ((
ušt32_t
)0x00002000è

	)

2099 
	#COMP_CSR_COMPxPOL
 ((
ušt32_t
)0x00008000è

	)

2100 
	#COMP_CSR_COMPxHYST
 ((
ušt32_t
)0x00030000è

	)

2101 
	#COMP_CSR_COMPxHYST_0
 ((
ušt32_t
)0x00010000è

	)

2102 
	#COMP_CSR_COMPxHYST_1
 ((
ušt32_t
)0x00020000è

	)

2103 
	#COMP_CSR_COMPxBLANKING
 ((
ušt32_t
)0x000C0000è

	)

2104 
	#COMP_CSR_COMPxBLANKING_0
 ((
ušt32_t
)0x00040000è

	)

2105 
	#COMP_CSR_COMPxBLANKING_1
 ((
ušt32_t
)0x00080000è

	)

2106 
	#COMP_CSR_COMPxBLANKING_2
 ((
ušt32_t
)0x00100000è

	)

2107 
	#COMP_CSR_COMPxOUT
 ((
ušt32_t
)0x40000000è

	)

2108 
	#COMP_CSR_COMPxLOCK
 ((
ušt32_t
)0x80000000è

	)

2116 
	#OPAMP1_CSR_OPAMP1EN
 ((
ušt32_t
)0x00000001è

	)

2117 
	#OPAMP1_CSR_FORCEVP
 ((
ušt32_t
)0x00000002è

	)

2118 
	#OPAMP1_CSR_VPSEL
 ((
ušt32_t
)0x0000000Cè

	)

2119 
	#OPAMP1_CSR_VPSEL_0
 ((
ušt32_t
)0x00000004è

	)

2120 
	#OPAMP1_CSR_VPSEL_1
 ((
ušt32_t
)0x00000008è

	)

2121 
	#OPAMP1_CSR_VMSEL
 ((
ušt32_t
)0x00000060è

	)

2122 
	#OPAMP1_CSR_VMSEL_0
 ((
ušt32_t
)0x00000020è

	)

2123 
	#OPAMP1_CSR_VMSEL_1
 ((
ušt32_t
)0x00000040è

	)

2124 
	#OPAMP1_CSR_TCMEN
 ((
ušt32_t
)0x00000080è

	)

2125 
	#OPAMP1_CSR_VMSSEL
 ((
ušt32_t
)0x00000100è

	)

2126 
	#OPAMP1_CSR_VPSSEL
 ((
ušt32_t
)0x00000600è

	)

2127 
	#OPAMP1_CSR_VPSSEL_0
 ((
ušt32_t
)0x00000200è

	)

2128 
	#OPAMP1_CSR_VPSSEL_1
 ((
ušt32_t
)0x00000400è

	)

2129 
	#OPAMP1_CSR_CALON
 ((
ušt32_t
)0x00000800è

	)

2130 
	#OPAMP1_CSR_CALSEL
 ((
ušt32_t
)0x00003000è

	)

2131 
	#OPAMP1_CSR_CALSEL_0
 ((
ušt32_t
)0x00001000è

	)

2132 
	#OPAMP1_CSR_CALSEL_1
 ((
ušt32_t
)0x00002000è

	)

2133 
	#OPAMP1_CSR_PGGAIN
 ((
ušt32_t
)0x0003C000è

	)

2134 
	#OPAMP1_CSR_PGGAIN_0
 ((
ušt32_t
)0x00004000è

	)

2135 
	#OPAMP1_CSR_PGGAIN_1
 ((
ušt32_t
)0x00008000è

	)

2136 
	#OPAMP1_CSR_PGGAIN_2
 ((
ušt32_t
)0x00010000è

	)

2137 
	#OPAMP1_CSR_PGGAIN_3
 ((
ušt32_t
)0x00020000è

	)

2138 
	#OPAMP1_CSR_USERTRIM
 ((
ušt32_t
)0x00040000è

	)

2139 
	#OPAMP1_CSR_TRIMOFFSETP
 ((
ušt32_t
)0x00F80000è

	)

2140 
	#OPAMP1_CSR_TRIMOFFSETN
 ((
ušt32_t
)0x1F000000è

	)

2141 
	#OPAMP1_CSR_TSTREF
 ((
ušt32_t
)0x20000000è

	)

2142 
	#OPAMP1_CSR_OUTCAL
 ((
ušt32_t
)0x40000000è

	)

2143 
	#OPAMP1_CSR_LOCK
 ((
ušt32_t
)0x80000000è

	)

2146 
	#OPAMP2_CSR_OPAMP2EN
 ((
ušt32_t
)0x00000001è

	)

2147 
	#OPAMP2_CSR_FORCEVP
 ((
ušt32_t
)0x00000002è

	)

2148 
	#OPAMP2_CSR_VPSEL
 ((
ušt32_t
)0x0000000Cè

	)

2149 
	#OPAMP2_CSR_VPSEL_0
 ((
ušt32_t
)0x00000004è

	)

2150 
	#OPAMP2_CSR_VPSEL_1
 ((
ušt32_t
)0x00000008è

	)

2151 
	#OPAMP2_CSR_VMSEL
 ((
ušt32_t
)0x00000060è

	)

2152 
	#OPAMP2_CSR_VMSEL_0
 ((
ušt32_t
)0x00000020è

	)

2153 
	#OPAMP2_CSR_VMSEL_1
 ((
ušt32_t
)0x00000040è

	)

2154 
	#OPAMP2_CSR_TCMEN
 ((
ušt32_t
)0x00000080è

	)

2155 
	#OPAMP2_CSR_VMSSEL
 ((
ušt32_t
)0x00000100è

	)

2156 
	#OPAMP2_CSR_VPSSEL
 ((
ušt32_t
)0x00000600è

	)

2157 
	#OPAMP2_CSR_VPSSEL_0
 ((
ušt32_t
)0x00000200è

	)

2158 
	#OPAMP2_CSR_VPSSEL_1
 ((
ušt32_t
)0x00000400è

	)

2159 
	#OPAMP2_CSR_CALON
 ((
ušt32_t
)0x00000800è

	)

2160 
	#OPAMP2_CSR_CALSEL
 ((
ušt32_t
)0x00003000è

	)

2161 
	#OPAMP2_CSR_CALSEL_0
 ((
ušt32_t
)0x00001000è

	)

2162 
	#OPAMP2_CSR_CALSEL_1
 ((
ušt32_t
)0x00002000è

	)

2163 
	#OPAMP2_CSR_PGGAIN
 ((
ušt32_t
)0x0003C000è

	)

2164 
	#OPAMP2_CSR_PGGAIN_0
 ((
ušt32_t
)0x00004000è

	)

2165 
	#OPAMP2_CSR_PGGAIN_1
 ((
ušt32_t
)0x00008000è

	)

2166 
	#OPAMP2_CSR_PGGAIN_2
 ((
ušt32_t
)0x00010000è

	)

2167 
	#OPAMP2_CSR_PGGAIN_3
 ((
ušt32_t
)0x00020000è

	)

2168 
	#OPAMP2_CSR_USERTRIM
 ((
ušt32_t
)0x00040000è

	)

2169 
	#OPAMP2_CSR_TRIMOFFSETP
 ((
ušt32_t
)0x00F80000è

	)

2170 
	#OPAMP2_CSR_TRIMOFFSETN
 ((
ušt32_t
)0x1F000000è

	)

2171 
	#OPAMP2_CSR_TSTREF
 ((
ušt32_t
)0x20000000è

	)

2172 
	#OPAMP2_CSR_OUTCAL
 ((
ušt32_t
)0x40000000è

	)

2173 
	#OPAMP2_CSR_LOCK
 ((
ušt32_t
)0x80000000è

	)

2176 
	#OPAMP3_CSR_OPAMP3EN
 ((
ušt32_t
)0x00000001è

	)

2177 
	#OPAMP3_CSR_FORCEVP
 ((
ušt32_t
)0x00000002è

	)

2178 
	#OPAMP3_CSR_VPSEL
 ((
ušt32_t
)0x0000000Cè

	)

2179 
	#OPAMP3_CSR_VPSEL_0
 ((
ušt32_t
)0x00000004è

	)

2180 
	#OPAMP3_CSR_VPSEL_1
 ((
ušt32_t
)0x00000008è

	)

2181 
	#OPAMP3_CSR_VMSEL
 ((
ušt32_t
)0x00000060è

	)

2182 
	#OPAMP3_CSR_VMSEL_0
 ((
ušt32_t
)0x00000020è

	)

2183 
	#OPAMP3_CSR_VMSEL_1
 ((
ušt32_t
)0x00000040è

	)

2184 
	#OPAMP3_CSR_TCMEN
 ((
ušt32_t
)0x00000080è

	)

2185 
	#OPAMP3_CSR_VMSSEL
 ((
ušt32_t
)0x00000100è

	)

2186 
	#OPAMP3_CSR_VPSSEL
 ((
ušt32_t
)0x00000600è

	)

2187 
	#OPAMP3_CSR_VPSSEL_0
 ((
ušt32_t
)0x00000200è

	)

2188 
	#OPAMP3_CSR_VPSSEL_1
 ((
ušt32_t
)0x00000400è

	)

2189 
	#OPAMP3_CSR_CALON
 ((
ušt32_t
)0x00000800è

	)

2190 
	#OPAMP3_CSR_CALSEL
 ((
ušt32_t
)0x00003000è

	)

2191 
	#OPAMP3_CSR_CALSEL_0
 ((
ušt32_t
)0x00001000è

	)

2192 
	#OPAMP3_CSR_CALSEL_1
 ((
ušt32_t
)0x00002000è

	)

2193 
	#OPAMP3_CSR_PGGAIN
 ((
ušt32_t
)0x0003C000è

	)

2194 
	#OPAMP3_CSR_PGGAIN_0
 ((
ušt32_t
)0x00004000è

	)

2195 
	#OPAMP3_CSR_PGGAIN_1
 ((
ušt32_t
)0x00008000è

	)

2196 
	#OPAMP3_CSR_PGGAIN_2
 ((
ušt32_t
)0x00010000è

	)

2197 
	#OPAMP3_CSR_PGGAIN_3
 ((
ušt32_t
)0x00020000è

	)

2198 
	#OPAMP3_CSR_USERTRIM
 ((
ušt32_t
)0x00040000è

	)

2199 
	#OPAMP3_CSR_TRIMOFFSETP
 ((
ušt32_t
)0x00F80000è

	)

2200 
	#OPAMP3_CSR_TRIMOFFSETN
 ((
ušt32_t
)0x1F000000è

	)

2201 
	#OPAMP3_CSR_TSTREF
 ((
ušt32_t
)0x20000000è

	)

2202 
	#OPAMP3_CSR_OUTCAL
 ((
ušt32_t
)0x40000000è

	)

2203 
	#OPAMP3_CSR_LOCK
 ((
ušt32_t
)0x80000000è

	)

2206 
	#OPAMP4_CSR_OPAMP4EN
 ((
ušt32_t
)0x00000001è

	)

2207 
	#OPAMP4_CSR_FORCEVP
 ((
ušt32_t
)0x00000002è

	)

2208 
	#OPAMP4_CSR_VPSEL
 ((
ušt32_t
)0x0000000Cè

	)

2209 
	#OPAMP4_CSR_VPSEL_0
 ((
ušt32_t
)0x00000004è

	)

2210 
	#OPAMP4_CSR_VPSEL_1
 ((
ušt32_t
)0x00000008è

	)

2211 
	#OPAMP4_CSR_VMSEL
 ((
ušt32_t
)0x00000060è

	)

2212 
	#OPAMP4_CSR_VMSEL_0
 ((
ušt32_t
)0x00000020è

	)

2213 
	#OPAMP4_CSR_VMSEL_1
 ((
ušt32_t
)0x00000040è

	)

2214 
	#OPAMP4_CSR_TCMEN
 ((
ušt32_t
)0x00000080è

	)

2215 
	#OPAMP4_CSR_VMSSEL
 ((
ušt32_t
)0x00000100è

	)

2216 
	#OPAMP4_CSR_VPSSEL
 ((
ušt32_t
)0x00000600è

	)

2217 
	#OPAMP4_CSR_VPSSEL_0
 ((
ušt32_t
)0x00000200è

	)

2218 
	#OPAMP4_CSR_VPSSEL_1
 ((
ušt32_t
)0x00000400è

	)

2219 
	#OPAMP4_CSR_CALON
 ((
ušt32_t
)0x00000800è

	)

2220 
	#OPAMP4_CSR_CALSEL
 ((
ušt32_t
)0x00003000è

	)

2221 
	#OPAMP4_CSR_CALSEL_0
 ((
ušt32_t
)0x00001000è

	)

2222 
	#OPAMP4_CSR_CALSEL_1
 ((
ušt32_t
)0x00002000è

	)

2223 
	#OPAMP4_CSR_PGGAIN
 ((
ušt32_t
)0x0003C000è

	)

2224 
	#OPAMP4_CSR_PGGAIN_0
 ((
ušt32_t
)0x00004000è

	)

2225 
	#OPAMP4_CSR_PGGAIN_1
 ((
ušt32_t
)0x00008000è

	)

2226 
	#OPAMP4_CSR_PGGAIN_2
 ((
ušt32_t
)0x00010000è

	)

2227 
	#OPAMP4_CSR_PGGAIN_3
 ((
ušt32_t
)0x00020000è

	)

2228 
	#OPAMP4_CSR_USERTRIM
 ((
ušt32_t
)0x00040000è

	)

2229 
	#OPAMP4_CSR_TRIMOFFSETP
 ((
ušt32_t
)0x00F80000è

	)

2230 
	#OPAMP4_CSR_TRIMOFFSETN
 ((
ušt32_t
)0x1F000000è

	)

2231 
	#OPAMP4_CSR_TSTREF
 ((
ušt32_t
)0x20000000è

	)

2232 
	#OPAMP4_CSR_OUTCAL
 ((
ušt32_t
)0x40000000è

	)

2233 
	#OPAMP4_CSR_LOCK
 ((
ušt32_t
)0x80000000è

	)

2236 
	#OPAMP_CSR_OPAMPxEN
 ((
ušt32_t
)0x00000001è

	)

2237 
	#OPAMP_CSR_FORCEVP
 ((
ušt32_t
)0x00000002è

	)

2238 
	#OPAMP_CSR_VPSEL
 ((
ušt32_t
)0x0000000Cè

	)

2239 
	#OPAMP_CSR_VPSEL_0
 ((
ušt32_t
)0x00000004è

	)

2240 
	#OPAMP_CSR_VPSEL_1
 ((
ušt32_t
)0x00000008è

	)

2241 
	#OPAMP_CSR_VMSEL
 ((
ušt32_t
)0x00000060è

	)

2242 
	#OPAMP_CSR_VMSEL_0
 ((
ušt32_t
)0x00000020è

	)

2243 
	#OPAMP_CSR_VMSEL_1
 ((
ušt32_t
)0x00000040è

	)

2244 
	#OPAMP_CSR_TCMEN
 ((
ušt32_t
)0x00000080è

	)

2245 
	#OPAMP_CSR_VMSSEL
 ((
ušt32_t
)0x00000100è

	)

2246 
	#OPAMP_CSR_VPSSEL
 ((
ušt32_t
)0x00000600è

	)

2247 
	#OPAMP_CSR_VPSSEL_0
 ((
ušt32_t
)0x00000200è

	)

2248 
	#OPAMP_CSR_VPSSEL_1
 ((
ušt32_t
)0x00000400è

	)

2249 
	#OPAMP_CSR_CALON
 ((
ušt32_t
)0x00000800è

	)

2250 
	#OPAMP_CSR_CALSEL
 ((
ušt32_t
)0x00003000è

	)

2251 
	#OPAMP_CSR_CALSEL_0
 ((
ušt32_t
)0x00001000è

	)

2252 
	#OPAMP_CSR_CALSEL_1
 ((
ušt32_t
)0x00002000è

	)

2253 
	#OPAMP_CSR_PGGAIN
 ((
ušt32_t
)0x0003C000è

	)

2254 
	#OPAMP_CSR_PGGAIN_0
 ((
ušt32_t
)0x00004000è

	)

2255 
	#OPAMP_CSR_PGGAIN_1
 ((
ušt32_t
)0x00008000è

	)

2256 
	#OPAMP_CSR_PGGAIN_2
 ((
ušt32_t
)0x00010000è

	)

2257 
	#OPAMP_CSR_PGGAIN_3
 ((
ušt32_t
)0x00020000è

	)

2258 
	#OPAMP_CSR_USERTRIM
 ((
ušt32_t
)0x00040000è

	)

2259 
	#OPAMP_CSR_TRIMOFFSETP
 ((
ušt32_t
)0x00F80000è

	)

2260 
	#OPAMP_CSR_TRIMOFFSETN
 ((
ušt32_t
)0x1F000000è

	)

2261 
	#OPAMP_CSR_TSTREF
 ((
ušt32_t
)0x20000000è

	)

2262 
	#OPAMP_CSR_OUTCAL
 ((
ušt32_t
)0x40000000è

	)

2263 
	#OPAMP_CSR_LOCK
 ((
ušt32_t
)0x80000000è

	)

2273 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

2274 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

2275 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

2276 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

2277 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

2278 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

2279 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

2280 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

2281 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

2284 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

2285 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

2286 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

2287 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

2288 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

2289 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

2290 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

2291 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

2292 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

2295 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

2296 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

2297 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

2298 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

2299 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

2300 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

2301 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

2302 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

2303 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

2304 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

2305 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

2306 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

2307 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

2308 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

2309 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

2310 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

2312 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

2313 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

2314 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

2315 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

2317 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

2318 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

2319 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

2320 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

2323 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

2324 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

2325 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

2326 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

2329 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

2330 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

2331 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

2332 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

2335 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

2336 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

2337 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

2338 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

2339 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

2340 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

2341 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

2342 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

2343 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

2344 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

2345 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

2346 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

2347 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

2348 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

2351 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

2352 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

2353 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

2355 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

2356 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

2357 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

2358 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

2360 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

2361 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

2364 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

2365 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

2366 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

2367 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

2368 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

2369 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

2373 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2374 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

2375 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

2376 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2377 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2380 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2381 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

2382 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2385 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2386 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2387 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2388 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2391 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2392 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2393 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2394 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2397 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2398 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

2399 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

2400 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2401 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2404 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2405 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

2406 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2409 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2410 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2411 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2412 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2415 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2416 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2417 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2418 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2421 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2422 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

2423 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

2424 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2425 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2428 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2429 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

2430 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2433 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2434 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2435 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2436 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2439 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2440 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2441 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2442 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2445 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

2446 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

2447 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2448 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2451 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2452 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

2453 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2456 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2457 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2458 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2459 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2462 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2463 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2464 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2465 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2468 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

2469 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

2470 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2471 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2474 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2475 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

2476 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2479 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2480 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2481 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2482 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2485 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2486 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2487 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2488 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2492 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

2495 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

2496 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

2497 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

2498 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

2499 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

2500 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

2501 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

2502 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

2503 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

2504 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

2505 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

2506 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

2507 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

2508 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

2509 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

2512 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

2513 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

2514 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

2515 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

2516 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

2517 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

2518 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

2519 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

2520 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

2521 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

2522 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

2523 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

2524 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

2525 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

2526 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

2529 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

2530 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

2531 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

2532 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

2533 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

2534 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

2535 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

2536 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

2537 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

2538 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

2539 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

2540 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

2541 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

2542 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

2543 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

2546 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

2547 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

2548 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

2549 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

2550 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

2551 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

2552 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

2553 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

2554 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

2555 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

2556 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

2557 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

2558 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

2559 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

2560 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

2563 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2564 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2565 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2566 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2567 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2568 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2569 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2570 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2571 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2572 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2573 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2574 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2575 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2576 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2577 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2578 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2579 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2580 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2581 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2582 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2583 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2584 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2585 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2586 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2587 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2588 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2589 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2590 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2591 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2592 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2593 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2594 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2597 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2598 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2599 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2600 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2601 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2602 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2603 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2604 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2605 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2606 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2607 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2608 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2609 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2610 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2611 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2612 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2613 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2614 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2615 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2616 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2617 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2618 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2619 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2620 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2621 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2622 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2623 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2624 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2625 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2626 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2627 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2628 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2631 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2632 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2633 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2634 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2635 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2636 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2637 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2638 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2639 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2640 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2641 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2642 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2643 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2644 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2645 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2646 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2647 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2648 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2649 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2650 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2651 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2652 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2653 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2654 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2655 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2656 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2657 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2658 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2659 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2660 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2661 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2662 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2665 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2666 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2667 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2668 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2669 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2670 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2671 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2672 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2673 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2674 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2675 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2676 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2677 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2678 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2679 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2680 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2681 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2682 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2683 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2684 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2685 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2686 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2687 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2688 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2689 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2690 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2691 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2692 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2693 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2694 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2695 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2696 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2699 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2700 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2701 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2702 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2703 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2704 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2705 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2706 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2707 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2708 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2709 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2710 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2711 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2712 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2713 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2714 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2715 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2716 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2717 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2718 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2719 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2720 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2721 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2722 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2723 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2724 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2725 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2726 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2727 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2728 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2729 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2730 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2733 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2734 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2735 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2736 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2737 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2738 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2739 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2740 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2741 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2742 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2743 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2744 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2745 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2746 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2747 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2748 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2749 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2750 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2751 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2752 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2753 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2754 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2755 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2756 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2757 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2758 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2759 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2760 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2761 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2762 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2763 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2764 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2767 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2768 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2769 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2770 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2771 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2772 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2773 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2774 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2775 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2776 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2777 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2778 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2779 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2780 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2781 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2782 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2783 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2784 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2785 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2786 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2787 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2788 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2789 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2790 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2791 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2792 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2793 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2794 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2795 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2796 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2797 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2798 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2801 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2802 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2803 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2804 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2805 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2806 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2807 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2808 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2809 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2810 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2811 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2812 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2813 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2814 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2815 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2816 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2817 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2818 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2819 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2820 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2821 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2822 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2823 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2824 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2825 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2826 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2827 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2828 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2829 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2830 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2831 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2832 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2835 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2836 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2837 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2838 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2839 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2840 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2841 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2842 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2843 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2844 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2845 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2846 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2847 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2848 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2849 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2850 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2851 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2852 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2853 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2854 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2855 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2856 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2857 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2858 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2859 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2860 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2861 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2862 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2863 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2864 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2865 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2866 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2869 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2870 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2871 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2872 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2873 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2874 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2875 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2876 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2877 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2878 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2879 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2880 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2881 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2882 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2883 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2884 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2885 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2886 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2887 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2888 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2889 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2890 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2891 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2892 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2893 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2894 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2895 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2896 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2897 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2898 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2899 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2900 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2903 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2904 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2905 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2906 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2907 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2908 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2909 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2910 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2911 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2912 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2913 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2914 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2915 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2916 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2917 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2918 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2919 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2920 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2921 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2922 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2923 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2924 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2925 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2926 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2927 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2928 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2929 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2930 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2931 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2932 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2933 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2934 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2937 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2938 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2939 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2940 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2941 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2942 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2943 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2944 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2945 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2946 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2947 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2948 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2949 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2950 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2951 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2952 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2953 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2954 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2955 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2956 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2957 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2958 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2959 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2960 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2961 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2962 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2963 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2964 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2965 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2966 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2967 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2968 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2971 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2972 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2973 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2974 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2975 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2976 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2977 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2978 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2979 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2980 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2981 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2982 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2983 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2984 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2985 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2986 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2987 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2988 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2989 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2990 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2991 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2992 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2993 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2994 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2995 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2996 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2997 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2998 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2999 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3000 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3001 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3002 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3005 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3006 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3007 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3008 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3009 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3010 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3011 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3012 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3013 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3014 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3015 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3016 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3017 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3018 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3019 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3020 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3021 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3022 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3023 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3024 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3025 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3026 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3027 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3028 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3029 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3030 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3031 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3032 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3033 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3034 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3035 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3036 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3039 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3040 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3041 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3042 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3043 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3044 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3045 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3046 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3047 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3048 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3049 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3050 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3051 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3052 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3053 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3054 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3055 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3056 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3057 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3058 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3059 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3060 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3061 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3062 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3063 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3064 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3065 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3066 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3067 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3068 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3069 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3070 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3073 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3074 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3075 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3076 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3077 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3078 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3079 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3080 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3081 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3082 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3083 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3084 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3085 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3086 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3087 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3088 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3089 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3090 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3091 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3092 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3093 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3094 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3095 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3096 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3097 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3098 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3099 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3100 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3101 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3102 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3103 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3104 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3107 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3108 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3109 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3110 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3111 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3112 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3113 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3114 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3115 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3116 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3117 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3118 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3119 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3120 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3121 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3122 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3123 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3124 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3125 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3126 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3127 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3128 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3129 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3130 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3131 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3132 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3133 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3134 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3135 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3136 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3137 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3138 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3141 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3142 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3143 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3144 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3145 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3146 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3147 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3148 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3149 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3150 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3151 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3152 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3153 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3154 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3155 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3156 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3157 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3158 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3159 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3160 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3161 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3162 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3163 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3164 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3165 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3166 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3167 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3168 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3169 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3170 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3171 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3172 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3175 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3176 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3177 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3178 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3179 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3180 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3181 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3182 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3183 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3184 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3185 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3186 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3187 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3188 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3189 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3190 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3191 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3192 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3193 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3194 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3195 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3196 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3197 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3198 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3199 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3200 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3201 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3202 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3203 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3204 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3205 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3206 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3209 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3210 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3211 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3212 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3213 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3214 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3215 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3216 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3217 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3218 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3219 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3220 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3221 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3222 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3223 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3224 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3225 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3226 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3227 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3228 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3229 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3230 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3231 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3232 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3233 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3234 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3235 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3236 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3237 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3238 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3239 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3240 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3243 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3244 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3245 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3246 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3247 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3248 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3249 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3250 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3251 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3252 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3253 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3254 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3255 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3256 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3257 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3258 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3259 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3260 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3261 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3262 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3263 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3264 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3265 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3266 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3267 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3268 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3269 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3270 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3271 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3272 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3273 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3274 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3277 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3278 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3279 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3280 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3281 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3282 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3283 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3284 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3285 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3286 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3287 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3288 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3289 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3290 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3291 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3292 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3293 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3294 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3295 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3296 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3297 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3298 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3299 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3300 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3301 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3302 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3303 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3304 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3305 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3306 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3307 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3308 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3311 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3312 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3313 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3314 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3315 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3316 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3317 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3318 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3319 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3320 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3321 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3322 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3323 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3324 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3325 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3326 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3327 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3328 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3329 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3330 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3331 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3332 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3333 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3334 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3335 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3336 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3337 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3338 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3339 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3340 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3341 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3342 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3345 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3346 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3347 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3348 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3349 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3350 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3351 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3352 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3353 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3354 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3355 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3356 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3357 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3358 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3359 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3360 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3361 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3362 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3363 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3364 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3365 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3366 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3367 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3368 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3369 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3370 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3371 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3372 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3373 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3374 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3375 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3376 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3379 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3380 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3381 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3382 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3383 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3384 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3385 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3386 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3387 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3388 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3389 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3390 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3391 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3392 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3393 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3394 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3395 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3396 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3397 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3398 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3399 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3400 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3401 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3402 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3403 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3404 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3405 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3406 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3407 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3408 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3409 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3410 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3413 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3414 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3415 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3416 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3417 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3418 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3419 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3420 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3421 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3422 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3423 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3424 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3425 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3426 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3427 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3428 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3429 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3430 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3431 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3432 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3433 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3434 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3435 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3436 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3437 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3438 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3439 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3440 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3441 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3442 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3443 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3444 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3447 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3448 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3449 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3450 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3451 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3452 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3453 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3454 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3455 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3456 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3457 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3458 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3459 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3460 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3461 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3462 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3463 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3464 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3465 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3466 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3467 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3468 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3469 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3470 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3471 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3472 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3473 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3474 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3475 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3476 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3477 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3478 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3481 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3482 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3483 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3484 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3485 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3486 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3487 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3488 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3489 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3490 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3491 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3492 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3493 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3494 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3495 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3496 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3497 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3498 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3499 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3500 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3501 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3502 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3503 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3504 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3505 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3506 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3507 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3508 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3509 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3510 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3511 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3512 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3520 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

3523 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

3526 
	#CRC_CR_RESET
 ((
ušt32_t
)0x00000001è

	)

3527 
	#CRC_CR_POLSIZE
 ((
ušt32_t
)0x00000018è

	)

3528 
	#CRC_CR_POLSIZE_0
 ((
ušt32_t
)0x00000008è

	)

3529 
	#CRC_CR_POLSIZE_1
 ((
ušt32_t
)0x00000010è

	)

3530 
	#CRC_CR_REV_IN
 ((
ušt32_t
)0x00000060è

	)

3531 
	#CRC_CR_REV_IN_0
 ((
ušt32_t
)0x00000020è

	)

3532 
	#CRC_CR_REV_IN_1
 ((
ušt32_t
)0x00000040è

	)

3533 
	#CRC_CR_REV_OUT
 ((
ušt32_t
)0x00000080è

	)

3536 
	#CRC_INIT_INIT
 ((
ušt32_t
)0xFFFFFFFFè

	)

3539 
	#CRC_POL_POL
 ((
ušt32_t
)0xFFFFFFFFè

	)

3546 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

3547 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

3548 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

3550 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

3551 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

3552 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

3553 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

3555 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

3556 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

3557 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

3559 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

3560 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

3561 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

3562 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

3563 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

3565 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

3566 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

3567 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

3568 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

3570 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

3571 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

3572 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

3573 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

3575 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

3576 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

3577 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

3579 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

3580 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

3581 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

3582 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

3583 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

3585 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

3588 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

3589 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

3592 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

3595 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

3598 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

3601 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

3604 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

3607 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

3610 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

3611 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

3614 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

3615 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

3618 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

3619 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

3622 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

3625 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

3628 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

3629 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

3637 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFF)

	)

3638 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000)

	)

3641 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001)

	)

3642 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002)

	)

3643 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004)

	)

3644 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020)

	)

3646 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0)

	)

3647 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040)

	)

3648 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080)

	)

3651 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

3652 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

3653 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

3654 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

3655 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

3656 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

3657 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

3658 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

3659 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

3660 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

3661 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

3664 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

3665 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

3666 
	#DBGMCU_APB2_FZ_DBG_TIM15_STOP
 ((
ušt32_t
)0x00000004)

	)

3667 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP
 ((
ušt32_t
)0x00000008)

	)

3668 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP
 ((
ušt32_t
)0x00000010)

	)

3676 
	#DMA_ISR_GIF1
 ((
ušt32_t
)0x00000001è

	)

3677 
	#DMA_ISR_TCIF1
 ((
ušt32_t
)0x00000002è

	)

3678 
	#DMA_ISR_HTIF1
 ((
ušt32_t
)0x00000004è

	)

3679 
	#DMA_ISR_TEIF1
 ((
ušt32_t
)0x00000008è

	)

3680 
	#DMA_ISR_GIF2
 ((
ušt32_t
)0x00000010è

	)

3681 
	#DMA_ISR_TCIF2
 ((
ušt32_t
)0x00000020è

	)

3682 
	#DMA_ISR_HTIF2
 ((
ušt32_t
)0x00000040è

	)

3683 
	#DMA_ISR_TEIF2
 ((
ušt32_t
)0x00000080è

	)

3684 
	#DMA_ISR_GIF3
 ((
ušt32_t
)0x00000100è

	)

3685 
	#DMA_ISR_TCIF3
 ((
ušt32_t
)0x00000200è

	)

3686 
	#DMA_ISR_HTIF3
 ((
ušt32_t
)0x00000400è

	)

3687 
	#DMA_ISR_TEIF3
 ((
ušt32_t
)0x00000800è

	)

3688 
	#DMA_ISR_GIF4
 ((
ušt32_t
)0x00001000è

	)

3689 
	#DMA_ISR_TCIF4
 ((
ušt32_t
)0x00002000è

	)

3690 
	#DMA_ISR_HTIF4
 ((
ušt32_t
)0x00004000è

	)

3691 
	#DMA_ISR_TEIF4
 ((
ušt32_t
)0x00008000è

	)

3692 
	#DMA_ISR_GIF5
 ((
ušt32_t
)0x00010000è

	)

3693 
	#DMA_ISR_TCIF5
 ((
ušt32_t
)0x00020000è

	)

3694 
	#DMA_ISR_HTIF5
 ((
ušt32_t
)0x00040000è

	)

3695 
	#DMA_ISR_TEIF5
 ((
ušt32_t
)0x00080000è

	)

3696 
	#DMA_ISR_GIF6
 ((
ušt32_t
)0x00100000è

	)

3697 
	#DMA_ISR_TCIF6
 ((
ušt32_t
)0x00200000è

	)

3698 
	#DMA_ISR_HTIF6
 ((
ušt32_t
)0x00400000è

	)

3699 
	#DMA_ISR_TEIF6
 ((
ušt32_t
)0x00800000è

	)

3700 
	#DMA_ISR_GIF7
 ((
ušt32_t
)0x01000000è

	)

3701 
	#DMA_ISR_TCIF7
 ((
ušt32_t
)0x02000000è

	)

3702 
	#DMA_ISR_HTIF7
 ((
ušt32_t
)0x04000000è

	)

3703 
	#DMA_ISR_TEIF7
 ((
ušt32_t
)0x08000000è

	)

3706 
	#DMA_IFCR_CGIF1
 ((
ušt32_t
)0x00000001è

	)

3707 
	#DMA_IFCR_CTCIF1
 ((
ušt32_t
)0x00000002è

	)

3708 
	#DMA_IFCR_CHTIF1
 ((
ušt32_t
)0x00000004è

	)

3709 
	#DMA_IFCR_CTEIF1
 ((
ušt32_t
)0x00000008è

	)

3710 
	#DMA_IFCR_CGIF2
 ((
ušt32_t
)0x00000010è

	)

3711 
	#DMA_IFCR_CTCIF2
 ((
ušt32_t
)0x00000020è

	)

3712 
	#DMA_IFCR_CHTIF2
 ((
ušt32_t
)0x00000040è

	)

3713 
	#DMA_IFCR_CTEIF2
 ((
ušt32_t
)0x00000080è

	)

3714 
	#DMA_IFCR_CGIF3
 ((
ušt32_t
)0x00000100è

	)

3715 
	#DMA_IFCR_CTCIF3
 ((
ušt32_t
)0x00000200è

	)

3716 
	#DMA_IFCR_CHTIF3
 ((
ušt32_t
)0x00000400è

	)

3717 
	#DMA_IFCR_CTEIF3
 ((
ušt32_t
)0x00000800è

	)

3718 
	#DMA_IFCR_CGIF4
 ((
ušt32_t
)0x00001000è

	)

3719 
	#DMA_IFCR_CTCIF4
 ((
ušt32_t
)0x00002000è

	)

3720 
	#DMA_IFCR_CHTIF4
 ((
ušt32_t
)0x00004000è

	)

3721 
	#DMA_IFCR_CTEIF4
 ((
ušt32_t
)0x00008000è

	)

3722 
	#DMA_IFCR_CGIF5
 ((
ušt32_t
)0x00010000è

	)

3723 
	#DMA_IFCR_CTCIF5
 ((
ušt32_t
)0x00020000è

	)

3724 
	#DMA_IFCR_CHTIF5
 ((
ušt32_t
)0x00040000è

	)

3725 
	#DMA_IFCR_CTEIF5
 ((
ušt32_t
)0x00080000è

	)

3726 
	#DMA_IFCR_CGIF6
 ((
ušt32_t
)0x00100000è

	)

3727 
	#DMA_IFCR_CTCIF6
 ((
ušt32_t
)0x00200000è

	)

3728 
	#DMA_IFCR_CHTIF6
 ((
ušt32_t
)0x00400000è

	)

3729 
	#DMA_IFCR_CTEIF6
 ((
ušt32_t
)0x00800000è

	)

3730 
	#DMA_IFCR_CGIF7
 ((
ušt32_t
)0x01000000è

	)

3731 
	#DMA_IFCR_CTCIF7
 ((
ušt32_t
)0x02000000è

	)

3732 
	#DMA_IFCR_CHTIF7
 ((
ušt32_t
)0x04000000è

	)

3733 
	#DMA_IFCR_CTEIF7
 ((
ušt32_t
)0x08000000è

	)

3736 
	#DMA_CCR_EN
 ((
ušt32_t
)0x00000001è

	)

3737 
	#DMA_CCR_TCIE
 ((
ušt32_t
)0x00000002è

	)

3738 
	#DMA_CCR_HTIE
 ((
ušt32_t
)0x00000004è

	)

3739 
	#DMA_CCR_TEIE
 ((
ušt32_t
)0x00000008è

	)

3740 
	#DMA_CCR_DIR
 ((
ušt32_t
)0x00000010è

	)

3741 
	#DMA_CCR_CIRC
 ((
ušt32_t
)0x00000020è

	)

3742 
	#DMA_CCR_PINC
 ((
ušt32_t
)0x00000040è

	)

3743 
	#DMA_CCR_MINC
 ((
ušt32_t
)0x00000080è

	)

3745 
	#DMA_CCR_PSIZE
 ((
ušt32_t
)0x00000300è

	)

3746 
	#DMA_CCR_PSIZE_0
 ((
ušt32_t
)0x00000100è

	)

3747 
	#DMA_CCR_PSIZE_1
 ((
ušt32_t
)0x00000200è

	)

3749 
	#DMA_CCR_MSIZE
 ((
ušt32_t
)0x00000C00è

	)

3750 
	#DMA_CCR_MSIZE_0
 ((
ušt32_t
)0x00000400è

	)

3751 
	#DMA_CCR_MSIZE_1
 ((
ušt32_t
)0x00000800è

	)

3753 
	#DMA_CCR_PL
 ((
ušt32_t
)0x00003000è

	)

3754 
	#DMA_CCR_PL_0
 ((
ušt32_t
)0x00001000è

	)

3755 
	#DMA_CCR_PL_1
 ((
ušt32_t
)0x00002000è

	)

3757 
	#DMA_CCR_MEM2MEM
 ((
ušt32_t
)0x00004000è

	)

3760 
	#DMA_CNDTR_NDT
 ((
ušt32_t
)0x0000FFFFè

	)

3763 
	#DMA_CPAR_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3766 
	#DMA_CMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3774 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3775 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3776 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3777 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3778 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3779 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3780 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3781 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3782 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3783 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3784 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3785 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3786 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3787 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3788 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3789 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3790 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3791 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3792 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3793 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3794 
	#EXTI_IMR_MR20
 ((
ušt32_t
)0x00100000è

	)

3795 
	#EXTI_IMR_MR21
 ((
ušt32_t
)0x00200000è

	)

3796 
	#EXTI_IMR_MR22
 ((
ušt32_t
)0x00400000è

	)

3797 
	#EXTI_IMR_MR23
 ((
ušt32_t
)0x00800000è

	)

3798 
	#EXTI_IMR_MR24
 ((
ušt32_t
)0x01000000è

	)

3799 
	#EXTI_IMR_MR25
 ((
ušt32_t
)0x02000000è

	)

3800 
	#EXTI_IMR_MR26
 ((
ušt32_t
)0x04000000è

	)

3801 
	#EXTI_IMR_MR27
 ((
ušt32_t
)0x08000000è

	)

3802 
	#EXTI_IMR_MR28
 ((
ušt32_t
)0x10000000è

	)

3805 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3806 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3807 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3808 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3809 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3810 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3811 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3812 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3813 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3814 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3815 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3816 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3817 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3818 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3819 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3820 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3821 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3822 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3823 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3824 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3825 
	#EXTI_EMR_MR20
 ((
ušt32_t
)0x00100000è

	)

3826 
	#EXTI_EMR_MR21
 ((
ušt32_t
)0x00200000è

	)

3827 
	#EXTI_EMR_MR22
 ((
ušt32_t
)0x00400000è

	)

3828 
	#EXTI_EMR_MR23
 ((
ušt32_t
)0x00800000è

	)

3829 
	#EXTI_EMR_MR24
 ((
ušt32_t
)0x01000000è

	)

3830 
	#EXTI_EMR_MR25
 ((
ušt32_t
)0x02000000è

	)

3831 
	#EXTI_EMR_MR26
 ((
ušt32_t
)0x04000000è

	)

3832 
	#EXTI_EMR_MR27
 ((
ušt32_t
)0x08000000è

	)

3833 
	#EXTI_EMR_MR28
 ((
ušt32_t
)0x10000000è

	)

3836 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3837 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3838 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3839 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3840 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3841 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3842 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3843 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3844 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3845 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3846 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3847 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3848 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3849 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3850 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3851 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3852 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3853 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3854 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3855 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3856 
	#EXTI_RTSR_TR20
 ((
ušt32_t
)0x00100000è

	)

3857 
	#EXTI_RTSR_TR21
 ((
ušt32_t
)0x00200000è

	)

3858 
	#EXTI_RTSR_TR22
 ((
ušt32_t
)0x00400000è

	)

3859 
	#EXTI_RTSR_TR23
 ((
ušt32_t
)0x00800000è

	)

3860 
	#EXTI_RTSR_TR24
 ((
ušt32_t
)0x01000000è

	)

3861 
	#EXTI_RTSR_TR25
 ((
ušt32_t
)0x02000000è

	)

3862 
	#EXTI_RTSR_TR26
 ((
ušt32_t
)0x04000000è

	)

3863 
	#EXTI_RTSR_TR27
 ((
ušt32_t
)0x08000000è

	)

3864 
	#EXTI_RTSR_TR28
 ((
ušt32_t
)0x10000000è

	)

3867 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3868 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3869 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3870 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3871 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3872 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3873 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3874 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3875 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3876 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3877 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3878 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3879 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3880 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3881 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3882 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3883 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3884 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3885 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3886 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3887 
	#EXTI_FTSR_TR20
 ((
ušt32_t
)0x00100000è

	)

3888 
	#EXTI_FTSR_TR21
 ((
ušt32_t
)0x00200000è

	)

3889 
	#EXTI_FTSR_TR22
 ((
ušt32_t
)0x00400000è

	)

3890 
	#EXTI_FTSR_TR23
 ((
ušt32_t
)0x00800000è

	)

3891 
	#EXTI_FTSR_TR24
 ((
ušt32_t
)0x01000000è

	)

3892 
	#EXTI_FTSR_TR25
 ((
ušt32_t
)0x02000000è

	)

3893 
	#EXTI_FTSR_TR26
 ((
ušt32_t
)0x04000000è

	)

3894 
	#EXTI_FTSR_TR27
 ((
ušt32_t
)0x08000000è

	)

3895 
	#EXTI_FTSR_TR28
 ((
ušt32_t
)0x10000000è

	)

3898 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

3899 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

3900 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

3901 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

3902 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

3903 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

3904 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

3905 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

3906 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

3907 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

3908 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

3909 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

3910 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

3911 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

3912 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

3913 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

3914 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

3915 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

3916 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

3917 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

3918 
	#EXTI_SWIER_SWIER20
 ((
ušt32_t
)0x00100000è

	)

3919 
	#EXTI_SWIER_SWIER21
 ((
ušt32_t
)0x00200000è

	)

3920 
	#EXTI_SWIER_SWIER22
 ((
ušt32_t
)0x00400000è

	)

3921 
	#EXTI_SWIER_SWIER23
 ((
ušt32_t
)0x00800000è

	)

3922 
	#EXTI_SWIER_SWIER24
 ((
ušt32_t
)0x01000000è

	)

3923 
	#EXTI_SWIER_SWIER25
 ((
ušt32_t
)0x02000000è

	)

3924 
	#EXTI_SWIER_SWIER26
 ((
ušt32_t
)0x04000000è

	)

3925 
	#EXTI_SWIER_SWIER27
 ((
ušt32_t
)0x08000000è

	)

3926 
	#EXTI_SWIER_SWIER28
 ((
ušt32_t
)0x10000000è

	)

3929 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

3930 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

3931 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

3932 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

3933 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

3934 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

3935 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

3936 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

3937 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

3938 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

3939 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

3940 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

3941 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

3942 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

3943 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

3944 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

3945 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

3946 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

3947 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

3948 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

3949 
	#EXTI_PR_PR20
 ((
ušt32_t
)0x00100000è

	)

3950 
	#EXTI_PR_PR21
 ((
ušt32_t
)0x00200000è

	)

3951 
	#EXTI_PR_PR22
 ((
ušt32_t
)0x00400000è

	)

3952 
	#EXTI_PR_PR23
 ((
ušt32_t
)0x00800000è

	)

3953 
	#EXTI_PR_PR24
 ((
ušt32_t
)0x01000000è

	)

3954 
	#EXTI_PR_PR25
 ((
ušt32_t
)0x02000000è

	)

3955 
	#EXTI_PR_PR26
 ((
ušt32_t
)0x04000000è

	)

3956 
	#EXTI_PR_PR27
 ((
ušt32_t
)0x08000000è

	)

3957 
	#EXTI_PR_PR28
 ((
ušt32_t
)0x10000000è

	)

3965 
	#FLASH_ACR_LATENCY
 ((
ušt8_t
)0x03è

	)

3966 
	#FLASH_ACR_LATENCY_0
 ((
ušt8_t
)0x01è

	)

3967 
	#FLASH_ACR_LATENCY_1
 ((
ušt8_t
)0x02è

	)

3969 
	#FLASH_ACR_HLFCYA
 ((
ušt8_t
)0x08è

	)

3970 
	#FLASH_ACR_PRFTBE
 ((
ušt8_t
)0x10è

	)

3971 
	#FLASH_ACR_PRFTBS
 ((
ušt8_t
)0x20)

	)

3974 
	#FLASH_KEYR_FKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

3976 
	#RDP_KEY
 ((
ušt16_t
)0x00A5è

	)

3977 
	#FLASH_KEY1
 ((
ušt32_t
)0x45670123è

	)

3978 
	#FLASH_KEY2
 ((
ušt32_t
)0xCDEF89ABè

	)

3981 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

3983 
	#FLASH_OPTKEY1
 
FLASH_KEY1


	)

3984 
	#FLASH_OPTKEY2
 
FLASH_KEY2


	)

3987 
	#FLASH_SR_BSY
 ((
ušt32_t
)0x00000001è

	)

3988 
	#FLASH_SR_PGERR
 ((
ušt32_t
)0x00000004è

	)

3989 
	#FLASH_SR_WRPERR
 ((
ušt32_t
)0x00000010è

	)

3990 
	#FLASH_SR_EOP
 ((
ušt32_t
)0x00000020è

	)

3993 
	#FLASH_CR_PG
 ((
ušt32_t
)0x00000001è

	)

3994 
	#FLASH_CR_PER
 ((
ušt32_t
)0x00000002è

	)

3995 
	#FLASH_CR_MER
 ((
ušt32_t
)0x00000004è

	)

3996 
	#FLASH_CR_OPTPG
 ((
ušt32_t
)0x00000010è

	)

3997 
	#FLASH_CR_OPTER
 ((
ušt32_t
)0x00000020è

	)

3998 
	#FLASH_CR_STRT
 ((
ušt32_t
)0x00000040è

	)

3999 
	#FLASH_CR_LOCK
 ((
ušt32_t
)0x00000080è

	)

4000 
	#FLASH_CR_OPTWRE
 ((
ušt32_t
)0x00000200è

	)

4001 
	#FLASH_CR_ERRIE
 ((
ušt32_t
)0x00000400è

	)

4002 
	#FLASH_CR_EOPIE
 ((
ušt32_t
)0x00001000è

	)

4003 
	#FLASH_CR_OBL_LAUNCH
 ((
ušt32_t
)0x00002000è

	)

4006 
	#FLASH_AR_FAR
 ((
ušt32_t
)0xFFFFFFFFè

	)

4009 
	#FLASH_OBR_OPTERR
 ((
ušt32_t
)0x00000001è

	)

4010 
	#FLASH_OBR_RDPRT1
 ((
ušt32_t
)0x00000002è

	)

4011 
	#FLASH_OBR_RDPRT2
 ((
ušt32_t
)0x00000004è

	)

4013 
	#FLASH_OBR_USER
 ((
ušt32_t
)0x00003700è

	)

4014 
	#FLASH_OBR_IWDG_SW
 ((
ušt32_t
)0x00000100è

	)

4015 
	#FLASH_OBR_nRST_STOP
 ((
ušt32_t
)0x00000200è

	)

4016 
	#FLASH_OBR_nRST_STDBY
 ((
ušt32_t
)0x00000400è

	)

4019 
	#FLASH_WRPR_WRP
 ((
ušt32_t
)0xFFFFFFFFè

	)

4024 
	#OB_RDP_RDP
 ((
ušt32_t
)0x000000FFè

	)

4025 
	#OB_RDP_nRDP
 ((
ušt32_t
)0x0000FF00è

	)

4028 
	#OB_USER_USER
 ((
ušt32_t
)0x00FF0000è

	)

4029 
	#OB_USER_nUSER
 ((
ušt32_t
)0xFF000000è

	)

4032 
	#OB_WRP0_WRP0
 ((
ušt32_t
)0x000000FFè

	)

4033 
	#OB_WRP0_nWRP0
 ((
ušt32_t
)0x0000FF00è

	)

4036 
	#OB_WRP1_WRP1
 ((
ušt32_t
)0x00FF0000è

	)

4037 
	#OB_WRP1_nWRP1
 ((
ušt32_t
)0xFF000000è

	)

4040 
	#OB_WRP2_WRP2
 ((
ušt32_t
)0x000000FFè

	)

4041 
	#OB_WRP2_nWRP2
 ((
ušt32_t
)0x0000FF00è

	)

4044 
	#OB_WRP3_WRP3
 ((
ušt32_t
)0x00FF0000è

	)

4045 
	#OB_WRP3_nWRP3
 ((
ušt32_t
)0xFF000000è

	)

4052 
	#GPIO_MODER_MODER0
 ((
ušt32_t
)0x00000003)

	)

4053 
	#GPIO_MODER_MODER0_0
 ((
ušt32_t
)0x00000001)

	)

4054 
	#GPIO_MODER_MODER0_1
 ((
ušt32_t
)0x00000002)

	)

4055 
	#GPIO_MODER_MODER1
 ((
ušt32_t
)0x0000000C)

	)

4056 
	#GPIO_MODER_MODER1_0
 ((
ušt32_t
)0x00000004)

	)

4057 
	#GPIO_MODER_MODER1_1
 ((
ušt32_t
)0x00000008)

	)

4058 
	#GPIO_MODER_MODER2
 ((
ušt32_t
)0x00000030)

	)

4059 
	#GPIO_MODER_MODER2_0
 ((
ušt32_t
)0x00000010)

	)

4060 
	#GPIO_MODER_MODER2_1
 ((
ušt32_t
)0x00000020)

	)

4061 
	#GPIO_MODER_MODER3
 ((
ušt32_t
)0x000000C0)

	)

4062 
	#GPIO_MODER_MODER3_0
 ((
ušt32_t
)0x00000040)

	)

4063 
	#GPIO_MODER_MODER3_1
 ((
ušt32_t
)0x00000080)

	)

4064 
	#GPIO_MODER_MODER4
 ((
ušt32_t
)0x00000300)

	)

4065 
	#GPIO_MODER_MODER4_0
 ((
ušt32_t
)0x00000100)

	)

4066 
	#GPIO_MODER_MODER4_1
 ((
ušt32_t
)0x00000200)

	)

4067 
	#GPIO_MODER_MODER5
 ((
ušt32_t
)0x00000C00)

	)

4068 
	#GPIO_MODER_MODER5_0
 ((
ušt32_t
)0x00000400)

	)

4069 
	#GPIO_MODER_MODER5_1
 ((
ušt32_t
)0x00000800)

	)

4070 
	#GPIO_MODER_MODER6
 ((
ušt32_t
)0x00003000)

	)

4071 
	#GPIO_MODER_MODER6_0
 ((
ušt32_t
)0x00001000)

	)

4072 
	#GPIO_MODER_MODER6_1
 ((
ušt32_t
)0x00002000)

	)

4073 
	#GPIO_MODER_MODER7
 ((
ušt32_t
)0x0000C000)

	)

4074 
	#GPIO_MODER_MODER7_0
 ((
ušt32_t
)0x00004000)

	)

4075 
	#GPIO_MODER_MODER7_1
 ((
ušt32_t
)0x00008000)

	)

4076 
	#GPIO_MODER_MODER8
 ((
ušt32_t
)0x00030000)

	)

4077 
	#GPIO_MODER_MODER8_0
 ((
ušt32_t
)0x00010000)

	)

4078 
	#GPIO_MODER_MODER8_1
 ((
ušt32_t
)0x00020000)

	)

4079 
	#GPIO_MODER_MODER9
 ((
ušt32_t
)0x000C0000)

	)

4080 
	#GPIO_MODER_MODER9_0
 ((
ušt32_t
)0x00040000)

	)

4081 
	#GPIO_MODER_MODER9_1
 ((
ušt32_t
)0x00080000)

	)

4082 
	#GPIO_MODER_MODER10
 ((
ušt32_t
)0x00300000)

	)

4083 
	#GPIO_MODER_MODER10_0
 ((
ušt32_t
)0x00100000)

	)

4084 
	#GPIO_MODER_MODER10_1
 ((
ušt32_t
)0x00200000)

	)

4085 
	#GPIO_MODER_MODER11
 ((
ušt32_t
)0x00C00000)

	)

4086 
	#GPIO_MODER_MODER11_0
 ((
ušt32_t
)0x00400000)

	)

4087 
	#GPIO_MODER_MODER11_1
 ((
ušt32_t
)0x00800000)

	)

4088 
	#GPIO_MODER_MODER12
 ((
ušt32_t
)0x03000000)

	)

4089 
	#GPIO_MODER_MODER12_0
 ((
ušt32_t
)0x01000000)

	)

4090 
	#GPIO_MODER_MODER12_1
 ((
ušt32_t
)0x02000000)

	)

4091 
	#GPIO_MODER_MODER13
 ((
ušt32_t
)0x0C000000)

	)

4092 
	#GPIO_MODER_MODER13_0
 ((
ušt32_t
)0x04000000)

	)

4093 
	#GPIO_MODER_MODER13_1
 ((
ušt32_t
)0x08000000)

	)

4094 
	#GPIO_MODER_MODER14
 ((
ušt32_t
)0x30000000)

	)

4095 
	#GPIO_MODER_MODER14_0
 ((
ušt32_t
)0x10000000)

	)

4096 
	#GPIO_MODER_MODER14_1
 ((
ušt32_t
)0x20000000)

	)

4097 
	#GPIO_MODER_MODER15
 ((
ušt32_t
)0xC0000000)

	)

4098 
	#GPIO_MODER_MODER15_0
 ((
ušt32_t
)0x40000000)

	)

4099 
	#GPIO_MODER_MODER15_1
 ((
ušt32_t
)0x80000000)

	)

4103 
	#GPIO_OTYPER_OT_0
 ((
ušt32_t
)0x00000001)

	)

4104 
	#GPIO_OTYPER_OT_1
 ((
ušt32_t
)0x00000002)

	)

4105 
	#GPIO_OTYPER_OT_2
 ((
ušt32_t
)0x00000004)

	)

4106 
	#GPIO_OTYPER_OT_3
 ((
ušt32_t
)0x00000008)

	)

4107 
	#GPIO_OTYPER_OT_4
 ((
ušt32_t
)0x00000010)

	)

4108 
	#GPIO_OTYPER_OT_5
 ((
ušt32_t
)0x00000020)

	)

4109 
	#GPIO_OTYPER_OT_6
 ((
ušt32_t
)0x00000040)

	)

4110 
	#GPIO_OTYPER_OT_7
 ((
ušt32_t
)0x00000080)

	)

4111 
	#GPIO_OTYPER_OT_8
 ((
ušt32_t
)0x00000100)

	)

4112 
	#GPIO_OTYPER_OT_9
 ((
ušt32_t
)0x00000200)

	)

4113 
	#GPIO_OTYPER_OT_10
 ((
ušt32_t
)0x00000400)

	)

4114 
	#GPIO_OTYPER_OT_11
 ((
ušt32_t
)0x00000800)

	)

4115 
	#GPIO_OTYPER_OT_12
 ((
ušt32_t
)0x00001000)

	)

4116 
	#GPIO_OTYPER_OT_13
 ((
ušt32_t
)0x00002000)

	)

4117 
	#GPIO_OTYPER_OT_14
 ((
ušt32_t
)0x00004000)

	)

4118 
	#GPIO_OTYPER_OT_15
 ((
ušt32_t
)0x00008000)

	)

4122 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ušt32_t
)0x00000003)

	)

4123 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ušt32_t
)0x00000001)

	)

4124 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ušt32_t
)0x00000002)

	)

4125 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ušt32_t
)0x0000000C)

	)

4126 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ušt32_t
)0x00000004)

	)

4127 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ušt32_t
)0x00000008)

	)

4128 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ušt32_t
)0x00000030)

	)

4129 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ušt32_t
)0x00000010)

	)

4130 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ušt32_t
)0x00000020)

	)

4131 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ušt32_t
)0x000000C0)

	)

4132 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ušt32_t
)0x00000040)

	)

4133 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ušt32_t
)0x00000080)

	)

4134 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ušt32_t
)0x00000300)

	)

4135 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ušt32_t
)0x00000100)

	)

4136 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ušt32_t
)0x00000200)

	)

4137 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ušt32_t
)0x00000C00)

	)

4138 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ušt32_t
)0x00000400)

	)

4139 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ušt32_t
)0x00000800)

	)

4140 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ušt32_t
)0x00003000)

	)

4141 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ušt32_t
)0x00001000)

	)

4142 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ušt32_t
)0x00002000)

	)

4143 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ušt32_t
)0x0000C000)

	)

4144 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ušt32_t
)0x00004000)

	)

4145 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ušt32_t
)0x00008000)

	)

4146 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ušt32_t
)0x00030000)

	)

4147 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ušt32_t
)0x00010000)

	)

4148 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ušt32_t
)0x00020000)

	)

4149 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ušt32_t
)0x000C0000)

	)

4150 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ušt32_t
)0x00040000)

	)

4151 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ušt32_t
)0x00080000)

	)

4152 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ušt32_t
)0x00300000)

	)

4153 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ušt32_t
)0x00100000)

	)

4154 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ušt32_t
)0x00200000)

	)

4155 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ušt32_t
)0x00C00000)

	)

4156 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ušt32_t
)0x00400000)

	)

4157 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ušt32_t
)0x00800000)

	)

4158 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ušt32_t
)0x03000000)

	)

4159 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ušt32_t
)0x01000000)

	)

4160 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ušt32_t
)0x02000000)

	)

4161 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ušt32_t
)0x0C000000)

	)

4162 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ušt32_t
)0x04000000)

	)

4163 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ušt32_t
)0x08000000)

	)

4164 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ušt32_t
)0x30000000)

	)

4165 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ušt32_t
)0x10000000)

	)

4166 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ušt32_t
)0x20000000)

	)

4167 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ušt32_t
)0xC0000000)

	)

4168 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ušt32_t
)0x40000000)

	)

4169 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ušt32_t
)0x80000000)

	)

4172 
	#GPIO_PUPDR_PUPDR0
 ((
ušt32_t
)0x00000003)

	)

4173 
	#GPIO_PUPDR_PUPDR0_0
 ((
ušt32_t
)0x00000001)

	)

4174 
	#GPIO_PUPDR_PUPDR0_1
 ((
ušt32_t
)0x00000002)

	)

4175 
	#GPIO_PUPDR_PUPDR1
 ((
ušt32_t
)0x0000000C)

	)

4176 
	#GPIO_PUPDR_PUPDR1_0
 ((
ušt32_t
)0x00000004)

	)

4177 
	#GPIO_PUPDR_PUPDR1_1
 ((
ušt32_t
)0x00000008)

	)

4178 
	#GPIO_PUPDR_PUPDR2
 ((
ušt32_t
)0x00000030)

	)

4179 
	#GPIO_PUPDR_PUPDR2_0
 ((
ušt32_t
)0x00000010)

	)

4180 
	#GPIO_PUPDR_PUPDR2_1
 ((
ušt32_t
)0x00000020)

	)

4181 
	#GPIO_PUPDR_PUPDR3
 ((
ušt32_t
)0x000000C0)

	)

4182 
	#GPIO_PUPDR_PUPDR3_0
 ((
ušt32_t
)0x00000040)

	)

4183 
	#GPIO_PUPDR_PUPDR3_1
 ((
ušt32_t
)0x00000080)

	)

4184 
	#GPIO_PUPDR_PUPDR4
 ((
ušt32_t
)0x00000300)

	)

4185 
	#GPIO_PUPDR_PUPDR4_0
 ((
ušt32_t
)0x00000100)

	)

4186 
	#GPIO_PUPDR_PUPDR4_1
 ((
ušt32_t
)0x00000200)

	)

4187 
	#GPIO_PUPDR_PUPDR5
 ((
ušt32_t
)0x00000C00)

	)

4188 
	#GPIO_PUPDR_PUPDR5_0
 ((
ušt32_t
)0x00000400)

	)

4189 
	#GPIO_PUPDR_PUPDR5_1
 ((
ušt32_t
)0x00000800)

	)

4190 
	#GPIO_PUPDR_PUPDR6
 ((
ušt32_t
)0x00003000)

	)

4191 
	#GPIO_PUPDR_PUPDR6_0
 ((
ušt32_t
)0x00001000)

	)

4192 
	#GPIO_PUPDR_PUPDR6_1
 ((
ušt32_t
)0x00002000)

	)

4193 
	#GPIO_PUPDR_PUPDR7
 ((
ušt32_t
)0x0000C000)

	)

4194 
	#GPIO_PUPDR_PUPDR7_0
 ((
ušt32_t
)0x00004000)

	)

4195 
	#GPIO_PUPDR_PUPDR7_1
 ((
ušt32_t
)0x00008000)

	)

4196 
	#GPIO_PUPDR_PUPDR8
 ((
ušt32_t
)0x00030000)

	)

4197 
	#GPIO_PUPDR_PUPDR8_0
 ((
ušt32_t
)0x00010000)

	)

4198 
	#GPIO_PUPDR_PUPDR8_1
 ((
ušt32_t
)0x00020000)

	)

4199 
	#GPIO_PUPDR_PUPDR9
 ((
ušt32_t
)0x000C0000)

	)

4200 
	#GPIO_PUPDR_PUPDR9_0
 ((
ušt32_t
)0x00040000)

	)

4201 
	#GPIO_PUPDR_PUPDR9_1
 ((
ušt32_t
)0x00080000)

	)

4202 
	#GPIO_PUPDR_PUPDR10
 ((
ušt32_t
)0x00300000)

	)

4203 
	#GPIO_PUPDR_PUPDR10_0
 ((
ušt32_t
)0x00100000)

	)

4204 
	#GPIO_PUPDR_PUPDR10_1
 ((
ušt32_t
)0x00200000)

	)

4205 
	#GPIO_PUPDR_PUPDR11
 ((
ušt32_t
)0x00C00000)

	)

4206 
	#GPIO_PUPDR_PUPDR11_0
 ((
ušt32_t
)0x00400000)

	)

4207 
	#GPIO_PUPDR_PUPDR11_1
 ((
ušt32_t
)0x00800000)

	)

4208 
	#GPIO_PUPDR_PUPDR12
 ((
ušt32_t
)0x03000000)

	)

4209 
	#GPIO_PUPDR_PUPDR12_0
 ((
ušt32_t
)0x01000000)

	)

4210 
	#GPIO_PUPDR_PUPDR12_1
 ((
ušt32_t
)0x02000000)

	)

4211 
	#GPIO_PUPDR_PUPDR13
 ((
ušt32_t
)0x0C000000)

	)

4212 
	#GPIO_PUPDR_PUPDR13_0
 ((
ušt32_t
)0x04000000)

	)

4213 
	#GPIO_PUPDR_PUPDR13_1
 ((
ušt32_t
)0x08000000)

	)

4214 
	#GPIO_PUPDR_PUPDR14
 ((
ušt32_t
)0x30000000)

	)

4215 
	#GPIO_PUPDR_PUPDR14_0
 ((
ušt32_t
)0x10000000)

	)

4216 
	#GPIO_PUPDR_PUPDR14_1
 ((
ušt32_t
)0x20000000)

	)

4217 
	#GPIO_PUPDR_PUPDR15
 ((
ušt32_t
)0xC0000000)

	)

4218 
	#GPIO_PUPDR_PUPDR15_0
 ((
ušt32_t
)0x40000000)

	)

4219 
	#GPIO_PUPDR_PUPDR15_1
 ((
ušt32_t
)0x80000000)

	)

4222 
	#GPIO_IDR_0
 ((
ušt32_t
)0x00000001)

	)

4223 
	#GPIO_IDR_1
 ((
ušt32_t
)0x00000002)

	)

4224 
	#GPIO_IDR_2
 ((
ušt32_t
)0x00000004)

	)

4225 
	#GPIO_IDR_3
 ((
ušt32_t
)0x00000008)

	)

4226 
	#GPIO_IDR_4
 ((
ušt32_t
)0x00000010)

	)

4227 
	#GPIO_IDR_5
 ((
ušt32_t
)0x00000020)

	)

4228 
	#GPIO_IDR_6
 ((
ušt32_t
)0x00000040)

	)

4229 
	#GPIO_IDR_7
 ((
ušt32_t
)0x00000080)

	)

4230 
	#GPIO_IDR_8
 ((
ušt32_t
)0x00000100)

	)

4231 
	#GPIO_IDR_9
 ((
ušt32_t
)0x00000200)

	)

4232 
	#GPIO_IDR_10
 ((
ušt32_t
)0x00000400)

	)

4233 
	#GPIO_IDR_11
 ((
ušt32_t
)0x00000800)

	)

4234 
	#GPIO_IDR_12
 ((
ušt32_t
)0x00001000)

	)

4235 
	#GPIO_IDR_13
 ((
ušt32_t
)0x00002000)

	)

4236 
	#GPIO_IDR_14
 ((
ušt32_t
)0x00004000)

	)

4237 
	#GPIO_IDR_15
 ((
ušt32_t
)0x00008000)

	)

4240 
	#GPIO_ODR_0
 ((
ušt32_t
)0x00000001)

	)

4241 
	#GPIO_ODR_1
 ((
ušt32_t
)0x00000002)

	)

4242 
	#GPIO_ODR_2
 ((
ušt32_t
)0x00000004)

	)

4243 
	#GPIO_ODR_3
 ((
ušt32_t
)0x00000008)

	)

4244 
	#GPIO_ODR_4
 ((
ušt32_t
)0x00000010)

	)

4245 
	#GPIO_ODR_5
 ((
ušt32_t
)0x00000020)

	)

4246 
	#GPIO_ODR_6
 ((
ušt32_t
)0x00000040)

	)

4247 
	#GPIO_ODR_7
 ((
ušt32_t
)0x00000080)

	)

4248 
	#GPIO_ODR_8
 ((
ušt32_t
)0x00000100)

	)

4249 
	#GPIO_ODR_9
 ((
ušt32_t
)0x00000200)

	)

4250 
	#GPIO_ODR_10
 ((
ušt32_t
)0x00000400)

	)

4251 
	#GPIO_ODR_11
 ((
ušt32_t
)0x00000800)

	)

4252 
	#GPIO_ODR_12
 ((
ušt32_t
)0x00001000)

	)

4253 
	#GPIO_ODR_13
 ((
ušt32_t
)0x00002000)

	)

4254 
	#GPIO_ODR_14
 ((
ušt32_t
)0x00004000)

	)

4255 
	#GPIO_ODR_15
 ((
ušt32_t
)0x00008000)

	)

4258 
	#GPIO_BSRR_BS_0
 ((
ušt32_t
)0x00000001)

	)

4259 
	#GPIO_BSRR_BS_1
 ((
ušt32_t
)0x00000002)

	)

4260 
	#GPIO_BSRR_BS_2
 ((
ušt32_t
)0x00000004)

	)

4261 
	#GPIO_BSRR_BS_3
 ((
ušt32_t
)0x00000008)

	)

4262 
	#GPIO_BSRR_BS_4
 ((
ušt32_t
)0x00000010)

	)

4263 
	#GPIO_BSRR_BS_5
 ((
ušt32_t
)0x00000020)

	)

4264 
	#GPIO_BSRR_BS_6
 ((
ušt32_t
)0x00000040)

	)

4265 
	#GPIO_BSRR_BS_7
 ((
ušt32_t
)0x00000080)

	)

4266 
	#GPIO_BSRR_BS_8
 ((
ušt32_t
)0x00000100)

	)

4267 
	#GPIO_BSRR_BS_9
 ((
ušt32_t
)0x00000200)

	)

4268 
	#GPIO_BSRR_BS_10
 ((
ušt32_t
)0x00000400)

	)

4269 
	#GPIO_BSRR_BS_11
 ((
ušt32_t
)0x00000800)

	)

4270 
	#GPIO_BSRR_BS_12
 ((
ušt32_t
)0x00001000)

	)

4271 
	#GPIO_BSRR_BS_13
 ((
ušt32_t
)0x00002000)

	)

4272 
	#GPIO_BSRR_BS_14
 ((
ušt32_t
)0x00004000)

	)

4273 
	#GPIO_BSRR_BS_15
 ((
ušt32_t
)0x00008000)

	)

4274 
	#GPIO_BSRR_BR_0
 ((
ušt32_t
)0x00010000)

	)

4275 
	#GPIO_BSRR_BR_1
 ((
ušt32_t
)0x00020000)

	)

4276 
	#GPIO_BSRR_BR_2
 ((
ušt32_t
)0x00040000)

	)

4277 
	#GPIO_BSRR_BR_3
 ((
ušt32_t
)0x00080000)

	)

4278 
	#GPIO_BSRR_BR_4
 ((
ušt32_t
)0x00100000)

	)

4279 
	#GPIO_BSRR_BR_5
 ((
ušt32_t
)0x00200000)

	)

4280 
	#GPIO_BSRR_BR_6
 ((
ušt32_t
)0x00400000)

	)

4281 
	#GPIO_BSRR_BR_7
 ((
ušt32_t
)0x00800000)

	)

4282 
	#GPIO_BSRR_BR_8
 ((
ušt32_t
)0x01000000)

	)

4283 
	#GPIO_BSRR_BR_9
 ((
ušt32_t
)0x02000000)

	)

4284 
	#GPIO_BSRR_BR_10
 ((
ušt32_t
)0x04000000)

	)

4285 
	#GPIO_BSRR_BR_11
 ((
ušt32_t
)0x08000000)

	)

4286 
	#GPIO_BSRR_BR_12
 ((
ušt32_t
)0x10000000)

	)

4287 
	#GPIO_BSRR_BR_13
 ((
ušt32_t
)0x20000000)

	)

4288 
	#GPIO_BSRR_BR_14
 ((
ušt32_t
)0x40000000)

	)

4289 
	#GPIO_BSRR_BR_15
 ((
ušt32_t
)0x80000000)

	)

4292 
	#GPIO_LCKR_LCK0
 ((
ušt32_t
)0x00000001)

	)

4293 
	#GPIO_LCKR_LCK1
 ((
ušt32_t
)0x00000002)

	)

4294 
	#GPIO_LCKR_LCK2
 ((
ušt32_t
)0x00000004)

	)

4295 
	#GPIO_LCKR_LCK3
 ((
ušt32_t
)0x00000008)

	)

4296 
	#GPIO_LCKR_LCK4
 ((
ušt32_t
)0x00000010)

	)

4297 
	#GPIO_LCKR_LCK5
 ((
ušt32_t
)0x00000020)

	)

4298 
	#GPIO_LCKR_LCK6
 ((
ušt32_t
)0x00000040)

	)

4299 
	#GPIO_LCKR_LCK7
 ((
ušt32_t
)0x00000080)

	)

4300 
	#GPIO_LCKR_LCK8
 ((
ušt32_t
)0x00000100)

	)

4301 
	#GPIO_LCKR_LCK9
 ((
ušt32_t
)0x00000200)

	)

4302 
	#GPIO_LCKR_LCK10
 ((
ušt32_t
)0x00000400)

	)

4303 
	#GPIO_LCKR_LCK11
 ((
ušt32_t
)0x00000800)

	)

4304 
	#GPIO_LCKR_LCK12
 ((
ušt32_t
)0x00001000)

	)

4305 
	#GPIO_LCKR_LCK13
 ((
ušt32_t
)0x00002000)

	)

4306 
	#GPIO_LCKR_LCK14
 ((
ušt32_t
)0x00004000)

	)

4307 
	#GPIO_LCKR_LCK15
 ((
ušt32_t
)0x00008000)

	)

4308 
	#GPIO_LCKR_LCKK
 ((
ušt32_t
)0x00010000)

	)

4311 
	#GPIO_AFRL_AFRL0
 ((
ušt32_t
)0x0000000F)

	)

4312 
	#GPIO_AFRL_AFRL1
 ((
ušt32_t
)0x000000F0)

	)

4313 
	#GPIO_AFRL_AFRL2
 ((
ušt32_t
)0x00000F00)

	)

4314 
	#GPIO_AFRL_AFRL3
 ((
ušt32_t
)0x0000F000)

	)

4315 
	#GPIO_AFRL_AFRL4
 ((
ušt32_t
)0x000F0000)

	)

4316 
	#GPIO_AFRL_AFRL5
 ((
ušt32_t
)0x00F00000)

	)

4317 
	#GPIO_AFRL_AFRL6
 ((
ušt32_t
)0x0F000000)

	)

4318 
	#GPIO_AFRL_AFRL7
 ((
ušt32_t
)0xF0000000)

	)

4321 
	#GPIO_AFRH_AFRH0
 ((
ušt32_t
)0x0000000F)

	)

4322 
	#GPIO_AFRH_AFRH1
 ((
ušt32_t
)0x000000F0)

	)

4323 
	#GPIO_AFRH_AFRH2
 ((
ušt32_t
)0x00000F00)

	)

4324 
	#GPIO_AFRH_AFRH3
 ((
ušt32_t
)0x0000F000)

	)

4325 
	#GPIO_AFRH_AFRH4
 ((
ušt32_t
)0x000F0000)

	)

4326 
	#GPIO_AFRH_AFRH5
 ((
ušt32_t
)0x00F00000)

	)

4327 
	#GPIO_AFRH_AFRH6
 ((
ušt32_t
)0x0F000000)

	)

4328 
	#GPIO_AFRH_AFRH7
 ((
ušt32_t
)0xF0000000)

	)

4331 
	#GPIO_BRR_BR_0
 ((
ušt32_t
)0x00000001)

	)

4332 
	#GPIO_BRR_BR_1
 ((
ušt32_t
)0x00000002)

	)

4333 
	#GPIO_BRR_BR_2
 ((
ušt32_t
)0x00000004)

	)

4334 
	#GPIO_BRR_BR_3
 ((
ušt32_t
)0x00000008)

	)

4335 
	#GPIO_BRR_BR_4
 ((
ušt32_t
)0x00000010)

	)

4336 
	#GPIO_BRR_BR_5
 ((
ušt32_t
)0x00000020)

	)

4337 
	#GPIO_BRR_BR_6
 ((
ušt32_t
)0x00000040)

	)

4338 
	#GPIO_BRR_BR_7
 ((
ušt32_t
)0x00000080)

	)

4339 
	#GPIO_BRR_BR_8
 ((
ušt32_t
)0x00000100)

	)

4340 
	#GPIO_BRR_BR_9
 ((
ušt32_t
)0x00000200)

	)

4341 
	#GPIO_BRR_BR_10
 ((
ušt32_t
)0x00000400)

	)

4342 
	#GPIO_BRR_BR_11
 ((
ušt32_t
)0x00000800)

	)

4343 
	#GPIO_BRR_BR_12
 ((
ušt32_t
)0x00001000)

	)

4344 
	#GPIO_BRR_BR_13
 ((
ušt32_t
)0x00002000)

	)

4345 
	#GPIO_BRR_BR_14
 ((
ušt32_t
)0x00004000)

	)

4346 
	#GPIO_BRR_BR_15
 ((
ušt32_t
)0x00008000)

	)

4354 
	#I2C_CR1_PE
 ((
ušt32_t
)0x00000001è

	)

4355 
	#I2C_CR1_TXIE
 ((
ušt32_t
)0x00000002è

	)

4356 
	#I2C_CR1_RXIE
 ((
ušt32_t
)0x00000004è

	)

4357 
	#I2C_CR1_ADDRIE
 ((
ušt32_t
)0x00000008è

	)

4358 
	#I2C_CR1_NACKIE
 ((
ušt32_t
)0x00000010è

	)

4359 
	#I2C_CR1_STOPIE
 ((
ušt32_t
)0x00000020è

	)

4360 
	#I2C_CR1_TCIE
 ((
ušt32_t
)0x00000040è

	)

4361 
	#I2C_CR1_ERRIE
 ((
ušt32_t
)0x00000080è

	)

4362 
	#I2C_CR1_DFN
 ((
ušt32_t
)0x00000F00è

	)

4363 
	#I2C_CR1_ANFOFF
 ((
ušt32_t
)0x00001000è

	)

4364 
	#I2C_CR1_SWRST
 ((
ušt32_t
)0x00002000è

	)

4365 
	#I2C_CR1_TXDMAEN
 ((
ušt32_t
)0x00004000è

	)

4366 
	#I2C_CR1_RXDMAEN
 ((
ušt32_t
)0x00008000è

	)

4367 
	#I2C_CR1_SBC
 ((
ušt32_t
)0x00010000è

	)

4368 
	#I2C_CR1_NOSTRETCH
 ((
ušt32_t
)0x00020000è

	)

4369 
	#I2C_CR1_WUPEN
 ((
ušt32_t
)0x00040000è

	)

4370 
	#I2C_CR1_GCEN
 ((
ušt32_t
)0x00080000è

	)

4371 
	#I2C_CR1_SMBHEN
 ((
ušt32_t
)0x00100000è

	)

4372 
	#I2C_CR1_SMBDEN
 ((
ušt32_t
)0x00200000è

	)

4373 
	#I2C_CR1_ALERTEN
 ((
ušt32_t
)0x00400000è

	)

4374 
	#I2C_CR1_PECEN
 ((
ušt32_t
)0x00800000è

	)

4377 
	#I2C_CR2_SADD
 ((
ušt32_t
)0x000003FFè

	)

4378 
	#I2C_CR2_RD_WRN
 ((
ušt32_t
)0x00000400è

	)

4379 
	#I2C_CR2_ADD10
 ((
ušt32_t
)0x00000800è

	)

4380 
	#I2C_CR2_HEAD10R
 ((
ušt32_t
)0x00001000è

	)

4381 
	#I2C_CR2_START
 ((
ušt32_t
)0x00002000è

	)

4382 
	#I2C_CR2_STOP
 ((
ušt32_t
)0x00004000è

	)

4383 
	#I2C_CR2_NACK
 ((
ušt32_t
)0x00008000è

	)

4384 
	#I2C_CR2_NBYTES
 ((
ušt32_t
)0x00FF0000è

	)

4385 
	#I2C_CR2_RELOAD
 ((
ušt32_t
)0x01000000è

	)

4386 
	#I2C_CR2_AUTOEND
 ((
ušt32_t
)0x02000000è

	)

4387 
	#I2C_CR2_PECBYTE
 ((
ušt32_t
)0x04000000è

	)

4390 
	#I2C_OAR1_OA1
 ((
ušt32_t
)0x000003FFè

	)

4391 
	#I2C_OAR1_OA1MODE
 ((
ušt32_t
)0x00000400è

	)

4392 
	#I2C_OAR1_OA1EN
 ((
ušt32_t
)0x00008000è

	)

4395 
	#I2C_OAR2_OA2
 ((
ušt32_t
)0x000000FEè

	)

4396 
	#I2C_OAR2_OA2MSK
 ((
ušt32_t
)0x00000700è

	)

4397 
	#I2C_OAR2_OA2EN
 ((
ušt32_t
)0x00008000è

	)

4400 
	#I2C_TIMINGR_SCLL
 ((
ušt32_t
)0x000000FFè

	)

4401 
	#I2C_TIMINGR_SCLH
 ((
ušt32_t
)0x0000FF00è

	)

4402 
	#I2C_TIMINGR_SDADEL
 ((
ušt32_t
)0x000F0000è

	)

4403 
	#I2C_TIMINGR_SCLDEL
 ((
ušt32_t
)0x00F00000è

	)

4404 
	#I2C_TIMINGR_PRESC
 ((
ušt32_t
)0xF0000000è

	)

4407 
	#I2C_TIMEOUTR_TIMEOUTA
 ((
ušt32_t
)0x00000FFFè

	)

4408 
	#I2C_TIMEOUTR_TIDLE
 ((
ušt32_t
)0x00001000è

	)

4409 
	#I2C_TIMEOUTR_TIMOUTEN
 ((
ušt32_t
)0x00008000è

	)

4410 
	#I2C_TIMEOUTR_TIMEOUTB
 ((
ušt32_t
)0x0FFF0000è

	)

4411 
	#I2C_TIMEOUTR_TEXTEN
 ((
ušt32_t
)0x80000000è

	)

4414 
	#I2C_ISR_TXE
 ((
ušt32_t
)0x00000001è

	)

4415 
	#I2C_ISR_TXIS
 ((
ušt32_t
)0x00000002è

	)

4416 
	#I2C_ISR_RXNE
 ((
ušt32_t
)0x00000004è

	)

4417 
	#I2C_ISR_ADDR
 ((
ušt32_t
)0x00000008è

	)

4418 
	#I2C_ISR_NACKF
 ((
ušt32_t
)0x00000010è

	)

4419 
	#I2C_ISR_STOPF
 ((
ušt32_t
)0x00000020è

	)

4420 
	#I2C_ISR_TC
 ((
ušt32_t
)0x00000040è

	)

4421 
	#I2C_ISR_TCR
 ((
ušt32_t
)0x00000080è

	)

4422 
	#I2C_ISR_BERR
 ((
ušt32_t
)0x00000100è

	)

4423 
	#I2C_ISR_ARLO
 ((
ušt32_t
)0x00000200è

	)

4424 
	#I2C_ISR_OVR
 ((
ušt32_t
)0x00000400è

	)

4425 
	#I2C_ISR_PECERR
 ((
ušt32_t
)0x00000800è

	)

4426 
	#I2C_ISR_TIMEOUT
 ((
ušt32_t
)0x00001000è

	)

4427 
	#I2C_ISR_ALERT
 ((
ušt32_t
)0x00002000è

	)

4428 
	#I2C_ISR_BUSY
 ((
ušt32_t
)0x00008000è

	)

4429 
	#I2C_ISR_DIR
 ((
ušt32_t
)0x00010000è

	)

4430 
	#I2C_ISR_ADDCODE
 ((
ušt32_t
)0x00FE0000è

	)

4433 
	#I2C_ICR_ADDRCF
 ((
ušt32_t
)0x00000008è

	)

4434 
	#I2C_ICR_NACKCF
 ((
ušt32_t
)0x00000010è

	)

4435 
	#I2C_ICR_STOPCF
 ((
ušt32_t
)0x00000020è

	)

4436 
	#I2C_ICR_BERRCF
 ((
ušt32_t
)0x00000100è

	)

4437 
	#I2C_ICR_ARLOCF
 ((
ušt32_t
)0x00000200è

	)

4438 
	#I2C_ICR_OVRCF
 ((
ušt32_t
)0x00000400è

	)

4439 
	#I2C_ICR_PECCF
 ((
ušt32_t
)0x00000800è

	)

4440 
	#I2C_ICR_TIMOUTCF
 ((
ušt32_t
)0x00001000è

	)

4441 
	#I2C_ICR_ALERTCF
 ((
ušt32_t
)0x00002000è

	)

4444 
	#I2C_PECR_PEC
 ((
ušt32_t
)0x000000FFè

	)

4447 
	#I2C_RXDR_RXDATA
 ((
ušt32_t
)0x000000FFè

	)

4450 
	#I2C_TXDR_TXDATA
 ((
ušt32_t
)0x000000FFè

	)

4459 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

4462 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

4463 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

4464 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

4465 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

4468 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

4471 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

4472 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

4473 
	#IWDG_SR_WVU
 ((
ušt8_t
)0x04è

	)

4476 
	#IWDG_WINR_WIN
 ((
ušt16_t
)0x0FFFè

	)

4484 
	#PWR_CR_LPSDSR
 ((
ušt16_t
)0x0001è

	)

4485 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

4486 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

4487 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

4488 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

4490 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

4491 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

4492 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

4493 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

4496 
	#PWR_CR_PLS_LEV0
 ((
ušt16_t
)0x0000è

	)

4497 
	#PWR_CR_PLS_LEV1
 ((
ušt16_t
)0x0020è

	)

4498 
	#PWR_CR_PLS_LEV2
 ((
ušt16_t
)0x0040è

	)

4499 
	#PWR_CR_PLS_LEV3
 ((
ušt16_t
)0x0060è

	)

4500 
	#PWR_CR_PLS_LEV4
 ((
ušt16_t
)0x0080è

	)

4501 
	#PWR_CR_PLS_LEV5
 ((
ušt16_t
)0x00A0è

	)

4502 
	#PWR_CR_PLS_LEV6
 ((
ušt16_t
)0x00C0è

	)

4503 
	#PWR_CR_PLS_LEV7
 ((
ušt16_t
)0x00E0è

	)

4505 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

4508 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

4509 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

4510 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

4511 
	#PWR_CSR_VREFINTRDYF
 ((
ušt16_t
)0x0008è

	)

4513 
	#PWR_CSR_EWUP1
 ((
ušt16_t
)0x0100è

	)

4514 
	#PWR_CSR_EWUP2
 ((
ušt16_t
)0x0200è

	)

4515 
	#PWR_CSR_EWUP3
 ((
ušt16_t
)0x0400è

	)

4523 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001)

	)

4524 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002)

	)

4526 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8)

	)

4527 
	#RCC_CR_HSITRIM_0
 ((
ušt32_t
)0x00000008)

	)

4528 
	#RCC_CR_HSITRIM_1
 ((
ušt32_t
)0x00000010)

	)

4529 
	#RCC_CR_HSITRIM_2
 ((
ušt32_t
)0x00000020)

	)

4530 
	#RCC_CR_HSITRIM_3
 ((
ušt32_t
)0x00000040)

	)

4531 
	#RCC_CR_HSITRIM_4
 ((
ušt32_t
)0x00000080)

	)

4533 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00)

	)

4534 
	#RCC_CR_HSICAL_0
 ((
ušt32_t
)0x00000100)

	)

4535 
	#RCC_CR_HSICAL_1
 ((
ušt32_t
)0x00000200)

	)

4536 
	#RCC_CR_HSICAL_2
 ((
ušt32_t
)0x00000400)

	)

4537 
	#RCC_CR_HSICAL_3
 ((
ušt32_t
)0x00000800)

	)

4538 
	#RCC_CR_HSICAL_4
 ((
ušt32_t
)0x00001000)

	)

4539 
	#RCC_CR_HSICAL_5
 ((
ušt32_t
)0x00002000)

	)

4540 
	#RCC_CR_HSICAL_6
 ((
ušt32_t
)0x00004000)

	)

4541 
	#RCC_CR_HSICAL_7
 ((
ušt32_t
)0x00008000)

	)

4543 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000)

	)

4544 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000)

	)

4545 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000)

	)

4546 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000)

	)

4548 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000)

	)

4549 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000)

	)

4553 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

4554 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

4555 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

4557 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

4558 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

4559 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

4562 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

4563 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

4564 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

4566 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

4567 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

4568 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

4571 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

4572 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

4573 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

4574 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

4575 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

4577 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

4578 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

4579 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

4580 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

4581 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

4582 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

4583 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

4584 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

4585 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

4588 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00000700è

	)

4589 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000100è

	)

4590 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000200è

	)

4591 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00000400è

	)

4593 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

4594 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00000400è

	)

4595 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00000500è

	)

4596 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00000600è

	)

4597 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00000700è

	)

4600 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x00003800è

	)

4601 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00000800è

	)

4602 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00001000è

	)

4603 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00002000è

	)

4605 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

4606 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00002000è

	)

4607 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x00002800è

	)

4608 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x00003000è

	)

4609 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x00003800è

	)

4611 
	#RCC_CFGR_PLLSRC
 ((
ušt32_t
)0x00010000è

	)

4613 
	#RCC_CFGR_PLLXTPRE
 ((
ušt32_t
)0x00020000è

	)

4616 
	#RCC_CFGR_PLLMULL
 ((
ušt32_t
)0x003C0000è

	)

4617 
	#RCC_CFGR_PLLMULL_0
 ((
ušt32_t
)0x00040000è

	)

4618 
	#RCC_CFGR_PLLMULL_1
 ((
ušt32_t
)0x00080000è

	)

4619 
	#RCC_CFGR_PLLMULL_2
 ((
ušt32_t
)0x00100000è

	)

4620 
	#RCC_CFGR_PLLMULL_3
 ((
ušt32_t
)0x00200000è

	)

4622 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

4623 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

4625 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

4626 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

4628 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

4629 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

4630 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

4631 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

4632 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

4633 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

4634 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

4635 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

4636 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

4637 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

4638 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

4639 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

4640 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

4641 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

4642 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

4645 
	#RCC_CFGR_USBPRE
 ((
ušt32_t
)0x00400000è

	)

4648 
	#RCC_CFGR_I2SSRC
 ((
ušt32_t
)0x00800000è

	)

4651 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

4652 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

4653 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

4654 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

4656 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

4657 
	#RCC_CFGR_MCO_LSI
 ((
ušt32_t
)0x02000000è

	)

4658 
	#RCC_CFGR_MCO_LSE
 ((
ušt32_t
)0x03000000è

	)

4659 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

4660 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

4661 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

4662 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

4664 
	#RCC_CFGR_MCOF
 ((
ušt32_t
)0x10000000è

	)

4667 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001è

	)

4668 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002è

	)

4669 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004è

	)

4670 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008è

	)

4671 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010è

	)

4672 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080è

	)

4673 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100è

	)

4674 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200è

	)

4675 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400è

	)

4676 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800è

	)

4677 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000è

	)

4678 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000è

	)

4679 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000è

	)

4680 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000è

	)

4681 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000è

	)

4682 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000è

	)

4683 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000è

	)

4686 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ušt32_t
)0x00000001è

	)

4687 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000200è

	)

4688 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000è

	)

4689 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00000200è

	)

4690 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00004000è

	)

4691 
	#RCC_APB2RSTR_TIM15RST
 ((
ušt32_t
)0x00010000è

	)

4692 
	#RCC_APB2RSTR_TIM16RST
 ((
ušt32_t
)0x00020000è

	)

4693 
	#RCC_APB2RSTR_TIM17RST
 ((
ušt32_t
)0x00040000è

	)

4696 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001è

	)

4697 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002è

	)

4698 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004è

	)

4699 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

4700 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

4701 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800è

	)

4702 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000è

	)

4703 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

4704 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000è

	)

4705 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000è

	)

4706 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

4707 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

4708 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000è

	)

4709 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000è

	)

4710 
	#RCC_APB1RSTR_USBRST
 ((
ušt32_t
)0x00800000è

	)

4711 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000è

	)

4712 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000è

	)

4713 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

4716 
	#RCC_AHBENR_DMA1EN
 ((
ušt32_t
)0x00000001è

	)

4717 
	#RCC_AHBENR_DMA2EN
 ((
ušt32_t
)0x00000002è

	)

4718 
	#RCC_AHBENR_SRAMEN
 ((
ušt32_t
)0x00000004è

	)

4719 
	#RCC_AHBENR_FLITFEN
 ((
ušt32_t
)0x00000010è

	)

4720 
	#RCC_AHBENR_CRCEN
 ((
ušt32_t
)0x00000040è

	)

4721 
	#RCC_AHBENR_GPIOAEN
 ((
ušt32_t
)0x00020000è

	)

4722 
	#RCC_AHBENR_GPIOBEN
 ((
ušt32_t
)0x00040000è

	)

4723 
	#RCC_AHBENR_GPIOCEN
 ((
ušt32_t
)0x00080000è

	)

4724 
	#RCC_AHBENR_GPIODEN
 ((
ušt32_t
)0x00100000è

	)

4725 
	#RCC_AHBENR_GPIOEEN
 ((
ušt32_t
)0x00200000è

	)

4726 
	#RCC_AHBENR_GPIOFEN
 ((
ušt32_t
)0x00400000è

	)

4727 
	#RCC_AHBENR_TSEN
 ((
ušt32_t
)0x01000000è

	)

4728 
	#RCC_AHBENR_ADC12EN
 ((
ušt32_t
)0x10000000è

	)

4729 
	#RCC_AHBENR_ADC34EN
 ((
ušt32_t
)0x20000000è

	)

4732 
	#RCC_APB2ENR_SYSCFGEN
 ((
ušt32_t
)0x00000001è

	)

4733 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000800è

	)

4734 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000è

	)

4735 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00002000è

	)

4736 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00004000è

	)

4737 
	#RCC_APB2ENR_TIM15EN
 ((
ušt32_t
)0x00010000è

	)

4738 
	#RCC_APB2ENR_TIM16EN
 ((
ušt32_t
)0x00020000è

	)

4739 
	#RCC_APB2ENR_TIM17EN
 ((
ušt32_t
)0x00040000è

	)

4742 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001è

	)

4743 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002è

	)

4744 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004è

	)

4745 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

4746 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

4747 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800è

	)

4748 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000è

	)

4749 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

4750 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000è

	)

4751 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000è

	)

4752 
	#RCC_APB1ENR_UART3EN
 ((
ušt32_t
)0x00080000è

	)

4753 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00100000è

	)

4754 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000è

	)

4755 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000è

	)

4756 
	#RCC_APB1ENR_USBEN
 ((
ušt32_t
)0x00800000è

	)

4757 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000è

	)

4758 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000è

	)

4759 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

4762 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001è

	)

4763 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002è

	)

4764 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004è

	)

4766 
	#RCC_BDCR_LSEDRV
 ((
ušt32_t
)0x00000018è

	)

4767 
	#RCC_BDCR_LSEDRV_0
 ((
ušt32_t
)0x00000008è

	)

4768 
	#RCC_BDCR_LSEDRV_1
 ((
ušt32_t
)0x00000010è

	)

4771 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300è

	)

4772 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100è

	)

4773 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200è

	)

4776 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

4777 
	#RCC_BDCR_RTCSEL_LSE
 ((
ušt32_t
)0x00000100è

	)

4778 
	#RCC_BDCR_RTCSEL_LSI
 ((
ušt32_t
)0x00000200è

	)

4779 
	#RCC_BDCR_RTCSEL_HSE
 ((
ušt32_t
)0x00000300è

	)

4781 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000è

	)

4782 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000è

	)

4785 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001è

	)

4786 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002è

	)

4787 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000è

	)

4788 
	#RCC_CSR_OBLRSTF
 ((
ušt32_t
)0x02000000è

	)

4789 
	#RCC_CSR_PINRSTF
 ((
ušt32_t
)0x04000000è

	)

4790 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000è

	)

4791 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000è

	)

4792 
	#RCC_CSR_IWDGRSTF
 ((
ušt32_t
)0x20000000è

	)

4793 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000è

	)

4794 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000è

	)

4797 
	#RCC_AHBRSTR_GPIOARST
 ((
ušt32_t
)0x00020000è

	)

4798 
	#RCC_AHBRSTR_GPIOBRST
 ((
ušt32_t
)0x00040000è

	)

4799 
	#RCC_AHBRSTR_GPIOCRST
 ((
ušt32_t
)0x00080000è

	)

4800 
	#RCC_AHBRSTR_GPIODRST
 ((
ušt32_t
)0x00010000è

	)

4801 
	#RCC_AHBRSTR_GPIOFRST
 ((
ušt32_t
)0x00040000è

	)

4802 
	#RCC_AHBRSTR_TSRST
 ((
ušt32_t
)0x00100000è

	)

4803 
	#RCC_AHBRSTR_ADC12RST
 ((
ušt32_t
)0x01000000è

	)

4804 
	#RCC_AHBRSTR_ADC34RST
 ((
ušt32_t
)0x02000000è

	)

4808 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

4809 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

4810 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

4811 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

4812 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

4814 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

4815 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

4816 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

4817 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

4818 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

4819 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

4820 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

4821 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

4822 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

4823 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

4824 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

4825 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

4826 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

4827 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

4828 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

4829 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

4832 
	#RCC_CFGR2_ADCPRE12
 ((
ušt32_t
)0x000001F0è

	)

4833 
	#RCC_CFGR2_ADCPRE12_0
 ((
ušt32_t
)0x00000010è

	)

4834 
	#RCC_CFGR2_ADCPRE12_1
 ((
ušt32_t
)0x00000020è

	)

4835 
	#RCC_CFGR2_ADCPRE12_2
 ((
ušt32_t
)0x00000040è

	)

4836 
	#RCC_CFGR2_ADCPRE12_3
 ((
ušt32_t
)0x00000080è

	)

4837 
	#RCC_CFGR2_ADCPRE12_4
 ((
ušt32_t
)0x00000100è

	)

4839 
	#RCC_CFGR2_ADCPRE12_NO
 ((
ušt32_t
)0x00000000è

	)

4840 
	#RCC_CFGR2_ADCPRE12_DIV1
 ((
ušt32_t
)0x00000100è

	)

4841 
	#RCC_CFGR2_ADCPRE12_DIV2
 ((
ušt32_t
)0x00000110è

	)

4842 
	#RCC_CFGR2_ADCPRE12_DIV4
 ((
ušt32_t
)0x00000120è

	)

4843 
	#RCC_CFGR2_ADCPRE12_DIV6
 ((
ušt32_t
)0x00000130è

	)

4844 
	#RCC_CFGR2_ADCPRE12_DIV8
 ((
ušt32_t
)0x00000140è

	)

4845 
	#RCC_CFGR2_ADCPRE12_DIV10
 ((
ušt32_t
)0x00000150è

	)

4846 
	#RCC_CFGR2_ADCPRE12_DIV12
 ((
ušt32_t
)0x00000160è

	)

4847 
	#RCC_CFGR2_ADCPRE12_DIV16
 ((
ušt32_t
)0x00000170è

	)

4848 
	#RCC_CFGR2_ADCPRE12_DIV32
 ((
ušt32_t
)0x00000180è

	)

4849 
	#RCC_CFGR2_ADCPRE12_DIV64
 ((
ušt32_t
)0x00000190è

	)

4850 
	#RCC_CFGR2_ADCPRE12_DIV128
 ((
ušt32_t
)0x000001A0è

	)

4851 
	#RCC_CFGR2_ADCPRE12_DIV256
 ((
ušt32_t
)0x000001B0è

	)

4854 
	#RCC_CFGR2_ADCPRE34
 ((
ušt32_t
)0x00003E00è

	)

4855 
	#RCC_CFGR2_ADCPRE34_0
 ((
ušt32_t
)0x00000200è

	)

4856 
	#RCC_CFGR2_ADCPRE34_1
 ((
ušt32_t
)0x00000400è

	)

4857 
	#RCC_CFGR2_ADCPRE34_2
 ((
ušt32_t
)0x00000800è

	)

4858 
	#RCC_CFGR2_ADCPRE34_3
 ((
ušt32_t
)0x00001000è

	)

4859 
	#RCC_CFGR2_ADCPRE34_4
 ((
ušt32_t
)0x00002000è

	)

4861 
	#RCC_CFGR2_ADCPRE34_NO
 ((
ušt32_t
)0x00000000è

	)

4862 
	#RCC_CFGR2_ADCPRE34_DIV1
 ((
ušt32_t
)0x00002000è

	)

4863 
	#RCC_CFGR2_ADCPRE34_DIV2
 ((
ušt32_t
)0x00002200è

	)

4864 
	#RCC_CFGR2_ADCPRE34_DIV4
 ((
ušt32_t
)0x00002400è

	)

4865 
	#RCC_CFGR2_ADCPRE34_DIV6
 ((
ušt32_t
)0x00002600è

	)

4866 
	#RCC_CFGR2_ADCPRE34_DIV8
 ((
ušt32_t
)0x00002800è

	)

4867 
	#RCC_CFGR2_ADCPRE34_DIV10
 ((
ušt32_t
)0x00002A00è

	)

4868 
	#RCC_CFGR2_ADCPRE34_DIV12
 ((
ušt32_t
)0x00002C00è

	)

4869 
	#RCC_CFGR2_ADCPRE34_DIV16
 ((
ušt32_t
)0x00002E00è

	)

4870 
	#RCC_CFGR2_ADCPRE34_DIV32
 ((
ušt32_t
)0x00003000è

	)

4871 
	#RCC_CFGR2_ADCPRE34_DIV64
 ((
ušt32_t
)0x00003200è

	)

4872 
	#RCC_CFGR2_ADCPRE34_DIV128
 ((
ušt32_t
)0x00003400è

	)

4873 
	#RCC_CFGR2_ADCPRE34_DIV256
 ((
ušt32_t
)0x00003600è

	)

4876 
	#RCC_CFGR3_USART1SW
 ((
ušt32_t
)0x00000003è

	)

4877 
	#RCC_CFGR3_USART1SW_0
 ((
ušt32_t
)0x00000001è

	)

4878 
	#RCC_CFGR3_USART1SW_1
 ((
ušt32_t
)0x00000002è

	)

4880 
	#RCC_CFGR3_I2CSW
 ((
ušt32_t
)0x00000030è

	)

4881 
	#RCC_CFGR3_I2C1SW
 ((
ušt32_t
)0x00000010è

	)

4882 
	#RCC_CFGR3_I2C2SW
 ((
ušt32_t
)0x00000020è

	)

4884 
	#RCC_CFGR3_TIMSW
 ((
ušt32_t
)0x00000300è

	)

4885 
	#RCC_CFGR3_TIM1SW
 ((
ušt32_t
)0x00000100è

	)

4886 
	#RCC_CFGR3_TIM8SW
 ((
ušt32_t
)0x00000200è

	)

4888 
	#RCC_CFGR3_USART2SW
 ((
ušt32_t
)0x00030000è

	)

4889 
	#RCC_CFGR3_USART2SW_0
 ((
ušt32_t
)0x00010000è

	)

4890 
	#RCC_CFGR3_USART2SW_1
 ((
ušt32_t
)0x00020000è

	)

4892 
	#RCC_CFGR3_USART3SW
 ((
ušt32_t
)0x000C0000è

	)

4893 
	#RCC_CFGR3_USART3SW_0
 ((
ušt32_t
)0x00040000è

	)

4894 
	#RCC_CFGR3_USART3SW_1
 ((
ušt32_t
)0x00080000è

	)

4896 
	#RCC_CFGR3_UART4SW
 ((
ušt32_t
)0x00300000è

	)

4897 
	#RCC_CFGR3_UART4SW_0
 ((
ušt32_t
)0x00100000è

	)

4898 
	#RCC_CFGR3_UART4SW_1
 ((
ušt32_t
)0x00200000è

	)

4900 
	#RCC_CFGR3_UART5SW
 ((
ušt32_t
)0x00C00000è

	)

4901 
	#RCC_CFGR3_UART5SW_0
 ((
ušt32_t
)0x00400000è

	)

4902 
	#RCC_CFGR3_UART5SW_1
 ((
ušt32_t
)0x00800000è

	)

4910 
	#RTC_TR_PM
 ((
ušt32_t
)0x00400000)

	)

4911 
	#RTC_TR_HT
 ((
ušt32_t
)0x00300000)

	)

4912 
	#RTC_TR_HT_0
 ((
ušt32_t
)0x00100000)

	)

4913 
	#RTC_TR_HT_1
 ((
ušt32_t
)0x00200000)

	)

4914 
	#RTC_TR_HU
 ((
ušt32_t
)0x000F0000)

	)

4915 
	#RTC_TR_HU_0
 ((
ušt32_t
)0x00010000)

	)

4916 
	#RTC_TR_HU_1
 ((
ušt32_t
)0x00020000)

	)

4917 
	#RTC_TR_HU_2
 ((
ušt32_t
)0x00040000)

	)

4918 
	#RTC_TR_HU_3
 ((
ušt32_t
)0x00080000)

	)

4919 
	#RTC_TR_MNT
 ((
ušt32_t
)0x00007000)

	)

4920 
	#RTC_TR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

4921 
	#RTC_TR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

4922 
	#RTC_TR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

4923 
	#RTC_TR_MNU
 ((
ušt32_t
)0x00000F00)

	)

4924 
	#RTC_TR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

4925 
	#RTC_TR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

4926 
	#RTC_TR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

4927 
	#RTC_TR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

4928 
	#RTC_TR_ST
 ((
ušt32_t
)0x00000070)

	)

4929 
	#RTC_TR_ST_0
 ((
ušt32_t
)0x00000010)

	)

4930 
	#RTC_TR_ST_1
 ((
ušt32_t
)0x00000020)

	)

4931 
	#RTC_TR_ST_2
 ((
ušt32_t
)0x00000040)

	)

4932 
	#RTC_TR_SU
 ((
ušt32_t
)0x0000000F)

	)

4933 
	#RTC_TR_SU_0
 ((
ušt32_t
)0x00000001)

	)

4934 
	#RTC_TR_SU_1
 ((
ušt32_t
)0x00000002)

	)

4935 
	#RTC_TR_SU_2
 ((
ušt32_t
)0x00000004)

	)

4936 
	#RTC_TR_SU_3
 ((
ušt32_t
)0x00000008)

	)

4939 
	#RTC_DR_YT
 ((
ušt32_t
)0x00F00000)

	)

4940 
	#RTC_DR_YT_0
 ((
ušt32_t
)0x00100000)

	)

4941 
	#RTC_DR_YT_1
 ((
ušt32_t
)0x00200000)

	)

4942 
	#RTC_DR_YT_2
 ((
ušt32_t
)0x00400000)

	)

4943 
	#RTC_DR_YT_3
 ((
ušt32_t
)0x00800000)

	)

4944 
	#RTC_DR_YU
 ((
ušt32_t
)0x000F0000)

	)

4945 
	#RTC_DR_YU_0
 ((
ušt32_t
)0x00010000)

	)

4946 
	#RTC_DR_YU_1
 ((
ušt32_t
)0x00020000)

	)

4947 
	#RTC_DR_YU_2
 ((
ušt32_t
)0x00040000)

	)

4948 
	#RTC_DR_YU_3
 ((
ušt32_t
)0x00080000)

	)

4949 
	#RTC_DR_WDU
 ((
ušt32_t
)0x0000E000)

	)

4950 
	#RTC_DR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

4951 
	#RTC_DR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

4952 
	#RTC_DR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

4953 
	#RTC_DR_MT
 ((
ušt32_t
)0x00001000)

	)

4954 
	#RTC_DR_MU
 ((
ušt32_t
)0x00000F00)

	)

4955 
	#RTC_DR_MU_0
 ((
ušt32_t
)0x00000100)

	)

4956 
	#RTC_DR_MU_1
 ((
ušt32_t
)0x00000200)

	)

4957 
	#RTC_DR_MU_2
 ((
ušt32_t
)0x00000400)

	)

4958 
	#RTC_DR_MU_3
 ((
ušt32_t
)0x00000800)

	)

4959 
	#RTC_DR_DT
 ((
ušt32_t
)0x00000030)

	)

4960 
	#RTC_DR_DT_0
 ((
ušt32_t
)0x00000010)

	)

4961 
	#RTC_DR_DT_1
 ((
ušt32_t
)0x00000020)

	)

4962 
	#RTC_DR_DU
 ((
ušt32_t
)0x0000000F)

	)

4963 
	#RTC_DR_DU_0
 ((
ušt32_t
)0x00000001)

	)

4964 
	#RTC_DR_DU_1
 ((
ušt32_t
)0x00000002)

	)

4965 
	#RTC_DR_DU_2
 ((
ušt32_t
)0x00000004)

	)

4966 
	#RTC_DR_DU_3
 ((
ušt32_t
)0x00000008)

	)

4969 
	#RTC_CR_COE
 ((
ušt32_t
)0x00800000)

	)

4970 
	#RTC_CR_OSEL
 ((
ušt32_t
)0x00600000)

	)

4971 
	#RTC_CR_OSEL_0
 ((
ušt32_t
)0x00200000)

	)

4972 
	#RTC_CR_OSEL_1
 ((
ušt32_t
)0x00400000)

	)

4973 
	#RTC_CR_POL
 ((
ušt32_t
)0x00100000)

	)

4974 
	#RTC_CR_COSEL
 ((
ušt32_t
)0x00080000)

	)

4975 
	#RTC_CR_BCK
 ((
ušt32_t
)0x00040000)

	)

4976 
	#RTC_CR_SUB1H
 ((
ušt32_t
)0x00020000)

	)

4977 
	#RTC_CR_ADD1H
 ((
ušt32_t
)0x00010000)

	)

4978 
	#RTC_CR_TSIE
 ((
ušt32_t
)0x00008000)

	)

4979 
	#RTC_CR_WUTIE
 ((
ušt32_t
)0x00004000)

	)

4980 
	#RTC_CR_ALRBIE
 ((
ušt32_t
)0x00002000)

	)

4981 
	#RTC_CR_ALRAIE
 ((
ušt32_t
)0x00001000)

	)

4982 
	#RTC_CR_TSE
 ((
ušt32_t
)0x00000800)

	)

4983 
	#RTC_CR_WUTE
 ((
ušt32_t
)0x00000400)

	)

4984 
	#RTC_CR_ALRBE
 ((
ušt32_t
)0x00000200)

	)

4985 
	#RTC_CR_ALRAE
 ((
ušt32_t
)0x00000100)

	)

4986 
	#RTC_CR_FMT
 ((
ušt32_t
)0x00000040)

	)

4987 
	#RTC_CR_BYPSHAD
 ((
ušt32_t
)0x00000020)

	)

4988 
	#RTC_CR_REFCKON
 ((
ušt32_t
)0x00000010)

	)

4989 
	#RTC_CR_TSEDGE
 ((
ušt32_t
)0x00000008)

	)

4990 
	#RTC_CR_WUCKSEL
 ((
ušt32_t
)0x00000007)

	)

4991 
	#RTC_CR_WUCKSEL_0
 ((
ušt32_t
)0x00000001)

	)

4992 
	#RTC_CR_WUCKSEL_1
 ((
ušt32_t
)0x00000002)

	)

4993 
	#RTC_CR_WUCKSEL_2
 ((
ušt32_t
)0x00000004)

	)

4996 
	#RTC_ISR_RECALPF
 ((
ušt32_t
)0x00010000)

	)

4997 
	#RTC_ISR_TAMP3F
 ((
ušt32_t
)0x00008000)

	)

4998 
	#RTC_ISR_TAMP2F
 ((
ušt32_t
)0x00004000)

	)

4999 
	#RTC_ISR_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

5000 
	#RTC_ISR_TSOVF
 ((
ušt32_t
)0x00001000)

	)

5001 
	#RTC_ISR_TSF
 ((
ušt32_t
)0x00000800)

	)

5002 
	#RTC_ISR_WUTF
 ((
ušt32_t
)0x00000400)

	)

5003 
	#RTC_ISR_ALRBF
 ((
ušt32_t
)0x00000200)

	)

5004 
	#RTC_ISR_ALRAF
 ((
ušt32_t
)0x00000100)

	)

5005 
	#RTC_ISR_INIT
 ((
ušt32_t
)0x00000080)

	)

5006 
	#RTC_ISR_INITF
 ((
ušt32_t
)0x00000040)

	)

5007 
	#RTC_ISR_RSF
 ((
ušt32_t
)0x00000020)

	)

5008 
	#RTC_ISR_INITS
 ((
ušt32_t
)0x00000010)

	)

5009 
	#RTC_ISR_SHPF
 ((
ušt32_t
)0x00000008)

	)

5010 
	#RTC_ISR_WUTWF
 ((
ušt32_t
)0x00000004)

	)

5011 
	#RTC_ISR_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

5012 
	#RTC_ISR_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

5015 
	#RTC_PRER_PREDIV_A
 ((
ušt32_t
)0x007F0000)

	)

5016 
	#RTC_PRER_PREDIV_S
 ((
ušt32_t
)0x00007FFF)

	)

5019 
	#RTC_WUTR_WUT
 ((
ušt32_t
)0x0000FFFF)

	)

5022 
	#RTC_ALRMAR_MSK4
 ((
ušt32_t
)0x80000000)

	)

5023 
	#RTC_ALRMAR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

5024 
	#RTC_ALRMAR_DT
 ((
ušt32_t
)0x30000000)

	)

5025 
	#RTC_ALRMAR_DT_0
 ((
ušt32_t
)0x10000000)

	)

5026 
	#RTC_ALRMAR_DT_1
 ((
ušt32_t
)0x20000000)

	)

5027 
	#RTC_ALRMAR_DU
 ((
ušt32_t
)0x0F000000)

	)

5028 
	#RTC_ALRMAR_DU_0
 ((
ušt32_t
)0x01000000)

	)

5029 
	#RTC_ALRMAR_DU_1
 ((
ušt32_t
)0x02000000)

	)

5030 
	#RTC_ALRMAR_DU_2
 ((
ušt32_t
)0x04000000)

	)

5031 
	#RTC_ALRMAR_DU_3
 ((
ušt32_t
)0x08000000)

	)

5032 
	#RTC_ALRMAR_MSK3
 ((
ušt32_t
)0x00800000)

	)

5033 
	#RTC_ALRMAR_PM
 ((
ušt32_t
)0x00400000)

	)

5034 
	#RTC_ALRMAR_HT
 ((
ušt32_t
)0x00300000)

	)

5035 
	#RTC_ALRMAR_HT_0
 ((
ušt32_t
)0x00100000)

	)

5036 
	#RTC_ALRMAR_HT_1
 ((
ušt32_t
)0x00200000)

	)

5037 
	#RTC_ALRMAR_HU
 ((
ušt32_t
)0x000F0000)

	)

5038 
	#RTC_ALRMAR_HU_0
 ((
ušt32_t
)0x00010000)

	)

5039 
	#RTC_ALRMAR_HU_1
 ((
ušt32_t
)0x00020000)

	)

5040 
	#RTC_ALRMAR_HU_2
 ((
ušt32_t
)0x00040000)

	)

5041 
	#RTC_ALRMAR_HU_3
 ((
ušt32_t
)0x00080000)

	)

5042 
	#RTC_ALRMAR_MSK2
 ((
ušt32_t
)0x00008000)

	)

5043 
	#RTC_ALRMAR_MNT
 ((
ušt32_t
)0x00007000)

	)

5044 
	#RTC_ALRMAR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

5045 
	#RTC_ALRMAR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

5046 
	#RTC_ALRMAR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

5047 
	#RTC_ALRMAR_MNU
 ((
ušt32_t
)0x00000F00)

	)

5048 
	#RTC_ALRMAR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

5049 
	#RTC_ALRMAR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

5050 
	#RTC_ALRMAR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

5051 
	#RTC_ALRMAR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

5052 
	#RTC_ALRMAR_MSK1
 ((
ušt32_t
)0x00000080)

	)

5053 
	#RTC_ALRMAR_ST
 ((
ušt32_t
)0x00000070)

	)

5054 
	#RTC_ALRMAR_ST_0
 ((
ušt32_t
)0x00000010)

	)

5055 
	#RTC_ALRMAR_ST_1
 ((
ušt32_t
)0x00000020)

	)

5056 
	#RTC_ALRMAR_ST_2
 ((
ušt32_t
)0x00000040)

	)

5057 
	#RTC_ALRMAR_SU
 ((
ušt32_t
)0x0000000F)

	)

5058 
	#RTC_ALRMAR_SU_0
 ((
ušt32_t
)0x00000001)

	)

5059 
	#RTC_ALRMAR_SU_1
 ((
ušt32_t
)0x00000002)

	)

5060 
	#RTC_ALRMAR_SU_2
 ((
ušt32_t
)0x00000004)

	)

5061 
	#RTC_ALRMAR_SU_3
 ((
ušt32_t
)0x00000008)

	)

5064 
	#RTC_ALRMBR_MSK4
 ((
ušt32_t
)0x80000000)

	)

5065 
	#RTC_ALRMBR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

5066 
	#RTC_ALRMBR_DT
 ((
ušt32_t
)0x30000000)

	)

5067 
	#RTC_ALRMBR_DT_0
 ((
ušt32_t
)0x10000000)

	)

5068 
	#RTC_ALRMBR_DT_1
 ((
ušt32_t
)0x20000000)

	)

5069 
	#RTC_ALRMBR_DU
 ((
ušt32_t
)0x0F000000)

	)

5070 
	#RTC_ALRMBR_DU_0
 ((
ušt32_t
)0x01000000)

	)

5071 
	#RTC_ALRMBR_DU_1
 ((
ušt32_t
)0x02000000)

	)

5072 
	#RTC_ALRMBR_DU_2
 ((
ušt32_t
)0x04000000)

	)

5073 
	#RTC_ALRMBR_DU_3
 ((
ušt32_t
)0x08000000)

	)

5074 
	#RTC_ALRMBR_MSK3
 ((
ušt32_t
)0x00800000)

	)

5075 
	#RTC_ALRMBR_PM
 ((
ušt32_t
)0x00400000)

	)

5076 
	#RTC_ALRMBR_HT
 ((
ušt32_t
)0x00300000)

	)

5077 
	#RTC_ALRMBR_HT_0
 ((
ušt32_t
)0x00100000)

	)

5078 
	#RTC_ALRMBR_HT_1
 ((
ušt32_t
)0x00200000)

	)

5079 
	#RTC_ALRMBR_HU
 ((
ušt32_t
)0x000F0000)

	)

5080 
	#RTC_ALRMBR_HU_0
 ((
ušt32_t
)0x00010000)

	)

5081 
	#RTC_ALRMBR_HU_1
 ((
ušt32_t
)0x00020000)

	)

5082 
	#RTC_ALRMBR_HU_2
 ((
ušt32_t
)0x00040000)

	)

5083 
	#RTC_ALRMBR_HU_3
 ((
ušt32_t
)0x00080000)

	)

5084 
	#RTC_ALRMBR_MSK2
 ((
ušt32_t
)0x00008000)

	)

5085 
	#RTC_ALRMBR_MNT
 ((
ušt32_t
)0x00007000)

	)

5086 
	#RTC_ALRMBR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

5087 
	#RTC_ALRMBR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

5088 
	#RTC_ALRMBR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

5089 
	#RTC_ALRMBR_MNU
 ((
ušt32_t
)0x00000F00)

	)

5090 
	#RTC_ALRMBR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

5091 
	#RTC_ALRMBR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

5092 
	#RTC_ALRMBR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

5093 
	#RTC_ALRMBR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

5094 
	#RTC_ALRMBR_MSK1
 ((
ušt32_t
)0x00000080)

	)

5095 
	#RTC_ALRMBR_ST
 ((
ušt32_t
)0x00000070)

	)

5096 
	#RTC_ALRMBR_ST_0
 ((
ušt32_t
)0x00000010)

	)

5097 
	#RTC_ALRMBR_ST_1
 ((
ušt32_t
)0x00000020)

	)

5098 
	#RTC_ALRMBR_ST_2
 ((
ušt32_t
)0x00000040)

	)

5099 
	#RTC_ALRMBR_SU
 ((
ušt32_t
)0x0000000F)

	)

5100 
	#RTC_ALRMBR_SU_0
 ((
ušt32_t
)0x00000001)

	)

5101 
	#RTC_ALRMBR_SU_1
 ((
ušt32_t
)0x00000002)

	)

5102 
	#RTC_ALRMBR_SU_2
 ((
ušt32_t
)0x00000004)

	)

5103 
	#RTC_ALRMBR_SU_3
 ((
ušt32_t
)0x00000008)

	)

5106 
	#RTC_WPR_KEY
 ((
ušt32_t
)0x000000FF)

	)

5109 
	#RTC_SSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

5112 
	#RTC_SHIFTR_SUBFS
 ((
ušt32_t
)0x00007FFF)

	)

5113 
	#RTC_SHIFTR_ADD1S
 ((
ušt32_t
)0x80000000)

	)

5116 
	#RTC_TSTR_PM
 ((
ušt32_t
)0x00400000)

	)

5117 
	#RTC_TSTR_HT
 ((
ušt32_t
)0x00300000)

	)

5118 
	#RTC_TSTR_HT_0
 ((
ušt32_t
)0x00100000)

	)

5119 
	#RTC_TSTR_HT_1
 ((
ušt32_t
)0x00200000)

	)

5120 
	#RTC_TSTR_HU
 ((
ušt32_t
)0x000F0000)

	)

5121 
	#RTC_TSTR_HU_0
 ((
ušt32_t
)0x00010000)

	)

5122 
	#RTC_TSTR_HU_1
 ((
ušt32_t
)0x00020000)

	)

5123 
	#RTC_TSTR_HU_2
 ((
ušt32_t
)0x00040000)

	)

5124 
	#RTC_TSTR_HU_3
 ((
ušt32_t
)0x00080000)

	)

5125 
	#RTC_TSTR_MNT
 ((
ušt32_t
)0x00007000)

	)

5126 
	#RTC_TSTR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

5127 
	#RTC_TSTR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

5128 
	#RTC_TSTR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

5129 
	#RTC_TSTR_MNU
 ((
ušt32_t
)0x00000F00)

	)

5130 
	#RTC_TSTR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

5131 
	#RTC_TSTR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

5132 
	#RTC_TSTR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

5133 
	#RTC_TSTR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

5134 
	#RTC_TSTR_ST
 ((
ušt32_t
)0x00000070)

	)

5135 
	#RTC_TSTR_ST_0
 ((
ušt32_t
)0x00000010)

	)

5136 
	#RTC_TSTR_ST_1
 ((
ušt32_t
)0x00000020)

	)

5137 
	#RTC_TSTR_ST_2
 ((
ušt32_t
)0x00000040)

	)

5138 
	#RTC_TSTR_SU
 ((
ušt32_t
)0x0000000F)

	)

5139 
	#RTC_TSTR_SU_0
 ((
ušt32_t
)0x00000001)

	)

5140 
	#RTC_TSTR_SU_1
 ((
ušt32_t
)0x00000002)

	)

5141 
	#RTC_TSTR_SU_2
 ((
ušt32_t
)0x00000004)

	)

5142 
	#RTC_TSTR_SU_3
 ((
ušt32_t
)0x00000008)

	)

5145 
	#RTC_TSDR_WDU
 ((
ušt32_t
)0x0000E000)

	)

5146 
	#RTC_TSDR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

5147 
	#RTC_TSDR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

5148 
	#RTC_TSDR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

5149 
	#RTC_TSDR_MT
 ((
ušt32_t
)0x00001000)

	)

5150 
	#RTC_TSDR_MU
 ((
ušt32_t
)0x00000F00)

	)

5151 
	#RTC_TSDR_MU_0
 ((
ušt32_t
)0x00000100)

	)

5152 
	#RTC_TSDR_MU_1
 ((
ušt32_t
)0x00000200)

	)

5153 
	#RTC_TSDR_MU_2
 ((
ušt32_t
)0x00000400)

	)

5154 
	#RTC_TSDR_MU_3
 ((
ušt32_t
)0x00000800)

	)

5155 
	#RTC_TSDR_DT
 ((
ušt32_t
)0x00000030)

	)

5156 
	#RTC_TSDR_DT_0
 ((
ušt32_t
)0x00000010)

	)

5157 
	#RTC_TSDR_DT_1
 ((
ušt32_t
)0x00000020)

	)

5158 
	#RTC_TSDR_DU
 ((
ušt32_t
)0x0000000F)

	)

5159 
	#RTC_TSDR_DU_0
 ((
ušt32_t
)0x00000001)

	)

5160 
	#RTC_TSDR_DU_1
 ((
ušt32_t
)0x00000002)

	)

5161 
	#RTC_TSDR_DU_2
 ((
ušt32_t
)0x00000004)

	)

5162 
	#RTC_TSDR_DU_3
 ((
ušt32_t
)0x00000008)

	)

5165 
	#RTC_TSSSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

5168 
	#RTC_CALR_CALP
 ((
ušt32_t
)0x00008000)

	)

5169 
	#RTC_CALR_CALW8
 ((
ušt32_t
)0x00004000)

	)

5170 
	#RTC_CALR_CALW16
 ((
ušt32_t
)0x00002000)

	)

5171 
	#RTC_CALR_CALM
 ((
ušt32_t
)0x000001FF)

	)

5172 
	#RTC_CALR_CALM_0
 ((
ušt32_t
)0x00000001)

	)

5173 
	#RTC_CALR_CALM_1
 ((
ušt32_t
)0x00000002)

	)

5174 
	#RTC_CALR_CALM_2
 ((
ušt32_t
)0x00000004)

	)

5175 
	#RTC_CALR_CALM_3
 ((
ušt32_t
)0x00000008)

	)

5176 
	#RTC_CALR_CALM_4
 ((
ušt32_t
)0x00000010)

	)

5177 
	#RTC_CALR_CALM_5
 ((
ušt32_t
)0x00000020)

	)

5178 
	#RTC_CALR_CALM_6
 ((
ušt32_t
)0x00000040)

	)

5179 
	#RTC_CALR_CALM_7
 ((
ušt32_t
)0x00000080)

	)

5180 
	#RTC_CALR_CALM_8
 ((
ušt32_t
)0x00000100)

	)

5183 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ušt32_t
)0x00040000)

	)

5184 
	#RTC_TAFCR_TAMPPUDIS
 ((
ušt32_t
)0x00008000)

	)

5185 
	#RTC_TAFCR_TAMPPRCH
 ((
ušt32_t
)0x00006000)

	)

5186 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ušt32_t
)0x00002000)

	)

5187 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ušt32_t
)0x00004000)

	)

5188 
	#RTC_TAFCR_TAMPFLT
 ((
ušt32_t
)0x00001800)

	)

5189 
	#RTC_TAFCR_TAMPFLT_0
 ((
ušt32_t
)0x00000800)

	)

5190 
	#RTC_TAFCR_TAMPFLT_1
 ((
ušt32_t
)0x00001000)

	)

5191 
	#RTC_TAFCR_TAMPFREQ
 ((
ušt32_t
)0x00000700)

	)

5192 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ušt32_t
)0x00000100)

	)

5193 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ušt32_t
)0x00000200)

	)

5194 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ušt32_t
)0x00000400)

	)

5195 
	#RTC_TAFCR_TAMPTS
 ((
ušt32_t
)0x00000080)

	)

5196 
	#RTC_TAFCR_TAMP3TRG
 ((
ušt32_t
)0x00000040)

	)

5197 
	#RTC_TAFCR_TAMP3E
 ((
ušt32_t
)0x00000020)

	)

5198 
	#RTC_TAFCR_TAMP2TRG
 ((
ušt32_t
)0x00000010)

	)

5199 
	#RTC_TAFCR_TAMP2E
 ((
ušt32_t
)0x00000008)

	)

5200 
	#RTC_TAFCR_TAMPIE
 ((
ušt32_t
)0x00000004)

	)

5201 
	#RTC_TAFCR_TAMP1TRG
 ((
ušt32_t
)0x00000002)

	)

5202 
	#RTC_TAFCR_TAMP1E
 ((
ušt32_t
)0x00000001)

	)

5205 
	#RTC_ALRMASSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

5206 
	#RTC_ALRMASSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

5207 
	#RTC_ALRMASSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

5208 
	#RTC_ALRMASSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

5209 
	#RTC_ALRMASSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

5210 
	#RTC_ALRMASSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

5213 
	#RTC_ALRMBSSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

5214 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

5215 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

5216 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

5217 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

5218 
	#RTC_ALRMBSSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

5221 
	#RTC_BKP0R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5224 
	#RTC_BKP1R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5227 
	#RTC_BKP2R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5230 
	#RTC_BKP3R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5233 
	#RTC_BKP4R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5236 
	#RTC_BKP5R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5239 
	#RTC_BKP6R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5242 
	#RTC_BKP7R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5245 
	#RTC_BKP8R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5248 
	#RTC_BKP9R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5251 
	#RTC_BKP10R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5254 
	#RTC_BKP11R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5257 
	#RTC_BKP12R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5260 
	#RTC_BKP13R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5263 
	#RTC_BKP14R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5266 
	#RTC_BKP15R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5274 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

5275 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

5276 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

5278 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

5279 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

5280 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

5281 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

5283 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

5284 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

5285 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

5286 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

5287 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

5288 
	#SPI_CR1_CRCL
 ((
ušt16_t
)0x0800è

	)

5289 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

5290 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

5291 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

5292 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

5295 
	#SPI_CR2_RXDMAEN
 ((
ušt16_t
)0x0001è

	)

5296 
	#SPI_CR2_TXDMAEN
 ((
ušt16_t
)0x0002è

	)

5297 
	#SPI_CR2_SSOE
 ((
ušt16_t
)0x0004è

	)

5298 
	#SPI_CR2_NSSP
 ((
ušt16_t
)0x0008è

	)

5299 
	#SPI_CR2_FRF
 ((
ušt16_t
)0x0010è

	)

5300 
	#SPI_CR2_ERRIE
 ((
ušt16_t
)0x0020è

	)

5301 
	#SPI_CR2_RXNEIE
 ((
ušt16_t
)0x0040è

	)

5302 
	#SPI_CR2_TXEIE
 ((
ušt16_t
)0x0080è

	)

5304 
	#SPI_CR2_DS
 ((
ušt16_t
)0x0F00è

	)

5305 
	#SPI_CR2_DS_0
 ((
ušt16_t
)0x0100è

	)

5306 
	#SPI_CR2_DS_1
 ((
ušt16_t
)0x0200è

	)

5307 
	#SPI_CR2_DS_2
 ((
ušt16_t
)0x0400è

	)

5308 
	#SPI_CR2_DS_3
 ((
ušt16_t
)0x0800è

	)

5310 
	#SPI_CR2_FRXTH
 ((
ušt16_t
)0x1000è

	)

5311 
	#SPI_CR2_LDMARX
 ((
ušt16_t
)0x2000è

	)

5312 
	#SPI_CR2_LDMATX
 ((
ušt16_t
)0x4000è

	)

5315 
	#SPI_SR_RXNE
 ((
ušt16_t
)0x0001è

	)

5316 
	#SPI_SR_TXE
 ((
ušt16_t
)0x0002è

	)

5317 
	#SPI_SR_CRCERR
 ((
ušt16_t
)0x0010è

	)

5318 
	#SPI_SR_MODF
 ((
ušt16_t
)0x0020è

	)

5319 
	#SPI_SR_OVR
 ((
ušt16_t
)0x0040è

	)

5320 
	#SPI_SR_BSY
 ((
ušt16_t
)0x0080è

	)

5321 
	#SPI_SR_FRE
 ((
ušt16_t
)0x0100è

	)

5322 
	#SPI_SR_FRLVL
 ((
ušt16_t
)0x0600è

	)

5323 
	#SPI_SR_FRLVL_0
 ((
ušt16_t
)0x0200è

	)

5324 
	#SPI_SR_FRLVL_1
 ((
ušt16_t
)0x0400è

	)

5325 
	#SPI_SR_FTLVL
 ((
ušt16_t
)0x1800è

	)

5326 
	#SPI_SR_FTLVL_0
 ((
ušt16_t
)0x0800è

	)

5327 
	#SPI_SR_FTLVL_1
 ((
ušt16_t
)0x1000è

	)

5330 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

5333 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

5336 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

5339 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

5342 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

5344 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

5345 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

5346 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

5348 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

5350 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

5351 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

5352 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

5354 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

5356 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

5357 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

5358 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

5360 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

5361 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

5364 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

5365 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

5366 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

5374 
	#SYSCFG_CFGR1_MEM_MODE
 ((
ušt32_t
)0x00000003è

	)

5375 
	#SYSCFG_CFGR1_MEM_MODE_0
 ((
ušt32_t
)0x00000001è

	)

5376 
	#SYSCFG_CFGR1_MEM_MODE_1
 ((
ušt32_t
)0x00000002è

	)

5377 
	#SYSCFG_CFGR1_USB_IT_RMP
 ((
ušt32_t
)0x00000020è

	)

5378 
	#SYSCFG_CFGR1_TIM1_ITR3_RMP
 ((
ušt32_t
)0x00000040è

	)

5379 
	#SYSCFG_CFGR1_DAC_TRIG_RMP
 ((
ušt32_t
)0x00000080è

	)

5380 
	#SYSCFG_CFGR1_ADC24_DMA_RMP
 ((
ušt32_t
)0x00000100è

	)

5381 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 ((
ušt32_t
)0x00000800è

	)

5382 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 ((
ušt32_t
)0x00001000è

	)

5383 
	#SYSCFG_CFGR1_TIM6DAC1_DMA_RMP
 ((
ušt32_t
)0x00002000è

	)

5384 
	#SYSCFG_CFGR1_TIM7DAC2_DMA_RMP
 ((
ušt32_t
)0x00004000è

	)

5385 
	#SYSCFG_CFGR1_I2C_PB6_FMP
 ((
ušt32_t
)0x00010000è

	)

5386 
	#SYSCFG_CFGR1_I2C_PB7_FMP
 ((
ušt32_t
)0x00020000è

	)

5387 
	#SYSCFG_CFGR1_I2C_PB8_FMP
 ((
ušt32_t
)0x00040000è

	)

5388 
	#SYSCFG_CFGR1_I2C_PB9_FMP
 ((
ušt32_t
)0x00080000è

	)

5389 
	#SYSCFG_CFGR1_I2C1_FMP
 ((
ušt32_t
)0x00100000è

	)

5390 
	#SYSCFG_CFGR1_I2C2_FMP
 ((
ušt32_t
)0x00200000è

	)

5391 
	#SYSCFG_CFGR1_ENCODER_MODE
 ((
ušt32_t
)0x00C00000è

	)

5392 
	#SYSCFG_CFGR1_ENCODER_MODE_0
 ((
ušt32_t
)0x00400000è

	)

5393 
	#SYSCFG_CFGR1_ENCODER_MODE_1
 ((
ušt32_t
)0x00800000è

	)

5394 
	#SYSCFG_CFGR1_FPU_IE
 ((
ušt32_t
)0xFC000000è

	)

5395 
	#SYSCFG_CFGR1_FPU_IE_0
 ((
ušt32_t
)0x04000000è

	)

5396 
	#SYSCFG_CFGR1_FPU_IE_1
 ((
ušt32_t
)0x08000000è

	)

5397 
	#SYSCFG_CFGR1_FPU_IE_2
 ((
ušt32_t
)0x10000000è

	)

5398 
	#SYSCFG_CFGR1_FPU_IE_3
 ((
ušt32_t
)0x20000000è

	)

5399 
	#SYSCFG_CFGR1_FPU_IE_4
 ((
ušt32_t
)0x40000000è

	)

5400 
	#SYSCFG_CFGR1_FPU_IE_5
 ((
ušt32_t
)0x80000000è

	)

5403 
	#SYSCFG_RCR_PAGE0
 ((
ušt32_t
)0x00000001è

	)

5404 
	#SYSCFG_RCR_PAGE1
 ((
ušt32_t
)0x00000002è

	)

5405 
	#SYSCFG_RCR_PAGE2
 ((
ušt32_t
)0x00000004è

	)

5406 
	#SYSCFG_RCR_PAGE3
 ((
ušt32_t
)0x00000008è

	)

5407 
	#SYSCFG_RCR_PAGE4
 ((
ušt32_t
)0x00000010è

	)

5408 
	#SYSCFG_RCR_PAGE5
 ((
ušt32_t
)0x00000020è

	)

5409 
	#SYSCFG_RCR_PAGE6
 ((
ušt32_t
)0x00000040è

	)

5410 
	#SYSCFG_RCR_PAGE7
 ((
ušt32_t
)0x00000080è

	)

5413 
	#SYSCFG_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

5414 
	#SYSCFG_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

5415 
	#SYSCFG_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

5416 
	#SYSCFG_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

5421 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

5422 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

5423 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

5424 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

5425 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

5426 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

5431 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

5432 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

5433 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

5434 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

5435 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

5436 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

5441 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

5442 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

5443 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

5444 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

5445 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

5446 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

5451 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

5452 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

5453 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

5454 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

5455 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

5458 
	#SYSCFG_EXTIRCR_EXTI4
 ((
ušt16_t
)0x000Fè

	)

5459 
	#SYSCFG_EXTIRCR_EXTI5
 ((
ušt16_t
)0x00F0è

	)

5460 
	#SYSCFG_EXTIRCR_EXTI6
 ((
ušt16_t
)0x0F00è

	)

5461 
	#SYSCFG_EXTIRCR_EXTI7
 ((
ušt16_t
)0xF000è

	)

5466 
	#SYSCFG_EXTIRCR_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

5467 
	#SYSCFG_EXTIRCR_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

5468 
	#SYSCFG_EXTIRCR_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

5469 
	#SYSCFG_EXTIRCR_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

5470 
	#SYSCFG_EXTIRCR_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

5471 
	#SYSCFG_EXTIRCR_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

5476 
	#SYSCFG_EXTIRCR_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

5477 
	#SYSCFG_EXTIRCR_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

5478 
	#SYSCFG_EXTIRCR_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

5479 
	#SYSCFG_EXTIRCR_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

5480 
	#SYSCFG_EXTIRCR_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

5481 
	#SYSCFG_EXTIRCR_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

5486 
	#SYSCFG_EXTIRCR_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

5487 
	#SYSCFG_EXTIRCR_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

5488 
	#SYSCFG_EXTIRCR_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

5489 
	#SYSCFG_EXTIRCR_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

5490 
	#SYSCFG_EXTIRCR_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

5491 
	#SYSCFG_EXTIRCR_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

5496 
	#SYSCFG_EXTIRCR_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

5497 
	#SYSCFG_EXTIRCR_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

5498 
	#SYSCFG_EXTIRCR_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

5499 
	#SYSCFG_EXTIRCR_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

5500 
	#SYSCFG_EXTIRCR_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

5503 
	#SYSCFG_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

5504 
	#SYSCFG_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

5505 
	#SYSCFG_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

5506 
	#SYSCFG_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

5511 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

5512 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

5513 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

5514 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

5515 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

5520 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

5521 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

5522 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

5523 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

5524 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

5525 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

5530 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

5531 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

5532 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

5533 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

5534 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

5535 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

5540 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

5541 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

5542 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

5543 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

5544 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

5547 
	#SYSCFG_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

5548 
	#SYSCFG_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

5549 
	#SYSCFG_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

5550 
	#SYSCFG_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

5555 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

5556 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

5557 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

5558 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

5559 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

5564 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

5565 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

5566 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

5567 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

5568 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

5573 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

5574 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

5575 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

5576 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

5577 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

5582 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

5583 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

5584 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

5585 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

5586 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

5589 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 ((
ušt32_t
)0x00000001è

	)

5590 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 ((
ušt32_t
)0x00000002è

	)

5591 
	#SYSCFG_CFGR2_PVD_LOCK
 ((
ušt32_t
)0x00000004è

	)

5592 
	#SYSCFG_CFGR2_BYP_ADDR_PAR
 ((
ušt32_t
)0x00000010è

	)

5593 
	#SYSCFG_CFGR2_SRAM_PE
 ((
ušt32_t
)0x00000100è

	)

5602 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

5603 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

5604 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

5605 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

5606 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

5608 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

5609 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

5610 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

5612 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

5614 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

5615 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

5616 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

5618 
	#TIM_CR1_UIFREMAP
 ((
ušt16_t
)0x0800è

	)

5621 
	#TIM_CR2_CCPC
 ((
ušt32_t
)0x00000001è

	)

5622 
	#TIM_CR2_CCUS
 ((
ušt32_t
)0x00000004è

	)

5623 
	#TIM_CR2_CCDS
 ((
ušt32_t
)0x00000008è

	)

5625 
	#TIM_CR2_MMS
 ((
ušt32_t
)0x00000070è

	)

5626 
	#TIM_CR2_MMS_0
 ((
ušt32_t
)0x00000010è

	)

5627 
	#TIM_CR2_MMS_1
 ((
ušt32_t
)0x00000020è

	)

5628 
	#TIM_CR2_MMS_2
 ((
ušt32_t
)0x00000040è

	)

5630 
	#TIM_CR2_TI1S
 ((
ušt32_t
)0x00000080è

	)

5631 
	#TIM_CR2_OIS1
 ((
ušt32_t
)0x00000100è

	)

5632 
	#TIM_CR2_OIS1N
 ((
ušt32_t
)0x00000200è

	)

5633 
	#TIM_CR2_OIS2
 ((
ušt32_t
)0x00000400è

	)

5634 
	#TIM_CR2_OIS2N
 ((
ušt32_t
)0x00000800è

	)

5635 
	#TIM_CR2_OIS3
 ((
ušt32_t
)0x00001000è

	)

5636 
	#TIM_CR2_OIS3N
 ((
ušt32_t
)0x00002000è

	)

5637 
	#TIM_CR2_OIS4
 ((
ušt32_t
)0x00004000è

	)

5638 
	#TIM_CR2_OIS5
 ((
ušt32_t
)0x00010000è

	)

5639 
	#TIM_CR2_OIS6
 ((
ušt32_t
)0x00020000è

	)

5641 
	#TIM_CR2_MMS2
 ((
ušt32_t
)0x00F00000è

	)

5642 
	#TIM_CR2_MMS2_0
 ((
ušt32_t
)0x00100000è

	)

5643 
	#TIM_CR2_MMS2_1
 ((
ušt32_t
)0x00200000è

	)

5644 
	#TIM_CR2_MMS2_2
 ((
ušt32_t
)0x00400000è

	)

5645 
	#TIM_CR2_MMS2_3
 ((
ušt32_t
)0x00800000è

	)

5648 
	#TIM_SMCR_SMS
 ((
ušt32_t
)0x00010007è

	)

5649 
	#TIM_SMCR_SMS_0
 ((
ušt32_t
)0x00000001è

	)

5650 
	#TIM_SMCR_SMS_1
 ((
ušt32_t
)0x00000002è

	)

5651 
	#TIM_SMCR_SMS_2
 ((
ušt32_t
)0x00000004è

	)

5652 
	#TIM_SMCR_SMS_3
 ((
ušt32_t
)0x00010000è

	)

5654 
	#TIM_SMCR_OCCS
 ((
ušt32_t
)0x00000008è

	)

5656 
	#TIM_SMCR_TS
 ((
ušt32_t
)0x00000070è

	)

5657 
	#TIM_SMCR_TS_0
 ((
ušt32_t
)0x00000010è

	)

5658 
	#TIM_SMCR_TS_1
 ((
ušt32_t
)0x00000020è

	)

5659 
	#TIM_SMCR_TS_2
 ((
ušt32_t
)0x00000040è

	)

5661 
	#TIM_SMCR_MSM
 ((
ušt32_t
)0x00000080è

	)

5663 
	#TIM_SMCR_ETF
 ((
ušt32_t
)0x00000F00è

	)

5664 
	#TIM_SMCR_ETF_0
 ((
ušt32_t
)0x00000100è

	)

5665 
	#TIM_SMCR_ETF_1
 ((
ušt32_t
)0x00000200è

	)

5666 
	#TIM_SMCR_ETF_2
 ((
ušt32_t
)0x00000400è

	)

5667 
	#TIM_SMCR_ETF_3
 ((
ušt32_t
)0x00000800è

	)

5669 
	#TIM_SMCR_ETPS
 ((
ušt32_t
)0x00003000è

	)

5670 
	#TIM_SMCR_ETPS_0
 ((
ušt32_t
)0x00001000è

	)

5671 
	#TIM_SMCR_ETPS_1
 ((
ušt32_t
)0x00002000è

	)

5673 
	#TIM_SMCR_ECE
 ((
ušt32_t
)0x00004000è

	)

5674 
	#TIM_SMCR_ETP
 ((
ušt32_t
)0x00008000è

	)

5677 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

5678 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

5679 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

5680 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

5681 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

5682 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

5683 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

5684 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

5685 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

5686 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

5687 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

5688 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

5689 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

5690 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

5691 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

5694 
	#TIM_SR_UIF
 ((
ušt32_t
)0x00000001è

	)

5695 
	#TIM_SR_CC1IF
 ((
ušt32_t
)0x00000002è

	)

5696 
	#TIM_SR_CC2IF
 ((
ušt32_t
)0x00000004è

	)

5697 
	#TIM_SR_CC3IF
 ((
ušt32_t
)0x00000008è

	)

5698 
	#TIM_SR_CC4IF
 ((
ušt32_t
)0x00000010è

	)

5699 
	#TIM_SR_COMIF
 ((
ušt32_t
)0x00000020è

	)

5700 
	#TIM_SR_TIF
 ((
ušt32_t
)0x00000040è

	)

5701 
	#TIM_SR_BIF
 ((
ušt32_t
)0x00000080è

	)

5702 
	#TIM_SR_B2IF
 ((
ušt32_t
)0x00000100è

	)

5703 
	#TIM_SR_CC1OF
 ((
ušt32_t
)0x00000200è

	)

5704 
	#TIM_SR_CC2OF
 ((
ušt32_t
)0x00000400è

	)

5705 
	#TIM_SR_CC3OF
 ((
ušt32_t
)0x00000800è

	)

5706 
	#TIM_SR_CC4OF
 ((
ušt32_t
)0x00001000è

	)

5707 
	#TIM_SR_CC5IF
 ((
ušt32_t
)0x00010000è

	)

5708 
	#TIM_SR_CC6IF
 ((
ušt32_t
)0x00020000è

	)

5712 
	#TIM_EGR_UG
 ((
ušt16_t
)0x0001è

	)

5713 
	#TIM_EGR_CC1G
 ((
ušt16_t
)0x0002è

	)

5714 
	#TIM_EGR_CC2G
 ((
ušt16_t
)0x0004è

	)

5715 
	#TIM_EGR_CC3G
 ((
ušt16_t
)0x0008è

	)

5716 
	#TIM_EGR_CC4G
 ((
ušt16_t
)0x0010è

	)

5717 
	#TIM_EGR_COMG
 ((
ušt16_t
)0x0020è

	)

5718 
	#TIM_EGR_TG
 ((
ušt16_t
)0x0040è

	)

5719 
	#TIM_EGR_BG
 ((
ušt16_t
)0x0080è

	)

5720 
	#TIM_EGR_B2G
 ((
ušt16_t
)0x0100è

	)

5724 
	#TIM_CCMR1_CC1S
 ((
ušt32_t
)0x00000003è

	)

5725 
	#TIM_CCMR1_CC1S_0
 ((
ušt32_t
)0x00000001è

	)

5726 
	#TIM_CCMR1_CC1S_1
 ((
ušt32_t
)0x00000002è

	)

5728 
	#TIM_CCMR1_OC1FE
 ((
ušt32_t
)0x00000004è

	)

5729 
	#TIM_CCMR1_OC1PE
 ((
ušt32_t
)0x00000008è

	)

5731 
	#TIM_CCMR1_OC1M
 ((
ušt32_t
)0x00010070è

	)

5732 
	#TIM_CCMR1_OC1M_0
 ((
ušt32_t
)0x00000010è

	)

5733 
	#TIM_CCMR1_OC1M_1
 ((
ušt32_t
)0x00000020è

	)

5734 
	#TIM_CCMR1_OC1M_2
 ((
ušt32_t
)0x00000040è

	)

5735 
	#TIM_CCMR1_OC1M_3
 ((
ušt32_t
)0x00010000è

	)

5737 
	#TIM_CCMR1_OC1CE
 ((
ušt32_t
)0x00000080è

	)

5739 
	#TIM_CCMR1_CC2S
 ((
ušt32_t
)0x00000300è

	)

5740 
	#TIM_CCMR1_CC2S_0
 ((
ušt32_t
)0x00000100è

	)

5741 
	#TIM_CCMR1_CC2S_1
 ((
ušt32_t
)0x00000200è

	)

5743 
	#TIM_CCMR1_OC2FE
 ((
ušt32_t
)0x00000400è

	)

5744 
	#TIM_CCMR1_OC2PE
 ((
ušt32_t
)0x00000800è

	)

5746 
	#TIM_CCMR1_OC2M
 ((
ušt32_t
)0x01007000è

	)

5747 
	#TIM_CCMR1_OC2M_0
 ((
ušt32_t
)0x00001000è

	)

5748 
	#TIM_CCMR1_OC2M_1
 ((
ušt32_t
)0x00002000è

	)

5749 
	#TIM_CCMR1_OC2M_2
 ((
ušt32_t
)0x00004000è

	)

5750 
	#TIM_CCMR1_OC2M_3
 ((
ušt32_t
)0x01000000è

	)

5752 
	#TIM_CCMR1_OC2CE
 ((
ušt32_t
)0x00008000è

	)

5756 
	#TIM_CCMR1_IC1PSC
 ((
ušt32_t
)0x0000000Cè

	)

5757 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt32_t
)0x00000004è

	)

5758 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt32_t
)0x00000008è

	)

5760 
	#TIM_CCMR1_IC1F
 ((
ušt32_t
)0x000000F0è

	)

5761 
	#TIM_CCMR1_IC1F_0
 ((
ušt32_t
)0x00000010è

	)

5762 
	#TIM_CCMR1_IC1F_1
 ((
ušt32_t
)0x00000020è

	)

5763 
	#TIM_CCMR1_IC1F_2
 ((
ušt32_t
)0x00000040è

	)

5764 
	#TIM_CCMR1_IC1F_3
 ((
ušt32_t
)0x00000080è

	)

5766 
	#TIM_CCMR1_IC2PSC
 ((
ušt32_t
)0x00000C00è

	)

5767 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt32_t
)0x00000400è

	)

5768 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt32_t
)0x00000800è

	)

5770 
	#TIM_CCMR1_IC2F
 ((
ušt32_t
)0x0000F000è

	)

5771 
	#TIM_CCMR1_IC2F_0
 ((
ušt32_t
)0x00001000è

	)

5772 
	#TIM_CCMR1_IC2F_1
 ((
ušt32_t
)0x00002000è

	)

5773 
	#TIM_CCMR1_IC2F_2
 ((
ušt32_t
)0x00004000è

	)

5774 
	#TIM_CCMR1_IC2F_3
 ((
ušt32_t
)0x00008000è

	)

5777 
	#TIM_CCMR2_CC3S
 ((
ušt32_t
)0x00000003è

	)

5778 
	#TIM_CCMR2_CC3S_0
 ((
ušt32_t
)0x00000001è

	)

5779 
	#TIM_CCMR2_CC3S_1
 ((
ušt32_t
)0x00000002è

	)

5781 
	#TIM_CCMR2_OC3FE
 ((
ušt32_t
)0x00000004è

	)

5782 
	#TIM_CCMR2_OC3PE
 ((
ušt32_t
)0x00000008è

	)

5784 
	#TIM_CCMR2_OC3M
 ((
ušt32_t
)0x00000070è

	)

5785 
	#TIM_CCMR2_OC3M_0
 ((
ušt32_t
)0x00000010è

	)

5786 
	#TIM_CCMR2_OC3M_1
 ((
ušt32_t
)0x00000020è

	)

5787 
	#TIM_CCMR2_OC3M_2
 ((
ušt32_t
)0x00000040è

	)

5788 
	#TIM_CCMR2_OC3M_3
 ((
ušt32_t
)0x00010000è

	)

5790 
	#TIM_CCMR2_OC3CE
 ((
ušt32_t
)0x00000080è

	)

5792 
	#TIM_CCMR2_CC4S
 ((
ušt32_t
)0x00000300è

	)

5793 
	#TIM_CCMR2_CC4S_0
 ((
ušt32_t
)0x00000100è

	)

5794 
	#TIM_CCMR2_CC4S_1
 ((
ušt32_t
)0x00000200è

	)

5796 
	#TIM_CCMR2_OC4FE
 ((
ušt32_t
)0x00000400è

	)

5797 
	#TIM_CCMR2_OC4PE
 ((
ušt32_t
)0x00000800è

	)

5799 
	#TIM_CCMR2_OC4M
 ((
ušt32_t
)0x00007000è

	)

5800 
	#TIM_CCMR2_OC4M_0
 ((
ušt32_t
)0x00001000è

	)

5801 
	#TIM_CCMR2_OC4M_1
 ((
ušt32_t
)0x00002000è

	)

5802 
	#TIM_CCMR2_OC4M_2
 ((
ušt32_t
)0x00004000è

	)

5803 
	#TIM_CCMR2_OC4M_3
 ((
ušt32_t
)0x00100000è

	)

5805 
	#TIM_CCMR2_OC4CE
 ((
ušt32_t
)0x00008000è

	)

5809 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x0000000Cè

	)

5810 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x00000004è

	)

5811 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x00000008è

	)

5813 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x000000F0è

	)

5814 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x00000010è

	)

5815 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x00000020è

	)

5816 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x00000040è

	)

5817 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x00000080è

	)

5819 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x00000C00è

	)

5820 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x00000400è

	)

5821 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x00000800è

	)

5823 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0x0000F000è

	)

5824 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x00001000è

	)

5825 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x00002000è

	)

5826 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x00004000è

	)

5827 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x00008000è

	)

5830 
	#TIM_CCER_CC1E
 ((
ušt32_t
)0x00000001è

	)

5831 
	#TIM_CCER_CC1P
 ((
ušt32_t
)0x00000002è

	)

5832 
	#TIM_CCER_CC1NE
 ((
ušt32_t
)0x00000004è

	)

5833 
	#TIM_CCER_CC1NP
 ((
ušt32_t
)0x00000008è

	)

5834 
	#TIM_CCER_CC2E
 ((
ušt32_t
)0x00000010è

	)

5835 
	#TIM_CCER_CC2P
 ((
ušt32_t
)0x00000020è

	)

5836 
	#TIM_CCER_CC2NE
 ((
ušt32_t
)0x00000040è

	)

5837 
	#TIM_CCER_CC2NP
 ((
ušt32_t
)0x00000080è

	)

5838 
	#TIM_CCER_CC3E
 ((
ušt32_t
)0x00000100è

	)

5839 
	#TIM_CCER_CC3P
 ((
ušt32_t
)0x00000200è

	)

5840 
	#TIM_CCER_CC3NE
 ((
ušt32_t
)0x00000400è

	)

5841 
	#TIM_CCER_CC3NP
 ((
ušt32_t
)0x00000800è

	)

5842 
	#TIM_CCER_CC4E
 ((
ušt32_t
)0x00001000è

	)

5843 
	#TIM_CCER_CC4P
 ((
ušt32_t
)0x00002000è

	)

5844 
	#TIM_CCER_CC4NP
 ((
ušt32_t
)0x00008000è

	)

5845 
	#TIM_CCER_CC5E
 ((
ušt32_t
)0x00010000è

	)

5846 
	#TIM_CCER_CC5P
 ((
ušt32_t
)0x00020000è

	)

5847 
	#TIM_CCER_CC6E
 ((
ušt32_t
)0x00100000è

	)

5848 
	#TIM_CCER_CC6P
 ((
ušt32_t
)0x00200000è

	)

5850 
	#TIM_CNT_CNT
 ((
ušt32_t
)0xFFFFFFFFè

	)

5851 
	#TIM_CNT_UIFCPY
 ((
ušt32_t
)0x80000000è

	)

5853 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

5856 
	#TIM_ARR_ARR
 ((
ušt32_t
)0xFFFFFFFFè

	)

5859 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

5862 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

5865 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

5868 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

5871 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

5874 
	#TIM_CCR5_CCR5
 ((
ušt32_t
)0xFFFFFFFFè

	)

5875 
	#TIM_CCR5_GC5C1
 ((
ušt32_t
)0x20000000è

	)

5876 
	#TIM_CCR5_GC5C2
 ((
ušt32_t
)0x40000000è

	)

5877 
	#TIM_CCR5_GC5C3
 ((
ušt32_t
)0x80000000è

	)

5880 
	#TIM_CCR6_CCR6
 ((
ušt16_t
)0xFFFFè

	)

5883 
	#TIM_BDTR_DTG
 ((
ušt32_t
)0x000000FFè

	)

5884 
	#TIM_BDTR_DTG_0
 ((
ušt32_t
)0x00000001è

	)

5885 
	#TIM_BDTR_DTG_1
 ((
ušt32_t
)0x00000002è

	)

5886 
	#TIM_BDTR_DTG_2
 ((
ušt32_t
)0x00000004è

	)

5887 
	#TIM_BDTR_DTG_3
 ((
ušt32_t
)0x00000008è

	)

5888 
	#TIM_BDTR_DTG_4
 ((
ušt32_t
)0x00000010è

	)

5889 
	#TIM_BDTR_DTG_5
 ((
ušt32_t
)0x00000020è

	)

5890 
	#TIM_BDTR_DTG_6
 ((
ušt32_t
)0x00000040è

	)

5891 
	#TIM_BDTR_DTG_7
 ((
ušt32_t
)0x00000080è

	)

5893 
	#TIM_BDTR_LOCK
 ((
ušt32_t
)0x00000300è

	)

5894 
	#TIM_BDTR_LOCK_0
 ((
ušt32_t
)0x00000100è

	)

5895 
	#TIM_BDTR_LOCK_1
 ((
ušt32_t
)0x00000200è

	)

5897 
	#TIM_BDTR_OSSI
 ((
ušt32_t
)0x00000400è

	)

5898 
	#TIM_BDTR_OSSR
 ((
ušt32_t
)0x00000800è

	)

5899 
	#TIM_BDTR_BKE
 ((
ušt32_t
)0x00001000è

	)

5900 
	#TIM_BDTR_BKP
 ((
ušt32_t
)0x00002000è

	)

5901 
	#TIM_BDTR_AOE
 ((
ušt32_t
)0x00004000è

	)

5902 
	#TIM_BDTR_MOE
 ((
ušt32_t
)0x00008000è

	)

5904 
	#TIM_BDTR_BKF
 ((
ušt32_t
)0x000F0000è

	)

5905 
	#TIM_BDTR_BK2F
 ((
ušt32_t
)0x00F00000è

	)

5907 
	#TIM_BDTR_BK2E
 ((
ušt32_t
)0x01000000è

	)

5908 
	#TIM_BDTR_BK2P
 ((
ušt32_t
)0x02000000è

	)

5911 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

5912 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

5913 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

5914 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

5915 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

5916 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

5918 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

5919 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

5920 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

5921 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

5922 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

5923 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

5926 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

5929 
	#TIM16_OR_TI1_RMP
 ((
ušt16_t
)0x00C0è

	)

5930 
	#TIM16_OR_TI1_RMP_0
 ((
ušt16_t
)0x0040è

	)

5931 
	#TIM16_OR_TI1_RMP_1
 ((
ušt16_t
)0x0080è

	)

5934 
	#TIM1_OR_ETR_RMP
 ((
ušt16_t
)0x000Fè

	)

5935 
	#TIM1_OR_ETR_RMP_0
 ((
ušt16_t
)0x0001è

	)

5936 
	#TIM1_OR_ETR_RMP_1
 ((
ušt16_t
)0x0002è

	)

5937 
	#TIM1_OR_ETR_RMP_2
 ((
ušt16_t
)0x0004è

	)

5938 
	#TIM1_OR_ETR_RMP_3
 ((
ušt16_t
)0x0008è

	)

5941 
	#TIM8_OR_ETR_RMP
 ((
ušt16_t
)0x000Fè

	)

5942 
	#TIM8_OR_ETR_RMP_0
 ((
ušt16_t
)0x0001è

	)

5943 
	#TIM8_OR_ETR_RMP_1
 ((
ušt16_t
)0x0002è

	)

5944 
	#TIM8_OR_ETR_RMP_2
 ((
ušt16_t
)0x0004è

	)

5945 
	#TIM8_OR_ETR_RMP_3
 ((
ušt16_t
)0x0008è

	)

5948 
	#TIM_CCMR3_OC5FE
 ((
ušt32_t
)0x00000004è

	)

5949 
	#TIM_CCMR3_OC5PE
 ((
ušt32_t
)0x00000008è

	)

5951 
	#TIM_CCMR3_OC5M
 ((
ušt32_t
)0x00000070è

	)

5952 
	#TIM_CCMR3_OC5M_0
 ((
ušt32_t
)0x00000010è

	)

5953 
	#TIM_CCMR3_OC5M_1
 ((
ušt32_t
)0x00000020è

	)

5954 
	#TIM_CCMR3_OC5M_2
 ((
ušt32_t
)0x00000040è

	)

5955 
	#TIM_CCMR3_OC5M_3
 ((
ušt32_t
)0x00010000è

	)

5957 
	#TIM_CCMR3_OC5CE
 ((
ušt32_t
)0x00000080è

	)

5959 
	#TIM_CCMR3_OC6FE
 ((
ušt32_t
)0x00000400è

	)

5960 
	#TIM_CCMR3_OC6PE
 ((
ušt32_t
)0x00000800è

	)

5962 
	#TIM_CCMR3_OC6M
 ((
ušt32_t
)0x00007000è

	)

5963 
	#TIM_CCMR3_OC6M_0
 ((
ušt32_t
)0x00001000è

	)

5964 
	#TIM_CCMR3_OC6M_1
 ((
ušt32_t
)0x00002000è

	)

5965 
	#TIM_CCMR3_OC6M_2
 ((
ušt32_t
)0x00004000è

	)

5966 
	#TIM_CCMR3_OC6M_3
 ((
ušt32_t
)0x00100000è

	)

5968 
	#TIM_CCMR3_OC6CE
 ((
ušt32_t
)0x00008000è

	)

5976 
	#USART_CR1_UE
 ((
ušt32_t
)0x00000001è

	)

5977 
	#USART_CR1_UESM
 ((
ušt32_t
)0x00000002è

	)

5978 
	#USART_CR1_RE
 ((
ušt32_t
)0x00000004è

	)

5979 
	#USART_CR1_TE
 ((
ušt32_t
)0x00000008è

	)

5980 
	#USART_CR1_IDLEIE
 ((
ušt32_t
)0x00000010è

	)

5981 
	#USART_CR1_RXNEIE
 ((
ušt32_t
)0x00000020è

	)

5982 
	#USART_CR1_TCIE
 ((
ušt32_t
)0x00000040è

	)

5983 
	#USART_CR1_TXEIE
 ((
ušt32_t
)0x00000080è

	)

5984 
	#USART_CR1_PEIE
 ((
ušt32_t
)0x00000100è

	)

5985 
	#USART_CR1_PS
 ((
ušt32_t
)0x00000200è

	)

5986 
	#USART_CR1_PCE
 ((
ušt32_t
)0x00000400è

	)

5987 
	#USART_CR1_WAKE
 ((
ušt32_t
)0x00000800è

	)

5988 
	#USART_CR1_M
 ((
ušt32_t
)0x00001000è

	)

5989 
	#USART_CR1_MME
 ((
ušt32_t
)0x00002000è

	)

5990 
	#USART_CR1_CMIE
 ((
ušt32_t
)0x00004000è

	)

5991 
	#USART_CR1_OVER8
 ((
ušt32_t
)0x00008000è

	)

5992 
	#USART_CR1_DEDT
 ((
ušt32_t
)0x001F0000è

	)

5993 
	#USART_CR1_DEDT_0
 ((
ušt32_t
)0x00010000è

	)

5994 
	#USART_CR1_DEDT_1
 ((
ušt32_t
)0x00020000è

	)

5995 
	#USART_CR1_DEDT_2
 ((
ušt32_t
)0x00040000è

	)

5996 
	#USART_CR1_DEDT_3
 ((
ušt32_t
)0x00080000è

	)

5997 
	#USART_CR1_DEDT_4
 ((
ušt32_t
)0x00100000è

	)

5998 
	#USART_CR1_DEAT
 ((
ušt32_t
)0x03E00000è

	)

5999 
	#USART_CR1_DEAT_0
 ((
ušt32_t
)0x00200000è

	)

6000 
	#USART_CR1_DEAT_1
 ((
ušt32_t
)0x00400000è

	)

6001 
	#USART_CR1_DEAT_2
 ((
ušt32_t
)0x00800000è

	)

6002 
	#USART_CR1_DEAT_3
 ((
ušt32_t
)0x01000000è

	)

6003 
	#USART_CR1_DEAT_4
 ((
ušt32_t
)0x02000000è

	)

6004 
	#USART_CR1_RTOIE
 ((
ušt32_t
)0x04000000è

	)

6005 
	#USART_CR1_EOBIE
 ((
ušt32_t
)0x08000000è

	)

6008 
	#USART_CR2_ADDM7
 ((
ušt32_t
)0x00000010è

	)

6009 
	#USART_CR2_LBDL
 ((
ušt32_t
)0x00000020è

	)

6010 
	#USART_CR2_LBDIE
 ((
ušt32_t
)0x00000040è

	)

6011 
	#USART_CR2_LBCL
 ((
ušt32_t
)0x00000100è

	)

6012 
	#USART_CR2_CPHA
 ((
ušt32_t
)0x00000200è

	)

6013 
	#USART_CR2_CPOL
 ((
ušt32_t
)0x00000400è

	)

6014 
	#USART_CR2_CLKEN
 ((
ušt32_t
)0x00000800è

	)

6015 
	#USART_CR2_STOP
 ((
ušt32_t
)0x00003000è

	)

6016 
	#USART_CR2_STOP_0
 ((
ušt32_t
)0x00001000è

	)

6017 
	#USART_CR2_STOP_1
 ((
ušt32_t
)0x00002000è

	)

6018 
	#USART_CR2_LINEN
 ((
ušt32_t
)0x00004000è

	)

6019 
	#USART_CR2_SWAP
 ((
ušt32_t
)0x00008000è

	)

6020 
	#USART_CR2_RXINV
 ((
ušt32_t
)0x00010000è

	)

6021 
	#USART_CR2_TXINV
 ((
ušt32_t
)0x00020000è

	)

6022 
	#USART_CR2_DATAINV
 ((
ušt32_t
)0x00040000è

	)

6023 
	#USART_CR2_MSBFIRST
 ((
ušt32_t
)0x00080000è

	)

6024 
	#USART_CR2_ABREN
 ((
ušt32_t
)0x00100000è

	)

6025 
	#USART_CR2_ABRMODE
 ((
ušt32_t
)0x00600000è

	)

6026 
	#USART_CR2_ABRMODE_0
 ((
ušt32_t
)0x00200000è

	)

6027 
	#USART_CR2_ABRMODE_1
 ((
ušt32_t
)0x00400000è

	)

6028 
	#USART_CR2_RTOEN
 ((
ušt32_t
)0x00800000è

	)

6029 
	#USART_CR2_ADD
 ((
ušt32_t
)0xFF000000è

	)

6032 
	#USART_CR3_EIE
 ((
ušt32_t
)0x00000001è

	)

6033 
	#USART_CR3_IREN
 ((
ušt32_t
)0x00000002è

	)

6034 
	#USART_CR3_IRLP
 ((
ušt32_t
)0x00000004è

	)

6035 
	#USART_CR3_HDSEL
 ((
ušt32_t
)0x00000008è

	)

6036 
	#USART_CR3_NACK
 ((
ušt32_t
)0x00000010è

	)

6037 
	#USART_CR3_SCEN
 ((
ušt32_t
)0x00000020è

	)

6038 
	#USART_CR3_DMAR
 ((
ušt32_t
)0x00000040è

	)

6039 
	#USART_CR3_DMAT
 ((
ušt32_t
)0x00000080è

	)

6040 
	#USART_CR3_RTSE
 ((
ušt32_t
)0x00000100è

	)

6041 
	#USART_CR3_CTSE
 ((
ušt32_t
)0x00000200è

	)

6042 
	#USART_CR3_CTSIE
 ((
ušt32_t
)0x00000400è

	)

6043 
	#USART_CR3_ONEBIT
 ((
ušt32_t
)0x00000800è

	)

6044 
	#USART_CR3_OVRDIS
 ((
ušt32_t
)0x00001000è

	)

6045 
	#USART_CR3_DDRE
 ((
ušt32_t
)0x00002000è

	)

6046 
	#USART_CR3_DEM
 ((
ušt32_t
)0x00004000è

	)

6047 
	#USART_CR3_DEP
 ((
ušt32_t
)0x00008000è

	)

6048 
	#USART_CR3_SCARCNT
 ((
ušt32_t
)0x000E0000è

	)

6049 
	#USART_CR3_SCARCNT_0
 ((
ušt32_t
)0x00020000è

	)

6050 
	#USART_CR3_SCARCNT_1
 ((
ušt32_t
)0x00040000è

	)

6051 
	#USART_CR3_SCARCNT_2
 ((
ušt32_t
)0x00080000è

	)

6052 
	#USART_CR3_WUS
 ((
ušt32_t
)0x00300000è

	)

6053 
	#USART_CR3_WUS_0
 ((
ušt32_t
)0x00100000è

	)

6054 
	#USART_CR3_WUS_1
 ((
ušt32_t
)0x00200000è

	)

6055 
	#USART_CR3_WUFIE
 ((
ušt32_t
)0x00400000è

	)

6058 
	#USART_BRR_DIV_FRACTION
 ((
ušt16_t
)0x000Fè

	)

6059 
	#USART_BRR_DIV_MANTISSA
 ((
ušt16_t
)0xFFF0è

	)

6062 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

6063 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

6067 
	#USART_RTOR_RTO
 ((
ušt32_t
)0x00FFFFFFè

	)

6068 
	#USART_RTOR_BLEN
 ((
ušt32_t
)0xFF000000è

	)

6071 
	#USART_RQR_ABRRQ
 ((
ušt16_t
)0x0001è

	)

6072 
	#USART_RQR_SBKRQ
 ((
ušt16_t
)0x0002è

	)

6073 
	#USART_RQR_MMRQ
 ((
ušt16_t
)0x0004è

	)

6074 
	#USART_RQR_RXFRQ
 ((
ušt16_t
)0x0008è

	)

6075 
	#USART_RQR_TXFRQ
 ((
ušt16_t
)0x0010è

	)

6078 
	#USART_ISR_PE
 ((
ušt32_t
)0x00000001è

	)

6079 
	#USART_ISR_FE
 ((
ušt32_t
)0x00000002è

	)

6080 
	#USART_ISR_NE
 ((
ušt32_t
)0x00000004è

	)

6081 
	#USART_ISR_ORE
 ((
ušt32_t
)0x00000008è

	)

6082 
	#USART_ISR_IDLE
 ((
ušt32_t
)0x00000010è

	)

6083 
	#USART_ISR_RXNE
 ((
ušt32_t
)0x00000020è

	)

6084 
	#USART_ISR_TC
 ((
ušt32_t
)0x00000040è

	)

6085 
	#USART_ISR_TXE
 ((
ušt32_t
)0x00000080è

	)

6086 
	#USART_ISR_LBD
 ((
ušt32_t
)0x00000100è

	)

6087 
	#USART_ISR_CTSIF
 ((
ušt32_t
)0x00000200è

	)

6088 
	#USART_ISR_CTS
 ((
ušt32_t
)0x00000400è

	)

6089 
	#USART_ISR_RTOF
 ((
ušt32_t
)0x00000800è

	)

6090 
	#USART_ISR_EOBF
 ((
ušt32_t
)0x00001000è

	)

6091 
	#USART_ISR_ABRE
 ((
ušt32_t
)0x00004000è

	)

6092 
	#USART_ISR_ABRF
 ((
ušt32_t
)0x00008000è

	)

6093 
	#USART_ISR_BUSY
 ((
ušt32_t
)0x00010000è

	)

6094 
	#USART_ISR_CMF
 ((
ušt32_t
)0x00020000è

	)

6095 
	#USART_ISR_SBKF
 ((
ušt32_t
)0x00040000è

	)

6096 
	#USART_ISR_RWU
 ((
ušt32_t
)0x00080000è

	)

6097 
	#USART_ISR_WUF
 ((
ušt32_t
)0x00100000è

	)

6098 
	#USART_ISR_TEACK
 ((
ušt32_t
)0x00200000è

	)

6099 
	#USART_ISR_REACK
 ((
ušt32_t
)0x00400000è

	)

6102 
	#USART_ICR_PECF
 ((
ušt32_t
)0x00000001è

	)

6103 
	#USART_ICR_FECF
 ((
ušt32_t
)0x00000002è

	)

6104 
	#USART_ICR_NCF
 ((
ušt32_t
)0x00000004è

	)

6105 
	#USART_ICR_ORECF
 ((
ušt32_t
)0x00000008è

	)

6106 
	#USART_ICR_IDLECF
 ((
ušt32_t
)0x00000010è

	)

6107 
	#USART_ICR_TCCF
 ((
ušt32_t
)0x00000040è

	)

6108 
	#USART_ICR_LBDCF
 ((
ušt32_t
)0x00000100è

	)

6109 
	#USART_ICR_CTSCF
 ((
ušt32_t
)0x00000200è

	)

6110 
	#USART_ICR_RTOCF
 ((
ušt32_t
)0x00000800è

	)

6111 
	#USART_ICR_EOBCF
 ((
ušt32_t
)0x00001000è

	)

6112 
	#USART_ICR_CMCF
 ((
ušt32_t
)0x00020000è

	)

6113 
	#USART_ICR_WUCF
 ((
ušt32_t
)0x00100000è

	)

6116 
	#USART_RDR_RDR
 ((
ušt16_t
)0x01FFè

	)

6119 
	#USART_TDR_TDR
 ((
ušt16_t
)0x01FFè

	)

6127 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

6128 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

6129 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

6130 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

6131 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

6132 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

6133 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

6134 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

6136 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

6139 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

6140 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

6141 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

6142 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

6143 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

6144 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

6145 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

6146 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

6148 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

6149 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

6150 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

6152 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

6155 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

6165 #ifdeà
USE_STDPERIPH_DRIVER


6166 
	~"¡m32f30x_cÚf.h
"

6173 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

6175 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

6177 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

6179 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

6181 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

6183 
	#READ_REG
(
REG
è((REG))

	)

6185 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

6191 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\inc\stm32f30x_conf.h

29 #iâdeà
__STM32F30X_CONF_H


30 
	#__STM32F30X_CONF_H


	)

34 
	~"¡m32f30x_adc.h
"

35 
	~"¡m32f30x_ÿn.h
"

36 
	~"¡m32f30x_üc.h
"

37 
	~"¡m32f30x_comp.h
"

38 
	~"¡m32f30x_dac.h
"

39 
	~"¡m32f30x_dbgmcu.h
"

40 
	~"¡m32f30x_dma.h
"

41 
	~"¡m32f30x_exti.h
"

42 
	~"¡m32f30x_æash.h
"

43 
	~"¡m32f30x_gpio.h
"

44 
	~"¡m32f30x_syscfg.h
"

45 
	~"¡m32f30x_i2c.h
"

46 
	~"¡m32f30x_iwdg.h
"

47 
	~"¡m32f30x_Ýamp.h
"

48 
	~"¡m32f30x_pwr.h
"

49 
	~"¡m32f30x_rcc.h
"

50 
	~"¡m32f30x_¹c.h
"

51 
	~"¡m32f30x_¥i.h
"

52 
	~"¡m32f30x_tim.h
"

53 
	~"¡m32f30x_u§¹.h
"

54 
	~"¡m32f30x_wwdg.h
"

55 
	~"¡m32f30x_misc.h
"

64 #ifdeà 
USE_FULL_ASSERT


73 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

75 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

77 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\inc\system_stm32f30x.h

39 #iâdeà
__SYSTEM_STM32F30X_H


40 
	#__SYSTEM_STM32F30X_H


	)

42 #ifdeà
__ýlu¥lus


59 
ušt32_t
 
Sy¡emCÜeClock
;

86 
Sy¡emIn™
();

87 
Sy¡emCÜeClockUpd©e
();

92 #ifdeà
__ýlu¥lus


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\readme.txt

1 
You
 
have
 
to
 
£t
 
the
 
cÜ»ù
 
memÜy
 
Ïyout
 
your
 
deviû
 
š
h
lšk”
 
	gsüt
.

2 
PËa£
 
check
 
the
 
FLASH
 
ªd
 
SRAM
 
	gËngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
è: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\src\main.c

14 
	~"¡m32f30x_cÚf.h
"

15 
	~"30021_io.h
"

17 
	$š™_PWM
()

20 
RCC
->
APB2ENR
|ð
RCC_APB2ENR_TIM16EN
;

21 
TIM16
->
CR1
 |ð
TIM_CR1_ARPE
;

22 
TIM16
->
CCMR1
|ð
TIM_CCMR1_OC1M_2
 | 
TIM_CCMR1_OC1M_1
 |
TIM_CCMR1_OC1PE
;

25 
TIM16
->
CCER
 |ð
TIM_CCER_CC1E
;

26 
TIM16
->
PSC
 = 25-1;

27 
TIM16
->
ARR
 = 256-1;

28 
TIM16
->
CCR1
 = 126;

29 
TIM16
->
EGR
 |ð
TIM_EGR_UG
;

30 
TIM16
->
BDTR
 |ð
TIM_BDTR_MOE
;

31 
TIM16
->
CR1
 |ð
TIM_CR1_CEN
;

35 
	}
}

38 
	$š™_AF
()

41 
	`RCC_AHBP”hClockCmd
(
RCC_AHBP”h_GPIOA
,
ENABLE
);

44 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùAÎ
;

46 
	`GPIO_SŒuùIn™
(&
GPIO_In™SŒuùAÎ
);

47 
GPIO_In™SŒuùAÎ
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

48 
GPIO_In™SŒuùAÎ
.
GPIO_Pš
 = 
GPIO_Pš_6
;

49 
GPIO_In™SŒuùAÎ
.
GPIO_PuPd
 = 
GPIO_PuPd_DOWN
;

50 
GPIO_In™SŒuùAÎ
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

51 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùAÎ
);

54 
	`GPIO_PšAFCÚfig
(
GPIOA
, 
GPIO_PšSourû6
,
GPIO_AF_1
);

55 
	}
}

57 
	$maš
()

59 
	`Sy¡emIn™
();

61 
	`š™_usb_u¬t
(9600);

62 
	`š™_AF
();

63 
	`š™_PWM
();

67 
	`u¬t_g‘c
())

69 '1': 
	`putc
('1', 0); ;

71 '2': 
	`putc
('2', 1); ;

73 '3': 
	`putc
('3', 2); ;

75 '4': 
	`putc
('4',3); ;

78 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\src\startup_stm32f30x.S

3 .
syÁax
 
	gunif›d


4 .
¬ch
 
	g¬mv7
-
	gm


6 .
	g£ùiÚ
 .
	g¡ack


7 .
	g®ign
 3

8 #ifdeà
__STACK_SIZE


9 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


11 .
equ
 
	gSck_Size
, 0x400

13 .
globl
 
	g__SckTÝ


14 .
globl
 
__SckLim™


15 
	g__SckLim™
:

16 .
¥aû
 
Sck_Size


17 .
size
 
__SckLim™
, . - __StackLimit

18 
	g__SckTÝ
:

19 .
size
 
__SckTÝ
, . - 
	g__SckTÝ


21 .
	g£ùiÚ
 .
	gh—p


22 .
	g®ign
 3

23 #ifdeà
__HEAP_SIZE


24 .
equ
 
	gH—p_Size
, 
	g__HEAP_SIZE


26 .
equ
 
	gH—p_Size
, 0xC00

28 .
globl
 
	g__H—pBa£


29 .
globl
 
__H—pLim™


30 
	g__H—pBa£
:

31 .
H—p_Size


32 .
¥aû
 
H—p_Size


33 .
’dif


34 .
size
 
__H—pBa£
, . - __HeapBase

35 
	g__H—pLim™
:

36 .
size
 
__H—pLim™
, . - 
	g__H—pLim™


38 .
	g£ùiÚ
 .
	gi¤_veùÜ


39 .
	g®ign
 2

40 .
globl
 
__i¤_veùÜ


41 
	g__i¤_veùÜ
:

42 .
__SckTÝ


43 .
Re£t_HªdËr


44 .
NMI_HªdËr


45 .
H¬dFauÉ_HªdËr


46 .
MemMªage_HªdËr


47 .
BusFauÉ_HªdËr


48 .
U§geFauÉ_HªdËr


53 .
SVC_HªdËr


54 .
DebugMÚ_HªdËr


56 .
P’dSV_HªdËr


57 .
SysTick_HªdËr


60 .
WWDG_IRQHªdËr


61 .
PVD_IRQHªdËr


62 .
TAMPER_STAMP_IRQHªdËr


63 .
RTC_WKUP_IRQHªdËr


64 .
FLASH_IRQHªdËr


65 .
RCC_IRQHªdËr


66 .
EXTI0_IRQHªdËr


67 .
EXTI1_IRQHªdËr


68 .
EXTI2_TS_IRQHªdËr


69 .
EXTI3_IRQHªdËr


70 .
EXTI4_IRQHªdËr


71 .
DMA1_ChªÃl1_IRQHªdËr


72 .
DMA1_ChªÃl2_IRQHªdËr


73 .
DMA1_ChªÃl3_IRQHªdËr


74 .
DMA1_ChªÃl4_IRQHªdËr


75 .
DMA1_ChªÃl5_IRQHªdËr


76 .
DMA1_ChªÃl6_IRQHªdËr


77 .
DMA1_ChªÃl7_IRQHªdËr


78 .
ADC1_2_IRQHªdËr


79 .
USB_HP_CAN1_TX_IRQHªdËr


80 .
USB_LP_CAN1_RX0_IRQHªdËr


81 .
CAN1_RX1_IRQHªdËr


82 .
CAN1_SCE_IRQHªdËr


83 .
EXTI9_5_IRQHªdËr


84 .
TIM1_BRK_TIM15_IRQHªdËr


85 .
TIM1_UP_TIM16_IRQHªdËr


86 .
TIM1_TRG_COM_TIM17_IRQHªdËr


87 .
TIM1_CC_IRQHªdËr


88 .
TIM2_IRQHªdËr


89 .
TIM3_IRQHªdËr


90 .
TIM4_IRQHªdËr


91 .
I2C1_EV_IRQHªdËr


92 .
I2C1_ER_IRQHªdËr


93 .
I2C2_EV_IRQHªdËr


94 .
I2C2_ER_IRQHªdËr


95 .
SPI1_IRQHªdËr


96 .
SPI2_IRQHªdËr


97 .
USART1_IRQHªdËr


98 .
USART2_IRQHªdËr


99 .
USART3_IRQHªdËr


100 .
EXTI15_10_IRQHªdËr


101 .
RTC_AÏrm_IRQHªdËr


102 .
USBWakeUp_IRQHªdËr


103 .
TIM8_BRK_IRQHªdËr


104 .
TIM8_UP_IRQHªdËr


105 .
TIM8_TRG_COM_IRQHªdËr


106 .
TIM8_CC_IRQHªdËr


107 .
ADC3_IRQHªdËr


111 .
SPI3_IRQHªdËr


112 .
UART4_IRQHªdËr


113 .
UART5_IRQHªdËr


114 .
TIM6_DAC_IRQHªdËr


115 .
TIM7_IRQHªdËr


116 .
DMA2_ChªÃl1_IRQHªdËr


117 .
DMA2_ChªÃl2_IRQHªdËr


118 .
DMA2_ChªÃl3_IRQHªdËr


119 .
DMA2_ChªÃl4_IRQHªdËr


120 .
DMA2_ChªÃl5_IRQHªdËr


121 .
ADC4_IRQHªdËr


124 .
COMP1_2_3_IRQHªdËr


125 .
COMP4_5_6_IRQHªdËr


126 .
COMP7_IRQHªdËr


134 .
USB_HP_IRQHªdËr


135 .
USB_LP_IRQHªdËr


136 .
USBWakeUp_RMP_IRQHªdËr


141 .
FPU_IRQHªdËr


143 .
size
 
__i¤_veùÜ
, . - 
	g__i¤_veùÜ


145 .
	g‹xt


146 .
	gthumb


147 .
	gthumb_func


148 .
	g®ign
 2

149 .
globl
 
	gRe£t_HªdËr


150 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


151 
	gRe£t_HªdËr
:

159 
ldr
 
r1
, =
__‘ext


160 
ldr
 
r2
, =
__d©a_¡¬t__


161 
ldr
 
r3
, =
__d©a_’d__


167 .
æash_to_¿m_loÝ
:

168 
cmp
 
r2
, 
r3


169 
™‰
 
É


170 
ld¾t
 
	gr0
, [
r1
], #4

171 
¡¾t
 
	gr0
, [
r2
], #4

172 
	gbÉ
 .
	gæash_to_¿m_loÝ


174 
subs
 
	gr3
, 
r2


175 
	gbË
 .
	gæash_to_¿m_loÝ_’d


176 .
	gæash_to_¿m_loÝ
:

177 
subs
 
r3
, #4

178 
ldr
 
	gr0
, [
r1
, 
r3
]

179 
¡r
 
	gr0
, [
r2
, 
r3
]

180 
	gbgt
 .
	gæash_to_¿m_loÝ


181 .
	gæash_to_¿m_loÝ_’d
:

184 #iâdeà
__NO_SYSTEM_INIT


185 
ldr
 
r0
, =
Sy¡emIn™


186 
blx
 
r0


189 
ldr
 
r0
, =
_¡¬t


190 
bx
 
r0


191 .
poÞ


192 .
size
 
Re£t_HªdËr
, . - 
	gRe£t_HªdËr


197 .
	g®ign
 1

198 .
	gthumb_func


199 .
w—k
 
	g_¡¬t


200 .
ty³
 
	g_¡¬t
, %
funùiÚ


201 
	g_¡¬t
:

204 
ldr
 
r1
, = 
__bss_¡¬t__


205 
ldr
 
r2
, = 
__bss_’d__


206 
movs
 
r3
, #0

207 
	gb
 .
	gfžl_z”o_bss


208 .
	gloÝ_z”o_bss
:

209 
¡r
 
r3
, [
r1
], #4

211 .
	gfžl_z”o_bss
:

212 
cmp
 
r1
, 
r2


213 
	gbcc
 .
loÝ_z”o_bss


216 
bl
 
maš


217 
	gb
 .

218 .
size
 
	g_¡¬t
, . - _start

223 .
maüo
 
def_œq_hªdËr
 
	ghªdËr_Çme


224 .
	g®ign
 1

225 .
	gthumb_func


226 .
	gw—k
 \
	ghªdËr_Çme


227 .
	gty³
 \
	ghªdËr_Çme
, %
	gfunùiÚ


228 \
	ghªdËr_Çme
 :

229 
b
 .

230 .
size
 \
hªdËr_Çme
, . - \
	ghªdËr_Çme


231 .
’dm


233 
def_œq_hªdËr
 
NMI_HªdËr


234 
def_œq_hªdËr
 
H¬dFauÉ_HªdËr


235 
def_œq_hªdËr
 
MemMªage_HªdËr


236 
def_œq_hªdËr
 
BusFauÉ_HªdËr


237 
def_œq_hªdËr
 
U§geFauÉ_HªdËr


238 
def_œq_hªdËr
 
SVC_HªdËr


239 
def_œq_hªdËr
 
DebugMÚ_HªdËr


240 
def_œq_hªdËr
 
P’dSV_HªdËr


241 
def_œq_hªdËr
 
SysTick_HªdËr


243 
def_œq_hªdËr
 
WWDG_IRQHªdËr


244 
def_œq_hªdËr
 
PVD_IRQHªdËr


245 
def_œq_hªdËr
 
TAMPER_STAMP_IRQHªdËr


246 
def_œq_hªdËr
 
RTC_WKUP_IRQHªdËr


247 
def_œq_hªdËr
 
FLASH_IRQHªdËr


248 
def_œq_hªdËr
 
RCC_IRQHªdËr


249 
def_œq_hªdËr
 
EXTI0_IRQHªdËr


250 
def_œq_hªdËr
 
EXTI1_IRQHªdËr


251 
def_œq_hªdËr
 
EXTI2_TS_IRQHªdËr


252 
def_œq_hªdËr
 
EXTI3_IRQHªdËr


253 
def_œq_hªdËr
 
EXTI4_IRQHªdËr


254 
def_œq_hªdËr
 
DMA1_ChªÃl1_IRQHªdËr


255 
def_œq_hªdËr
 
DMA1_ChªÃl2_IRQHªdËr


256 
def_œq_hªdËr
 
DMA1_ChªÃl3_IRQHªdËr


257 
def_œq_hªdËr
 
DMA1_ChªÃl4_IRQHªdËr


258 
def_œq_hªdËr
 
DMA1_ChªÃl5_IRQHªdËr


259 
def_œq_hªdËr
 
DMA1_ChªÃl6_IRQHªdËr


260 
def_œq_hªdËr
 
DMA1_ChªÃl7_IRQHªdËr


261 
def_œq_hªdËr
 
ADC1_2_IRQHªdËr


262 
def_œq_hªdËr
 
USB_HP_CAN1_TX_IRQHªdËr


263 
def_œq_hªdËr
 
USB_LP_CAN1_RX0_IRQHªdËr


264 
def_œq_hªdËr
 
CAN1_RX1_IRQHªdËr


265 
def_œq_hªdËr
 
CAN1_SCE_IRQHªdËr


266 
def_œq_hªdËr
 
EXTI9_5_IRQHªdËr


267 
def_œq_hªdËr
 
TIM1_BRK_TIM15_IRQHªdËr


268 
def_œq_hªdËr
 
TIM1_UP_TIM16_IRQHªdËr


269 
def_œq_hªdËr
 
TIM1_TRG_COM_TIM17_IRQHªdËr


270 
def_œq_hªdËr
 
TIM1_CC_IRQHªdËr


271 
def_œq_hªdËr
 
TIM2_IRQHªdËr


272 
def_œq_hªdËr
 
TIM3_IRQHªdËr


273 
def_œq_hªdËr
 
TIM4_IRQHªdËr


274 
def_œq_hªdËr
 
I2C1_EV_IRQHªdËr


275 
def_œq_hªdËr
 
I2C1_ER_IRQHªdËr


276 
def_œq_hªdËr
 
I2C2_EV_IRQHªdËr


277 
def_œq_hªdËr
 
I2C2_ER_IRQHªdËr


278 
def_œq_hªdËr
 
SPI1_IRQHªdËr


279 
def_œq_hªdËr
 
SPI2_IRQHªdËr


280 
def_œq_hªdËr
 
USART1_IRQHªdËr


281 
def_œq_hªdËr
 
USART2_IRQHªdËr


282 
def_œq_hªdËr
 
USART3_IRQHªdËr


283 
def_œq_hªdËr
 
EXTI15_10_IRQHªdËr


284 
def_œq_hªdËr
 
RTC_AÏrm_IRQHªdËr


285 
def_œq_hªdËr
 
USBWakeUp_IRQHªdËr


286 
def_œq_hªdËr
 
TIM8_BRK_IRQHªdËr


287 
def_œq_hªdËr
 
TIM8_UP_IRQHªdËr


288 
def_œq_hªdËr
 
TIM8_TRG_COM_IRQHªdËr


289 
def_œq_hªdËr
 
TIM8_CC_IRQHªdËr


290 
def_œq_hªdËr
 
ADC3_IRQHªdËr


291 
def_œq_hªdËr
 
SPI3_IRQHªdËr


292 
def_œq_hªdËr
 
UART4_IRQHªdËr


293 
def_œq_hªdËr
 
UART5_IRQHªdËr


294 
def_œq_hªdËr
 
TIM6_DAC_IRQHªdËr


295 
def_œq_hªdËr
 
TIM7_IRQHªdËr


296 
def_œq_hªdËr
 
DMA2_ChªÃl1_IRQHªdËr


297 
def_œq_hªdËr
 
DMA2_ChªÃl2_IRQHªdËr


298 
def_œq_hªdËr
 
DMA2_ChªÃl3_IRQHªdËr


299 
def_œq_hªdËr
 
DMA2_ChªÃl4_IRQHªdËr


300 
def_œq_hªdËr
 
DMA2_ChªÃl5_IRQHªdËr


301 
def_œq_hªdËr
 
ADC4_IRQHªdËr


302 
def_œq_hªdËr
 
COMP1_2_3_IRQHªdËr


303 
def_œq_hªdËr
 
COMP4_5_6_IRQHªdËr


304 
def_œq_hªdËr
 
COMP7_IRQHªdËr


305 
def_œq_hªdËr
 
USB_HP_IRQHªdËr


306 
def_œq_hªdËr
 
USB_LP_IRQHªdËr


307 
def_œq_hªdËr
 
USBWakeUp_RMP_IRQHªdËr


308 
def_œq_hªdËr
 
	gFPU_IRQHªdËr


310 .
	g’d


	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\src\system_stm32f30x.c

102 
	~"¡m32f30x.h
"

122 
	#VECT_TAB_OFFSET
 0x0

	)

140 
ušt32_t
 
	gSy¡emCÜeClock
 = 72000000;

142 
__I
 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

152 
S‘SysClock
();

169 
	$Sy¡emIn™
()

172 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

173 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

178 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

181 
RCC
->
CFGR
 &= 0xF87FC00C;

184 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

187 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

190 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF80FFFF;

193 
RCC
->
CFGR2
 &ð(
ušt32_t
)0xFFFFFFF0;

196 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFF00FCCC;

199 
RCC
->
CIR
 = 0x00000000;

203 
	`S‘SysClock
();

205 #ifdeà
VECT_TAB_SRAM


206 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

208 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

210 
	}
}

248 
	$Sy¡emCÜeClockUpd©e
 ()

250 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0, 
´ediv1çùÜ
 = 0;

253 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

255 
tmp
)

258 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

261 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

265 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

266 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

267 
¶lmuÎ
 = (…llmull >> 18) + 2;

269 ià(
¶lsourû
 == 0x00)

272 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

276 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

278 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

282 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

287 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

289 
Sy¡emCÜeClock
 >>ð
tmp
;

290 
	}
}

300 
	$S‘SysClock
()

311 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTBE
 | (
ušt32_t
)
FLASH_ACR_LATENCY_1
;

314 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

317 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

320 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

323 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

324 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSI_Div2
 | 
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLMULL16
);

327 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

330 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

335 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

336 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

339 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
è!ð(ušt32_t)
RCC_CFGR_SWS_PLL
)

342 
	}
}

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\stm32f302r8_flash.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¬m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
è: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 16
K


42 
	}
}

72 
	gSECTIONS


74 .
	g‹xt
 :

76 
KEEP
(*(.
i¤_veùÜ
))

77 *(.
‹xt
*)

79 
KEEP
(*(.
š™
))

80 
KEEP
(*(.
fši
))

83 *
ütbegš
.
o
(.
ùÜs
)

84 *
ütbegš
?.
o
(.
ùÜs
)

85 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

86 *(
SORT
(.
ùÜs
.*))

87 *(.
ùÜs
)

90 *
ütbegš
.
o
(.
dtÜs
)

91 *
ütbegš
?.
o
(.
dtÜs
)

92 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

93 *(
SORT
(.
dtÜs
.*))

94 *(.
dtÜs
)

96 *(.
rod©a
*)

98 
KEEP
(*(.
eh_äame
*))

99 } > 
ROM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

104 } > 
ROM


106 
__exidx_¡¬t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

110 } > 
ROM


111 
__exidx_’d
 = .;

113 
	g__‘ext
 = .;

115 .
	gd©a
 : 
AT
 (
__‘ext
)

117 
__d©a_¡¬t__
 = .;

118 *(
	gvbË
)

119 *(.
	gd©a
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

124 
KEEP
(*(.
´eš™_¬¿y
))

125 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

130 
KEEP
(*(
SORT
(.
š™_¬¿y
.*)))

131 
KEEP
(*(.
š™_¬¿y
))

132 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

138 
KEEP
(*(
SORT
(.
fši_¬¿y
.*)))

139 
KEEP
(*(.
fši_¬¿y
))

140 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

142 . = 
ALIGN
(4);

144 
	g__d©a_’d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_¡¬t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_’d__
 = .;

154 } > 
	gRAM


156 .
h—p
 (
NOLOAD
):

158 
__’d__
 = .;

159 
	g’d
 = 
__’d__
;

160 *(.
	gh—p
*)

161 
	g__H—pLim™
 = .;

162 } > 
	gRAM


167 .
¡ack_dummy
 (
NOLOAD
):

169 *(.
¡ack
)

170 } > 
RAM


174 
__SckTÝ
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

175 
	g__SckLim™
 = 
__SckTÝ
 - 
SIZEOF
(.
¡ack_dummy
);

176 
PROVIDE
(
__¡ack
 = 
__SckTÝ
);

179 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "region RAM overflowed with stack")

	@C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\stm32f302r8_sram.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¬m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
è: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 16
K


42 
	}
}

72 
	gSECTIONS


74 .
	g‹xt
 :

76 
KEEP
(*(.
i¤_veùÜ
))

77 *(.
‹xt
*)

79 
KEEP
(*(.
š™
))

80 
KEEP
(*(.
fši
))

83 *
ütbegš
.
o
(.
ùÜs
)

84 *
ütbegš
?.
o
(.
ùÜs
)

85 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

86 *(
SORT
(.
ùÜs
.*))

87 *(.
ùÜs
)

90 *
ütbegš
.
o
(.
dtÜs
)

91 *
ütbegš
?.
o
(.
dtÜs
)

92 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

93 *(
SORT
(.
dtÜs
.*))

94 *(.
dtÜs
)

96 *(.
rod©a
*)

98 
KEEP
(*(.
eh_äame
*))

99 } > 
RAM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

104 } > 
RAM


106 
__exidx_¡¬t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

110 } > 
RAM


111 
__exidx_’d
 = .;

113 
	g__‘ext
 = .;

115 .
	gd©a
 : 
AT
 (
__‘ext
)

117 
__d©a_¡¬t__
 = .;

118 *(
	gvbË
)

119 *(.
	gd©a
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

124 
KEEP
(*(.
´eš™_¬¿y
))

125 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

130 
KEEP
(*(
SORT
(.
š™_¬¿y
.*)))

131 
KEEP
(*(.
š™_¬¿y
))

132 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

138 
KEEP
(*(
SORT
(.
fši_¬¿y
.*)))

139 
KEEP
(*(.
fši_¬¿y
))

140 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

142 . = 
ALIGN
(4);

144 
	g__d©a_’d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_¡¬t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_’d__
 = .;

154 } > 
	gRAM


156 .
h—p
 (
NOLOAD
):

158 
__’d__
 = .;

159 
	g’d
 = 
__’d__
;

160 *(.
	gh—p
*)

161 
	g__H—pLim™
 = .;

162 } > 
	gRAM


167 .
¡ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	g¡ack
)

171 } > 
RAM


175 
	g__SckTÝ
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

176 
	g__SckLim™
 = 
__SckTÝ
 - 
SIZEOF
(.
¡ack_dummy
);

177 
PROVIDE
(
__¡ack
 = 
__SckTÝ
);

180 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "region RAM overflowed with stack")

	@
1
.
0
61
7824
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_adc.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_can.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_comp.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_crc.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_dac.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_dbgmcu.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_dma.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_exti.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_flash.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_gpio.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_i2c.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_iwdg.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_misc.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_opamp.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_pwr.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_rcc.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_rtc.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_spi.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_syscfg.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_tim.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_usart.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\inc\stm32f30x_wwdg.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\30021_io.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_adc.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_can.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_comp.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_crc.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_dac.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_dbgmcu.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_dma.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_exti.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_flash.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_gpio.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_i2c.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_iwdg.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_misc.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_opamp.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_pwr.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_rcc.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_rtc.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_spi.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_syscfg.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_tim.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_usart.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\SPL\src\stm32f30x_wwdg.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\arm_common_tables.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\arm_math.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\core_cm4.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\core_cm4_simd.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\core_cmFunc.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\cmsis\core_cmInstr.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\inc\30021_io.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\inc\stm32f30x.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\inc\stm32f30x_conf.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\inc\system_stm32f30x.h
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\readme.txt
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\src\main.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\src\startup_stm32f30x.S
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\src\system_stm32f30x.c
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\stm32f302r8_flash.ld
C:\Users\rasmu\Desktop\dtu\6semester\Digitalinstrumentering\stm-project-course-30021\Project\Assignment3\stm32f302r8_sram.ld
