#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d98630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d987c0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x1d910b0 .functor NOT 1, L_0x1dc95e0, C4<0>, C4<0>, C4<0>;
L_0x1d8c740 .functor XOR 1, L_0x1dc9200, L_0x1dc92c0, C4<0>, C4<0>;
L_0x1d8c160 .functor XOR 1, L_0x1d8c740, L_0x1dc9430, C4<0>, C4<0>;
v0x1dc8300_0 .net "L", 0 0, v0x1d8b140_0;  1 drivers
v0x1dc83c0_0 .net "Q_dut", 0 0, L_0x1d8ccc0;  1 drivers
v0x1dc8480_0 .net "Q_ref", 0 0, v0x1d913c0_0;  1 drivers
v0x1dc8550_0 .net *"_ivl_10", 0 0, L_0x1dc9430;  1 drivers
v0x1dc85f0_0 .net *"_ivl_12", 0 0, L_0x1d8c160;  1 drivers
v0x1dc86e0_0 .net *"_ivl_2", 0 0, L_0x1dc90f0;  1 drivers
v0x1dc87c0_0 .net *"_ivl_4", 0 0, L_0x1dc9200;  1 drivers
v0x1dc88a0_0 .net *"_ivl_6", 0 0, L_0x1dc92c0;  1 drivers
v0x1dc8980_0 .net *"_ivl_8", 0 0, L_0x1d8c740;  1 drivers
v0x1dc8af0_0 .var "clk", 0 0;
v0x1dc8b90_0 .net "q_in", 0 0, v0x1dc4dc0_0;  1 drivers
v0x1dc8cc0_0 .net "r_in", 0 0, v0x1dc4e90_0;  1 drivers
v0x1dc8d60_0 .var/2u "stats1", 159 0;
v0x1dc8e40_0 .var/2u "strobe", 0 0;
v0x1dc8f00_0 .net "tb_match", 0 0, L_0x1dc95e0;  1 drivers
v0x1dc8fc0_0 .net "tb_mismatch", 0 0, L_0x1d910b0;  1 drivers
L_0x1dc90f0 .concat [ 1 0 0 0], v0x1d913c0_0;
L_0x1dc9200 .concat [ 1 0 0 0], v0x1d913c0_0;
L_0x1dc92c0 .concat [ 1 0 0 0], L_0x1d8ccc0;
L_0x1dc9430 .concat [ 1 0 0 0], v0x1d913c0_0;
L_0x1dc95e0 .cmp/eeq 1, L_0x1dc90f0, L_0x1d8c160;
S_0x1d98950 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x1d987c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x1d91320_0 .net "L", 0 0, v0x1d8b140_0;  alias, 1 drivers
v0x1d913c0_0 .var "Q", 0 0;
v0x1d8cdd0_0 .net "clk", 0 0, v0x1dc8af0_0;  1 drivers
v0x1d8c850_0 .net "q_in", 0 0, v0x1dc4dc0_0;  alias, 1 drivers
v0x1d8c270_0 .net "r_in", 0 0, v0x1dc4e90_0;  alias, 1 drivers
E_0x1d6c1d0 .event posedge, v0x1d8cdd0_0;
S_0x1dc4ae0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x1d987c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x1d8b140_0 .var "L", 0 0;
v0x1dc4d20_0 .net "clk", 0 0, v0x1dc8af0_0;  alias, 1 drivers
v0x1dc4dc0_0 .var "q_in", 0 0;
v0x1dc4e90_0 .var "r_in", 0 0;
E_0x1d6e8b0/0 .event negedge, v0x1d8cdd0_0;
E_0x1d6e8b0/1 .event posedge, v0x1d8cdd0_0;
E_0x1d6e8b0 .event/or E_0x1d6e8b0/0, E_0x1d6e8b0/1;
S_0x1dc4f90 .scope module, "top_module1" "top_module" 3 88, 4 28 0, S_0x1d987c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
L_0x1d8ccc0 .functor BUFZ 1, v0x1dc7690_0, C4<0>, C4<0>, C4<0>;
v0x1dc7870_0 .net "L", 0 0, v0x1d8b140_0;  alias, 1 drivers
v0x1dc7930_0 .net "Q", 0 0, L_0x1d8ccc0;  alias, 1 drivers
v0x1dc79f0_0 .net "clk", 0 0, v0x1dc8af0_0;  alias, 1 drivers
v0x1dc7a90_0 .net "mux_out1", 0 0, v0x1dc69c0_0;  1 drivers
v0x1dc7b60_0 .net "mux_out2", 0 0, v0x1dc70b0_0;  1 drivers
v0x1dc7ca0_0 .net "mux_out3", 0 0, v0x1dc7690_0;  1 drivers
v0x1dc7d40_0 .net "q1", 0 0, v0x1dc56f0_0;  1 drivers
v0x1dc7de0_0 .net "q2", 0 0, v0x1dc5cd0_0;  1 drivers
v0x1dc7e80_0 .net "q3", 0 0, v0x1dc63d0_0;  1 drivers
v0x1dc7f20_0 .net "q_in", 0 0, v0x1dc4dc0_0;  alias, 1 drivers
v0x1dc7fc0_0 .net "r_in", 0 0, v0x1dc4e90_0;  alias, 1 drivers
S_0x1dc5250 .scope module, "ff1" "flipflop" 4 38, 4 1 0, S_0x1dc4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "L";
    .port_info 3 /OUTPUT 1 "q";
v0x1dc54f0_0 .net "L", 0 0, v0x1d8b140_0;  alias, 1 drivers
v0x1dc55e0_0 .net "clk", 0 0, v0x1dc8af0_0;  alias, 1 drivers
v0x1dc56f0_0 .var "q", 0 0;
v0x1dc5790_0 .net "r", 0 0, v0x1dc4e90_0;  alias, 1 drivers
S_0x1dc58e0 .scope module, "ff2" "flipflop" 4 39, 4 1 0, S_0x1dc4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "L";
    .port_info 3 /OUTPUT 1 "q";
v0x1dc5b70_0 .net "L", 0 0, v0x1d8b140_0;  alias, 1 drivers
v0x1dc5c10_0 .net "clk", 0 0, v0x1dc8af0_0;  alias, 1 drivers
v0x1dc5cd0_0 .var "q", 0 0;
v0x1dc5d70_0 .net "r", 0 0, v0x1dc56f0_0;  alias, 1 drivers
S_0x1dc5eb0 .scope module, "ff3" "flipflop" 4 40, 4 1 0, S_0x1dc4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "L";
    .port_info 3 /OUTPUT 1 "q";
v0x1dc6150_0 .net "L", 0 0, v0x1d8b140_0;  alias, 1 drivers
v0x1dc6280_0 .net "clk", 0 0, v0x1dc8af0_0;  alias, 1 drivers
v0x1dc63d0_0 .var "q", 0 0;
v0x1dc64a0_0 .net "r", 0 0, v0x1dc5cd0_0;  alias, 1 drivers
S_0x1dc65e0 .scope module, "mux1" "mux_2to1" 4 42, 4 14 0, S_0x1dc4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x1dc6840_0 .net "a", 0 0, v0x1dc56f0_0;  alias, 1 drivers
v0x1dc6900_0 .net "b", 0 0, v0x1dc4e90_0;  alias, 1 drivers
v0x1dc69c0_0 .var "out", 0 0;
v0x1dc6a60_0 .net "sel", 0 0, v0x1d8b140_0;  alias, 1 drivers
E_0x1d6e650 .event anyedge, v0x1d91320_0, v0x1d8c270_0, v0x1dc56f0_0;
S_0x1dc6b90 .scope module, "mux2" "mux_2to1" 4 43, 4 14 0, S_0x1dc4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x1dc6e90_0 .net "a", 0 0, v0x1dc5cd0_0;  alias, 1 drivers
v0x1dc6fa0_0 .net "b", 0 0, v0x1dc4dc0_0;  alias, 1 drivers
v0x1dc70b0_0 .var "out", 0 0;
v0x1dc7150_0 .net "sel", 0 0, v0x1d8b140_0;  alias, 1 drivers
E_0x1d7f9f0 .event anyedge, v0x1d91320_0, v0x1d8c850_0, v0x1dc5cd0_0;
S_0x1dc7250 .scope module, "mux3" "mux_2to1" 4 44, 4 14 0, S_0x1dc4f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x1dc7500_0 .net "a", 0 0, v0x1dc63d0_0;  alias, 1 drivers
v0x1dc75c0_0 .net "b", 0 0, v0x1dc70b0_0;  alias, 1 drivers
v0x1dc7690_0 .var "out", 0 0;
v0x1dc7760_0 .net "sel", 0 0, v0x1d8b140_0;  alias, 1 drivers
E_0x1da7250 .event anyedge, v0x1d91320_0, v0x1dc70b0_0, v0x1dc63d0_0;
S_0x1dc8130 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1d987c0;
 .timescale -12 -12;
E_0x1da7570 .event anyedge, v0x1dc8e40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dc8e40_0;
    %nor/r;
    %assign/vec4 v0x1dc8e40_0, 0;
    %wait E_0x1da7570;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dc4ae0;
T_1 ;
    %wait E_0x1d6e8b0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1dc4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc4e90_0, 0;
    %assign/vec4 v0x1d8b140_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1dc4ae0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d6c1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1d98950;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d913c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1d98950;
T_4 ;
    %wait E_0x1d6c1d0;
    %load/vec4 v0x1d91320_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x1d8c270_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x1d8c850_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x1d913c0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1dc5250;
T_5 ;
    %wait E_0x1d6c1d0;
    %load/vec4 v0x1dc54f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1dc5790_0;
    %assign/vec4 v0x1dc56f0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1dc58e0;
T_6 ;
    %wait E_0x1d6c1d0;
    %load/vec4 v0x1dc5b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1dc5d70_0;
    %assign/vec4 v0x1dc5cd0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1dc5eb0;
T_7 ;
    %wait E_0x1d6c1d0;
    %load/vec4 v0x1dc6150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1dc64a0_0;
    %assign/vec4 v0x1dc63d0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1dc65e0;
T_8 ;
    %wait E_0x1d6e650;
    %load/vec4 v0x1dc6a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1dc6900_0;
    %store/vec4 v0x1dc69c0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1dc6840_0;
    %store/vec4 v0x1dc69c0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1dc6b90;
T_9 ;
    %wait E_0x1d7f9f0;
    %load/vec4 v0x1dc7150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1dc6fa0_0;
    %store/vec4 v0x1dc70b0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1dc6e90_0;
    %store/vec4 v0x1dc70b0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1dc7250;
T_10 ;
    %wait E_0x1da7250;
    %load/vec4 v0x1dc7760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1dc75c0_0;
    %store/vec4 v0x1dc7690_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1dc7500_0;
    %store/vec4 v0x1dc7690_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1d987c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc8e40_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x1d987c0;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dc8af0_0;
    %inv;
    %store/vec4 v0x1dc8af0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x1d987c0;
T_13 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dc4d20_0, v0x1dc8fc0_0, v0x1dc8af0_0, v0x1dc8300_0, v0x1dc8b90_0, v0x1dc8cc0_0, v0x1dc8480_0, v0x1dc83c0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x1d987c0;
T_14 ;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_14.1 ;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x1d987c0;
T_15 ;
    %wait E_0x1d6e8b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc8d60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc8d60_0, 4, 32;
    %load/vec4 v0x1dc8f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc8d60_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc8d60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc8d60_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x1dc8480_0;
    %load/vec4 v0x1dc8480_0;
    %load/vec4 v0x1dc83c0_0;
    %xor;
    %load/vec4 v0x1dc8480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc8d60_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x1dc8d60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc8d60_0, 4, 32;
T_15.4 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/mt2015_muxdff/iter0/response16/top_module.sv";
