Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr  9 13:47:10 2025
| Host         : LAPTOP-982CNDFR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_system_timing_summary_routed.rpt -pb top_system_timing_summary_routed.pb -rpx top_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_system
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.444        0.000                      0                  101        0.155        0.000                      0                  101        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.444        0.000                      0                  101        0.155        0.000                      0                  101        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.284ns (31.460%)  route 2.797ns (68.540%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.577     9.257    uart_inst/rx_clk_count_1
    SLICE_X63Y92         FDCE                                         r  uart_inst/rx_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.876    uart_inst/CLK
    SLICE_X63Y92         FDCE                                         r  uart_inst/rx_clk_count_reg[6]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X63Y92         FDCE (Setup_fdce_C_CE)      -0.413    14.701    uart_inst/rx_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.284ns (31.460%)  route 2.797ns (68.540%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.577     9.257    uart_inst/rx_clk_count_1
    SLICE_X63Y92         FDCE                                         r  uart_inst/rx_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.876    uart_inst/CLK
    SLICE_X63Y92         FDCE                                         r  uart_inst/rx_clk_count_reg[7]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X63Y92         FDCE (Setup_fdce_C_CE)      -0.413    14.701    uart_inst/rx_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.284ns (31.897%)  route 2.741ns (68.103%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.521     9.201    uart_inst/rx_clk_count_1
    SLICE_X62Y92         FDCE                                         r  uart_inst/rx_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.876    uart_inst/CLK
    SLICE_X62Y92         FDCE                                         r  uart_inst/rx_clk_count_reg[4]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X62Y92         FDCE (Setup_fdce_C_CE)      -0.413    14.701    uart_inst/rx_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.284ns (31.897%)  route 2.741ns (68.103%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.521     9.201    uart_inst/rx_clk_count_1
    SLICE_X62Y92         FDCE                                         r  uart_inst/rx_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.876    uart_inst/CLK
    SLICE_X62Y92         FDCE                                         r  uart_inst/rx_clk_count_reg[5]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X62Y92         FDCE (Setup_fdce_C_CE)      -0.413    14.701    uart_inst/rx_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.284ns (31.972%)  route 2.732ns (68.028%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.511     9.191    uart_inst/rx_clk_count_1
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.506    14.877    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[0]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X62Y94         FDCE (Setup_fdce_C_CE)      -0.413    14.727    uart_inst/rx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.284ns (31.972%)  route 2.732ns (68.028%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.511     9.191    uart_inst/rx_clk_count_1
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.506    14.877    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X62Y94         FDCE (Setup_fdce_C_CE)      -0.413    14.727    uart_inst/rx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.284ns (31.972%)  route 2.732ns (68.028%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.511     9.191    uart_inst/rx_clk_count_1
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.506    14.877    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[2]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X62Y94         FDCE (Setup_fdce_C_CE)      -0.413    14.727    uart_inst/rx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.284ns (33.046%)  route 2.602ns (66.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.381     9.061    uart_inst/rx_clk_count_1
    SLICE_X62Y93         FDCE                                         r  uart_inst/rx_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.506    14.877    uart_inst/CLK
    SLICE_X62Y93         FDCE                                         r  uart_inst/rx_clk_count_reg[3]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.702    uart_inst/rx_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.284ns (33.046%)  route 2.602ns (66.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 r  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 r  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.767     7.548    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.353     7.901 r  uart_inst/rx_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.458     8.359    uart_inst/rx_clk_count[8]_i_3_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.321     8.680 r  uart_inst/rx_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.381     9.061    uart_inst/rx_clk_count_1
    SLICE_X62Y93         FDCE                                         r  uart_inst/rx_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.506    14.877    uart_inst/CLK
    SLICE_X62Y93         FDCE                                         r  uart_inst/rx_clk_count_reg[8]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.702    uart_inst/rx_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.061ns (27.819%)  route 2.753ns (72.181%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.624     5.175    uart_inst/CLK
    SLICE_X62Y94         FDCE                                         r  uart_inst/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.456     5.631 f  uart_inst/rx_clk_count_reg[1]/Q
                         net (fo=5, routed)           0.996     6.628    uart_inst/rx_clk_count_reg_n_0_[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.782 f  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=6, routed)           0.483     7.264    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.327     7.591 r  uart_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=7, routed)           0.783     8.374    uart_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X61Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.498 r  uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.491     8.989    uart_inst/rx_data[7]_i_1_n_0
    SLICE_X59Y93         FDCE                                         r  uart_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    14.876    uart_inst/CLK
    SLICE_X59Y93         FDCE                                         r  uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X59Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.895    uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  5.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_byte_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X61Y90         FDCE                                         r  rx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  rx_byte_count_reg[0]/Q
                         net (fo=6, routed)           0.110     1.754    rx_byte_count_reg_n_0_[0]
    SLICE_X60Y90         LUT5 (Prop_lut5_I2_O)        0.048     1.802 r  rx_byte_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    rx_byte_count[3]_i_1_n_0
    SLICE_X60Y90         FDCE                                         r  rx_byte_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  rx_byte_count_reg[3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X60Y90         FDCE (Hold_fdce_C_D)         0.131     1.646    rx_byte_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_byte_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X61Y90         FDCE                                         r  rx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  rx_byte_count_reg[0]/Q
                         net (fo=6, routed)           0.110     1.754    rx_byte_count_reg_n_0_[0]
    SLICE_X60Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.799 r  rx_byte_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    rx_byte_count[2]_i_1_n_0
    SLICE_X60Y90         FDCE                                         r  rx_byte_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  rx_byte_count_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X60Y90         FDCE (Hold_fdce_C_D)         0.120     1.635    rx_byte_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_inst/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.590     1.503    uart_inst/CLK
    SLICE_X58Y93         FDCE                                         r  uart_inst/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  uart_inst/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.130     1.775    uart_inst/rx_buffer_reg_n_0_[6]
    SLICE_X59Y93         FDCE                                         r  uart_inst/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.860     2.018    uart_inst/CLK
    SLICE_X59Y93         FDCE                                         r  uart_inst/rx_data_reg[6]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X59Y93         FDCE (Hold_fdce_C_D)         0.078     1.594    uart_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_inst/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.590     1.503    uart_inst/CLK
    SLICE_X58Y93         FDCE                                         r  uart_inst/rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  uart_inst/rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.129     1.774    uart_inst/rx_buffer_reg_n_0_[4]
    SLICE_X59Y93         FDCE                                         r  uart_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.860     2.018    uart_inst/CLK
    SLICE_X59Y93         FDCE                                         r  uart_inst/rx_data_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X59Y93         FDCE (Hold_fdce_C_D)         0.071     1.587    uart_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_bit_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.629%)  route 0.145ns (43.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.589     1.502    uart_inst/CLK
    SLICE_X61Y92         FDCE                                         r  uart_inst/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  uart_inst/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=17, routed)          0.145     1.788    uart_inst/rx_state__0[0]
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.048     1.836 r  uart_inst/rx_bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    uart_inst/rx_bit_index[0]_i_1_n_0
    SLICE_X60Y92         FDCE                                         r  uart_inst/rx_bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.859     2.017    uart_inst/CLK
    SLICE_X60Y92         FDCE                                         r  uart_inst/rx_bit_index_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.133     1.648    uart_inst/rx_bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X58Y89         FDCE                                         r  tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  tx_byte_count_reg[0]/Q
                         net (fo=7, routed)           0.120     1.763    tx_byte_count_reg_n_0_[0]
    SLICE_X59Y89         LUT5 (Prop_lut5_I1_O)        0.048     1.811 r  tx_byte_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    tx_byte_count[3]_i_1_n_0
    SLICE_X59Y89         FDCE                                         r  tx_byte_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  tx_byte_count_reg[3]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X59Y89         FDCE (Hold_fdce_C_D)         0.107     1.621    tx_byte_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_inst/tx_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.589     1.502    uart_inst/CLK
    SLICE_X62Y89         FDCE                                         r  uart_inst/tx_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  uart_inst/tx_clk_count_reg[0]/Q
                         net (fo=8, routed)           0.109     1.752    uart_inst/tx_clk_count_reg_n_0_[0]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  uart_inst/tx_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    uart_inst/tx_clk_count[3]
    SLICE_X63Y89         FDCE                                         r  uart_inst/tx_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.860     2.018    uart_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uart_inst/tx_clk_count_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X63Y89         FDCE (Hold_fdce_C_D)         0.092     1.607    uart_inst/tx_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.959%)  route 0.149ns (44.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.589     1.502    uart_inst/CLK
    SLICE_X61Y92         FDCE                                         r  uart_inst/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  uart_inst/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=17, routed)          0.149     1.792    uart_inst/rx_state__0[0]
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.048     1.840 r  uart_inst/rx_bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    uart_inst/rx_bit_index[2]_i_1_n_0
    SLICE_X60Y92         FDCE                                         r  uart_inst/rx_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.859     2.017    uart_inst/CLK
    SLICE_X60Y92         FDCE                                         r  uart_inst/rx_bit_index_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.131     1.646    uart_inst/rx_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.589     1.502    uart_inst/CLK
    SLICE_X61Y92         FDCE                                         r  uart_inst/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  uart_inst/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=17, routed)          0.149     1.792    uart_inst/rx_state__0[0]
    SLICE_X60Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.837 r  uart_inst/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart_inst/rx_bit_index[1]_i_1_n_0
    SLICE_X60Y92         FDCE                                         r  uart_inst/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.859     2.017    uart_inst/CLK
    SLICE_X60Y92         FDCE                                         r  uart_inst/rx_bit_index_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.121     1.636    uart_inst/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X58Y89         FDCE                                         r  tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  tx_byte_count_reg[0]/Q
                         net (fo=7, routed)           0.120     1.763    tx_byte_count_reg_n_0_[0]
    SLICE_X59Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.808 r  tx_byte_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    tx_byte_count[2]_i_1_n_0
    SLICE_X59Y89         FDCE                                         r  tx_byte_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  tx_byte_count_reg[2]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X59Y89         FDCE (Hold_fdce_C_D)         0.091     1.605    tx_byte_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y89    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y89    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y89    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90    rx_byte_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90    rx_byte_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y90    rx_byte_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y90    rx_byte_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90    rx_byte_count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90    rx_byte_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89    tx_byte_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89    tx_byte_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89    tx_byte_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89    tx_byte_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89    tx_byte_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89    tx_byte_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83    uart_inst/FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83    uart_inst/FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83    uart_inst/FSM_sequential_tx_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82    uart_inst/tx_bit_index_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82    uart_inst/tx_bit_index_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82    uart_inst/tx_bit_index_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82    uart_inst/tx_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90    rx_byte_count_reg[0]/C



