INFO-FLOW: Workspace C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT opened at Mon Jul 22 20:48:28 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.103 sec.
Command     ap_source done; 0.103 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.627 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.721 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.895 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./cnn_ap_type/W14_6_OPT3_SAT/directives.tcl 
Execute     set_directive_interface -mode s_axilite -bundle CRTL_BUS cnn 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
Execute     set_directive_interface -mode bram cnn cnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
Execute     set_directive_interface -mode bram cnn prediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute     set_directive_pipeline conv_1/Col_Loop 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_partition -type complete -dim 3 cnn max_pool_1_out 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
Execute     set_directive_array_partition -type complete -dim 2 cnn conv_1_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
Execute     set_directive_pipeline conv_2/Filter2_Loop 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline max_pool_1/Col_Loop 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll -factor 50 dense_1/FLAT_LOOP 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
Execute     set_directive_pipeline dense_1/FLAT_LOOP 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_partition -type block -factor 50 -dim 1 cnn flat_array 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
Execute     set_directive_array_partition -type complete -dim 1 cnn dense_1_out 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/max_pool_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/max_pool_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/max_pool_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/max_pool_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/max_pool_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp
Command       clang done; 1.122 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.52 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 1.328 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.503 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.498 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.288 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.931 sec.
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.277 sec.
Command       tidy_31 done; 1.224 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.597 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.bc
Command       clang done; 1.365 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/max_pool_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/max_pool_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/max_pool_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/max_pool_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/max_pool_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp
Command       clang done; 1.127 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.529 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 1.36 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.507 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.891 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.err.log 
Command       ap_eval done; 0.296 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.977 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.295 sec.
Command       tidy_31 done; 1.283 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.605 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.bc
Command       clang done; 1.352 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/flat.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/flat.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/flat.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/flat.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/flat.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp
Command       clang done; 1.137 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.427 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 1.329 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.417 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.418 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.err.log 
Command       ap_eval done; 0.246 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.flat.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.flat.pp.0.cpp.err.log 
Command         ap_eval done; 0.859 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.err.log 
Command         ap_eval done; 0.242 sec.
Command       tidy_31 done; 1.112 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.466 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.bc
Command       clang done; 1.427 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_out.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/dense_out.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/dense_out.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/dense_out.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/dense_out.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp
Command       clang done; 1.208 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 3.442 sec.
INFO-FLOW: Done: GCC PP time: 8.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.798 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.937 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.err.log 
Command       ap_eval done; 2.067 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.err.log 
Command         ap_eval done; 5.289 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.dense_out.pp.0.cpp.err.log 
Command         ap_eval done; 2.184 sec.
Command       tidy_31 done; 7.528 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.501 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.bc
Command       clang done; 3.989 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/dense_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/dense_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/dense_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/dense_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp
Command       clang done; 1.117 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.795 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 1.479 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.789 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.83 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.418 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.err.log 
Command         ap_eval done; 1.208 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.dense_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.41 sec.
Command       tidy_31 done; 1.63 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.881 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.bc
Command       clang done; 1.45 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/dense_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/dense_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/dense_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/dense_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp
Command       clang done; 1.125 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.488 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 2.14 sec.
INFO-FLOW: Done: GCC PP time: 5.8 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.415 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.818 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.err.log 
Command       ap_eval done; 1.363 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.err.log 
Command         ap_eval done; 3.007 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.dense_1.pp.0.cpp.err.log 
Command         ap_eval done; 1.29 sec.
Command       tidy_31 done; 4.314 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.736 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.bc
Command       clang done; 2.147 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/conv_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/conv_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/conv_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/conv_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/conv_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp
Command       clang done; 1.121 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.704 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 1.387 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.667 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.08 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.414 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.err.log 
Command         ap_eval done; 1.192 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.417 sec.
Command       tidy_31 done; 1.625 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.922 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.bc
Command       clang done; 1.44 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/conv_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/conv_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/conv_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/conv_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/conv_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp
Command       clang done; 1.121 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.616 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 1.372 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.599 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.953 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.err.log 
Command       ap_eval done; 0.351 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.err.log 
Command         ap_eval done; 1.036 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.335 sec.
Command       tidy_31 done; 1.383 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.699 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.bc
Command       clang done; 1.427 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/cnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/cnn.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/cnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/cnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp
Command       clang done; 1.148 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.595 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/useless.bc
Command       clang done; 1.412 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_input complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' factor=50 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredflat_array block=positionBoolean0type factor=50 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddense_1_out complete=positionBoolean0type dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.56 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.085 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.err.log 
Command       ap_eval done; 0.343 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.err.log 
Command         ap_eval done; 1.135 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.err.log 
Command         ap_eval done; 0.357 sec.
Command       tidy_31 done; 1.508 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.192 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.bc
Command       clang done; 1.398 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.g.bc -hls-opt -except-internalize cnn -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g 
Command       llvm-ld done; 2.635 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:02:01 . Memory (MB): peak = 185.906 ; gain = 94.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:02:01 . Memory (MB): peak = 185.906 ; gain = 94.418
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.pp.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.687 sec.
Execute         llvm-ld C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.977 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g.0.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 17.953 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:02:22 . Memory (MB): peak = 444.250 ; gain = 352.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g.1.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_type/dense_out.cpp:22) automatically.
Command         transform done; 0.956 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.502 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:02:23 . Memory (MB): peak = 520.723 ; gain = 429.234
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.g.1.bc to C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.o.1.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (cnn_ap_type/conv_2.cpp:15) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (cnn_ap_type/max_pool_1.cpp:17) in function 'max_pool_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (cnn_ap_type/conv_1.cpp:12) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_type/dense_1.cpp:13) in function 'dense_1' partially with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_type/conv_2.cpp:19) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_type/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_type/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_type/max_pool_1.cpp:21) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_type/max_pool_1.cpp:24) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_type/conv_1.cpp:15) in function 'conv_1' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_type/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_type/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_type/cnn.cpp:19) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_type/cnn.cpp:37) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.V' (cnn_ap_type/cnn.cpp:52) in dimension 1 with a block factor 50.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V' (cnn_ap_type/cnn.cpp:57) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_out.V' (cnn_ap_type/cnn.cpp:57) accessed through non-constant indices on dimension 1 (cnn_ap_type/dense_2.cpp:14:11), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_type/dense_out.cpp:22) automatically.
Command         transform done; 29.104 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_out.cpp:21:6) to (cnn_ap_type/dense_out.cpp:20:29) in function 'soft_max'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_out.cpp:28:6) to (cnn_ap_type/dense_out.cpp:27:29) in function 'soft_max'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_out.cpp:47:10) to (cnn_ap_type/dense_out.cpp:46:33) in function 'dense_out'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_out.cpp:51:26) to (cnn_ap_type/dense_out.cpp:41:29) in function 'dense_out'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_2.cpp:13:32) to (cnn_ap_type/dense_2.cpp:13:27) in function 'dense_2'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_2.cpp:17:20) to (cnn_ap_type/dense_2.cpp:9:26) in function 'dense_2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:13:56) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:13:51) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:17:20) to (cnn_ap_type/dense_1.cpp:9:26) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_2.cpp:15:14) to (cnn_ap_type/conv_2.cpp:34:21) in function 'conv_2'... converting 329 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_2.cpp:34:21) to (cnn_ap_type/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/cnn.cpp:27:4) to (cnn_ap_type/cnn.cpp:27:4) in function 'cnn'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/cnn.cpp:70:33) to (cnn_ap_type/cnn.cpp:69:25) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
Command         transform done; 28.979 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:03:21 . Memory (MB): peak = 764.441 ; gain = 672.953
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.o.2.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_type/max_pool_1.cpp:14:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn_ap_type/max_pool_1.cpp:11:6) in function 'max_pool_1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_type/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_type/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_type/conv_2.cpp:9:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_type/conv_1.cpp:9:6) in function 'conv_1'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
Command         transform done; 39.84 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:56 ; elapsed = 00:04:01 . Memory (MB): peak = 956.160 ; gain = 864.672
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 120.049 sec.
Command     elaborate done; 239.402 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model dense_out 
Execute       preproc_iomode -model soft_max 
Execute       preproc_iomode -model exp<15, 7> 
Execute       preproc_iomode -model dense_2 
Execute       preproc_iomode -model dense_1 
Execute       preproc_iomode -model flat 
Execute       preproc_iomode -model max_pool_2 
Execute       preproc_iomode -model conv_2 
Execute       preproc_iomode -model max_pool_1 
Execute       preproc_iomode -model conv_1 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO-FLOW: Configuring Module : conv_1 ...
Execute       set_default_model conv_1 
Execute       apply_spec_resource_limit conv_1 
INFO-FLOW: Configuring Module : max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       apply_spec_resource_limit max_pool_1 
INFO-FLOW: Configuring Module : conv_2 ...
Execute       set_default_model conv_2 
Execute       apply_spec_resource_limit conv_2 
INFO-FLOW: Configuring Module : max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       apply_spec_resource_limit max_pool_2 
INFO-FLOW: Configuring Module : flat ...
Execute       set_default_model flat 
Execute       apply_spec_resource_limit flat 
INFO-FLOW: Configuring Module : dense_1 ...
Execute       set_default_model dense_1 
Execute       apply_spec_resource_limit dense_1 
INFO-FLOW: Configuring Module : dense_2 ...
Execute       set_default_model dense_2 
Execute       apply_spec_resource_limit dense_2 
INFO-FLOW: Configuring Module : exp<15, 7> ...
Execute       set_default_model exp<15, 7> 
Execute       apply_spec_resource_limit exp<15, 7> 
INFO-FLOW: Configuring Module : soft_max ...
Execute       set_default_model soft_max 
Execute       apply_spec_resource_limit soft_max 
INFO-FLOW: Configuring Module : dense_out ...
Execute       set_default_model dense_out 
Execute       apply_spec_resource_limit dense_out 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO-FLOW: Preprocessing Module: conv_1 ...
Execute       set_default_model conv_1 
Execute       cdfg_preprocess -model conv_1 
Command       cdfg_preprocess done; 5.206 sec.
Execute       rtl_gen_preprocess conv_1 
INFO-FLOW: Preprocessing Module: max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       cdfg_preprocess -model max_pool_1 
Execute       rtl_gen_preprocess max_pool_1 
INFO-FLOW: Preprocessing Module: conv_2 ...
Execute       set_default_model conv_2 
Execute       cdfg_preprocess -model conv_2 
Execute       rtl_gen_preprocess conv_2 
INFO-FLOW: Preprocessing Module: max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       cdfg_preprocess -model max_pool_2 
Execute       rtl_gen_preprocess max_pool_2 
INFO-FLOW: Preprocessing Module: flat ...
Execute       set_default_model flat 
Execute       cdfg_preprocess -model flat 
Execute       rtl_gen_preprocess flat 
INFO-FLOW: Preprocessing Module: dense_1 ...
Execute       set_default_model dense_1 
Execute       cdfg_preprocess -model dense_1 
Command       cdfg_preprocess done; 0.649 sec.
Execute       rtl_gen_preprocess dense_1 
INFO-FLOW: Preprocessing Module: dense_2 ...
Execute       set_default_model dense_2 
Execute       cdfg_preprocess -model dense_2 
Execute       rtl_gen_preprocess dense_2 
INFO-FLOW: Preprocessing Module: exp<15, 7> ...
Execute       set_default_model exp<15, 7> 
Execute       cdfg_preprocess -model exp<15, 7> 
Execute       rtl_gen_preprocess exp<15, 7> 
INFO-FLOW: Preprocessing Module: soft_max ...
Execute       set_default_model soft_max 
Execute       cdfg_preprocess -model soft_max 
Execute       rtl_gen_preprocess soft_max 
INFO-FLOW: Preprocessing Module: dense_out ...
Execute       set_default_model dense_out 
Execute       cdfg_preprocess -model dense_out 
Execute       rtl_gen_preprocess dense_out 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1 
Execute       schedule -model conv_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_24_V_load_19', cnn_ap_type/conv_1.cpp:23) on array 'input_24_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_24_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (19.8961ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_1' consists of the following:
	'mul' operation of DSP[924] ('mul_ln1118_35', cnn_ap_type/conv_1.cpp:23) [920]  (3.36 ns)
	'add' operation of DSP[924] ('add_ln1192_106', cnn_ap_type/conv_1.cpp:23) [924]  (3.02 ns)
	'add' operation ('add_ln415_107', cnn_ap_type/conv_1.cpp:23) [930]  (1.81 ns)
	'xor' operation ('xor_ln416_175', cnn_ap_type/conv_1.cpp:23) [932]  (0 ns)
	'and' operation ('and_ln416_107', cnn_ap_type/conv_1.cpp:23) [933]  (0.978 ns)
	multiplexor before 'phi' operation ('deleted_ones_0_1_2', cnn_ap_type/conv_1.cpp:23) with incoming values : ('tmp_842', cnn_ap_type/conv_1.cpp:23) ('and_ln779_45', cnn_ap_type/conv_1.cpp:23) [943]  (1.77 ns)
	'phi' operation ('deleted_ones_0_1_2', cnn_ap_type/conv_1.cpp:23) with incoming values : ('tmp_842', cnn_ap_type/conv_1.cpp:23) ('and_ln779_45', cnn_ap_type/conv_1.cpp:23) [943]  (0 ns)
	'and' operation ('and_ln786_217', cnn_ap_type/conv_1.cpp:23) [949]  (0.978 ns)
	'or' operation ('or_ln786_107', cnn_ap_type/conv_1.cpp:23) [950]  (0 ns)
	'xor' operation ('xor_ln786_113', cnn_ap_type/conv_1.cpp:23) [951]  (0 ns)
	'and' operation ('and_ln786_218', cnn_ap_type/conv_1.cpp:23) [952]  (0.978 ns)
	'or' operation ('or_ln340_336', cnn_ap_type/conv_1.cpp:23) [953]  (0 ns)
	'select' operation ('select_ln340_113', cnn_ap_type/conv_1.cpp:23) [956]  (0.978 ns)
	'select' operation ('select_ln340_172', cnn_ap_type/conv_1.cpp:23) [958]  (0.978 ns)
	'add' operation ('add_ln1192_107', cnn_ap_type/conv_1.cpp:23) [1074]  (2.26 ns)
	'add' operation ('add_ln415_108', cnn_ap_type/conv_1.cpp:23) [1080]  (1.81 ns)
	'xor' operation ('xor_ln416_176', cnn_ap_type/conv_1.cpp:23) [1082]  (0 ns)
	'and' operation ('and_ln416_108', cnn_ap_type/conv_1.cpp:23) [1083]  (0.978 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 104.97 sec.
INFO: [HLS 200-111]  Elapsed time: 352.266 seconds; current allocated memory: 875.004 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.verbose.sched.rpt 
Command       syn_report done; 6.532 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.sched.adb -f 
Command       db_write done; 7.048 sec.
INFO-FLOW: Finish scheduling conv_1.
Execute       set_default_model conv_1 
Execute       bind -model conv_1 
BIND OPTION: model=conv_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.332 sec.
INFO: [HLS 200-111]  Elapsed time: 17.174 seconds; current allocated memory: 905.872 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.verbose.bind.rpt 
Command       syn_report done; 9.556 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.bind.adb -f 
Command       db_write done; 4.773 sec.
INFO-FLOW: Finish binding conv_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_1 
Execute       schedule -model max_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_V_load_2', cnn_ap_type/max_pool_1.cpp:29) on array 'conv_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.616 seconds; current allocated memory: 907.750 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_1.
Execute       set_default_model max_pool_1 
Execute       bind -model max_pool_1 
BIND OPTION: model=max_pool_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 908.194 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.verbose.bind.rpt 
Command       syn_report done; 0.108 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.bind.adb -f 
INFO-FLOW: Finish binding max_pool_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2 
Execute       schedule -model conv_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter2_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_V_load_2', cnn_ap_type/conv_2.cpp:26) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 40.
WARNING: [SCHED 204-21] Estimated clock period (20.0831ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2' consists of the following:
	'mul' operation of DSP[239] ('mul_ln1192', cnn_ap_type/conv_2.cpp:26) [233]  (3.36 ns)
	'add' operation of DSP[239] ('add_ln1192', cnn_ap_type/conv_2.cpp:26) [239]  (3.02 ns)
	'add' operation ('add_ln415_50', cnn_ap_type/conv_2.cpp:26) [245]  (1.81 ns)
	'xor' operation ('xor_ln416', cnn_ap_type/conv_2.cpp:26) [247]  (0 ns)
	'and' operation ('and_ln416_50', cnn_ap_type/conv_2.cpp:26) [248]  (0.978 ns)
	'and' operation ('and_ln781_50', cnn_ap_type/conv_2.cpp:26) [257]  (0.978 ns)
	'or' operation ('or_ln786_50', cnn_ap_type/conv_2.cpp:26) [263]  (0 ns)
	'xor' operation ('xor_ln786_56', cnn_ap_type/conv_2.cpp:26) [264]  (0 ns)
	'and' operation ('and_ln786_102', cnn_ap_type/conv_2.cpp:26) [265]  (0.978 ns)
	'or' operation ('or_ln340_163', cnn_ap_type/conv_2.cpp:26) [266]  (0 ns)
	'select' operation ('select_ln340_112', cnn_ap_type/conv_2.cpp:26) [276]  (0.978 ns)
	'select' operation ('select_ln340_113', cnn_ap_type/conv_2.cpp:26) [278]  (0.978 ns)
	'add' operation ('add_ln1192_103', cnn_ap_type/conv_2.cpp:26) [281]  (2.26 ns)
	'add' operation ('add_ln415_51', cnn_ap_type/conv_2.cpp:26) [288]  (1.81 ns)
	'xor' operation ('xor_ln416_68', cnn_ap_type/conv_2.cpp:26) [290]  (0 ns)
	'and' operation ('and_ln416_51', cnn_ap_type/conv_2.cpp:26) [291]  (0.978 ns)
	'and' operation ('and_ln781_51', cnn_ap_type/conv_2.cpp:26) [300]  (0.978 ns)
	'or' operation ('or_ln786_51', cnn_ap_type/conv_2.cpp:26) [306]  (0 ns)
	'xor' operation ('xor_ln786_57', cnn_ap_type/conv_2.cpp:26) [307]  (0 ns)
	'and' operation ('and_ln786_104', cnn_ap_type/conv_2.cpp:26) [308]  (0.978 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.242 sec.
INFO: [HLS 200-111]  Elapsed time: 3.625 seconds; current allocated memory: 913.937 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.verbose.sched.rpt 
Command       syn_report done; 1.665 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.sched.adb -f 
Command       db_write done; 1.406 sec.
INFO-FLOW: Finish scheduling conv_2.
Execute       set_default_model conv_2 
Execute       bind -model conv_2 
BIND OPTION: model=conv_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.496 sec.
INFO: [HLS 200-111]  Elapsed time: 3.729 seconds; current allocated memory: 921.708 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.verbose.bind.rpt 
Command       syn_report done; 2.367 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.bind.adb -f 
Command       db_write done; 1.453 sec.
INFO-FLOW: Finish binding conv_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_2 
Execute       schedule -model max_pool_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.051 seconds; current allocated memory: 923.504 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_2.
Execute       set_default_model max_pool_2 
Execute       bind -model max_pool_2 
BIND OPTION: model=max_pool_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 923.734 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.bind.adb -f 
INFO-FLOW: Finish binding max_pool_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flat 
Execute       schedule -model flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 924.241 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.verbose.sched.rpt 
Command       syn_report done; 0.137 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.sched.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish scheduling flat.
Execute       set_default_model flat 
Execute       bind -model flat 
BIND OPTION: model=flat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 925.063 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.verbose.bind.rpt 
Command       syn_report done; 0.144 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.bind.adb -f 
Command       db_write done; 0.135 sec.
INFO-FLOW: Finish binding flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_1 
Execute       schedule -model dense_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'select' operation ('select_ln340_104', cnn_ap_type/dense_1.cpp:14) and 'add' operation ('add_ln415', cnn_ap_type/dense_1.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 35.
WARNING: [SCHED 204-21] Estimated clock period (18.892ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:
	'mul' operation of DSP[292] ('mul_ln1192', cnn_ap_type/dense_1.cpp:14) [289]  (3.36 ns)
	'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14) [292]  (3.02 ns)
	'add' operation ('add_ln415', cnn_ap_type/dense_1.cpp:14) [298]  (1.81 ns)
	'xor' operation ('xor_ln416_8', cnn_ap_type/dense_1.cpp:14) [300]  (0 ns)
	'and' operation ('and_ln416', cnn_ap_type/dense_1.cpp:14) [301]  (0.978 ns)
	'and' operation ('and_ln781', cnn_ap_type/dense_1.cpp:14) [310]  (0.978 ns)
	'or' operation ('or_ln786', cnn_ap_type/dense_1.cpp:14) [316]  (0 ns)
	'xor' operation ('xor_ln786_5', cnn_ap_type/dense_1.cpp:14) [317]  (0 ns)
	'and' operation ('and_ln786_50', cnn_ap_type/dense_1.cpp:14) [318]  (0.978 ns)
	'or' operation ('or_ln340_10', cnn_ap_type/dense_1.cpp:14) [319]  (0 ns)
	'select' operation ('select_ln340_11', cnn_ap_type/dense_1.cpp:14) [436]  (0.978 ns)
	'select' operation ('select_ln340_14', cnn_ap_type/dense_1.cpp:14) [438]  (0.978 ns)
	'add' operation of DSP[441] ('add_ln1192_1', cnn_ap_type/dense_1.cpp:14) [441]  (3.02 ns)
	'add' operation ('add_ln415_1', cnn_ap_type/dense_1.cpp:14) [447]  (1.81 ns)
	'xor' operation ('xor_ln416', cnn_ap_type/dense_1.cpp:14) [449]  (0 ns)
	'and' operation ('and_ln416_1', cnn_ap_type/dense_1.cpp:14) [450]  (0.978 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 64.797 sec.
INFO: [HLS 200-111]  Elapsed time: 65.284 seconds; current allocated memory: 952.092 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.verbose.sched.rpt 
Command       syn_report done; 5.48 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.sched.adb -f 
Command       db_write done; 5.101 sec.
INFO-FLOW: Finish scheduling dense_1.
Execute       set_default_model dense_1 
Execute       bind -model dense_1 
BIND OPTION: model=dense_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.586 sec.
INFO: [HLS 200-111]  Elapsed time: 13.416 seconds; current allocated memory: 987.655 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.verbose.bind.rpt 
Command       syn_report done; 6.094 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.bind.adb -f 
Command       db_write done; 6.257 sec.
INFO-FLOW: Finish binding dense_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_2 
Execute       schedule -model dense_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.627 seconds; current allocated memory: 994.328 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_2.
Execute       set_default_model dense_2 
Execute       bind -model dense_2 
BIND OPTION: model=dense_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 994.865 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.bind.adb -f 
INFO-FLOW: Finish binding dense_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<15, 7> 
Execute       schedule -model exp<15, 7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 995.149 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<15, 7>.
Execute       set_default_model exp<15, 7> 
Execute       bind -model exp<15, 7> 
BIND OPTION: model=exp<15, 7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 995.424 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.bind.adb -f 
INFO-FLOW: Finish binding exp<15, 7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model soft_max 
Execute       schedule -model soft_max 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 995.739 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.sched.adb -f 
INFO-FLOW: Finish scheduling soft_max.
Execute       set_default_model soft_max 
Execute       bind -model soft_max 
BIND OPTION: model=soft_max
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 996.104 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.verbose.bind.rpt 
Command       syn_report done; 0.124 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.bind.adb -f 
INFO-FLOW: Finish binding soft_max.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_out 
Execute       schedule -model dense_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 996.398 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.sched.adb -f 
INFO-FLOW: Finish scheduling dense_out.
Execute       set_default_model dense_out 
Execute       bind -model dense_out 
BIND OPTION: model=dense_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 996.739 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.verbose.bind.rpt 
Command       syn_report done; 0.134 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.bind.adb -f 
INFO-FLOW: Finish binding dense_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 998.008 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.verbose.sched.rpt 
Command       syn_report done; 0.306 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.sched.adb -f 
Command       db_write done; 0.281 sec.
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
BIND OPTION: model=cnn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.321 sec.
INFO: [HLS 200-111]  Elapsed time: 6.132 seconds; current allocated memory: 1008.064 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.verbose.bind.rpt 
Command       syn_report done; 2.962 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.bind.adb -f 
Command       db_write done; 0.287 sec.
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_1 
Execute       rtl_gen_preprocess max_pool_1 
Execute       rtl_gen_preprocess conv_2 
Execute       rtl_gen_preprocess max_pool_2 
Execute       rtl_gen_preprocess flat 
Execute       rtl_gen_preprocess dense_1 
Execute       rtl_gen_preprocess dense_2 
Execute       rtl_gen_preprocess exp<15, 7> 
Execute       rtl_gen_preprocess soft_max 
Execute       rtl_gen_preprocess dense_out 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_14s_22_1_1' to 'cnn_mul_mul_8s_14cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8ns_14s_22_1_1' to 'cnn_mul_mul_8ns_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_14s_22s_23_1_1' to 'cnn_mac_muladd_9neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6s_14s_22s_23_1_1' to 'cnn_mac_muladd_6sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_21s_14s_22s_23_1_1' to 'cnn_mac_muladd_21hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_14s_22s_23_1_1' to 'cnn_mac_muladd_7sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_20s_14s_22s_23_1_1' to 'cnn_mac_muladd_20jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22s_23_1_1' to 'cnn_mac_muladd_9skbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_20jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_21hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6sfYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7sibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9neOg': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9skbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8ns_1dEe': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
Command       create_rtl_model done; 1.669 sec.
INFO: [HLS 200-111]  Elapsed time: 5.189 seconds; current allocated memory: 1.014 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/conv_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl conv_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/conv_1 
Execute       gen_rtl conv_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/conv_1 
Execute       syn_report -csynth -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/conv_1_csynth.rpt 
Command       syn_report done; 0.768 sec.
Execute       syn_report -rtlxml -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/conv_1_csynth.xml 
Command       syn_report done; 0.4 sec.
Execute       syn_report -verbosereport -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.verbose.rpt 
Command       syn_report done; 7.191 sec.
Execute       db_write -model conv_1 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.adb 
Command       db_write done; 6.257 sec.
Execute       gen_tb_info conv_1 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 28.634 seconds; current allocated memory: 1.024 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/max_pool_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/max_pool_1 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/max_pool_1 
Execute       syn_report -csynth -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/max_pool_1_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/max_pool_1_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.verbose.rpt 
Command       syn_report done; 0.115 sec.
Execute       db_write -model max_pool_1 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.adb 
Command       db_write done; 0.237 sec.
Execute       gen_tb_info max_pool_1 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_1' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_2' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_3' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_4' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_5' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_1' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_2' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_3' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_4' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_5' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_1' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_2' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_3' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_4' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_5' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_1' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_2' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_3' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_4' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_5' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_1' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_2' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_3' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_4' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_5' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_1' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_2' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_3' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_4' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_5' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_1' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_2' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_3' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_4' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_5' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_1' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_2' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_3' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_4' to 'conv_2_conv_2_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_5' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_1' to 'conv_2_conv_2_wei9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_2' to 'conv_2_conv_2_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_3' to 'conv_2_conv_2_weibbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_4' to 'conv_2_conv_2_weibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_5' to 'conv_2_conv_2_weibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_biabek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_14s_9s_22s_23_1_1' to 'cnn_mac_muladd_14bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_7s_21_1_1' to 'cnn_mul_mul_14s_7bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_14s_10s_22s_24_1_1' to 'cnn_mac_muladd_14bil' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bgk': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bil': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_7bhl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bfk': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
Command       create_rtl_model done; 1.249 sec.
INFO: [HLS 200-111]  Elapsed time: 2.132 seconds; current allocated memory: 1.038 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/conv_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl conv_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/conv_2 
Execute       gen_rtl conv_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/conv_2 
Execute       syn_report -csynth -model conv_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/conv_2_csynth.rpt 
Command       syn_report done; 0.629 sec.
Execute       syn_report -rtlxml -model conv_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/conv_2_csynth.xml 
Command       syn_report done; 0.293 sec.
Execute       syn_report -verbosereport -model conv_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.verbose.rpt 
Command       syn_report done; 2.834 sec.
Execute       db_write -model conv_2 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.adb 
Command       db_write done; 2.382 sec.
Execute       gen_tb_info conv_2 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 11.486 seconds; current allocated memory: 1.045 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/max_pool_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/max_pool_2 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/max_pool_2 
Execute       syn_report -csynth -model max_pool_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/max_pool_2_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/max_pool_2_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.verbose.rpt 
Execute       db_write -model max_pool_2 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.adb 
Command       db_write done; 0.34 sec.
Execute       gen_tb_info max_pool_2 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flat -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 1.046 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/flat -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl flat -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/flat 
Execute       gen_rtl flat -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/flat 
Execute       syn_report -csynth -model flat -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/flat_csynth.rpt 
Execute       syn_report -rtlxml -model flat -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/flat_csynth.xml 
Execute       syn_report -verbosereport -model flat -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.verbose.rpt 
Command       syn_report done; 0.151 sec.
Execute       db_write -model flat -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.adb 
Command       db_write done; 0.454 sec.
Execute       gen_tb_info flat -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_bbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7ns_9ns_6ns_15_1_1' to 'cnn_mac_muladd_7nbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_7ns_6ns_15_1_1' to 'cnn_mac_muladd_9nbml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bgk': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7nbll': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9nbml': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9skbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_1287_14_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_5032_14_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_646_14_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_646_1_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
Command       create_rtl_model done; 3.308 sec.
INFO: [HLS 200-111]  Elapsed time: 4.617 seconds; current allocated memory: 1.104 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/dense_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl dense_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/dense_1 
Execute       gen_rtl dense_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/dense_1 
Execute       syn_report -csynth -model dense_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/dense_1_csynth.rpt 
Command       syn_report done; 0.863 sec.
Execute       syn_report -rtlxml -model dense_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/dense_1_csynth.xml 
Command       syn_report done; 0.374 sec.
Execute       syn_report -verbosereport -model dense_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.verbose.rpt 
Command       syn_report done; 7.106 sec.
Execute       db_write -model dense_1 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.adb 
Command       db_write done; 8.012 sec.
Execute       gen_tb_info dense_1 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bgk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_506_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 25.697 seconds; current allocated memory: 1.113 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/dense_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl dense_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/dense_2 
Execute       gen_rtl dense_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/dense_2 
Execute       syn_report -csynth -model dense_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/dense_2_csynth.rpt 
Execute       syn_report -rtlxml -model dense_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/dense_2_csynth.xml 
Execute       syn_report -verbosereport -model dense_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.verbose.rpt 
Command       syn_report done; 0.126 sec.
Execute       db_write -model dense_2 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.adb 
Command       db_write done; 0.515 sec.
Execute       gen_tb_info dense_2 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model exp<15, 7> -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_brm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.332 seconds; current allocated memory: 1.113 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp<15, 7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/exp_15_7_s -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl exp<15, 7> -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/exp_15_7_s 
Execute       gen_rtl exp<15, 7> -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/exp_15_7_s 
Execute       syn_report -csynth -model exp<15, 7> -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/exp_15_7_s_csynth.rpt 
Execute       syn_report -rtlxml -model exp<15, 7> -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/exp_15_7_s_csynth.xml 
Execute       syn_report -verbosereport -model exp<15, 7> -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.verbose.rpt 
Execute       db_write -model exp<15, 7> -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.adb 
Command       db_write done; 0.483 sec.
Execute       gen_tb_info exp<15, 7> -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model soft_max -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_22_26_seq_1' to 'cnn_sdiv_22ns_14sbsm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbsm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 1.114 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl soft_max -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/soft_max -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl soft_max -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/soft_max 
Execute       gen_rtl soft_max -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/soft_max 
Execute       syn_report -csynth -model soft_max -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/soft_max_csynth.rpt 
Execute       syn_report -rtlxml -model soft_max -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/soft_max_csynth.xml 
Execute       syn_report -verbosereport -model soft_max -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.verbose.rpt 
Command       syn_report done; 0.131 sec.
Execute       db_write -model soft_max -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.adb 
Command       db_write done; 0.518 sec.
Execute       gen_tb_info soft_max -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_out -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_obtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_obun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_abvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_13ns_22_1_1' to 'cnn_mul_mul_9s_13bwn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_13bwn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 1.253 seconds; current allocated memory: 1.115 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/dense_out -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl dense_out -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/dense_out 
Execute       gen_rtl dense_out -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/dense_out 
Execute       syn_report -csynth -model dense_out -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/dense_out_csynth.rpt 
Execute       syn_report -rtlxml -model dense_out -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/dense_out_csynth.xml 
Execute       syn_report -verbosereport -model dense_out -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.verbose.rpt 
Command       syn_report done; 0.139 sec.
Execute       db_write -model dense_out -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.adb 
Command       db_write done; 0.501 sec.
Execute       gen_tb_info dense_out -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_V' to 'cnn_conv_1_input_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_V' to 'cnn_conv_1_input_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_V' to 'cnn_conv_1_input_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_3_V' to 'cnn_conv_1_input_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_4_V' to 'cnn_conv_1_input_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_5_V' to 'cnn_conv_1_input_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_6_V' to 'cnn_conv_1_input_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_7_V' to 'cnn_conv_1_input_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_8_V' to 'cnn_conv_1_input_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_9_V' to 'cnn_conv_1_input_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_10_V' to 'cnn_conv_1_input_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_11_V' to 'cnn_conv_1_input_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_12_V' to 'cnn_conv_1_input_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_13_V' to 'cnn_conv_1_input_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_14_V' to 'cnn_conv_1_input_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_15_V' to 'cnn_conv_1_input_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_16_V' to 'cnn_conv_1_input_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_17_V' to 'cnn_conv_1_input_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_18_V' to 'cnn_conv_1_input_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_19_V' to 'cnn_conv_1_input_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_20_V' to 'cnn_conv_1_input_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_21_V' to 'cnn_conv_1_input_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_22_V' to 'cnn_conv_1_input_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_23_V' to 'cnn_conv_1_input_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_24_V' to 'cnn_conv_1_input_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_25_V' to 'cnn_conv_1_input_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_26_V' to 'cnn_conv_1_input_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_27_V' to 'cnn_conv_1_input_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_V' to 'cnn_max_pool_1_oubZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_V' to 'cnn_max_pool_1_oub0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_V' to 'cnn_max_pool_1_oub1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_3_V' to 'cnn_max_pool_1_oub2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_4_V' to 'cnn_max_pool_1_oub3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_5_V' to 'cnn_max_pool_1_oub4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oub5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64b6t' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64b6t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 2.222 sec.
INFO: [HLS 200-111]  Elapsed time: 3.391 seconds; current allocated memory: 1.126 GB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/systemc/cnn -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/vhdl/cnn 
Command       gen_rtl done; 0.203 sec.
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/verilog/cnn 
Command       gen_rtl done; 0.123 sec.
Execute       syn_report -csynth -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/cnn_csynth.rpt 
Command       syn_report done; 0.119 sec.
Execute       syn_report -rtlxml -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/syn/report/cnn_csynth.xml 
Execute       syn_report -verbosereport -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.verbose.rpt 
Command       syn_report done; 3.133 sec.
Execute       db_write -model cnn -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.adb 
Command       db_write done; 0.871 sec.
Execute       gen_tb_info cnn -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.design.xml 
Command       syn_report done; 2.3 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 {exp<15, 7>} soft_max dense_out cnn
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Found component cnn_dcmp_64ns_64nbkb.
INFO-FLOW: Append model cnn_dcmp_64ns_64nbkb
INFO-FLOW: Found component cnn_mul_mul_8s_14cud.
INFO-FLOW: Append model cnn_mul_mul_8s_14cud
INFO-FLOW: Found component cnn_mul_mul_8ns_1dEe.
INFO-FLOW: Append model cnn_mul_mul_8ns_1dEe
INFO-FLOW: Found component cnn_mac_muladd_9neOg.
INFO-FLOW: Append model cnn_mac_muladd_9neOg
INFO-FLOW: Found component cnn_mac_muladd_6sfYi.
INFO-FLOW: Append model cnn_mac_muladd_6sfYi
INFO-FLOW: Found component cnn_mac_muladd_5ng8j.
INFO-FLOW: Append model cnn_mac_muladd_5ng8j
INFO-FLOW: Found component cnn_mac_muladd_21hbi.
INFO-FLOW: Append model cnn_mac_muladd_21hbi
INFO-FLOW: Found component cnn_mac_muladd_7sibs.
INFO-FLOW: Append model cnn_mac_muladd_7sibs
INFO-FLOW: Found component cnn_mac_muladd_20jbC.
INFO-FLOW: Append model cnn_mac_muladd_20jbC
INFO-FLOW: Found component cnn_mac_muladd_9skbM.
INFO-FLOW: Append model cnn_mac_muladd_9skbM
INFO-FLOW: Handling components in module [max_pool_1] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_5nlbW.
INFO-FLOW: Append model cnn_mac_muladd_5nlbW
INFO-FLOW: Handling components in module [conv_2] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.compgen.tcl 
INFO-FLOW: Found component cnn_mul_mul_14s_8bfk.
INFO-FLOW: Append model cnn_mul_mul_14s_8bfk
INFO-FLOW: Found component cnn_mac_muladd_14bgk.
INFO-FLOW: Append model cnn_mac_muladd_14bgk
INFO-FLOW: Found component cnn_mul_mul_14s_7bhl.
INFO-FLOW: Append model cnn_mul_mul_14s_7bhl
INFO-FLOW: Found component cnn_mac_muladd_14bil.
INFO-FLOW: Append model cnn_mac_muladd_14bil
INFO-FLOW: Found component conv_2_conv_2_weimb6.
INFO-FLOW: Append model conv_2_conv_2_weimb6
INFO-FLOW: Found component conv_2_conv_2_weincg.
INFO-FLOW: Append model conv_2_conv_2_weincg
INFO-FLOW: Found component conv_2_conv_2_weiocq.
INFO-FLOW: Append model conv_2_conv_2_weiocq
INFO-FLOW: Found component conv_2_conv_2_weipcA.
INFO-FLOW: Append model conv_2_conv_2_weipcA
INFO-FLOW: Found component conv_2_conv_2_weiqcK.
INFO-FLOW: Append model conv_2_conv_2_weiqcK
INFO-FLOW: Found component conv_2_conv_2_weircU.
INFO-FLOW: Append model conv_2_conv_2_weircU
INFO-FLOW: Found component conv_2_conv_2_weisc4.
INFO-FLOW: Append model conv_2_conv_2_weisc4
INFO-FLOW: Found component conv_2_conv_2_weitde.
INFO-FLOW: Append model conv_2_conv_2_weitde
INFO-FLOW: Found component conv_2_conv_2_weiudo.
INFO-FLOW: Append model conv_2_conv_2_weiudo
INFO-FLOW: Found component conv_2_conv_2_weivdy.
INFO-FLOW: Append model conv_2_conv_2_weivdy
INFO-FLOW: Found component conv_2_conv_2_weiwdI.
INFO-FLOW: Append model conv_2_conv_2_weiwdI
INFO-FLOW: Found component conv_2_conv_2_weixdS.
INFO-FLOW: Append model conv_2_conv_2_weixdS
INFO-FLOW: Found component conv_2_conv_2_weiyd2.
INFO-FLOW: Append model conv_2_conv_2_weiyd2
INFO-FLOW: Found component conv_2_conv_2_weizec.
INFO-FLOW: Append model conv_2_conv_2_weizec
INFO-FLOW: Found component conv_2_conv_2_weiAem.
INFO-FLOW: Append model conv_2_conv_2_weiAem
INFO-FLOW: Found component conv_2_conv_2_weiBew.
INFO-FLOW: Append model conv_2_conv_2_weiBew
INFO-FLOW: Found component conv_2_conv_2_weiCeG.
INFO-FLOW: Append model conv_2_conv_2_weiCeG
INFO-FLOW: Found component conv_2_conv_2_weiDeQ.
INFO-FLOW: Append model conv_2_conv_2_weiDeQ
INFO-FLOW: Found component conv_2_conv_2_weiEe0.
INFO-FLOW: Append model conv_2_conv_2_weiEe0
INFO-FLOW: Found component conv_2_conv_2_weiFfa.
INFO-FLOW: Append model conv_2_conv_2_weiFfa
INFO-FLOW: Found component conv_2_conv_2_weiGfk.
INFO-FLOW: Append model conv_2_conv_2_weiGfk
INFO-FLOW: Found component conv_2_conv_2_weiHfu.
INFO-FLOW: Append model conv_2_conv_2_weiHfu
INFO-FLOW: Found component conv_2_conv_2_weiIfE.
INFO-FLOW: Append model conv_2_conv_2_weiIfE
INFO-FLOW: Found component conv_2_conv_2_weiJfO.
INFO-FLOW: Append model conv_2_conv_2_weiJfO
INFO-FLOW: Found component conv_2_conv_2_weiKfY.
INFO-FLOW: Append model conv_2_conv_2_weiKfY
INFO-FLOW: Found component conv_2_conv_2_weiLf8.
INFO-FLOW: Append model conv_2_conv_2_weiLf8
INFO-FLOW: Found component conv_2_conv_2_weiMgi.
INFO-FLOW: Append model conv_2_conv_2_weiMgi
INFO-FLOW: Found component conv_2_conv_2_weiNgs.
INFO-FLOW: Append model conv_2_conv_2_weiNgs
INFO-FLOW: Found component conv_2_conv_2_weiOgC.
INFO-FLOW: Append model conv_2_conv_2_weiOgC
INFO-FLOW: Found component conv_2_conv_2_weiPgM.
INFO-FLOW: Append model conv_2_conv_2_weiPgM
INFO-FLOW: Found component conv_2_conv_2_weiQgW.
INFO-FLOW: Append model conv_2_conv_2_weiQgW
INFO-FLOW: Found component conv_2_conv_2_weiRg6.
INFO-FLOW: Append model conv_2_conv_2_weiRg6
INFO-FLOW: Found component conv_2_conv_2_weiShg.
INFO-FLOW: Append model conv_2_conv_2_weiShg
INFO-FLOW: Found component conv_2_conv_2_weiThq.
INFO-FLOW: Append model conv_2_conv_2_weiThq
INFO-FLOW: Found component conv_2_conv_2_weiUhA.
INFO-FLOW: Append model conv_2_conv_2_weiUhA
INFO-FLOW: Found component conv_2_conv_2_weiVhK.
INFO-FLOW: Append model conv_2_conv_2_weiVhK
INFO-FLOW: Found component conv_2_conv_2_weiWhU.
INFO-FLOW: Append model conv_2_conv_2_weiWhU
INFO-FLOW: Found component conv_2_conv_2_weiXh4.
INFO-FLOW: Append model conv_2_conv_2_weiXh4
INFO-FLOW: Found component conv_2_conv_2_weiYie.
INFO-FLOW: Append model conv_2_conv_2_weiYie
INFO-FLOW: Found component conv_2_conv_2_weiZio.
INFO-FLOW: Append model conv_2_conv_2_weiZio
INFO-FLOW: Found component conv_2_conv_2_wei0iy.
INFO-FLOW: Append model conv_2_conv_2_wei0iy
INFO-FLOW: Found component conv_2_conv_2_wei1iI.
INFO-FLOW: Append model conv_2_conv_2_wei1iI
INFO-FLOW: Found component conv_2_conv_2_wei2iS.
INFO-FLOW: Append model conv_2_conv_2_wei2iS
INFO-FLOW: Found component conv_2_conv_2_wei3i2.
INFO-FLOW: Append model conv_2_conv_2_wei3i2
INFO-FLOW: Found component conv_2_conv_2_wei4jc.
INFO-FLOW: Append model conv_2_conv_2_wei4jc
INFO-FLOW: Found component conv_2_conv_2_wei5jm.
INFO-FLOW: Append model conv_2_conv_2_wei5jm
INFO-FLOW: Found component conv_2_conv_2_wei6jw.
INFO-FLOW: Append model conv_2_conv_2_wei6jw
INFO-FLOW: Found component conv_2_conv_2_wei7jG.
INFO-FLOW: Append model conv_2_conv_2_wei7jG
INFO-FLOW: Found component conv_2_conv_2_wei8jQ.
INFO-FLOW: Append model conv_2_conv_2_wei8jQ
INFO-FLOW: Found component conv_2_conv_2_wei9j0.
INFO-FLOW: Append model conv_2_conv_2_wei9j0
INFO-FLOW: Found component conv_2_conv_2_weibak.
INFO-FLOW: Append model conv_2_conv_2_weibak
INFO-FLOW: Found component conv_2_conv_2_weibbk.
INFO-FLOW: Append model conv_2_conv_2_weibbk
INFO-FLOW: Found component conv_2_conv_2_weibck.
INFO-FLOW: Append model conv_2_conv_2_weibck
INFO-FLOW: Found component conv_2_conv_2_weibdk.
INFO-FLOW: Append model conv_2_conv_2_weibdk
INFO-FLOW: Found component conv_2_conv_2_biabek.
INFO-FLOW: Append model conv_2_conv_2_biabek
INFO-FLOW: Handling components in module [max_pool_2] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.compgen.tcl 
INFO-FLOW: Handling components in module [flat] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.compgen.tcl 
INFO-FLOW: Handling components in module [dense_1] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.compgen.tcl 
INFO-FLOW: Found component cnn_mux_5032_14_1_1.
INFO-FLOW: Append model cnn_mux_5032_14_1_1
INFO-FLOW: Found component cnn_mux_1287_14_1_1.
INFO-FLOW: Append model cnn_mux_1287_14_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_1_1_1.
INFO-FLOW: Append model cnn_mux_646_1_1_1
INFO-FLOW: Found component cnn_mux_646_14_1_1.
INFO-FLOW: Append model cnn_mux_646_14_1_1
INFO-FLOW: Found component cnn_mac_muladd_7nbll.
INFO-FLOW: Append model cnn_mac_muladd_7nbll
INFO-FLOW: Found component cnn_mac_muladd_9nbml.
INFO-FLOW: Append model cnn_mac_muladd_9nbml
INFO-FLOW: Found component dense_1_dense_1_wbjl.
INFO-FLOW: Append model dense_1_dense_1_wbjl
INFO-FLOW: Found component dense_1_dense_1_bbkl.
INFO-FLOW: Append model dense_1_dense_1_bbkl
INFO-FLOW: Handling components in module [dense_2] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.compgen.tcl 
INFO-FLOW: Found component cnn_mux_506_14_1_1.
INFO-FLOW: Append model cnn_mux_506_14_1_1
INFO-FLOW: Found component dense_2_dense_2_wbnm.
INFO-FLOW: Append model dense_2_dense_2_wbnm
INFO-FLOW: Found component dense_2_dense_2_bbom.
INFO-FLOW: Append model dense_2_dense_2_bbom
INFO-FLOW: Handling components in module [exp_15_7_s] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.compgen.tcl 
INFO-FLOW: Found component exp_15_7_s_f_x_lsbpm.
INFO-FLOW: Append model exp_15_7_s_f_x_lsbpm
INFO-FLOW: Found component exp_15_7_s_exp_x_bqm.
INFO-FLOW: Append model exp_15_7_s_exp_x_bqm
INFO-FLOW: Found component exp_15_7_s_exp_x_brm.
INFO-FLOW: Append model exp_15_7_s_exp_x_brm
INFO-FLOW: Handling components in module [soft_max] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.compgen.tcl 
INFO-FLOW: Found component cnn_sdiv_22ns_14sbsm.
INFO-FLOW: Append model cnn_sdiv_22ns_14sbsm
INFO-FLOW: Handling components in module [dense_out] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.compgen.tcl 
INFO-FLOW: Found component cnn_mul_mul_9s_13bwn.
INFO-FLOW: Append model cnn_mul_mul_9s_13bwn
INFO-FLOW: Found component dense_out_dense_obtn.
INFO-FLOW: Append model dense_out_dense_obtn
INFO-FLOW: Found component dense_out_dense_obun.
INFO-FLOW: Append model dense_out_dense_obun
INFO-FLOW: Found component dense_out_dense_abvn.
INFO-FLOW: Append model dense_out_dense_abvn
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_fpext_32ns_64b6t.
INFO-FLOW: Append model cnn_fpext_32ns_64b6t
INFO-FLOW: Found component cnn_conv_1_input_bxn.
INFO-FLOW: Append model cnn_conv_1_input_bxn
INFO-FLOW: Found component cnn_conv_1_out_V.
INFO-FLOW: Append model cnn_conv_1_out_V
INFO-FLOW: Found component cnn_max_pool_1_oubZs.
INFO-FLOW: Append model cnn_max_pool_1_oubZs
INFO-FLOW: Found component cnn_conv_2_out_V.
INFO-FLOW: Append model cnn_conv_2_out_V
INFO-FLOW: Found component cnn_max_pool_2_oub5t.
INFO-FLOW: Append model cnn_max_pool_2_oub5t
INFO-FLOW: Found component cnn_flat_array_0_V.
INFO-FLOW: Append model cnn_flat_array_0_V
INFO-FLOW: Found component cnn_dense_2_out_V.
INFO-FLOW: Append model cnn_dense_2_out_V
INFO-FLOW: Found component cnn_CRTL_BUS_s_axi.
INFO-FLOW: Append model cnn_CRTL_BUS_s_axi
INFO-FLOW: Append model conv_1
INFO-FLOW: Append model max_pool_1
INFO-FLOW: Append model conv_2
INFO-FLOW: Append model max_pool_2
INFO-FLOW: Append model flat
INFO-FLOW: Append model dense_1
INFO-FLOW: Append model dense_2
INFO-FLOW: Append model exp_15_7_s
INFO-FLOW: Append model soft_max
INFO-FLOW: Append model dense_out
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_dcmp_64ns_64nbkb cnn_mul_mul_8s_14cud cnn_mul_mul_8ns_1dEe cnn_mac_muladd_9neOg cnn_mac_muladd_6sfYi cnn_mac_muladd_5ng8j cnn_mac_muladd_21hbi cnn_mac_muladd_7sibs cnn_mac_muladd_20jbC cnn_mac_muladd_9skbM cnn_mac_muladd_5nlbW cnn_mul_mul_14s_8bfk cnn_mac_muladd_14bgk cnn_mul_mul_14s_7bhl cnn_mac_muladd_14bil conv_2_conv_2_weimb6 conv_2_conv_2_weincg conv_2_conv_2_weiocq conv_2_conv_2_weipcA conv_2_conv_2_weiqcK conv_2_conv_2_weircU conv_2_conv_2_weisc4 conv_2_conv_2_weitde conv_2_conv_2_weiudo conv_2_conv_2_weivdy conv_2_conv_2_weiwdI conv_2_conv_2_weixdS conv_2_conv_2_weiyd2 conv_2_conv_2_weizec conv_2_conv_2_weiAem conv_2_conv_2_weiBew conv_2_conv_2_weiCeG conv_2_conv_2_weiDeQ conv_2_conv_2_weiEe0 conv_2_conv_2_weiFfa conv_2_conv_2_weiGfk conv_2_conv_2_weiHfu conv_2_conv_2_weiIfE conv_2_conv_2_weiJfO conv_2_conv_2_weiKfY conv_2_conv_2_weiLf8 conv_2_conv_2_weiMgi conv_2_conv_2_weiNgs conv_2_conv_2_weiOgC conv_2_conv_2_weiPgM conv_2_conv_2_weiQgW conv_2_conv_2_weiRg6 conv_2_conv_2_weiShg conv_2_conv_2_weiThq conv_2_conv_2_weiUhA conv_2_conv_2_weiVhK conv_2_conv_2_weiWhU conv_2_conv_2_weiXh4 conv_2_conv_2_weiYie conv_2_conv_2_weiZio conv_2_conv_2_wei0iy conv_2_conv_2_wei1iI conv_2_conv_2_wei2iS conv_2_conv_2_wei3i2 conv_2_conv_2_wei4jc conv_2_conv_2_wei5jm conv_2_conv_2_wei6jw conv_2_conv_2_wei7jG conv_2_conv_2_wei8jQ conv_2_conv_2_wei9j0 conv_2_conv_2_weibak conv_2_conv_2_weibbk conv_2_conv_2_weibck conv_2_conv_2_weibdk conv_2_conv_2_biabek cnn_mux_5032_14_1_1 cnn_mux_1287_14_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_1_1_1 cnn_mux_646_14_1_1 cnn_mac_muladd_7nbll cnn_mac_muladd_9nbml dense_1_dense_1_wbjl dense_1_dense_1_bbkl cnn_mux_506_14_1_1 dense_2_dense_2_wbnm dense_2_dense_2_bbom exp_15_7_s_f_x_lsbpm exp_15_7_s_exp_x_bqm exp_15_7_s_exp_x_brm cnn_sdiv_22ns_14sbsm cnn_mul_mul_9s_13bwn dense_out_dense_obtn dense_out_dense_obun dense_out_dense_abvn cnn_fpext_32ns_64b6t cnn_conv_1_input_bxn cnn_conv_1_out_V cnn_max_pool_1_oubZs cnn_conv_2_out_V cnn_max_pool_2_oub5t cnn_flat_array_0_V cnn_dense_2_out_V cnn_CRTL_BUS_s_axi conv_1 max_pool_1 conv_2 max_pool_2 flat dense_1 dense_2 exp_15_7_s soft_max dense_out cnn
INFO-FLOW: To file: write model cnn_dcmp_64ns_64nbkb
INFO-FLOW: To file: write model cnn_mul_mul_8s_14cud
INFO-FLOW: To file: write model cnn_mul_mul_8ns_1dEe
INFO-FLOW: To file: write model cnn_mac_muladd_9neOg
INFO-FLOW: To file: write model cnn_mac_muladd_6sfYi
INFO-FLOW: To file: write model cnn_mac_muladd_5ng8j
INFO-FLOW: To file: write model cnn_mac_muladd_21hbi
INFO-FLOW: To file: write model cnn_mac_muladd_7sibs
INFO-FLOW: To file: write model cnn_mac_muladd_20jbC
INFO-FLOW: To file: write model cnn_mac_muladd_9skbM
INFO-FLOW: To file: write model cnn_mac_muladd_5nlbW
INFO-FLOW: To file: write model cnn_mul_mul_14s_8bfk
INFO-FLOW: To file: write model cnn_mac_muladd_14bgk
INFO-FLOW: To file: write model cnn_mul_mul_14s_7bhl
INFO-FLOW: To file: write model cnn_mac_muladd_14bil
INFO-FLOW: To file: write model conv_2_conv_2_weimb6
INFO-FLOW: To file: write model conv_2_conv_2_weincg
INFO-FLOW: To file: write model conv_2_conv_2_weiocq
INFO-FLOW: To file: write model conv_2_conv_2_weipcA
INFO-FLOW: To file: write model conv_2_conv_2_weiqcK
INFO-FLOW: To file: write model conv_2_conv_2_weircU
INFO-FLOW: To file: write model conv_2_conv_2_weisc4
INFO-FLOW: To file: write model conv_2_conv_2_weitde
INFO-FLOW: To file: write model conv_2_conv_2_weiudo
INFO-FLOW: To file: write model conv_2_conv_2_weivdy
INFO-FLOW: To file: write model conv_2_conv_2_weiwdI
INFO-FLOW: To file: write model conv_2_conv_2_weixdS
INFO-FLOW: To file: write model conv_2_conv_2_weiyd2
INFO-FLOW: To file: write model conv_2_conv_2_weizec
INFO-FLOW: To file: write model conv_2_conv_2_weiAem
INFO-FLOW: To file: write model conv_2_conv_2_weiBew
INFO-FLOW: To file: write model conv_2_conv_2_weiCeG
INFO-FLOW: To file: write model conv_2_conv_2_weiDeQ
INFO-FLOW: To file: write model conv_2_conv_2_weiEe0
INFO-FLOW: To file: write model conv_2_conv_2_weiFfa
INFO-FLOW: To file: write model conv_2_conv_2_weiGfk
INFO-FLOW: To file: write model conv_2_conv_2_weiHfu
INFO-FLOW: To file: write model conv_2_conv_2_weiIfE
INFO-FLOW: To file: write model conv_2_conv_2_weiJfO
INFO-FLOW: To file: write model conv_2_conv_2_weiKfY
INFO-FLOW: To file: write model conv_2_conv_2_weiLf8
INFO-FLOW: To file: write model conv_2_conv_2_weiMgi
INFO-FLOW: To file: write model conv_2_conv_2_weiNgs
INFO-FLOW: To file: write model conv_2_conv_2_weiOgC
INFO-FLOW: To file: write model conv_2_conv_2_weiPgM
INFO-FLOW: To file: write model conv_2_conv_2_weiQgW
INFO-FLOW: To file: write model conv_2_conv_2_weiRg6
INFO-FLOW: To file: write model conv_2_conv_2_weiShg
INFO-FLOW: To file: write model conv_2_conv_2_weiThq
INFO-FLOW: To file: write model conv_2_conv_2_weiUhA
INFO-FLOW: To file: write model conv_2_conv_2_weiVhK
INFO-FLOW: To file: write model conv_2_conv_2_weiWhU
INFO-FLOW: To file: write model conv_2_conv_2_weiXh4
INFO-FLOW: To file: write model conv_2_conv_2_weiYie
INFO-FLOW: To file: write model conv_2_conv_2_weiZio
INFO-FLOW: To file: write model conv_2_conv_2_wei0iy
INFO-FLOW: To file: write model conv_2_conv_2_wei1iI
INFO-FLOW: To file: write model conv_2_conv_2_wei2iS
INFO-FLOW: To file: write model conv_2_conv_2_wei3i2
INFO-FLOW: To file: write model conv_2_conv_2_wei4jc
INFO-FLOW: To file: write model conv_2_conv_2_wei5jm
INFO-FLOW: To file: write model conv_2_conv_2_wei6jw
INFO-FLOW: To file: write model conv_2_conv_2_wei7jG
INFO-FLOW: To file: write model conv_2_conv_2_wei8jQ
INFO-FLOW: To file: write model conv_2_conv_2_wei9j0
INFO-FLOW: To file: write model conv_2_conv_2_weibak
INFO-FLOW: To file: write model conv_2_conv_2_weibbk
INFO-FLOW: To file: write model conv_2_conv_2_weibck
INFO-FLOW: To file: write model conv_2_conv_2_weibdk
INFO-FLOW: To file: write model conv_2_conv_2_biabek
INFO-FLOW: To file: write model cnn_mux_5032_14_1_1
INFO-FLOW: To file: write model cnn_mux_1287_14_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_1_1_1
INFO-FLOW: To file: write model cnn_mux_646_14_1_1
INFO-FLOW: To file: write model cnn_mac_muladd_7nbll
INFO-FLOW: To file: write model cnn_mac_muladd_9nbml
INFO-FLOW: To file: write model dense_1_dense_1_wbjl
INFO-FLOW: To file: write model dense_1_dense_1_bbkl
INFO-FLOW: To file: write model cnn_mux_506_14_1_1
INFO-FLOW: To file: write model dense_2_dense_2_wbnm
INFO-FLOW: To file: write model dense_2_dense_2_bbom
INFO-FLOW: To file: write model exp_15_7_s_f_x_lsbpm
INFO-FLOW: To file: write model exp_15_7_s_exp_x_bqm
INFO-FLOW: To file: write model exp_15_7_s_exp_x_brm
INFO-FLOW: To file: write model cnn_sdiv_22ns_14sbsm
INFO-FLOW: To file: write model cnn_mul_mul_9s_13bwn
INFO-FLOW: To file: write model dense_out_dense_obtn
INFO-FLOW: To file: write model dense_out_dense_obun
INFO-FLOW: To file: write model dense_out_dense_abvn
INFO-FLOW: To file: write model cnn_fpext_32ns_64b6t
INFO-FLOW: To file: write model cnn_conv_1_input_bxn
INFO-FLOW: To file: write model cnn_conv_1_out_V
INFO-FLOW: To file: write model cnn_max_pool_1_oubZs
INFO-FLOW: To file: write model cnn_conv_2_out_V
INFO-FLOW: To file: write model cnn_max_pool_2_oub5t
INFO-FLOW: To file: write model cnn_flat_array_0_V
INFO-FLOW: To file: write model cnn_dense_2_out_V
INFO-FLOW: To file: write model cnn_CRTL_BUS_s_axi
INFO-FLOW: To file: write model conv_1
INFO-FLOW: To file: write model max_pool_1
INFO-FLOW: To file: write model conv_2
INFO-FLOW: To file: write model max_pool_2
INFO-FLOW: To file: write model flat
INFO-FLOW: To file: write model dense_1
INFO-FLOW: To file: write model dense_2
INFO-FLOW: To file: write model exp_15_7_s
INFO-FLOW: To file: write model soft_max
INFO-FLOW: To file: write model dense_out
INFO-FLOW: To file: write model cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.374 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei6jw_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei8jQ_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei9j0_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibak_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibbk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibck_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibdk_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_biabek_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 2.634 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wbjl_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bbkl_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 1.939 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wbnm_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bbom_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.168 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbpm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bqm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_brm_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.146 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbsm_div'
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obtn_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obun_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abvn_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.19 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bxn_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oubZs_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oub5t_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_0_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CRTL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.361 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn xml_exists=0
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.constraint.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=158 #gSsdmPorts=0
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/impl/misc/cnn_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/impl/misc/cnn_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/conv_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/max_pool_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/flat.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/exp_15_7_s.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/soft_max.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/dense_out.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/cnn.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:09 ; elapsed = 00:10:06 . Memory (MB): peak = 1553.703 ; gain = 1462.215
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Command     autosyn done; 364.571 sec.
Command   csynth_design done; 603.985 sec.
Command ap_source done; 605.277 sec.
Execute cleanup_all 
Command cleanup_all done; 0.375 sec.
