\documentclass{beamer}

\usepackage{graphicx}
\usepackage{caption}
\usepackage{subcaption} % for subfigure
\usepackage{hyperref}
\usepackage{amssymb}
\usepackage{tabularx}
\usepackage{multicol}
\usepackage{algpseudocode}
\usepackage{amsthm} % for theorem
\usepackage{algorithm}
\usetheme{Warsaw}
\title[HRA for Concurrent Programs] % (optional, only for long titles)
{Heap Analysis for Concurrent Programs}
\subtitle{BTP-2 Presentation}
\author[Anshul Purohit] % (optional, for multiple authors)
{
Anshul Purohit \\
Roll No: 110050002 \\
}
\institute[Universit√§ten Hier und Dort] % (optional)
{
	Indian Institute of Technology Bombay
}
\date[KPT 2004] % (optional)
{
Guide: Prof. Uday Khedker \\
}
\subject{Informatik}


\begin{document}
\frame{\titlepage}
\begin{frame}

\frametitle{Outline}
\begin{itemize}
\item Introduction to Problem Statement
\item Heap Analysis 
\item Analysis technique of Concurrent Programs
\item Problems with the technique
\item Improvements 
\end{itemize}
\end{frame}
	
  \begin{frame}
  \frametitle{Introduction}
  \begin{itemize}
  \item Designing an technique for carrying
  out heap reference analysis of concurrent programs.
  \item Reference expression like \emph{x.lptr.rptr.data} are primarily used to access the objects in the heap.
  \item Will primarily focus on determining the  liveness of access links to objects on the heap.
  \item Java model: The root variables, which are stored on stack, represent references to memory in heap.
     
  \end{itemize}
  \end{frame}
  
  \begin{frame}
  	\frametitle{Introduction}
  	
  	 Model of threads used to refer to concurrent programs in the problem.
  	\begin{itemize}
  		\item For accessing shared data,
  		critical sections need to be guarded by the lock and unlock statements.
  		\item Also, we would work under the assumption that program would be data-race free.
  		\item Will present a technique to perform analysis for concurrent programs.  
  		
  	\end{itemize}
  	
  \end{frame}
  
  \begin{frame}
\frametitle{Heap Analysis}
	Analyzing properties of heap data is not very trivial.  

\begin{itemize}
	\item The structure of stack and static data is simple to understand since stack variables have a compile-time name(alias) associated with it.
	\item However, heap data has no compile time alias associated. Also the mapping of access expressions to memory location can change during program execution.
	\item Objects are referred based on their allocation site.
\end{itemize}
  \end{frame}
  
  
  
  
% RELATED WORK %
  \begin{frame}
  \frametitle{Heap Analysis}
  %\framesubtitle{Related Work}
	Heap analysis tries to find out the answer to the questions: 
	\begin{itemize}
		\item Can an access expression $a_1$ at program point $p_1$ have the same l-value as access expression $a_2$ at program  point $p_2$.
		\item Can there exist objects in the heap that will not be reachable from the access expressions in the program?
		\item Which of the access links will be live at a particular point?
	\end{itemize}
	We will focus on the liveness analysis part of the heap reference analysis.
	\end{frame}

\begin{frame}
\frametitle{Heap Reference Analysis}

A reference can be represented by an access path. In order to perform liveness analysis of heap and identify the set of live links, naming of links is necessary.

%An Access Path is defined as root variable name following any number of field names and is represented as $x$ $\rightarrow$ $n_1$ $\rightarrow$ $n_2$ .... $\rightarrow$ $n_k$ where $x$ is root variable, $n_1$ , $n_2$ .. $n_k$ are field names.

	\begin{figure}[here]
		\begin{center}
			\includegraphics[width=8cm]{Figures/hra_access_path.png}
		\end{center}
		\caption{access path for the expression \emph{x.left.right.data}}
		\label{fig:accpath}
	\end{figure}

\end{frame}

\begin{frame}
\frametitle{Heap Liveness Analysis}

An access path can be unbounded in the case of loops. We need to set a bound on the representation of access paths for liveness information. This is achieved using access graphs. Summarization would also require including program points.

\begin{figure}[here]
	\begin{center}
		\includegraphics[width=7cm]{Figures/heap_summarization_liveness.png}
	\end{center}
	\caption{Use of access graph and liveness data flow values}
	\label{fig:accpath}
\end{figure}

\end{frame}



% RULE SETS %
  
  
  \begin{frame}
  \frametitle{Analysis for concurrent programs}
  
  \begin{itemize}
  	\item Using the technique mentioned in the paper Dataflow Analysis for Datarace-Free Programs.
  	\item Produces an analysis for concurrent programs, given a sequential data-flow analysis
  	\item Criteria to apply this : The program should be free of data races. Data flow facts should be dependent on the contents of the memory access path.
  \end{itemize}
  
  \end{frame}
  
\begin{frame}
\frametitle{Analysis for concurrent programs}
Main challenge $\rightarrow$ converting the analysis for sequential programs to concurrent programs. How to propagate data-flow values to handle all possible thread execution orders?

\vspace{\baselineskip}
Synchronization structure of the program is made use of to propagate data-flow values

\vspace{\baselineskip}
The insight is that data-flow values are only propagated between threads at the lock and unlock points in threads. The relevant statements would usually be present inside the critical section.

\end{frame}  
  
  \begin{frame}
  \frametitle{Memory Model}
	\begin{itemize}
		\item Specifies the interactions of threads with memory and its shared use.
		\item Constraints on data access  
		\item Conditions of how data written by one thread is accessible to other threads
	\end{itemize}
	%Based on happens before-relation between two events. 
	Happens-Before Order: Statement  a happens before statement b if one of the following hold
	\begin{itemize}
		\item a appears before b in the program order
		\item b synchronizes-with a
		\item b can be reached transitively using happens-before relation from a.
	\end{itemize} 

  \end{frame}
  
\begin{frame}
\frametitle{Memory Model}

\begin{figure}
	\centering
	\includegraphics[width=0.6\textwidth]{Figures/sync_threads.png}
	\caption{Happens Before memory model with thread synchronization}
	\label{fig:happensbefore1}
	
	The \emph{NullPointerException} in $T_2$ cannot be raised because of the synchronizes-with relation between the lock and unlock statement. 
	
\end{figure}

\end{frame}

\begin{frame}
\frametitle{Memory Model}
\begin{figure}[b]
	\centering
	\includegraphics[width=0.5\textwidth]{Figures/sync_no_lock.png}
	\caption{Happens Before memory model without thread synchronization}
	\label{fig:happensbefore2}
\end{figure}

 	There is no synchronization relation between any statement across $T_1$ and $T_2$. There is no happens before order defined for statements across $T_1$ and $T_2$. So, NullPointerException() can be raised.
	
\end{frame}

\begin{frame}
\frametitle{Concurrent Null-Pointer Analysis}
	\begin{figure}
	\centering
	\includegraphics[width=0.75\textwidth]{Figures/concurrent_analysis.png}
	\caption{Heap Access path based null pointer analysis}
	\label{fig:nullpointeranalysis}
	\end{figure}
	
	\begin{itemize}
		\item Construction of sync-cfg by adding synchronization edges.
		\item Approximation of concurrent analysis to sequential analysis. Imprecise data flow values are obtained only at irrelevant statements.
	\end{itemize}
	 	
\end{frame}

\begin{frame}
\frametitle{Concurrent Null-Pointer Analysis}
	\begin{figure}
		\centering
		\includegraphics[width=0.75\textwidth]{Figures/concurrent_analysis_2.png}
		\caption{Heap Access path based null pointer analysis}
		\label{fig:nullpointeranalysis}
	\end{figure}
	
	Only $p$ is not-null at the statement C3, because of merging of values from P4 and P8.
	
\end{frame}

\begin{frame}
	\frametitle{Concurrent Heap Liveness Analysis}
	\begin{figure}
		\centering
		\includegraphics[width=0.7\textwidth]{Figures/concurrent_analysis_3.png}
		\caption{Concurrent Heap Liveness Analysis }
		\label{fig:nullpointeranalysis}
	\end{figure}
	The analysis is guaranteed to return correct data flow values at relevant program statements.
	 
\end{frame}

\begin{frame}
	\frametitle{Sync-cfg for Concurrent Heap Liveness}
	\begin{figure}
		\centering
		\includegraphics[width=0.5\textwidth]{Figures/hra_live_concurrent.png}
		\caption{Concurrent Heap liveness analysis input}
		\label{fig:nullpointeranalysis}
	\end{figure}
	
\end{frame}

\begin{frame}
	\frametitle{Example for concurrent heap liveness analysis}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/conc_analysis_itr1.png}
		\caption{Concurrent Heap liveness analysis iteration 1}
		\label{fig:nullpointeranalysis}
	\end{figure}
\end{frame}

\begin{frame}
	\frametitle{Example for concurrent heap liveness analysis}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/conc_analysis_itr2.png}
		\caption{Concurrent Heap liveness analysis iteration 2}
		\label{fig:nullpointeranalysis}
	\end{figure}
\end{frame}

\begin{frame}
	\frametitle{Example for concurrent heap liveness analysis}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/conc_analysis_itr3.png}
		\caption{Concurrent Heap liveness analysis iteration 3}
		\label{fig:nullpointeranalysis}
	\end{figure}
\end{frame}

\begin{frame}
	\frametitle{Example for concurrent heap liveness analysis}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/conc_analysis_itr4.png}
		\caption{Concurrent Heap liveness analysis iteration 4}
		\label{fig:nullpointeranalysis}
	\end{figure}
\end{frame}


\begin{frame}
	\frametitle{Example for concurrent heap liveness analysis}
	Example of the same program without synchronization edges.
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/conc_analysis_incorrect.png}
		\caption{Concurrent Heap liveness analysis without synchronization edges}
		\label{fig:nullpointeranalysis}
	\end{figure}
	An analysis without adding synchronization edges provides better results in this example. This highlights that there are certain problems with this analysis technique
\end{frame}

\begin{frame}
	\frametitle{Problems with the analysis technique}
	\begin{itemize}
		\item Propagation of
		data flow values across inter-thread edges  is treated same as along intra-thread edges.
		\item At program point containing the main statement, the possible live links can be be \emph{x.f1.f2.r} or \emph{x.f2.f1.r}.
		\item  Final data flow value  obtained after analysis includes imprecise access links \emph{x.f1.r}, \emph{x.f2.r} , \emph {x.\{f2.f1\}\textsuperscript{+}.r}, \emph{x.\{f1.f2\}\textsuperscript{+}.r} 
		
	\end{itemize}
\end{frame}

\begin{frame}
	\frametitle{Problems with the analysis technique}
	\begin{itemize}
		\item No bound on the number of transitions from node $f_1$ to $f_2$ and from $f_2$ to $f_1$ in the access graph.
		\item Thread synchronization edges introduce loops in the program graph
		\item Cause of imprecise data flow values is due to taking into account execution of critical sections more than once
	\end{itemize}
\end{frame}

\begin{frame}
	\frametitle{Problems with the analysis technique}
	Execution of multi-threaded programs
	\begin{itemize}
		\item Interleaving of statements of the multiple threads
		\item Addition of synchronization edges leads to formation of loop in the control flow graph
		\item Data flow value is transferred to every critical section multiple times
		\item Thus there is a need to identify the critical sections that only execute once
	\end{itemize}
\end{frame}

\begin{frame}
	\frametitle{Analysis of Critical Section Execution}
	Intra-thread Analysis to identify if critical section is executed once. 
	\begin{itemize}
		\item If there is no loop within and across a critical section, it can only be executed once.
		\item If a loop is present within a critical section, even then the critical section can be executed only once.
		\item It a loop is present across a critical section in a thread, then the critical section can be executed zero or more number of times.
	\end{itemize}
\end{frame}

\begin{frame}
	\frametitle{Adding Thread Info in Access Graphs}
	Once we know about the number of executions of each critical section there is a need to:  
	\begin{itemize}
		\item Need to figure out how to store the thread switchings in an access graph
		\item Store thread id corresponding to every edge in the access graph
		\item Identify which paths are possible with respect to the execution semantics.
		\item For example paths with multiple thread switches into a critical section can't be allowed.  
	\end{itemize}
\end{frame}

\begin{frame}
	\frametitle{Examples 1}
	Imposing the restrictions that concurrent sections can only be executed once for $T_1$ and$T_2$. Can discard  access paths containing more than 1 edges labeled 1 or 2.
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/conc_analysis_thr_itr3.jpg}
		\caption{Concurrent Heap liveness analysis example. Note that edges are marked by thread id}
		\label{fig:threadidanalysis}
	\end{figure}
\end{frame}

\begin{frame}
	\frametitle{Examples 2}
	 Critical section of thread 1 and thread 2 can only be executed once. Can allow 0 or more occurrence of edges labeled 2 but the number of edges labeled 1 must strictly be 1 in a access graph path.
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/rsz_loop_inside.png}
		\caption{Concurrent Heap liveness analysis example (on sync cfg). Note that edges in access graphs are marked by thread id}
		\label{fig:threadidanalysis}
	\end{figure}
\end{frame}

\begin{frame}
	\frametitle{Example 3}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/rsz_loop_outside.png}
		\caption{Concurrent Heap liveness analysis example (on sync-cfg).}
		\label{fig:threadidanalysis}
	\end{figure}
	Access graphs returned are the same for both Example 2 and Example 3. There is a need to ensure that the edge from $f_1$ to $f_2$ in the access graph can be traversed any number of times. 
\end{frame}

\begin{frame}
	\frametitle{Changes in the analysis}
 	For ensuring inter-thread edges are treated according to the critical section execution semantics, impose conditions on them. 
 	Label the edges with the number of times the transition is possible. Considering the examples, these are the desired access graphs
 	\begin{figure}
 		\centering
 		\includegraphics[width=0.8\textwidth]{Figures/access_graph_rep.png}
 		\caption{Desired Access graphs for the three examples}
 		\label{fig:ch5example}
 	\end{figure}
\end{frame}

\begin{frame}
	\frametitle{Concurrent Heap Access Examples}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/tree1.png}
		\caption{Concurrent access example in a tree}
		\label{fig:ch5example}
	\end{figure}
	If $C_1$ is executed first then the object \emph{x.l.r} is accessed otherwise \emph{x.r.l} is accessed. Corresponds to the first example
\end{frame}

\begin{frame}
	\frametitle{Concurrent Heap Access Examples}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/tree2.png}
		\caption{Concurrent access example in a tree}
		\label{fig:ch5example}
	\end{figure}
	Objects accessed will satisfy the regular expression \emph{x.l.r\textsuperscript{*}} or \emph{x.r\textsuperscript{*}.l} depending on the starting critical section.
\end{frame}

\begin{frame}
	\frametitle{Concurrent Heap Access Examples}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/tree3.png}
		\caption{Another Concurrent access example in a tree}
		\label{fig:ch5example}
	\end{figure}
	$C_2$ can be executed any number of times. The difference from the last example being that $C_2$\textsuperscript{*} can be executed after ($C_2$,$C_1$).
\end{frame}

\begin{frame}
	\frametitle{Concurrent Heap Access Examples}
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/tree3.png}
		\caption{Another Concurrent access example in a tree}
		\label{fig:ch5example}
	\end{figure}
	$C_2$ can be executed any number of times. The difference from the last example being that $C_2$\textsuperscript{*} can be executed after ($C_2$,$C_1$).
\end{frame}


\begin{frame}
	\frametitle{Concurrent Heap Access Examples}
	An example when any number of $C_1$ and $C_2$ executions are possible and there are no restrictions on thread-switching. Possible executions are ($C_1$?,$C_2$?)\textsuperscript{+}.
	\begin{figure}
		\centering
		\includegraphics[width=0.8\textwidth]{Figures/tree4.png}
		\caption{Another Concurrent access example in a tree}
		\label{fig:ch5example}
			
	\end{figure}
\end{frame}

\begin{frame}
	\frametitle{Construction a transition system}
	Once we have identified the critical sections and their number of executions possible, we can create a transition system with nodes being the critical section and edges being transitions from a critical section to another based on condition of execution semantics.
	
	\vspace{\baselineskip}
	
	This condition can be on count of nodes/critcal section execution and the program order conditions(intra-thread order of statements). In case of 2 critical sections in the same thread, the condition to the incoming edges to the second one must be the predicate $C_1$ \textgreater= 1 \&\& $C_2$ \textless 1
	
	\begin{figure}
		\centering
		\includegraphics[width=0.4\textwidth]{Figures/automata_rep.png}
		\caption{An example transition system}
		\label{fig:ch5example}
	\end{figure}
	
\end{frame}

\begin{frame}
	\frametitle{Conversion of transition system to automata}
	\begin{figure}
		\centering
		\includegraphics[width=0.6\textwidth]{Figures/automata_state.png}
		\caption{Ensuring S gets visited only once for a valid path}
		\label{fig:ch5example}
	\end{figure}
	We need to come up with a way such to ensure that states representing critical sections can only be reached once. All the unreachable states in the two copies are deleted. Also the conditions to the duplicated states in the right copy gets conjuncted by the count of that states \textless= 1.
\end{frame}

\begin{frame}
	\frametitle{Conversion of transition system to automata}
	\begin{figure}
		\centering
		\includegraphics[width=0.4\textwidth]{Figures/automata_conv.png}
		\caption{Converting the condtion based transition system to automata like structure.}
		\label{fig:ch5example}
	\end{figure}
	The executions possible are $C_2$,$C_1$ and $C_1$$C_2$.
\end{frame}

\begin{frame}
	\frametitle{Conclusions}
	\begin{itemize}
	\item Problems with the analysis on the sync-cfg/program graph and possible reasons. 
	\item Some improvements to the basic sync-cfg concurrent analysis suggested. Distinguish between inter and intra-thread edges. Handle execution semantics of critical sections and thread switchings.
	\item The notion of thread context(execution orders) is introduced in a vague way. Analysis should only be performed over the thread switches which can actually be feasible. 
	\item The automata representation of execution orders can be used to form an exploded-thread-cfg graph and we can directly perform analysis over the statements in the execution order.
	\end{itemize}
\end{frame}

\begin{frame}
	\frametitle{Future work}
	\begin{itemize}
		\item Finding if this method can be applied to other concurrent analysis.
		\item Implementation of the transition diagram to automata converter routine. Generation and implementation of exploded-thread-cfg from the automata structure of critical section execution.
		\item Figuring out if the analysis based on thread context/execution semantics extended to handle function calls in threads. (Extension to Inter-procedural)
	\end{itemize}
\end{frame}

\begin{frame}

\Huge Thank You

\end{frame}
\end{document}