;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <-20
	ADD @-3, 0
	JMP <-3
	SUB 12, @10
	ADD -207, <-120
	ADD #270, <0
	SUB @121, 106
	SUB 12, @10
	SUB #200, @0
	SUB #12, @200
	MOV -1, <-20
	SUB -1, <-20
	SUB #12, @200
	ADD 3, 323
	ADD 3, 323
	ADD 3, 323
	SUB 207, @-120
	SUB 12, @10
	JMN @200, #0
	SUB #200, @0
	SUB 12, @10
	SPL <121, 103
	JMP <-16, @-20
	SPL 100, <351
	SPL 100, <351
	SPL @200, #0
	SUB -120, <-360
	SUB -120, <-360
	SUB 10, 10
	SUB @121, 103
	SUB -207, <-120
	JMN <126, #106
	SUB @121, 103
	SUB 301, 101
	ADD #270, <1
	MOV -1, <-20
	ADD 210, 30
	SPL 0, <332
	SUB 210, 60
	CMP -207, <-120
	MOV -16, <-20
	DJN -1, @-20
	ADD 210, 39
	SPL 0, <332
