strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f157fba3ed0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f157fb4ebd0>",
		fillcolor=firebrick,
		label="18:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f157fb4ebd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f157fba3890>",
		fillcolor=firebrick,
		label="17:NS
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f157fba3890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "17:NS"	[cond="['reset']",
		label=reset,
		lineno=17];
	"Leaf_15:AL"	[def_var="['r_reg']",
		label="Leaf_15:AL"];
	"21:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f157fba6ad0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="21:AS
r_next = { r_reg[4:1], feedback_value };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'feedback_value']"];
	"Leaf_15:AL" -> "21:AS";
	"20:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f157fbb1390>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="20:AS
feedback_value = ^r_reg[2:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_15:AL" -> "20:AS";
	"22:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f157fba6090>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="22:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_15:AL" -> "22:AS";
	"18:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f157fba3790>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"21:AS" -> "15:AL";
	"17:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f157fba33d0>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"20:AS" -> "21:AS";
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
