#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep  3 08:31:57 2025
# Process ID         : 29592
# Current directory  : C:/Xilinx/p/fm3/fm3.runs/impl_1
# Command line       : vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper.vdi
# Journal file       : C:/Xilinx/p/fm3/fm3.runs/impl_1\vivado.jou
# Running On         : nsa_not_welcome
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33777 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35924 MB
# Available Virtual  : 14954 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jkfis/OneDrive/Desktop/fpga/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 449.207 ; gain = 139.234
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dotprod_4_0_0/design_1_axi_dotprod_4_0_0.dcp' for cell 'design_1_i/axi_dotprod_4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1.dcp' for cell 'design_1_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0.dcp' for cell 'design_1_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/p/fm3/fm3.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'design_1_i/axi_dotprod_4_0/inst/multacc_inst_2/mult'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.494 . Memory (MB): peak = 815.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1496 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'design_1_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'design_1_i/smartconnect_0/inst'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/smartconnect.xdc] for cell 'design_1_i/smartconnect_1/inst'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/smartconnect.xdc] for cell 'design_1_i/smartconnect_1/inst'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [C:/Xilinx/p/fm3/fm3.srcs/constrs_1/new/debugxdc.xdc]
Finished Parsing XDC File [C:/Xilinx/p/fm3/fm3.srcs/constrs_1/new/debugxdc.xdc]
Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Xilinx/p/fm3/fm3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-1714] 100 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1576.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 591 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 472 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 111 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances

24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1576.527 ; gain = 1126.309
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.809 . Memory (MB): peak = 1576.527 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 94f51b95cdff2ba6.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 85d7f25587f35e97.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1938.707 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1952.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1986.734 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: f763e577

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.734 ; gain = 67.938
Phase 1.1 Core Generation And Design Setup | Checksum: f763e577

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.734 ; gain = 67.938

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f763e577

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.734 ; gain = 67.938
Phase 1 Initialization | Checksum: f763e577

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.734 ; gain = 67.938

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f763e577

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.734 ; gain = 67.938

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f763e577

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.734 ; gain = 67.938
Phase 2 Timer Update And Timing Data Collection | Checksum: f763e577

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.734 ; gain = 67.938

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 54 pins
INFO: [Opt 31-138] Pushed 21 inverter(s) to 105 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c0c85f92

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.734 ; gain = 67.938
Retarget | Checksum: 1c0c85f92
INFO: [Opt 31-389] Phase Retarget created 56 cells and removed 158 cells
INFO: [Opt 31-1021] In phase Retarget, 224 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 168cd9191

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.734 ; gain = 67.938
Constant propagation | Checksum: 168cd9191
INFO: [Opt 31-389] Phase Constant propagation created 21 cells and removed 216 cells
INFO: [Opt 31-1021] In phase Constant propagation, 192 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1986.734 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1986.734 ; gain = 0.000
Phase 5 Sweep | Checksum: 14a9696d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1986.734 ; gain = 67.938
Sweep | Checksum: 14a9696d4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 376 cells
INFO: [Opt 31-1021] In phase Sweep, 2376 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 14a9696d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1986.734 ; gain = 67.938
BUFG optimization | Checksum: 14a9696d4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14a9696d4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1986.734 ; gain = 67.938
Shift Register Optimization | Checksum: 14a9696d4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 91 modules.
INFO: [Opt 31-75] Optimized module 'design_1_axi_dma_0_0_axi_datamover_ibttcc'.
INFO: [Opt 31-75] Optimized module 'design_1_axi_dma_0_0_axi_datamover_mm2s_dre'.
INFO: [Opt 31-75] Optimized module 'design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf'.
INFO: [Opt 31-75] Optimized module 'design_1_axi_dma_0_0_axi_datamover_pcc'.
INFO: [Opt 31-75] Optimized module 'design_1_axi_dma_0_0_axi_datamover_s2mm_dre'.
INFO: [Opt 31-75] Optimized module 'design_1_axi_timer_0_0_timer_control'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_axi_reg_stall_42'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_axi_reg_stall_90'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_axi_reg_stall_91'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_counter__parameterized1_14'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_counter__parameterized1_37'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_counter__parameterized1_52'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_counter__parameterized1_56'.
INFO: [Opt 31-75] Optimized module 'design_1_smartconnect_1_0_sc_util_v1_0_4_counter__parameterized1_64'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_ila_v6_2_16_ila_register'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_ltlib_v1_0_2_generic_memrd'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized0'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized1'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized10'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized11'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized12'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized13'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized14'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized15'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized16'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized17'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized18'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized19'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized2'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized20'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized21'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized22'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized23'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized24'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized25'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized26'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized27'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized28'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized29'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized3'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized30'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized31'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized32'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized33'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized34'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized35'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized36'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized37'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized38'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized39'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized4'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized40'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized41'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized42'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized43'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized44'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized45'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized46'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized47'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized48'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized49'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized5'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized50'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized51'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized52'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized53'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized54'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized55'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized56'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized57'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized58'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized59'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized6'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized60'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized61'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized62'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized63'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized64'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized65'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized66'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized7'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized8'.
INFO: [Opt 31-75] Optimized module 'design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized9'.
INFO: [Opt 31-75] Optimized module 'xsdbm_v3_0_3_bus_ctl_cnt'.
INFO: [Opt 31-75] Optimized module 'xsdbm_v3_0_3_bus_ctl_flg__parameterized0'.
INFO: [Opt 31-75] Optimized module 'xsdbs_v1_0_4_reg_p2s'.
INFO: [Opt 31-75] Optimized module 'xsdbs_v1_0_4_reg_p2s__parameterized0'.
INFO: [Opt 31-75] Optimized module 'xsdbs_v1_0_4_reg_p2s__parameterized1'.
INFO: [Opt 31-75] Optimized module 'xsdbs_v1_0_4_reg_p2s__parameterized2'.
INFO: [Opt 31-1566] Pulled 144 inverters resulting in an inversion of 295 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2011.891 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2011.891 ; gain = 0.000
Phase 8 Resynthesis | Checksum: 171f3f6a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:47 . Memory (MB): peak = 2011.891 ; gain = 93.094
Resynthesis | Checksum: 171f3f6a6
INFO: [Opt 31-389] Phase Resynthesis created 3973 cells and removed 4158 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2383 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 171f3f6a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2011.891 ; gain = 93.094
Post Processing Netlist | Checksum: 171f3f6a6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 10 Finalization

Phase 10.1 Finalizing Design Cores and Updating Shapes
Phase 10.1 Finalizing Design Cores and Updating Shapes | Checksum: 18379a876

Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2011.891 ; gain = 93.094

Phase 10.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2011.891 ; gain = 0.000
Phase 10.2 Verifying Netlist Connectivity | Checksum: 18379a876

Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2011.891 ; gain = 93.094
Phase 10 Finalization | Checksum: 18379a876

Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2011.891 ; gain = 93.094
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              56  |             158  |                                            224  |
|  Constant propagation         |              21  |             216  |                                            192  |
|  Sweep                        |               0  |             376  |                                           2376  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |            3973  |            4158  |                                           2383  |
|  Post Processing Netlist      |               0  |               0  |                                            220  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18379a876

Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2011.891 ; gain = 93.094

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2011.891 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18379a876

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2011.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2011.891 ; gain = 435.363
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2042.672 ; gain = 9.297
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.672 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2049.391 ; gain = 16.016
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2067.418 ; gain = 24.746
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2067.418 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2067.418 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2067.418 ; gain = 34.043
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Begin power optimizations | Checksum: 18379a876
INFO: [Pwropt 34-50] Optimizing power for module design_1_wrapper ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
PSMgr Creation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2334.539 ; gain = 0.000
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2] does not fanout to any other flop but itself
Found 3356 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2472.270 ; gain = 137.730
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2567.188 ; gain = 93.594
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1507 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.566 ; gain = 59.379
Power optimization passes: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2626.566 ; gain = 292.027

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2626.566 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design design_1_wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 46 accepted clusters 46
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1125 accepted clusters 1125

Number of Slice Registers augmented: 301 newly gated: 992 Total: 15846
Number of SRLs augmented: 0  newly gated: 0 Total: 1881
Number of BRAM Ports augmented: 46 newly gated: 0 Total Ports: 48
Number of Flops added for Enable Generation: 6

Flops dropped: 199/1598 RAMS dropped: 0/46 Clusters dropped: 79/1171 Enables dropped: 55
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: e7b01047

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: e7b01047
Power optimization: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2626.566 ; gain = 538.812
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e7b01047

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 167c80b02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 1 Initialization | Checksum: 167c80b02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 167c80b02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 167c80b02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.918 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 167c80b02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 24 inverter(s) to 91 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b89ed091

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2626.566 ; gain = 0.000
Retarget | Checksum: 1b89ed091
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Retarget, 192 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b89ed091

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2626.566 ; gain = 0.000
BUFG optimization | Checksum: 1b89ed091
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Remap
Phase 5 Remap | Checksum: e4b7fc52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2626.566 ; gain = 0.000
Remap | Checksum: e4b7fc52
INFO: [Opt 31-389] Phase Remap created 98 cells and removed 226 cells
INFO: [Opt 31-1021] In phase Remap, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b9465a36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2626.566 ; gain = 0.000
Post Processing Netlist | Checksum: 1b9465a36
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Finalization

Phase 7.1 Finalizing Design Cores and Updating Shapes
Phase 7.1 Finalizing Design Cores and Updating Shapes | Checksum: 1bfcce768

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 7.2 Verifying Netlist Connectivity
Phase 7.2 Verifying Netlist Connectivity | Checksum: 1bfcce768

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 7 Finalization | Checksum: 1bfcce768

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2626.566 ; gain = 0.000
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               8  |              32  |                                            192  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              98  |             226  |                                            167  |
|  Post Processing Netlist  |               0  |               0  |                                            220  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1bfcce768

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2626.566 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2626.566 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1bfcce768

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
205 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2626.566 ; gain = 538.812
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2626.566 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2626.566 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.566 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2626.566 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.566 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2626.566 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_pwropt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e6ee26fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a1f1aa59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fee78adb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fee78adb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1fee78adb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1870a24c4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1eba90886

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1eba90886

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: ca60c6a0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: d6eeb2fd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1216 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 480 nets or LUTs. Breaked 0 LUT, combined 480 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2626.566 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            480  |                   480  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            480  |                   480  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: dbe039c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: c25aec43

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 2 Global Placement | Checksum: c25aec43

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17e0cc0b5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 79c08dbf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7c43d51d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 4bf68224

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f704b9f6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12b7dd6d4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10ca37191

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10ca37191

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16c178d1e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.796 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fd57e89d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/axi_dotprod_4_0/inst/multacc_inst_2/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a5f7f25e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.999 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16c178d1e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.796. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 146eb9543

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 146eb9543

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 146eb9543

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 146eb9543

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 146eb9543

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2626.566 ; gain = 0.000

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b139766

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.566 ; gain = 0.000
Ending Placer Task | Checksum: 101413415

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2626.566 ; gain = 0.000
240 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2626.566 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2626.566 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.566 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2626.566 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2626.566 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2626.566 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Begin power optimizations | Checksum: 1da1ff481
INFO: [Pwropt 34-50] Optimizing power for module design_1_wrapper ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2] does not fanout to any other flop but itself
Found 3356 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2626.566 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.796 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2626.566 ; gain = 0.000
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.895 ; gain = 70.328
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 1523 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.148 ; gain = 24.254
Power optimization passes: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.926 ; gain = 95.359

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.926 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design design_1_wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 39 accepted clusters 7
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 694 accepted clusters 11

Number of Slice Registers augmented: 24 newly gated: 0 Total: 15852
Number of SRLs augmented: 0  newly gated: 0 Total: 1881
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 48
Number of Flops added for Enable Generation: 0

Flops dropped: 10/38 RAMS dropped: 0/7 Clusters dropped: 6/18 Enables dropped: 2

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 0
    LUT3 : 0
    LUT4 : 1
    LUT5 : 6
    LUT6 : 3

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: fd04caaf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2721.926 ; gain = 0.000
End power optimizations | Checksum: 12925f3ba
Power optimization: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2721.926 ; gain = 95.359
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2721.926 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12925f3ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2721.926 ; gain = 95.359
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2721.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_postplace_pwropt.dcp' has been generated.
Command: phys_opt_design -directive AggressiveFanoutOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveFanoutOpt

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.714 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
277 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2721.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 25f0a9bb ConstDB: 0 ShapeSum: b815d631 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 5a535c0 | NumContArr: 5b9bf9c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 190b0ea96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 190b0ea96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 190b0ea96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.926 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e6d03fd7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.670  | TNS=0.000  | WHS=-0.279 | THS=-557.269|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 28c4c9d2c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.670  | TNS=0.000  | WHS=-0.097 | THS=-1.284 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2174cc8a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2721.926 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22952
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22952
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2dfd6fc92

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2dfd6fc92

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 373e55c58

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2721.926 ; gain = 0.000
Phase 4 Initial Routing | Checksum: 373e55c58

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1653
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.186  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 279883d6e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.186  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 255c0f689

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.186  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1de65e8b5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2721.926 ; gain = 0.000
Phase 5 Rip-up And Reroute | Checksum: 1de65e8b5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1de65e8b5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1de65e8b5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2721.926 ; gain = 0.000
Phase 6 Delay and Skew Optimization | Checksum: 1de65e8b5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.215  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1cf43c06d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2721.926 ; gain = 0.000
Phase 7 Post Hold Fix | Checksum: 1cf43c06d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.52402 %
  Global Horizontal Routing Utilization  = 5.55696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1cf43c06d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cf43c06d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26e465169

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 26e465169

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2721.926 ; gain = 0.000

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.215  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 26e465169

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2721.926 ; gain = 0.000
Total Elapsed time in route_design: 41.48 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 23dbb9a9c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 23dbb9a9c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2721.926 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
294 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
311 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2721.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: phys_opt_design -directive AddRetime
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AddRetime
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.216 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
324 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2721.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2721.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/p/fm3/fm3.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 08:36:19 2025...
