0.6
2018.3
Dec  6 2018
23:39:36
/home/justin/github/2018_fall_hardware_software_codesign_lab/ip_repo/basic_integration_1.0/hdl/basic_integration_v1_0.v,1545207580,verilog,,,,basic_integration_v1_0,,,,,,,,
/home/justin/github/2018_fall_hardware_software_codesign_lab/ip_repo/basic_integration_1.0/hdl/basic_integration_v1_0_S00_AXI.v,1545911896,verilog,,/home/justin/github/2018_fall_hardware_software_codesign_lab/ip_repo/basic_integration_1.0/hdl/basic_integration_v1_0.v,,basic_integration_v1_0_S00_AXI,,,,,,,,
/home/justin/github/2018_fall_hardware_software_codesign_lab/ip_repo/basic_integration_1.0/hdl/integration.v,1545912134,verilog,,/home/justin/github/2018_fall_hardware_software_codesign_lab/ip_repo/edit_basic_integration_v1_0.srcs/sim_1/new/tb_integration.v,,integration,,,,,,,,
/home/justin/github/2018_fall_hardware_software_codesign_lab/ip_repo/edit_basic_integration_v1_0.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/justin/github/2018_fall_hardware_software_codesign_lab/ip_repo/edit_basic_integration_v1_0.srcs/sim_1/new/tb_integration.v,1545911873,verilog,,,,tb_integration,,,,,,,,
