# ğŸ“Œ 8Ã—8 Dadda Multiplier - Delay & Power Analysis

## ğŸ”¬ Overview
This project presents the design and analysis of an **8Ã—8 Dadda multiplier**, implemented using a **hybrid logic approach** for improved speed, power, and area efficiency. The design integrates **transmission gate logic** for AND/XOR gates and **CMOS logic** for OR gates, making it suitable for **high-speed arithmetic circuits in RISC architectures**.

## ğŸ›  Features
âœ… Designed using **45nm CMOS technology**  
âœ… **Static logic implementation** for low power dissipation  
âœ… **4:2 compressor-based partial product reduction**  
âœ… **Critical path delay: 0.204 ns @ 2 GHz**  
âœ… **Power dissipation: 62.47 ÂµW**  
âœ… **Compared against Wallace Tree & Booth multipliers**  

## ğŸ“– Design Approach
### ğŸ”¹ Logic Implementation
- **AND/XOR Gates** â†’ Transmission gate logic for power optimization  
- **OR Gates** â†’ CMOS logic for robustness  
- **4:2 Compressor** â†’ Efficient reduction of partial products  

### ğŸ”¹ Performance Trade-offs
- **Delay**: 0.204 ns (optimized for speed)  
- **Power Dissipation**: 62.47 ÂµW  
- **Area Efficiency**: Reduced transistor count with static logic  

## âš™ï¸ Tools & Technologies Used
ğŸ“Ÿ **Simulation & Verification**: Cadence Virtuoso  
ğŸ’¾ **Schematic & Layout**: Custom VLSI Design Flow  
ğŸ“¡ **Power & Performance Analysis**: Pre & Post Layout Simulations  

## ğŸ“– Open the Report
Check out **8x8_Dadda_Multiplier_Report.pdf** for a full breakdown of the design.

## ğŸ“¢ Contributions & Feedback
ğŸš€ Contributions are welcome! Feel free to fork the repository and submit a pull request.  

ğŸ“© For discussions, open an issue or reach out!  

---

ğŸ“Œ **Star â­ this repository if you find it helpful!**  
