// Seed: 879598534
module module_0 (
    output logic id_1,
    output logic id_2,
    input id_3,
    input id_4#(.id_5(1)),
    input id_6,
    inout logic id_7
    , id_8 = 1,
    input logic id_9,
    output logic id_10,
    input id_11
);
  logic id_12;
  assign id_5 = 1;
  logic id_13;
  logic id_14 = 1, id_15;
  assign id_13 = 1;
  logic id_16, id_17;
  assign id_3 = 1;
  type_29(
      id_14, id_15, 1'b0, 1, 1, id_5, !1, id_12
  );
  logic id_18;
  logic id_19;
  assign id_12 = id_2;
endmodule
`define pp_1 0
`timescale 1ps / 1ps
