-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmul_optimized is
generic (
    C_M_AXI_DATAA_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_DATAA_ID_WIDTH : INTEGER := 1;
    C_M_AXI_DATAA_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAA_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_DATAA_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAA_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAA_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAA_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAB_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_DATAB_ID_WIDTH : INTEGER := 1;
    C_M_AXI_DATAB_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAB_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_DATAB_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAB_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAB_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAB_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAAB_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_DATAAB_ID_WIDTH : INTEGER := 1;
    C_M_AXI_DATAAB_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAAB_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_DATAAB_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAAB_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAAB_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATAAB_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_DATAA_USER_VALUE : INTEGER := 0;
    C_M_AXI_DATAA_PROT_VALUE : INTEGER := 0;
    C_M_AXI_DATAA_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_DATAAB_USER_VALUE : INTEGER := 0;
    C_M_AXI_DATAAB_PROT_VALUE : INTEGER := 0;
    C_M_AXI_DATAAB_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_DATAB_USER_VALUE : INTEGER := 0;
    C_M_AXI_DATAB_PROT_VALUE : INTEGER := 0;
    C_M_AXI_DATAB_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_dataA_AWVALID : OUT STD_LOGIC;
    m_axi_dataA_AWREADY : IN STD_LOGIC;
    m_axi_dataA_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_ADDR_WIDTH-1 downto 0);
    m_axi_dataA_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_ID_WIDTH-1 downto 0);
    m_axi_dataA_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dataA_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataA_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataA_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataA_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataA_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataA_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataA_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataA_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_AWUSER_WIDTH-1 downto 0);
    m_axi_dataA_WVALID : OUT STD_LOGIC;
    m_axi_dataA_WREADY : IN STD_LOGIC;
    m_axi_dataA_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_DATA_WIDTH-1 downto 0);
    m_axi_dataA_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_DATA_WIDTH/8-1 downto 0);
    m_axi_dataA_WLAST : OUT STD_LOGIC;
    m_axi_dataA_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_ID_WIDTH-1 downto 0);
    m_axi_dataA_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_WUSER_WIDTH-1 downto 0);
    m_axi_dataA_ARVALID : OUT STD_LOGIC;
    m_axi_dataA_ARREADY : IN STD_LOGIC;
    m_axi_dataA_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_ADDR_WIDTH-1 downto 0);
    m_axi_dataA_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_ID_WIDTH-1 downto 0);
    m_axi_dataA_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dataA_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataA_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataA_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataA_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataA_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataA_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataA_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataA_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAA_ARUSER_WIDTH-1 downto 0);
    m_axi_dataA_RVALID : IN STD_LOGIC;
    m_axi_dataA_RREADY : OUT STD_LOGIC;
    m_axi_dataA_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATAA_DATA_WIDTH-1 downto 0);
    m_axi_dataA_RLAST : IN STD_LOGIC;
    m_axi_dataA_RID : IN STD_LOGIC_VECTOR (C_M_AXI_DATAA_ID_WIDTH-1 downto 0);
    m_axi_dataA_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DATAA_RUSER_WIDTH-1 downto 0);
    m_axi_dataA_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataA_BVALID : IN STD_LOGIC;
    m_axi_dataA_BREADY : OUT STD_LOGIC;
    m_axi_dataA_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataA_BID : IN STD_LOGIC_VECTOR (C_M_AXI_DATAA_ID_WIDTH-1 downto 0);
    m_axi_dataA_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DATAA_BUSER_WIDTH-1 downto 0);
    m_axi_dataB_AWVALID : OUT STD_LOGIC;
    m_axi_dataB_AWREADY : IN STD_LOGIC;
    m_axi_dataB_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_ADDR_WIDTH-1 downto 0);
    m_axi_dataB_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_ID_WIDTH-1 downto 0);
    m_axi_dataB_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dataB_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataB_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataB_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataB_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataB_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataB_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataB_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataB_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_AWUSER_WIDTH-1 downto 0);
    m_axi_dataB_WVALID : OUT STD_LOGIC;
    m_axi_dataB_WREADY : IN STD_LOGIC;
    m_axi_dataB_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_DATA_WIDTH-1 downto 0);
    m_axi_dataB_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_DATA_WIDTH/8-1 downto 0);
    m_axi_dataB_WLAST : OUT STD_LOGIC;
    m_axi_dataB_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_ID_WIDTH-1 downto 0);
    m_axi_dataB_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_WUSER_WIDTH-1 downto 0);
    m_axi_dataB_ARVALID : OUT STD_LOGIC;
    m_axi_dataB_ARREADY : IN STD_LOGIC;
    m_axi_dataB_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_ADDR_WIDTH-1 downto 0);
    m_axi_dataB_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_ID_WIDTH-1 downto 0);
    m_axi_dataB_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dataB_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataB_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataB_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataB_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataB_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataB_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataB_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataB_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAB_ARUSER_WIDTH-1 downto 0);
    m_axi_dataB_RVALID : IN STD_LOGIC;
    m_axi_dataB_RREADY : OUT STD_LOGIC;
    m_axi_dataB_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATAB_DATA_WIDTH-1 downto 0);
    m_axi_dataB_RLAST : IN STD_LOGIC;
    m_axi_dataB_RID : IN STD_LOGIC_VECTOR (C_M_AXI_DATAB_ID_WIDTH-1 downto 0);
    m_axi_dataB_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DATAB_RUSER_WIDTH-1 downto 0);
    m_axi_dataB_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataB_BVALID : IN STD_LOGIC;
    m_axi_dataB_BREADY : OUT STD_LOGIC;
    m_axi_dataB_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataB_BID : IN STD_LOGIC_VECTOR (C_M_AXI_DATAB_ID_WIDTH-1 downto 0);
    m_axi_dataB_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DATAB_BUSER_WIDTH-1 downto 0);
    m_axi_dataAB_AWVALID : OUT STD_LOGIC;
    m_axi_dataAB_AWREADY : IN STD_LOGIC;
    m_axi_dataAB_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_ADDR_WIDTH-1 downto 0);
    m_axi_dataAB_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_ID_WIDTH-1 downto 0);
    m_axi_dataAB_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dataAB_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataAB_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataAB_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataAB_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataAB_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataAB_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataAB_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataAB_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_AWUSER_WIDTH-1 downto 0);
    m_axi_dataAB_WVALID : OUT STD_LOGIC;
    m_axi_dataAB_WREADY : IN STD_LOGIC;
    m_axi_dataAB_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_DATA_WIDTH-1 downto 0);
    m_axi_dataAB_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_DATA_WIDTH/8-1 downto 0);
    m_axi_dataAB_WLAST : OUT STD_LOGIC;
    m_axi_dataAB_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_ID_WIDTH-1 downto 0);
    m_axi_dataAB_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_WUSER_WIDTH-1 downto 0);
    m_axi_dataAB_ARVALID : OUT STD_LOGIC;
    m_axi_dataAB_ARREADY : IN STD_LOGIC;
    m_axi_dataAB_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_ADDR_WIDTH-1 downto 0);
    m_axi_dataAB_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_ID_WIDTH-1 downto 0);
    m_axi_dataAB_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dataAB_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataAB_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataAB_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataAB_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataAB_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dataAB_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataAB_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dataAB_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATAAB_ARUSER_WIDTH-1 downto 0);
    m_axi_dataAB_RVALID : IN STD_LOGIC;
    m_axi_dataAB_RREADY : OUT STD_LOGIC;
    m_axi_dataAB_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATAAB_DATA_WIDTH-1 downto 0);
    m_axi_dataAB_RLAST : IN STD_LOGIC;
    m_axi_dataAB_RID : IN STD_LOGIC_VECTOR (C_M_AXI_DATAAB_ID_WIDTH-1 downto 0);
    m_axi_dataAB_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DATAAB_RUSER_WIDTH-1 downto 0);
    m_axi_dataAB_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataAB_BVALID : IN STD_LOGIC;
    m_axi_dataAB_BREADY : OUT STD_LOGIC;
    m_axi_dataAB_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dataAB_BID : IN STD_LOGIC_VECTOR (C_M_AXI_DATAAB_ID_WIDTH-1 downto 0);
    m_axi_dataAB_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DATAAB_BUSER_WIDTH-1 downto 0);
    s_axi_ctrl_AWVALID : IN STD_LOGIC;
    s_axi_ctrl_AWREADY : OUT STD_LOGIC;
    s_axi_ctrl_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_WVALID : IN STD_LOGIC;
    s_axi_ctrl_WREADY : OUT STD_LOGIC;
    s_axi_ctrl_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_ctrl_ARVALID : IN STD_LOGIC;
    s_axi_ctrl_ARREADY : OUT STD_LOGIC;
    s_axi_ctrl_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_RVALID : OUT STD_LOGIC;
    s_axi_ctrl_RREADY : IN STD_LOGIC;
    s_axi_ctrl_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ctrl_BVALID : OUT STD_LOGIC;
    s_axi_ctrl_BREADY : IN STD_LOGIC;
    s_axi_ctrl_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of matmul_optimized is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmul_optimized_matmul_optimized,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=862,HLS_SYN_TPT=none,HLS_SYN_MEM=12,HLS_SYN_DSP=0,HLS_SYN_FF=13201,HLS_SYN_LUT=11767,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal A : STD_LOGIC_VECTOR (63 downto 0);
    signal B : STD_LOGIC_VECTOR (63 downto 0);
    signal AB : STD_LOGIC_VECTOR (63 downto 0);
    signal dataA_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal dataB_blk_n_AR : STD_LOGIC;
    signal dataAB_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal dataAB_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal trunc_ln25_1_reg_501 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln25_2_reg_507 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_reg_513 : STD_LOGIC_VECTOR (61 downto 0);
    signal A_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_ce0 : STD_LOGIC;
    signal A_local_we0 : STD_LOGIC;
    signal A_local_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_1_ce0 : STD_LOGIC;
    signal A_local_1_we0 : STD_LOGIC;
    signal A_local_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_2_ce0 : STD_LOGIC;
    signal A_local_2_we0 : STD_LOGIC;
    signal A_local_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_3_ce0 : STD_LOGIC;
    signal A_local_3_we0 : STD_LOGIC;
    signal A_local_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_4_ce0 : STD_LOGIC;
    signal A_local_4_we0 : STD_LOGIC;
    signal A_local_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_5_ce0 : STD_LOGIC;
    signal A_local_5_we0 : STD_LOGIC;
    signal A_local_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_6_ce0 : STD_LOGIC;
    signal A_local_6_we0 : STD_LOGIC;
    signal A_local_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_7_ce0 : STD_LOGIC;
    signal A_local_7_we0 : STD_LOGIC;
    signal A_local_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_8_ce0 : STD_LOGIC;
    signal A_local_8_we0 : STD_LOGIC;
    signal A_local_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_9_ce0 : STD_LOGIC;
    signal A_local_9_we0 : STD_LOGIC;
    signal A_local_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_10_ce0 : STD_LOGIC;
    signal A_local_10_we0 : STD_LOGIC;
    signal A_local_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_11_ce0 : STD_LOGIC;
    signal A_local_11_we0 : STD_LOGIC;
    signal A_local_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_12_ce0 : STD_LOGIC;
    signal A_local_12_we0 : STD_LOGIC;
    signal A_local_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_13_ce0 : STD_LOGIC;
    signal A_local_13_we0 : STD_LOGIC;
    signal A_local_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_14_ce0 : STD_LOGIC;
    signal A_local_14_we0 : STD_LOGIC;
    signal A_local_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_local_15_ce0 : STD_LOGIC;
    signal A_local_15_we0 : STD_LOGIC;
    signal A_local_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_ce0 : STD_LOGIC;
    signal B_local_we0 : STD_LOGIC;
    signal B_local_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_1_ce0 : STD_LOGIC;
    signal B_local_1_we0 : STD_LOGIC;
    signal B_local_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_2_ce0 : STD_LOGIC;
    signal B_local_2_we0 : STD_LOGIC;
    signal B_local_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_3_ce0 : STD_LOGIC;
    signal B_local_3_we0 : STD_LOGIC;
    signal B_local_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_4_ce0 : STD_LOGIC;
    signal B_local_4_we0 : STD_LOGIC;
    signal B_local_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_5_ce0 : STD_LOGIC;
    signal B_local_5_we0 : STD_LOGIC;
    signal B_local_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_6_ce0 : STD_LOGIC;
    signal B_local_6_we0 : STD_LOGIC;
    signal B_local_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_7_ce0 : STD_LOGIC;
    signal B_local_7_we0 : STD_LOGIC;
    signal B_local_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_8_ce0 : STD_LOGIC;
    signal B_local_8_we0 : STD_LOGIC;
    signal B_local_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_9_ce0 : STD_LOGIC;
    signal B_local_9_we0 : STD_LOGIC;
    signal B_local_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_10_ce0 : STD_LOGIC;
    signal B_local_10_we0 : STD_LOGIC;
    signal B_local_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_11_ce0 : STD_LOGIC;
    signal B_local_11_we0 : STD_LOGIC;
    signal B_local_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_12_ce0 : STD_LOGIC;
    signal B_local_12_we0 : STD_LOGIC;
    signal B_local_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_13_ce0 : STD_LOGIC;
    signal B_local_13_we0 : STD_LOGIC;
    signal B_local_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_14_ce0 : STD_LOGIC;
    signal B_local_14_we0 : STD_LOGIC;
    signal B_local_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_local_15_ce0 : STD_LOGIC;
    signal B_local_15_we0 : STD_LOGIC;
    signal B_local_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_ce0 : STD_LOGIC;
    signal AB_local_we0 : STD_LOGIC;
    signal AB_local_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_1_ce0 : STD_LOGIC;
    signal AB_local_1_we0 : STD_LOGIC;
    signal AB_local_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_2_ce0 : STD_LOGIC;
    signal AB_local_2_we0 : STD_LOGIC;
    signal AB_local_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_3_ce0 : STD_LOGIC;
    signal AB_local_3_we0 : STD_LOGIC;
    signal AB_local_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_4_ce0 : STD_LOGIC;
    signal AB_local_4_we0 : STD_LOGIC;
    signal AB_local_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_5_ce0 : STD_LOGIC;
    signal AB_local_5_we0 : STD_LOGIC;
    signal AB_local_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_6_ce0 : STD_LOGIC;
    signal AB_local_6_we0 : STD_LOGIC;
    signal AB_local_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_7_ce0 : STD_LOGIC;
    signal AB_local_7_we0 : STD_LOGIC;
    signal AB_local_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_8_ce0 : STD_LOGIC;
    signal AB_local_8_we0 : STD_LOGIC;
    signal AB_local_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_9_ce0 : STD_LOGIC;
    signal AB_local_9_we0 : STD_LOGIC;
    signal AB_local_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_10_ce0 : STD_LOGIC;
    signal AB_local_10_we0 : STD_LOGIC;
    signal AB_local_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_11_ce0 : STD_LOGIC;
    signal AB_local_11_we0 : STD_LOGIC;
    signal AB_local_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_12_ce0 : STD_LOGIC;
    signal AB_local_12_we0 : STD_LOGIC;
    signal AB_local_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_13_ce0 : STD_LOGIC;
    signal AB_local_13_we0 : STD_LOGIC;
    signal AB_local_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_14_ce0 : STD_LOGIC;
    signal AB_local_14_we0 : STD_LOGIC;
    signal AB_local_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_local_15_ce0 : STD_LOGIC;
    signal AB_local_15_we0 : STD_LOGIC;
    signal AB_local_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_local_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_done : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_idle : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_ready : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WLAST : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_RREADY : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_BREADY : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WLAST : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_RREADY : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_BREADY : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_idle : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_ready : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_1_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_2_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_3_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_4_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_5_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_6_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_7_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_8_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_9_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_10_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_11_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_12_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_13_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_14_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_15_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_we0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_1_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_2_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_3_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_4_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_5_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_6_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_7_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_8_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_9_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_10_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_11_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_12_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_13_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_14_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_15_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_done : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_idle : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_ready : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WLAST : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_RREADY : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_BREADY : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_1_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_2_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_3_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_4_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_5_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_6_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_7_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_8_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_9_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_10_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_11_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_12_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_13_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_14_ce0 : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_15_ce0 : STD_LOGIC;
    signal dataA_AWREADY : STD_LOGIC;
    signal dataA_WREADY : STD_LOGIC;
    signal dataA_ARVALID : STD_LOGIC;
    signal dataA_ARREADY : STD_LOGIC;
    signal dataA_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataA_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataA_RVALID : STD_LOGIC;
    signal dataA_RREADY : STD_LOGIC;
    signal dataA_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal dataA_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal dataA_BVALID : STD_LOGIC;
    signal dataAB_AWVALID : STD_LOGIC;
    signal dataAB_AWREADY : STD_LOGIC;
    signal dataAB_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataAB_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataAB_WVALID : STD_LOGIC;
    signal dataAB_WREADY : STD_LOGIC;
    signal dataAB_ARREADY : STD_LOGIC;
    signal dataAB_RVALID : STD_LOGIC;
    signal dataAB_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal dataAB_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal dataAB_BVALID : STD_LOGIC;
    signal dataAB_BREADY : STD_LOGIC;
    signal dataB_AWREADY : STD_LOGIC;
    signal dataB_WREADY : STD_LOGIC;
    signal dataB_ARVALID : STD_LOGIC;
    signal dataB_ARREADY : STD_LOGIC;
    signal dataB_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataB_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataB_RVALID : STD_LOGIC;
    signal dataB_RREADY : STD_LOGIC;
    signal dataB_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal dataB_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal dataB_BVALID : STD_LOGIC;
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal sext_ln25_fu_471_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln25_1_fu_481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln47_fu_491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_dataA_AWVALID : OUT STD_LOGIC;
        m_axi_dataA_AWREADY : IN STD_LOGIC;
        m_axi_dataA_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_dataA_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataA_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataA_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataA_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataA_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataA_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataA_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataA_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataA_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_WVALID : OUT STD_LOGIC;
        m_axi_dataA_WREADY : IN STD_LOGIC;
        m_axi_dataA_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataA_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataA_WLAST : OUT STD_LOGIC;
        m_axi_dataA_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_ARVALID : OUT STD_LOGIC;
        m_axi_dataA_ARREADY : IN STD_LOGIC;
        m_axi_dataA_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_dataA_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataA_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataA_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataA_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataA_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataA_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataA_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataA_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataA_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_RVALID : IN STD_LOGIC;
        m_axi_dataA_RREADY : OUT STD_LOGIC;
        m_axi_dataA_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataA_RLAST : IN STD_LOGIC;
        m_axi_dataA_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_dataA_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataA_BVALID : IN STD_LOGIC;
        m_axi_dataA_BREADY : OUT STD_LOGIC;
        m_axi_dataA_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataA_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataA_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_AWVALID : OUT STD_LOGIC;
        m_axi_dataB_AWREADY : IN STD_LOGIC;
        m_axi_dataB_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_dataB_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataB_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataB_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataB_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataB_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataB_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataB_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataB_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataB_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_WVALID : OUT STD_LOGIC;
        m_axi_dataB_WREADY : IN STD_LOGIC;
        m_axi_dataB_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataB_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataB_WLAST : OUT STD_LOGIC;
        m_axi_dataB_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_ARVALID : OUT STD_LOGIC;
        m_axi_dataB_ARREADY : IN STD_LOGIC;
        m_axi_dataB_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_dataB_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataB_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataB_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataB_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataB_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataB_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataB_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataB_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataB_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_RVALID : IN STD_LOGIC;
        m_axi_dataB_RREADY : OUT STD_LOGIC;
        m_axi_dataB_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataB_RLAST : IN STD_LOGIC;
        m_axi_dataB_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_dataB_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataB_BVALID : IN STD_LOGIC;
        m_axi_dataB_BREADY : OUT STD_LOGIC;
        m_axi_dataB_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataB_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataB_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln25 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln25_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        AB_local_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_ce0 : OUT STD_LOGIC;
        AB_local_we0 : OUT STD_LOGIC;
        AB_local_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_ce0 : OUT STD_LOGIC;
        B_local_we0 : OUT STD_LOGIC;
        B_local_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_1_ce0 : OUT STD_LOGIC;
        B_local_1_we0 : OUT STD_LOGIC;
        B_local_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_2_ce0 : OUT STD_LOGIC;
        B_local_2_we0 : OUT STD_LOGIC;
        B_local_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_3_ce0 : OUT STD_LOGIC;
        B_local_3_we0 : OUT STD_LOGIC;
        B_local_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_4_ce0 : OUT STD_LOGIC;
        B_local_4_we0 : OUT STD_LOGIC;
        B_local_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_5_ce0 : OUT STD_LOGIC;
        B_local_5_we0 : OUT STD_LOGIC;
        B_local_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_6_ce0 : OUT STD_LOGIC;
        B_local_6_we0 : OUT STD_LOGIC;
        B_local_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_7_ce0 : OUT STD_LOGIC;
        B_local_7_we0 : OUT STD_LOGIC;
        B_local_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_8_ce0 : OUT STD_LOGIC;
        B_local_8_we0 : OUT STD_LOGIC;
        B_local_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_9_ce0 : OUT STD_LOGIC;
        B_local_9_we0 : OUT STD_LOGIC;
        B_local_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_10_ce0 : OUT STD_LOGIC;
        B_local_10_we0 : OUT STD_LOGIC;
        B_local_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_11_ce0 : OUT STD_LOGIC;
        B_local_11_we0 : OUT STD_LOGIC;
        B_local_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_12_ce0 : OUT STD_LOGIC;
        B_local_12_we0 : OUT STD_LOGIC;
        B_local_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_13_ce0 : OUT STD_LOGIC;
        B_local_13_we0 : OUT STD_LOGIC;
        B_local_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_14_ce0 : OUT STD_LOGIC;
        B_local_14_we0 : OUT STD_LOGIC;
        B_local_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_15_ce0 : OUT STD_LOGIC;
        B_local_15_we0 : OUT STD_LOGIC;
        B_local_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_ce0 : OUT STD_LOGIC;
        A_local_we0 : OUT STD_LOGIC;
        A_local_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_1_ce0 : OUT STD_LOGIC;
        A_local_1_we0 : OUT STD_LOGIC;
        A_local_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_2_ce0 : OUT STD_LOGIC;
        A_local_2_we0 : OUT STD_LOGIC;
        A_local_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_3_ce0 : OUT STD_LOGIC;
        A_local_3_we0 : OUT STD_LOGIC;
        A_local_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_4_ce0 : OUT STD_LOGIC;
        A_local_4_we0 : OUT STD_LOGIC;
        A_local_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_5_ce0 : OUT STD_LOGIC;
        A_local_5_we0 : OUT STD_LOGIC;
        A_local_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_6_ce0 : OUT STD_LOGIC;
        A_local_6_we0 : OUT STD_LOGIC;
        A_local_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_7_ce0 : OUT STD_LOGIC;
        A_local_7_we0 : OUT STD_LOGIC;
        A_local_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_8_ce0 : OUT STD_LOGIC;
        A_local_8_we0 : OUT STD_LOGIC;
        A_local_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_9_ce0 : OUT STD_LOGIC;
        A_local_9_we0 : OUT STD_LOGIC;
        A_local_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_10_ce0 : OUT STD_LOGIC;
        A_local_10_we0 : OUT STD_LOGIC;
        A_local_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_11_ce0 : OUT STD_LOGIC;
        A_local_11_we0 : OUT STD_LOGIC;
        A_local_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_12_ce0 : OUT STD_LOGIC;
        A_local_12_we0 : OUT STD_LOGIC;
        A_local_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_13_ce0 : OUT STD_LOGIC;
        A_local_13_we0 : OUT STD_LOGIC;
        A_local_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_14_ce0 : OUT STD_LOGIC;
        A_local_14_we0 : OUT STD_LOGIC;
        A_local_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_15_ce0 : OUT STD_LOGIC;
        A_local_15_we0 : OUT STD_LOGIC;
        A_local_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_1_ce0 : OUT STD_LOGIC;
        AB_local_1_we0 : OUT STD_LOGIC;
        AB_local_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_2_ce0 : OUT STD_LOGIC;
        AB_local_2_we0 : OUT STD_LOGIC;
        AB_local_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_3_ce0 : OUT STD_LOGIC;
        AB_local_3_we0 : OUT STD_LOGIC;
        AB_local_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_4_ce0 : OUT STD_LOGIC;
        AB_local_4_we0 : OUT STD_LOGIC;
        AB_local_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_5_ce0 : OUT STD_LOGIC;
        AB_local_5_we0 : OUT STD_LOGIC;
        AB_local_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_6_ce0 : OUT STD_LOGIC;
        AB_local_6_we0 : OUT STD_LOGIC;
        AB_local_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_7_ce0 : OUT STD_LOGIC;
        AB_local_7_we0 : OUT STD_LOGIC;
        AB_local_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_8_ce0 : OUT STD_LOGIC;
        AB_local_8_we0 : OUT STD_LOGIC;
        AB_local_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_9_ce0 : OUT STD_LOGIC;
        AB_local_9_we0 : OUT STD_LOGIC;
        AB_local_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_10_ce0 : OUT STD_LOGIC;
        AB_local_10_we0 : OUT STD_LOGIC;
        AB_local_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_11_ce0 : OUT STD_LOGIC;
        AB_local_11_we0 : OUT STD_LOGIC;
        AB_local_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_12_ce0 : OUT STD_LOGIC;
        AB_local_12_we0 : OUT STD_LOGIC;
        AB_local_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_13_ce0 : OUT STD_LOGIC;
        AB_local_13_we0 : OUT STD_LOGIC;
        AB_local_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_14_ce0 : OUT STD_LOGIC;
        AB_local_14_we0 : OUT STD_LOGIC;
        AB_local_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_15_ce0 : OUT STD_LOGIC;
        AB_local_15_we0 : OUT STD_LOGIC;
        AB_local_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        AB_local_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_ce0 : OUT STD_LOGIC;
        AB_local_we0 : OUT STD_LOGIC;
        AB_local_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_local_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_ce0 : OUT STD_LOGIC;
        A_local_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_1_ce0 : OUT STD_LOGIC;
        A_local_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_2_ce0 : OUT STD_LOGIC;
        A_local_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_3_ce0 : OUT STD_LOGIC;
        A_local_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_4_ce0 : OUT STD_LOGIC;
        A_local_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_5_ce0 : OUT STD_LOGIC;
        A_local_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_6_ce0 : OUT STD_LOGIC;
        A_local_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_7_ce0 : OUT STD_LOGIC;
        A_local_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_8_ce0 : OUT STD_LOGIC;
        A_local_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_9_ce0 : OUT STD_LOGIC;
        A_local_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_10_ce0 : OUT STD_LOGIC;
        A_local_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_11_ce0 : OUT STD_LOGIC;
        A_local_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_12_ce0 : OUT STD_LOGIC;
        A_local_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_13_ce0 : OUT STD_LOGIC;
        A_local_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_14_ce0 : OUT STD_LOGIC;
        A_local_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_local_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_local_15_ce0 : OUT STD_LOGIC;
        A_local_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_15_ce0 : OUT STD_LOGIC;
        AB_local_15_we0 : OUT STD_LOGIC;
        AB_local_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_14_ce0 : OUT STD_LOGIC;
        AB_local_14_we0 : OUT STD_LOGIC;
        AB_local_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_13_ce0 : OUT STD_LOGIC;
        AB_local_13_we0 : OUT STD_LOGIC;
        AB_local_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_12_ce0 : OUT STD_LOGIC;
        AB_local_12_we0 : OUT STD_LOGIC;
        AB_local_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_11_ce0 : OUT STD_LOGIC;
        AB_local_11_we0 : OUT STD_LOGIC;
        AB_local_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_10_ce0 : OUT STD_LOGIC;
        AB_local_10_we0 : OUT STD_LOGIC;
        AB_local_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_9_ce0 : OUT STD_LOGIC;
        AB_local_9_we0 : OUT STD_LOGIC;
        AB_local_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_8_ce0 : OUT STD_LOGIC;
        AB_local_8_we0 : OUT STD_LOGIC;
        AB_local_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_7_ce0 : OUT STD_LOGIC;
        AB_local_7_we0 : OUT STD_LOGIC;
        AB_local_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_6_ce0 : OUT STD_LOGIC;
        AB_local_6_we0 : OUT STD_LOGIC;
        AB_local_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_5_ce0 : OUT STD_LOGIC;
        AB_local_5_we0 : OUT STD_LOGIC;
        AB_local_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_4_ce0 : OUT STD_LOGIC;
        AB_local_4_we0 : OUT STD_LOGIC;
        AB_local_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_3_ce0 : OUT STD_LOGIC;
        AB_local_3_we0 : OUT STD_LOGIC;
        AB_local_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_2_ce0 : OUT STD_LOGIC;
        AB_local_2_we0 : OUT STD_LOGIC;
        AB_local_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        AB_local_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_1_ce0 : OUT STD_LOGIC;
        AB_local_1_we0 : OUT STD_LOGIC;
        AB_local_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_local_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_ce0 : OUT STD_LOGIC;
        B_local_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_1_ce0 : OUT STD_LOGIC;
        B_local_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_2_ce0 : OUT STD_LOGIC;
        B_local_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_3_ce0 : OUT STD_LOGIC;
        B_local_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_4_ce0 : OUT STD_LOGIC;
        B_local_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_5_ce0 : OUT STD_LOGIC;
        B_local_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_6_ce0 : OUT STD_LOGIC;
        B_local_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_7_ce0 : OUT STD_LOGIC;
        B_local_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_8_ce0 : OUT STD_LOGIC;
        B_local_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_9_ce0 : OUT STD_LOGIC;
        B_local_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_10_ce0 : OUT STD_LOGIC;
        B_local_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_11_ce0 : OUT STD_LOGIC;
        B_local_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_12_ce0 : OUT STD_LOGIC;
        B_local_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_13_ce0 : OUT STD_LOGIC;
        B_local_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_14_ce0 : OUT STD_LOGIC;
        B_local_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_local_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_local_15_ce0 : OUT STD_LOGIC;
        B_local_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_dataAB_AWVALID : OUT STD_LOGIC;
        m_axi_dataAB_AWREADY : IN STD_LOGIC;
        m_axi_dataAB_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_dataAB_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataAB_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataAB_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataAB_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataAB_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataAB_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataAB_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataAB_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataAB_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_WVALID : OUT STD_LOGIC;
        m_axi_dataAB_WREADY : IN STD_LOGIC;
        m_axi_dataAB_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataAB_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataAB_WLAST : OUT STD_LOGIC;
        m_axi_dataAB_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_ARVALID : OUT STD_LOGIC;
        m_axi_dataAB_ARREADY : IN STD_LOGIC;
        m_axi_dataAB_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_dataAB_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataAB_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataAB_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataAB_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataAB_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataAB_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dataAB_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataAB_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dataAB_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_RVALID : IN STD_LOGIC;
        m_axi_dataAB_RREADY : OUT STD_LOGIC;
        m_axi_dataAB_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dataAB_RLAST : IN STD_LOGIC;
        m_axi_dataAB_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_dataAB_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataAB_BVALID : IN STD_LOGIC;
        m_axi_dataAB_BREADY : OUT STD_LOGIC;
        m_axi_dataAB_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dataAB_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dataAB_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln47 : IN STD_LOGIC_VECTOR (61 downto 0);
        AB_local_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_ce0 : OUT STD_LOGIC;
        AB_local_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_1_ce0 : OUT STD_LOGIC;
        AB_local_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_2_ce0 : OUT STD_LOGIC;
        AB_local_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_3_ce0 : OUT STD_LOGIC;
        AB_local_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_4_ce0 : OUT STD_LOGIC;
        AB_local_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_5_ce0 : OUT STD_LOGIC;
        AB_local_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_6_ce0 : OUT STD_LOGIC;
        AB_local_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_7_ce0 : OUT STD_LOGIC;
        AB_local_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_8_ce0 : OUT STD_LOGIC;
        AB_local_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_9_ce0 : OUT STD_LOGIC;
        AB_local_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_10_ce0 : OUT STD_LOGIC;
        AB_local_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_11_ce0 : OUT STD_LOGIC;
        AB_local_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_12_ce0 : OUT STD_LOGIC;
        AB_local_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_13_ce0 : OUT STD_LOGIC;
        AB_local_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_14_ce0 : OUT STD_LOGIC;
        AB_local_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        AB_local_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        AB_local_15_ce0 : OUT STD_LOGIC;
        AB_local_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_optimized_A_local_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_optimized_ctrl_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A : OUT STD_LOGIC_VECTOR (63 downto 0);
        B : OUT STD_LOGIC_VECTOR (63 downto 0);
        AB : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component matmul_optimized_dataA_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component matmul_optimized_dataAB_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component matmul_optimized_dataB_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    A_local_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_address0,
        ce0 => A_local_ce0,
        we0 => A_local_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_d0,
        q0 => A_local_q0);

    A_local_1_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_1_address0,
        ce0 => A_local_1_ce0,
        we0 => A_local_1_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_d0,
        q0 => A_local_1_q0);

    A_local_2_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_2_address0,
        ce0 => A_local_2_ce0,
        we0 => A_local_2_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_d0,
        q0 => A_local_2_q0);

    A_local_3_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_3_address0,
        ce0 => A_local_3_ce0,
        we0 => A_local_3_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_d0,
        q0 => A_local_3_q0);

    A_local_4_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_4_address0,
        ce0 => A_local_4_ce0,
        we0 => A_local_4_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_d0,
        q0 => A_local_4_q0);

    A_local_5_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_5_address0,
        ce0 => A_local_5_ce0,
        we0 => A_local_5_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_d0,
        q0 => A_local_5_q0);

    A_local_6_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_6_address0,
        ce0 => A_local_6_ce0,
        we0 => A_local_6_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_d0,
        q0 => A_local_6_q0);

    A_local_7_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_7_address0,
        ce0 => A_local_7_ce0,
        we0 => A_local_7_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_d0,
        q0 => A_local_7_q0);

    A_local_8_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_8_address0,
        ce0 => A_local_8_ce0,
        we0 => A_local_8_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_d0,
        q0 => A_local_8_q0);

    A_local_9_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_9_address0,
        ce0 => A_local_9_ce0,
        we0 => A_local_9_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_d0,
        q0 => A_local_9_q0);

    A_local_10_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_10_address0,
        ce0 => A_local_10_ce0,
        we0 => A_local_10_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_d0,
        q0 => A_local_10_q0);

    A_local_11_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_11_address0,
        ce0 => A_local_11_ce0,
        we0 => A_local_11_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_d0,
        q0 => A_local_11_q0);

    A_local_12_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_12_address0,
        ce0 => A_local_12_ce0,
        we0 => A_local_12_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_d0,
        q0 => A_local_12_q0);

    A_local_13_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_13_address0,
        ce0 => A_local_13_ce0,
        we0 => A_local_13_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_d0,
        q0 => A_local_13_q0);

    A_local_14_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_14_address0,
        ce0 => A_local_14_ce0,
        we0 => A_local_14_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_d0,
        q0 => A_local_14_q0);

    A_local_15_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_local_15_address0,
        ce0 => A_local_15_ce0,
        we0 => A_local_15_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_d0,
        q0 => A_local_15_q0);

    B_local_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_address0,
        ce0 => B_local_ce0,
        we0 => B_local_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_d0,
        q0 => B_local_q0);

    B_local_1_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_1_address0,
        ce0 => B_local_1_ce0,
        we0 => B_local_1_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_d0,
        q0 => B_local_1_q0);

    B_local_2_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_2_address0,
        ce0 => B_local_2_ce0,
        we0 => B_local_2_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_d0,
        q0 => B_local_2_q0);

    B_local_3_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_3_address0,
        ce0 => B_local_3_ce0,
        we0 => B_local_3_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_d0,
        q0 => B_local_3_q0);

    B_local_4_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_4_address0,
        ce0 => B_local_4_ce0,
        we0 => B_local_4_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_d0,
        q0 => B_local_4_q0);

    B_local_5_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_5_address0,
        ce0 => B_local_5_ce0,
        we0 => B_local_5_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_d0,
        q0 => B_local_5_q0);

    B_local_6_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_6_address0,
        ce0 => B_local_6_ce0,
        we0 => B_local_6_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_d0,
        q0 => B_local_6_q0);

    B_local_7_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_7_address0,
        ce0 => B_local_7_ce0,
        we0 => B_local_7_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_d0,
        q0 => B_local_7_q0);

    B_local_8_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_8_address0,
        ce0 => B_local_8_ce0,
        we0 => B_local_8_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_d0,
        q0 => B_local_8_q0);

    B_local_9_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_9_address0,
        ce0 => B_local_9_ce0,
        we0 => B_local_9_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_d0,
        q0 => B_local_9_q0);

    B_local_10_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_10_address0,
        ce0 => B_local_10_ce0,
        we0 => B_local_10_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_d0,
        q0 => B_local_10_q0);

    B_local_11_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_11_address0,
        ce0 => B_local_11_ce0,
        we0 => B_local_11_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_d0,
        q0 => B_local_11_q0);

    B_local_12_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_12_address0,
        ce0 => B_local_12_ce0,
        we0 => B_local_12_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_d0,
        q0 => B_local_12_q0);

    B_local_13_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_13_address0,
        ce0 => B_local_13_ce0,
        we0 => B_local_13_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_d0,
        q0 => B_local_13_q0);

    B_local_14_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_14_address0,
        ce0 => B_local_14_ce0,
        we0 => B_local_14_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_d0,
        q0 => B_local_14_q0);

    B_local_15_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_local_15_address0,
        ce0 => B_local_15_ce0,
        we0 => B_local_15_we0,
        d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_d0,
        q0 => B_local_15_q0);

    AB_local_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_address0,
        ce0 => AB_local_ce0,
        we0 => AB_local_we0,
        d0 => AB_local_d0,
        q0 => AB_local_q0);

    AB_local_1_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_1_address0,
        ce0 => AB_local_1_ce0,
        we0 => AB_local_1_we0,
        d0 => AB_local_1_d0,
        q0 => AB_local_1_q0);

    AB_local_2_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_2_address0,
        ce0 => AB_local_2_ce0,
        we0 => AB_local_2_we0,
        d0 => AB_local_2_d0,
        q0 => AB_local_2_q0);

    AB_local_3_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_3_address0,
        ce0 => AB_local_3_ce0,
        we0 => AB_local_3_we0,
        d0 => AB_local_3_d0,
        q0 => AB_local_3_q0);

    AB_local_4_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_4_address0,
        ce0 => AB_local_4_ce0,
        we0 => AB_local_4_we0,
        d0 => AB_local_4_d0,
        q0 => AB_local_4_q0);

    AB_local_5_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_5_address0,
        ce0 => AB_local_5_ce0,
        we0 => AB_local_5_we0,
        d0 => AB_local_5_d0,
        q0 => AB_local_5_q0);

    AB_local_6_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_6_address0,
        ce0 => AB_local_6_ce0,
        we0 => AB_local_6_we0,
        d0 => AB_local_6_d0,
        q0 => AB_local_6_q0);

    AB_local_7_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_7_address0,
        ce0 => AB_local_7_ce0,
        we0 => AB_local_7_we0,
        d0 => AB_local_7_d0,
        q0 => AB_local_7_q0);

    AB_local_8_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_8_address0,
        ce0 => AB_local_8_ce0,
        we0 => AB_local_8_we0,
        d0 => AB_local_8_d0,
        q0 => AB_local_8_q0);

    AB_local_9_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_9_address0,
        ce0 => AB_local_9_ce0,
        we0 => AB_local_9_we0,
        d0 => AB_local_9_d0,
        q0 => AB_local_9_q0);

    AB_local_10_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_10_address0,
        ce0 => AB_local_10_ce0,
        we0 => AB_local_10_we0,
        d0 => AB_local_10_d0,
        q0 => AB_local_10_q0);

    AB_local_11_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_11_address0,
        ce0 => AB_local_11_ce0,
        we0 => AB_local_11_we0,
        d0 => AB_local_11_d0,
        q0 => AB_local_11_q0);

    AB_local_12_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_12_address0,
        ce0 => AB_local_12_ce0,
        we0 => AB_local_12_we0,
        d0 => AB_local_12_d0,
        q0 => AB_local_12_q0);

    AB_local_13_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_13_address0,
        ce0 => AB_local_13_ce0,
        we0 => AB_local_13_we0,
        d0 => AB_local_13_d0,
        q0 => AB_local_13_q0);

    AB_local_14_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_14_address0,
        ce0 => AB_local_14_ce0,
        we0 => AB_local_14_we0,
        d0 => AB_local_14_d0,
        q0 => AB_local_14_q0);

    AB_local_15_U : component matmul_optimized_A_local_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => AB_local_15_address0,
        ce0 => AB_local_15_ce0,
        we0 => AB_local_15_we0,
        d0 => AB_local_15_d0,
        q0 => AB_local_15_q0);

    grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308 : component matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start,
        ap_done => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_done,
        ap_idle => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_idle,
        ap_ready => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_ready,
        m_axi_dataA_AWVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWVALID,
        m_axi_dataA_AWREADY => ap_const_logic_0,
        m_axi_dataA_AWADDR => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWADDR,
        m_axi_dataA_AWID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWID,
        m_axi_dataA_AWLEN => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWLEN,
        m_axi_dataA_AWSIZE => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWSIZE,
        m_axi_dataA_AWBURST => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWBURST,
        m_axi_dataA_AWLOCK => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWLOCK,
        m_axi_dataA_AWCACHE => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWCACHE,
        m_axi_dataA_AWPROT => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWPROT,
        m_axi_dataA_AWQOS => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWQOS,
        m_axi_dataA_AWREGION => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWREGION,
        m_axi_dataA_AWUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_AWUSER,
        m_axi_dataA_WVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WVALID,
        m_axi_dataA_WREADY => ap_const_logic_0,
        m_axi_dataA_WDATA => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WDATA,
        m_axi_dataA_WSTRB => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WSTRB,
        m_axi_dataA_WLAST => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WLAST,
        m_axi_dataA_WID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WID,
        m_axi_dataA_WUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_WUSER,
        m_axi_dataA_ARVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARVALID,
        m_axi_dataA_ARREADY => dataA_ARREADY,
        m_axi_dataA_ARADDR => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARADDR,
        m_axi_dataA_ARID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARID,
        m_axi_dataA_ARLEN => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARLEN,
        m_axi_dataA_ARSIZE => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARSIZE,
        m_axi_dataA_ARBURST => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARBURST,
        m_axi_dataA_ARLOCK => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARLOCK,
        m_axi_dataA_ARCACHE => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARCACHE,
        m_axi_dataA_ARPROT => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARPROT,
        m_axi_dataA_ARQOS => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARQOS,
        m_axi_dataA_ARREGION => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARREGION,
        m_axi_dataA_ARUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARUSER,
        m_axi_dataA_RVALID => dataA_RVALID,
        m_axi_dataA_RREADY => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_RREADY,
        m_axi_dataA_RDATA => dataA_RDATA,
        m_axi_dataA_RLAST => ap_const_logic_0,
        m_axi_dataA_RID => ap_const_lv1_0,
        m_axi_dataA_RFIFONUM => dataA_RFIFONUM,
        m_axi_dataA_RUSER => ap_const_lv1_0,
        m_axi_dataA_RRESP => ap_const_lv2_0,
        m_axi_dataA_BVALID => ap_const_logic_0,
        m_axi_dataA_BREADY => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_BREADY,
        m_axi_dataA_BRESP => ap_const_lv2_0,
        m_axi_dataA_BID => ap_const_lv1_0,
        m_axi_dataA_BUSER => ap_const_lv1_0,
        m_axi_dataB_AWVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWVALID,
        m_axi_dataB_AWREADY => ap_const_logic_0,
        m_axi_dataB_AWADDR => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWADDR,
        m_axi_dataB_AWID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWID,
        m_axi_dataB_AWLEN => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWLEN,
        m_axi_dataB_AWSIZE => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWSIZE,
        m_axi_dataB_AWBURST => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWBURST,
        m_axi_dataB_AWLOCK => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWLOCK,
        m_axi_dataB_AWCACHE => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWCACHE,
        m_axi_dataB_AWPROT => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWPROT,
        m_axi_dataB_AWQOS => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWQOS,
        m_axi_dataB_AWREGION => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWREGION,
        m_axi_dataB_AWUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_AWUSER,
        m_axi_dataB_WVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WVALID,
        m_axi_dataB_WREADY => ap_const_logic_0,
        m_axi_dataB_WDATA => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WDATA,
        m_axi_dataB_WSTRB => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WSTRB,
        m_axi_dataB_WLAST => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WLAST,
        m_axi_dataB_WID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WID,
        m_axi_dataB_WUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_WUSER,
        m_axi_dataB_ARVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARVALID,
        m_axi_dataB_ARREADY => dataB_ARREADY,
        m_axi_dataB_ARADDR => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARADDR,
        m_axi_dataB_ARID => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARID,
        m_axi_dataB_ARLEN => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARLEN,
        m_axi_dataB_ARSIZE => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARSIZE,
        m_axi_dataB_ARBURST => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARBURST,
        m_axi_dataB_ARLOCK => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARLOCK,
        m_axi_dataB_ARCACHE => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARCACHE,
        m_axi_dataB_ARPROT => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARPROT,
        m_axi_dataB_ARQOS => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARQOS,
        m_axi_dataB_ARREGION => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARREGION,
        m_axi_dataB_ARUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARUSER,
        m_axi_dataB_RVALID => dataB_RVALID,
        m_axi_dataB_RREADY => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_RREADY,
        m_axi_dataB_RDATA => dataB_RDATA,
        m_axi_dataB_RLAST => ap_const_logic_0,
        m_axi_dataB_RID => ap_const_lv1_0,
        m_axi_dataB_RFIFONUM => dataB_RFIFONUM,
        m_axi_dataB_RUSER => ap_const_lv1_0,
        m_axi_dataB_RRESP => ap_const_lv2_0,
        m_axi_dataB_BVALID => ap_const_logic_0,
        m_axi_dataB_BREADY => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_BREADY,
        m_axi_dataB_BRESP => ap_const_lv2_0,
        m_axi_dataB_BID => ap_const_lv1_0,
        m_axi_dataB_BUSER => ap_const_lv1_0,
        sext_ln25 => trunc_ln25_1_reg_501,
        sext_ln25_1 => trunc_ln25_2_reg_507,
        AB_local_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_address0,
        AB_local_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_ce0,
        AB_local_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_we0,
        AB_local_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_d0,
        B_local_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_address0,
        B_local_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_ce0,
        B_local_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_we0,
        B_local_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_d0,
        B_local_1_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_address0,
        B_local_1_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_ce0,
        B_local_1_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_we0,
        B_local_1_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_d0,
        B_local_2_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_address0,
        B_local_2_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_ce0,
        B_local_2_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_we0,
        B_local_2_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_d0,
        B_local_3_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_address0,
        B_local_3_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_ce0,
        B_local_3_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_we0,
        B_local_3_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_d0,
        B_local_4_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_address0,
        B_local_4_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_ce0,
        B_local_4_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_we0,
        B_local_4_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_d0,
        B_local_5_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_address0,
        B_local_5_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_ce0,
        B_local_5_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_we0,
        B_local_5_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_d0,
        B_local_6_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_address0,
        B_local_6_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_ce0,
        B_local_6_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_we0,
        B_local_6_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_d0,
        B_local_7_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_address0,
        B_local_7_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_ce0,
        B_local_7_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_we0,
        B_local_7_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_d0,
        B_local_8_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_address0,
        B_local_8_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_ce0,
        B_local_8_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_we0,
        B_local_8_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_d0,
        B_local_9_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_address0,
        B_local_9_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_ce0,
        B_local_9_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_we0,
        B_local_9_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_d0,
        B_local_10_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_address0,
        B_local_10_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_ce0,
        B_local_10_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_we0,
        B_local_10_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_d0,
        B_local_11_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_address0,
        B_local_11_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_ce0,
        B_local_11_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_we0,
        B_local_11_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_d0,
        B_local_12_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_address0,
        B_local_12_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_ce0,
        B_local_12_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_we0,
        B_local_12_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_d0,
        B_local_13_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_address0,
        B_local_13_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_ce0,
        B_local_13_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_we0,
        B_local_13_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_d0,
        B_local_14_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_address0,
        B_local_14_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_ce0,
        B_local_14_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_we0,
        B_local_14_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_d0,
        B_local_15_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_address0,
        B_local_15_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_ce0,
        B_local_15_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_we0,
        B_local_15_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_d0,
        A_local_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_address0,
        A_local_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_ce0,
        A_local_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_we0,
        A_local_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_d0,
        A_local_1_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_address0,
        A_local_1_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_ce0,
        A_local_1_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_we0,
        A_local_1_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_d0,
        A_local_2_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_address0,
        A_local_2_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_ce0,
        A_local_2_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_we0,
        A_local_2_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_d0,
        A_local_3_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_address0,
        A_local_3_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_ce0,
        A_local_3_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_we0,
        A_local_3_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_d0,
        A_local_4_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_address0,
        A_local_4_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_ce0,
        A_local_4_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_we0,
        A_local_4_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_d0,
        A_local_5_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_address0,
        A_local_5_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_ce0,
        A_local_5_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_we0,
        A_local_5_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_d0,
        A_local_6_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_address0,
        A_local_6_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_ce0,
        A_local_6_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_we0,
        A_local_6_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_d0,
        A_local_7_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_address0,
        A_local_7_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_ce0,
        A_local_7_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_we0,
        A_local_7_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_d0,
        A_local_8_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_address0,
        A_local_8_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_ce0,
        A_local_8_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_we0,
        A_local_8_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_d0,
        A_local_9_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_address0,
        A_local_9_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_ce0,
        A_local_9_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_we0,
        A_local_9_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_d0,
        A_local_10_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_address0,
        A_local_10_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_ce0,
        A_local_10_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_we0,
        A_local_10_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_d0,
        A_local_11_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_address0,
        A_local_11_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_ce0,
        A_local_11_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_we0,
        A_local_11_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_d0,
        A_local_12_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_address0,
        A_local_12_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_ce0,
        A_local_12_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_we0,
        A_local_12_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_d0,
        A_local_13_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_address0,
        A_local_13_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_ce0,
        A_local_13_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_we0,
        A_local_13_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_d0,
        A_local_14_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_address0,
        A_local_14_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_ce0,
        A_local_14_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_we0,
        A_local_14_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_d0,
        A_local_15_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_address0,
        A_local_15_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_ce0,
        A_local_15_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_we0,
        A_local_15_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_d0,
        AB_local_1_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_address0,
        AB_local_1_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_ce0,
        AB_local_1_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_we0,
        AB_local_1_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_d0,
        AB_local_2_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_address0,
        AB_local_2_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_ce0,
        AB_local_2_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_we0,
        AB_local_2_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_d0,
        AB_local_3_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_address0,
        AB_local_3_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_ce0,
        AB_local_3_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_we0,
        AB_local_3_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_d0,
        AB_local_4_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_address0,
        AB_local_4_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_ce0,
        AB_local_4_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_we0,
        AB_local_4_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_d0,
        AB_local_5_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_address0,
        AB_local_5_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_ce0,
        AB_local_5_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_we0,
        AB_local_5_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_d0,
        AB_local_6_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_address0,
        AB_local_6_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_ce0,
        AB_local_6_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_we0,
        AB_local_6_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_d0,
        AB_local_7_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_address0,
        AB_local_7_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_ce0,
        AB_local_7_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_we0,
        AB_local_7_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_d0,
        AB_local_8_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_address0,
        AB_local_8_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_ce0,
        AB_local_8_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_we0,
        AB_local_8_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_d0,
        AB_local_9_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_address0,
        AB_local_9_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_ce0,
        AB_local_9_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_we0,
        AB_local_9_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_d0,
        AB_local_10_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_address0,
        AB_local_10_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_ce0,
        AB_local_10_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_we0,
        AB_local_10_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_d0,
        AB_local_11_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_address0,
        AB_local_11_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_ce0,
        AB_local_11_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_we0,
        AB_local_11_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_d0,
        AB_local_12_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_address0,
        AB_local_12_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_ce0,
        AB_local_12_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_we0,
        AB_local_12_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_d0,
        AB_local_13_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_address0,
        AB_local_13_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_ce0,
        AB_local_13_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_we0,
        AB_local_13_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_d0,
        AB_local_14_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_address0,
        AB_local_14_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_ce0,
        AB_local_14_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_we0,
        AB_local_14_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_d0,
        AB_local_15_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_address0,
        AB_local_15_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_ce0,
        AB_local_15_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_we0,
        AB_local_15_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_d0);

    grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366 : component matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start,
        ap_done => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done,
        ap_idle => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_idle,
        ap_ready => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_ready,
        AB_local_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_address0,
        AB_local_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_ce0,
        AB_local_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_we0,
        AB_local_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_d0,
        A_local_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_address0,
        A_local_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_ce0,
        A_local_q0 => A_local_q0,
        A_local_1_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_1_address0,
        A_local_1_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_1_ce0,
        A_local_1_q0 => A_local_1_q0,
        A_local_2_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_2_address0,
        A_local_2_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_2_ce0,
        A_local_2_q0 => A_local_2_q0,
        A_local_3_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_3_address0,
        A_local_3_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_3_ce0,
        A_local_3_q0 => A_local_3_q0,
        A_local_4_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_4_address0,
        A_local_4_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_4_ce0,
        A_local_4_q0 => A_local_4_q0,
        A_local_5_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_5_address0,
        A_local_5_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_5_ce0,
        A_local_5_q0 => A_local_5_q0,
        A_local_6_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_6_address0,
        A_local_6_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_6_ce0,
        A_local_6_q0 => A_local_6_q0,
        A_local_7_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_7_address0,
        A_local_7_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_7_ce0,
        A_local_7_q0 => A_local_7_q0,
        A_local_8_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_8_address0,
        A_local_8_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_8_ce0,
        A_local_8_q0 => A_local_8_q0,
        A_local_9_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_9_address0,
        A_local_9_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_9_ce0,
        A_local_9_q0 => A_local_9_q0,
        A_local_10_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_10_address0,
        A_local_10_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_10_ce0,
        A_local_10_q0 => A_local_10_q0,
        A_local_11_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_11_address0,
        A_local_11_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_11_ce0,
        A_local_11_q0 => A_local_11_q0,
        A_local_12_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_12_address0,
        A_local_12_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_12_ce0,
        A_local_12_q0 => A_local_12_q0,
        A_local_13_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_13_address0,
        A_local_13_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_13_ce0,
        A_local_13_q0 => A_local_13_q0,
        A_local_14_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_14_address0,
        A_local_14_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_14_ce0,
        A_local_14_q0 => A_local_14_q0,
        A_local_15_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_15_address0,
        A_local_15_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_15_ce0,
        A_local_15_q0 => A_local_15_q0,
        AB_local_15_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_address0,
        AB_local_15_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_ce0,
        AB_local_15_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_we0,
        AB_local_15_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_d0,
        AB_local_14_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_address0,
        AB_local_14_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_ce0,
        AB_local_14_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_we0,
        AB_local_14_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_d0,
        AB_local_13_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_address0,
        AB_local_13_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_ce0,
        AB_local_13_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_we0,
        AB_local_13_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_d0,
        AB_local_12_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_address0,
        AB_local_12_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_ce0,
        AB_local_12_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_we0,
        AB_local_12_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_d0,
        AB_local_11_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_address0,
        AB_local_11_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_ce0,
        AB_local_11_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_we0,
        AB_local_11_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_d0,
        AB_local_10_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_address0,
        AB_local_10_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_ce0,
        AB_local_10_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_we0,
        AB_local_10_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_d0,
        AB_local_9_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_address0,
        AB_local_9_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_ce0,
        AB_local_9_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_we0,
        AB_local_9_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_d0,
        AB_local_8_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_address0,
        AB_local_8_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_ce0,
        AB_local_8_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_we0,
        AB_local_8_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_d0,
        AB_local_7_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_address0,
        AB_local_7_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_ce0,
        AB_local_7_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_we0,
        AB_local_7_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_d0,
        AB_local_6_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_address0,
        AB_local_6_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_ce0,
        AB_local_6_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_we0,
        AB_local_6_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_d0,
        AB_local_5_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_address0,
        AB_local_5_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_ce0,
        AB_local_5_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_we0,
        AB_local_5_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_d0,
        AB_local_4_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_address0,
        AB_local_4_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_ce0,
        AB_local_4_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_we0,
        AB_local_4_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_d0,
        AB_local_3_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_address0,
        AB_local_3_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_ce0,
        AB_local_3_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_we0,
        AB_local_3_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_d0,
        AB_local_2_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_address0,
        AB_local_2_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_ce0,
        AB_local_2_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_we0,
        AB_local_2_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_d0,
        AB_local_1_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_address0,
        AB_local_1_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_ce0,
        AB_local_1_we0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_we0,
        AB_local_1_d0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_d0,
        B_local_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_address0,
        B_local_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_ce0,
        B_local_q0 => B_local_q0,
        B_local_1_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_1_address0,
        B_local_1_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_1_ce0,
        B_local_1_q0 => B_local_1_q0,
        B_local_2_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_2_address0,
        B_local_2_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_2_ce0,
        B_local_2_q0 => B_local_2_q0,
        B_local_3_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_3_address0,
        B_local_3_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_3_ce0,
        B_local_3_q0 => B_local_3_q0,
        B_local_4_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_4_address0,
        B_local_4_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_4_ce0,
        B_local_4_q0 => B_local_4_q0,
        B_local_5_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_5_address0,
        B_local_5_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_5_ce0,
        B_local_5_q0 => B_local_5_q0,
        B_local_6_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_6_address0,
        B_local_6_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_6_ce0,
        B_local_6_q0 => B_local_6_q0,
        B_local_7_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_7_address0,
        B_local_7_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_7_ce0,
        B_local_7_q0 => B_local_7_q0,
        B_local_8_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_8_address0,
        B_local_8_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_8_ce0,
        B_local_8_q0 => B_local_8_q0,
        B_local_9_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_9_address0,
        B_local_9_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_9_ce0,
        B_local_9_q0 => B_local_9_q0,
        B_local_10_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_10_address0,
        B_local_10_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_10_ce0,
        B_local_10_q0 => B_local_10_q0,
        B_local_11_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_11_address0,
        B_local_11_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_11_ce0,
        B_local_11_q0 => B_local_11_q0,
        B_local_12_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_12_address0,
        B_local_12_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_12_ce0,
        B_local_12_q0 => B_local_12_q0,
        B_local_13_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_13_address0,
        B_local_13_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_13_ce0,
        B_local_13_q0 => B_local_13_q0,
        B_local_14_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_14_address0,
        B_local_14_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_14_ce0,
        B_local_14_q0 => B_local_14_q0,
        B_local_15_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_15_address0,
        B_local_15_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_15_ce0,
        B_local_15_q0 => B_local_15_q0);

    grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418 : component matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start,
        ap_done => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_done,
        ap_idle => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_idle,
        ap_ready => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_ready,
        m_axi_dataAB_AWVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWVALID,
        m_axi_dataAB_AWREADY => dataAB_AWREADY,
        m_axi_dataAB_AWADDR => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWADDR,
        m_axi_dataAB_AWID => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWID,
        m_axi_dataAB_AWLEN => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWLEN,
        m_axi_dataAB_AWSIZE => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWSIZE,
        m_axi_dataAB_AWBURST => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWBURST,
        m_axi_dataAB_AWLOCK => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWLOCK,
        m_axi_dataAB_AWCACHE => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWCACHE,
        m_axi_dataAB_AWPROT => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWPROT,
        m_axi_dataAB_AWQOS => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWQOS,
        m_axi_dataAB_AWREGION => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWREGION,
        m_axi_dataAB_AWUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWUSER,
        m_axi_dataAB_WVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WVALID,
        m_axi_dataAB_WREADY => dataAB_WREADY,
        m_axi_dataAB_WDATA => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WDATA,
        m_axi_dataAB_WSTRB => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WSTRB,
        m_axi_dataAB_WLAST => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WLAST,
        m_axi_dataAB_WID => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WID,
        m_axi_dataAB_WUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WUSER,
        m_axi_dataAB_ARVALID => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARVALID,
        m_axi_dataAB_ARREADY => ap_const_logic_0,
        m_axi_dataAB_ARADDR => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARADDR,
        m_axi_dataAB_ARID => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARID,
        m_axi_dataAB_ARLEN => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARLEN,
        m_axi_dataAB_ARSIZE => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARSIZE,
        m_axi_dataAB_ARBURST => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARBURST,
        m_axi_dataAB_ARLOCK => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARLOCK,
        m_axi_dataAB_ARCACHE => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARCACHE,
        m_axi_dataAB_ARPROT => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARPROT,
        m_axi_dataAB_ARQOS => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARQOS,
        m_axi_dataAB_ARREGION => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARREGION,
        m_axi_dataAB_ARUSER => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_ARUSER,
        m_axi_dataAB_RVALID => ap_const_logic_0,
        m_axi_dataAB_RREADY => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_RREADY,
        m_axi_dataAB_RDATA => ap_const_lv32_0,
        m_axi_dataAB_RLAST => ap_const_logic_0,
        m_axi_dataAB_RID => ap_const_lv1_0,
        m_axi_dataAB_RFIFONUM => ap_const_lv9_0,
        m_axi_dataAB_RUSER => ap_const_lv1_0,
        m_axi_dataAB_RRESP => ap_const_lv2_0,
        m_axi_dataAB_BVALID => dataAB_BVALID,
        m_axi_dataAB_BREADY => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_BREADY,
        m_axi_dataAB_BRESP => ap_const_lv2_0,
        m_axi_dataAB_BID => ap_const_lv1_0,
        m_axi_dataAB_BUSER => ap_const_lv1_0,
        sext_ln47 => trunc_ln1_reg_513,
        AB_local_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_address0,
        AB_local_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_ce0,
        AB_local_q0 => AB_local_q0,
        AB_local_1_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_1_address0,
        AB_local_1_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_1_ce0,
        AB_local_1_q0 => AB_local_1_q0,
        AB_local_2_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_2_address0,
        AB_local_2_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_2_ce0,
        AB_local_2_q0 => AB_local_2_q0,
        AB_local_3_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_3_address0,
        AB_local_3_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_3_ce0,
        AB_local_3_q0 => AB_local_3_q0,
        AB_local_4_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_4_address0,
        AB_local_4_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_4_ce0,
        AB_local_4_q0 => AB_local_4_q0,
        AB_local_5_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_5_address0,
        AB_local_5_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_5_ce0,
        AB_local_5_q0 => AB_local_5_q0,
        AB_local_6_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_6_address0,
        AB_local_6_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_6_ce0,
        AB_local_6_q0 => AB_local_6_q0,
        AB_local_7_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_7_address0,
        AB_local_7_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_7_ce0,
        AB_local_7_q0 => AB_local_7_q0,
        AB_local_8_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_8_address0,
        AB_local_8_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_8_ce0,
        AB_local_8_q0 => AB_local_8_q0,
        AB_local_9_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_9_address0,
        AB_local_9_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_9_ce0,
        AB_local_9_q0 => AB_local_9_q0,
        AB_local_10_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_10_address0,
        AB_local_10_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_10_ce0,
        AB_local_10_q0 => AB_local_10_q0,
        AB_local_11_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_11_address0,
        AB_local_11_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_11_ce0,
        AB_local_11_q0 => AB_local_11_q0,
        AB_local_12_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_12_address0,
        AB_local_12_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_12_ce0,
        AB_local_12_q0 => AB_local_12_q0,
        AB_local_13_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_13_address0,
        AB_local_13_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_13_ce0,
        AB_local_13_q0 => AB_local_13_q0,
        AB_local_14_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_14_address0,
        AB_local_14_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_14_ce0,
        AB_local_14_q0 => AB_local_14_q0,
        AB_local_15_address0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_15_address0,
        AB_local_15_ce0 => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_15_ce0,
        AB_local_15_q0 => AB_local_15_q0);

    ctrl_s_axi_U : component matmul_optimized_ctrl_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ctrl_AWVALID,
        AWREADY => s_axi_ctrl_AWREADY,
        AWADDR => s_axi_ctrl_AWADDR,
        WVALID => s_axi_ctrl_WVALID,
        WREADY => s_axi_ctrl_WREADY,
        WDATA => s_axi_ctrl_WDATA,
        WSTRB => s_axi_ctrl_WSTRB,
        ARVALID => s_axi_ctrl_ARVALID,
        ARREADY => s_axi_ctrl_ARREADY,
        ARADDR => s_axi_ctrl_ARADDR,
        RVALID => s_axi_ctrl_RVALID,
        RREADY => s_axi_ctrl_RREADY,
        RDATA => s_axi_ctrl_RDATA,
        RRESP => s_axi_ctrl_RRESP,
        BVALID => s_axi_ctrl_BVALID,
        BREADY => s_axi_ctrl_BREADY,
        BRESP => s_axi_ctrl_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A => A,
        B => B,
        AB => AB,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    dataA_m_axi_U : component matmul_optimized_dataA_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_DATAA_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_DATAA_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_DATAA_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_DATAA_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_DATAA_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_DATAA_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_DATAA_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_DATAA_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_DATAA_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_DATAA_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_DATAA_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_dataA_AWVALID,
        AWREADY => m_axi_dataA_AWREADY,
        AWADDR => m_axi_dataA_AWADDR,
        AWID => m_axi_dataA_AWID,
        AWLEN => m_axi_dataA_AWLEN,
        AWSIZE => m_axi_dataA_AWSIZE,
        AWBURST => m_axi_dataA_AWBURST,
        AWLOCK => m_axi_dataA_AWLOCK,
        AWCACHE => m_axi_dataA_AWCACHE,
        AWPROT => m_axi_dataA_AWPROT,
        AWQOS => m_axi_dataA_AWQOS,
        AWREGION => m_axi_dataA_AWREGION,
        AWUSER => m_axi_dataA_AWUSER,
        WVALID => m_axi_dataA_WVALID,
        WREADY => m_axi_dataA_WREADY,
        WDATA => m_axi_dataA_WDATA,
        WSTRB => m_axi_dataA_WSTRB,
        WLAST => m_axi_dataA_WLAST,
        WID => m_axi_dataA_WID,
        WUSER => m_axi_dataA_WUSER,
        ARVALID => m_axi_dataA_ARVALID,
        ARREADY => m_axi_dataA_ARREADY,
        ARADDR => m_axi_dataA_ARADDR,
        ARID => m_axi_dataA_ARID,
        ARLEN => m_axi_dataA_ARLEN,
        ARSIZE => m_axi_dataA_ARSIZE,
        ARBURST => m_axi_dataA_ARBURST,
        ARLOCK => m_axi_dataA_ARLOCK,
        ARCACHE => m_axi_dataA_ARCACHE,
        ARPROT => m_axi_dataA_ARPROT,
        ARQOS => m_axi_dataA_ARQOS,
        ARREGION => m_axi_dataA_ARREGION,
        ARUSER => m_axi_dataA_ARUSER,
        RVALID => m_axi_dataA_RVALID,
        RREADY => m_axi_dataA_RREADY,
        RDATA => m_axi_dataA_RDATA,
        RLAST => m_axi_dataA_RLAST,
        RID => m_axi_dataA_RID,
        RUSER => m_axi_dataA_RUSER,
        RRESP => m_axi_dataA_RRESP,
        BVALID => m_axi_dataA_BVALID,
        BREADY => m_axi_dataA_BREADY,
        BRESP => m_axi_dataA_BRESP,
        BID => m_axi_dataA_BID,
        BUSER => m_axi_dataA_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => dataA_ARVALID,
        I_ARREADY => dataA_ARREADY,
        I_ARADDR => dataA_ARADDR,
        I_ARLEN => dataA_ARLEN,
        I_RVALID => dataA_RVALID,
        I_RREADY => dataA_RREADY,
        I_RDATA => dataA_RDATA,
        I_RFIFONUM => dataA_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => dataA_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => dataA_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => dataA_BVALID,
        I_BREADY => ap_const_logic_0);

    dataAB_m_axi_U : component matmul_optimized_dataAB_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_DATAAB_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_DATAAB_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_DATAAB_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_DATAAB_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_DATAAB_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_DATAAB_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_DATAAB_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_DATAAB_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_DATAAB_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_DATAAB_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_DATAAB_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_dataAB_AWVALID,
        AWREADY => m_axi_dataAB_AWREADY,
        AWADDR => m_axi_dataAB_AWADDR,
        AWID => m_axi_dataAB_AWID,
        AWLEN => m_axi_dataAB_AWLEN,
        AWSIZE => m_axi_dataAB_AWSIZE,
        AWBURST => m_axi_dataAB_AWBURST,
        AWLOCK => m_axi_dataAB_AWLOCK,
        AWCACHE => m_axi_dataAB_AWCACHE,
        AWPROT => m_axi_dataAB_AWPROT,
        AWQOS => m_axi_dataAB_AWQOS,
        AWREGION => m_axi_dataAB_AWREGION,
        AWUSER => m_axi_dataAB_AWUSER,
        WVALID => m_axi_dataAB_WVALID,
        WREADY => m_axi_dataAB_WREADY,
        WDATA => m_axi_dataAB_WDATA,
        WSTRB => m_axi_dataAB_WSTRB,
        WLAST => m_axi_dataAB_WLAST,
        WID => m_axi_dataAB_WID,
        WUSER => m_axi_dataAB_WUSER,
        ARVALID => m_axi_dataAB_ARVALID,
        ARREADY => m_axi_dataAB_ARREADY,
        ARADDR => m_axi_dataAB_ARADDR,
        ARID => m_axi_dataAB_ARID,
        ARLEN => m_axi_dataAB_ARLEN,
        ARSIZE => m_axi_dataAB_ARSIZE,
        ARBURST => m_axi_dataAB_ARBURST,
        ARLOCK => m_axi_dataAB_ARLOCK,
        ARCACHE => m_axi_dataAB_ARCACHE,
        ARPROT => m_axi_dataAB_ARPROT,
        ARQOS => m_axi_dataAB_ARQOS,
        ARREGION => m_axi_dataAB_ARREGION,
        ARUSER => m_axi_dataAB_ARUSER,
        RVALID => m_axi_dataAB_RVALID,
        RREADY => m_axi_dataAB_RREADY,
        RDATA => m_axi_dataAB_RDATA,
        RLAST => m_axi_dataAB_RLAST,
        RID => m_axi_dataAB_RID,
        RUSER => m_axi_dataAB_RUSER,
        RRESP => m_axi_dataAB_RRESP,
        BVALID => m_axi_dataAB_BVALID,
        BREADY => m_axi_dataAB_BREADY,
        BRESP => m_axi_dataAB_BRESP,
        BID => m_axi_dataAB_BID,
        BUSER => m_axi_dataAB_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => dataAB_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => dataAB_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => dataAB_RDATA,
        I_RFIFONUM => dataAB_RFIFONUM,
        I_AWVALID => dataAB_AWVALID,
        I_AWREADY => dataAB_AWREADY,
        I_AWADDR => dataAB_AWADDR,
        I_AWLEN => dataAB_AWLEN,
        I_WVALID => dataAB_WVALID,
        I_WREADY => dataAB_WREADY,
        I_WDATA => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WDATA,
        I_WSTRB => grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WSTRB,
        I_BVALID => dataAB_BVALID,
        I_BREADY => dataAB_BREADY);

    dataB_m_axi_U : component matmul_optimized_dataB_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_DATAB_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_DATAB_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_DATAB_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_DATAB_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_DATAB_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_DATAB_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_DATAB_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_DATAB_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_DATAB_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_DATAB_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_DATAB_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_dataB_AWVALID,
        AWREADY => m_axi_dataB_AWREADY,
        AWADDR => m_axi_dataB_AWADDR,
        AWID => m_axi_dataB_AWID,
        AWLEN => m_axi_dataB_AWLEN,
        AWSIZE => m_axi_dataB_AWSIZE,
        AWBURST => m_axi_dataB_AWBURST,
        AWLOCK => m_axi_dataB_AWLOCK,
        AWCACHE => m_axi_dataB_AWCACHE,
        AWPROT => m_axi_dataB_AWPROT,
        AWQOS => m_axi_dataB_AWQOS,
        AWREGION => m_axi_dataB_AWREGION,
        AWUSER => m_axi_dataB_AWUSER,
        WVALID => m_axi_dataB_WVALID,
        WREADY => m_axi_dataB_WREADY,
        WDATA => m_axi_dataB_WDATA,
        WSTRB => m_axi_dataB_WSTRB,
        WLAST => m_axi_dataB_WLAST,
        WID => m_axi_dataB_WID,
        WUSER => m_axi_dataB_WUSER,
        ARVALID => m_axi_dataB_ARVALID,
        ARREADY => m_axi_dataB_ARREADY,
        ARADDR => m_axi_dataB_ARADDR,
        ARID => m_axi_dataB_ARID,
        ARLEN => m_axi_dataB_ARLEN,
        ARSIZE => m_axi_dataB_ARSIZE,
        ARBURST => m_axi_dataB_ARBURST,
        ARLOCK => m_axi_dataB_ARLOCK,
        ARCACHE => m_axi_dataB_ARCACHE,
        ARPROT => m_axi_dataB_ARPROT,
        ARQOS => m_axi_dataB_ARQOS,
        ARREGION => m_axi_dataB_ARREGION,
        ARUSER => m_axi_dataB_ARUSER,
        RVALID => m_axi_dataB_RVALID,
        RREADY => m_axi_dataB_RREADY,
        RDATA => m_axi_dataB_RDATA,
        RLAST => m_axi_dataB_RLAST,
        RID => m_axi_dataB_RID,
        RUSER => m_axi_dataB_RUSER,
        RRESP => m_axi_dataB_RRESP,
        BVALID => m_axi_dataB_BVALID,
        BREADY => m_axi_dataB_BREADY,
        BRESP => m_axi_dataB_BRESP,
        BID => m_axi_dataB_BID,
        BUSER => m_axi_dataB_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => dataB_ARVALID,
        I_ARREADY => dataB_ARREADY,
        I_ARADDR => dataB_ARADDR,
        I_ARLEN => dataB_ARLEN,
        I_RVALID => dataB_RVALID,
        I_RREADY => dataB_RREADY,
        I_RDATA => dataB_RDATA,
        I_RFIFONUM => dataB_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => dataB_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => dataB_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => dataB_BVALID,
        I_BREADY => ap_const_logic_0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln1_reg_513 <= AB(63 downto 2);
                trunc_ln25_1_reg_501 <= A(63 downto 2);
                trunc_ln25_2_reg_507 <= B(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state13, ap_CS_fsm_state20, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_done, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_done, dataAB_AWREADY, dataAB_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_block_state2_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if ((not(((grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done = ap_const_logic_0) or (dataAB_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (dataAB_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    AB_local_10_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_10_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_10_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_10_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_10_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_address0;
        else 
            AB_local_10_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_10_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_10_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_10_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_10_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_10_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_ce0;
        else 
            AB_local_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_10_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_10_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_10_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_d0;
        else 
            AB_local_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_10_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_10_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_10_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_10_we0;
        else 
            AB_local_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_11_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_11_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_11_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_11_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_11_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_address0;
        else 
            AB_local_11_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_11_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_11_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_11_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_11_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_11_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_ce0;
        else 
            AB_local_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_11_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_11_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_11_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_d0;
        else 
            AB_local_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_11_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_11_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_11_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_11_we0;
        else 
            AB_local_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_12_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_12_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_12_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_12_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_12_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_address0;
        else 
            AB_local_12_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_12_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_12_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_12_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_12_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_12_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_ce0;
        else 
            AB_local_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_12_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_12_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_12_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_d0;
        else 
            AB_local_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_12_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_12_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_12_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_12_we0;
        else 
            AB_local_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_13_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_13_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_13_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_13_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_13_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_address0;
        else 
            AB_local_13_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_13_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_13_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_13_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_13_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_13_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_ce0;
        else 
            AB_local_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_13_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_13_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_13_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_d0;
        else 
            AB_local_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_13_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_13_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_13_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_13_we0;
        else 
            AB_local_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_14_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_14_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_14_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_14_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_14_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_address0;
        else 
            AB_local_14_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_14_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_14_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_14_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_14_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_14_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_ce0;
        else 
            AB_local_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_14_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_14_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_14_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_d0;
        else 
            AB_local_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_14_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_14_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_14_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_14_we0;
        else 
            AB_local_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_15_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_15_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_15_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_15_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_15_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_address0;
        else 
            AB_local_15_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_15_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_15_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_15_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_15_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_15_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_ce0;
        else 
            AB_local_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_15_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_15_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_15_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_d0;
        else 
            AB_local_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_15_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_15_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_15_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_15_we0;
        else 
            AB_local_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_1_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_1_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_1_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_address0;
        else 
            AB_local_1_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_1_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_1_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_1_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_ce0;
        else 
            AB_local_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_1_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_1_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_1_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_d0;
        else 
            AB_local_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_1_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_1_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_1_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_1_we0;
        else 
            AB_local_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_2_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_2_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_2_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_2_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_2_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_address0;
        else 
            AB_local_2_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_2_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_2_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_2_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_2_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_ce0;
        else 
            AB_local_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_2_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_2_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_2_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_d0;
        else 
            AB_local_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_2_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_2_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_2_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_2_we0;
        else 
            AB_local_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_3_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_3_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_3_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_3_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_3_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_address0;
        else 
            AB_local_3_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_3_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_3_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_3_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_ce0;
        else 
            AB_local_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_3_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_3_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_3_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_d0;
        else 
            AB_local_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_3_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_3_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_3_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_3_we0;
        else 
            AB_local_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_4_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_4_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_4_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_4_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_4_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_address0;
        else 
            AB_local_4_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_4_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_4_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_4_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_4_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_4_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_ce0;
        else 
            AB_local_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_4_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_4_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_4_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_d0;
        else 
            AB_local_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_4_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_4_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_4_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_4_we0;
        else 
            AB_local_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_5_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_5_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_5_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_5_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_5_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_address0;
        else 
            AB_local_5_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_5_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_5_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_5_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_5_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_5_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_ce0;
        else 
            AB_local_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_5_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_5_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_5_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_d0;
        else 
            AB_local_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_5_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_5_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_5_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_5_we0;
        else 
            AB_local_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_6_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_6_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_6_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_6_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_6_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_address0;
        else 
            AB_local_6_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_6_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_6_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_6_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_6_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_6_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_ce0;
        else 
            AB_local_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_6_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_6_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_6_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_d0;
        else 
            AB_local_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_6_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_6_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_6_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_6_we0;
        else 
            AB_local_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_7_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_7_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_7_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_7_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_7_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_address0;
        else 
            AB_local_7_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_7_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_7_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_7_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_7_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_7_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_ce0;
        else 
            AB_local_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_7_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_7_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_7_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_d0;
        else 
            AB_local_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_7_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_7_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_7_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_7_we0;
        else 
            AB_local_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_8_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_8_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_8_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_8_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_8_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_address0;
        else 
            AB_local_8_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_8_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_8_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_8_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_8_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_8_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_ce0;
        else 
            AB_local_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_8_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_8_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_8_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_d0;
        else 
            AB_local_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_8_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_8_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_8_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_8_we0;
        else 
            AB_local_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_9_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_9_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_9_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_9_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_9_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_address0;
        else 
            AB_local_9_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_9_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_9_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_9_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_9_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_9_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_ce0;
        else 
            AB_local_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_9_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_9_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_9_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_d0;
        else 
            AB_local_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_9_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_9_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_9_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_9_we0;
        else 
            AB_local_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_address0;
        else 
            AB_local_address0 <= "XXXX";
        end if; 
    end process;


    AB_local_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            AB_local_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_AB_local_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_ce0;
        else 
            AB_local_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_local_d0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_d0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_d0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_d0;
        else 
            AB_local_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    AB_local_we0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_we0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            AB_local_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_AB_local_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            AB_local_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_AB_local_we0;
        else 
            AB_local_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_10_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_10_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_10_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_10_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_address0;
        else 
            A_local_10_address0 <= "XXXX";
        end if; 
    end process;


    A_local_10_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_10_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_10_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_10_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_ce0;
        else 
            A_local_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_10_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_10_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_10_we0;
        else 
            A_local_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_11_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_11_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_11_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_11_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_address0;
        else 
            A_local_11_address0 <= "XXXX";
        end if; 
    end process;


    A_local_11_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_11_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_11_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_11_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_ce0;
        else 
            A_local_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_11_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_11_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_11_we0;
        else 
            A_local_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_12_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_12_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_12_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_12_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_address0;
        else 
            A_local_12_address0 <= "XXXX";
        end if; 
    end process;


    A_local_12_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_12_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_12_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_12_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_ce0;
        else 
            A_local_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_12_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_12_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_12_we0;
        else 
            A_local_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_13_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_13_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_13_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_13_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_address0;
        else 
            A_local_13_address0 <= "XXXX";
        end if; 
    end process;


    A_local_13_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_13_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_13_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_13_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_ce0;
        else 
            A_local_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_13_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_13_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_13_we0;
        else 
            A_local_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_14_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_14_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_14_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_14_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_address0;
        else 
            A_local_14_address0 <= "XXXX";
        end if; 
    end process;


    A_local_14_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_14_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_14_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_14_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_ce0;
        else 
            A_local_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_14_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_14_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_14_we0;
        else 
            A_local_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_15_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_15_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_15_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_15_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_address0;
        else 
            A_local_15_address0 <= "XXXX";
        end if; 
    end process;


    A_local_15_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_15_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_15_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_15_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_ce0;
        else 
            A_local_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_15_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_15_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_15_we0;
        else 
            A_local_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_1_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_1_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_1_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_address0;
        else 
            A_local_1_address0 <= "XXXX";
        end if; 
    end process;


    A_local_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_1_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_1_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_1_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_ce0;
        else 
            A_local_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_1_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_1_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_1_we0;
        else 
            A_local_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_2_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_2_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_2_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_2_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_address0;
        else 
            A_local_2_address0 <= "XXXX";
        end if; 
    end process;


    A_local_2_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_2_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_2_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_2_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_ce0;
        else 
            A_local_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_2_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_2_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_2_we0;
        else 
            A_local_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_3_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_3_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_3_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_3_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_address0;
        else 
            A_local_3_address0 <= "XXXX";
        end if; 
    end process;


    A_local_3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_3_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_3_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_3_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_ce0;
        else 
            A_local_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_3_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_3_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_3_we0;
        else 
            A_local_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_4_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_4_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_4_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_4_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_address0;
        else 
            A_local_4_address0 <= "XXXX";
        end if; 
    end process;


    A_local_4_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_4_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_4_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_4_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_ce0;
        else 
            A_local_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_4_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_4_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_4_we0;
        else 
            A_local_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_5_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_5_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_5_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_5_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_address0;
        else 
            A_local_5_address0 <= "XXXX";
        end if; 
    end process;


    A_local_5_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_5_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_5_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_5_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_ce0;
        else 
            A_local_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_5_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_5_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_5_we0;
        else 
            A_local_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_6_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_6_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_6_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_6_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_address0;
        else 
            A_local_6_address0 <= "XXXX";
        end if; 
    end process;


    A_local_6_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_6_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_6_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_6_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_ce0;
        else 
            A_local_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_6_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_6_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_6_we0;
        else 
            A_local_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_7_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_7_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_7_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_7_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_address0;
        else 
            A_local_7_address0 <= "XXXX";
        end if; 
    end process;


    A_local_7_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_7_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_7_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_7_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_ce0;
        else 
            A_local_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_7_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_7_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_7_we0;
        else 
            A_local_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_8_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_8_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_8_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_8_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_address0;
        else 
            A_local_8_address0 <= "XXXX";
        end if; 
    end process;


    A_local_8_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_8_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_8_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_8_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_ce0;
        else 
            A_local_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_8_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_8_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_8_we0;
        else 
            A_local_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_9_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_9_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_9_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_9_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_address0;
        else 
            A_local_9_address0 <= "XXXX";
        end if; 
    end process;


    A_local_9_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_9_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_9_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_9_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_ce0;
        else 
            A_local_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_9_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_9_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_9_we0;
        else 
            A_local_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_address0;
        else 
            A_local_address0 <= "XXXX";
        end if; 
    end process;


    A_local_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_local_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_A_local_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_ce0;
        else 
            A_local_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_local_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_local_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_A_local_we0;
        else 
            A_local_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_10_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_10_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_10_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_10_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_address0;
        else 
            B_local_10_address0 <= "XXXX";
        end if; 
    end process;


    B_local_10_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_10_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_10_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_10_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_ce0;
        else 
            B_local_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_10_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_10_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_10_we0;
        else 
            B_local_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_11_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_11_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_11_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_11_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_address0;
        else 
            B_local_11_address0 <= "XXXX";
        end if; 
    end process;


    B_local_11_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_11_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_11_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_11_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_ce0;
        else 
            B_local_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_11_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_11_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_11_we0;
        else 
            B_local_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_12_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_12_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_12_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_12_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_address0;
        else 
            B_local_12_address0 <= "XXXX";
        end if; 
    end process;


    B_local_12_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_12_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_12_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_12_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_ce0;
        else 
            B_local_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_12_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_12_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_12_we0;
        else 
            B_local_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_13_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_13_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_13_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_13_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_address0;
        else 
            B_local_13_address0 <= "XXXX";
        end if; 
    end process;


    B_local_13_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_13_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_13_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_13_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_ce0;
        else 
            B_local_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_13_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_13_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_13_we0;
        else 
            B_local_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_14_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_14_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_14_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_14_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_address0;
        else 
            B_local_14_address0 <= "XXXX";
        end if; 
    end process;


    B_local_14_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_14_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_14_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_14_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_ce0;
        else 
            B_local_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_14_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_14_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_14_we0;
        else 
            B_local_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_15_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_15_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_15_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_15_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_address0;
        else 
            B_local_15_address0 <= "XXXX";
        end if; 
    end process;


    B_local_15_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_15_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_15_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_15_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_ce0;
        else 
            B_local_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_15_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_15_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_15_we0;
        else 
            B_local_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_1_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_1_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_1_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_address0;
        else 
            B_local_1_address0 <= "XXXX";
        end if; 
    end process;


    B_local_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_1_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_1_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_1_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_ce0;
        else 
            B_local_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_1_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_1_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_1_we0;
        else 
            B_local_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_2_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_2_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_2_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_2_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_address0;
        else 
            B_local_2_address0 <= "XXXX";
        end if; 
    end process;


    B_local_2_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_2_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_2_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_2_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_ce0;
        else 
            B_local_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_2_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_2_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_2_we0;
        else 
            B_local_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_3_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_3_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_3_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_3_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_address0;
        else 
            B_local_3_address0 <= "XXXX";
        end if; 
    end process;


    B_local_3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_3_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_3_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_3_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_ce0;
        else 
            B_local_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_3_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_3_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_3_we0;
        else 
            B_local_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_4_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_4_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_4_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_4_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_address0;
        else 
            B_local_4_address0 <= "XXXX";
        end if; 
    end process;


    B_local_4_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_4_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_4_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_4_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_ce0;
        else 
            B_local_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_4_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_4_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_4_we0;
        else 
            B_local_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_5_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_5_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_5_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_5_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_address0;
        else 
            B_local_5_address0 <= "XXXX";
        end if; 
    end process;


    B_local_5_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_5_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_5_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_5_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_ce0;
        else 
            B_local_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_5_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_5_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_5_we0;
        else 
            B_local_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_6_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_6_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_6_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_6_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_address0;
        else 
            B_local_6_address0 <= "XXXX";
        end if; 
    end process;


    B_local_6_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_6_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_6_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_6_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_ce0;
        else 
            B_local_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_6_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_6_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_6_we0;
        else 
            B_local_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_7_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_7_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_7_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_7_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_address0;
        else 
            B_local_7_address0 <= "XXXX";
        end if; 
    end process;


    B_local_7_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_7_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_7_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_7_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_ce0;
        else 
            B_local_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_7_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_7_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_7_we0;
        else 
            B_local_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_8_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_8_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_8_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_8_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_address0;
        else 
            B_local_8_address0 <= "XXXX";
        end if; 
    end process;


    B_local_8_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_8_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_8_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_8_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_ce0;
        else 
            B_local_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_8_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_8_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_8_we0;
        else 
            B_local_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_9_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_9_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_9_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_9_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_address0;
        else 
            B_local_9_address0 <= "XXXX";
        end if; 
    end process;


    B_local_9_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_9_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_9_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_9_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_ce0;
        else 
            B_local_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_9_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_9_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_9_we0;
        else 
            B_local_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_address0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_address0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_address0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_address0;
        else 
            B_local_address0 <= "XXXX";
        end if; 
    end process;


    B_local_ce0_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_ce0, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            B_local_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_B_local_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_ce0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_ce0;
        else 
            B_local_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_local_we0_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            B_local_we0 <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_B_local_we0;
        else 
            B_local_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_done)
    begin
        if ((grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done, dataAB_AWREADY)
    begin
        if (((grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done = ap_const_logic_0) or (dataAB_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_done)
    begin
        if ((grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(dataAB_BVALID)
    begin
        if ((dataAB_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_io)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_io_assign_proc : process(dataA_ARREADY, dataB_ARREADY)
    begin
                ap_block_state2_io <= ((dataB_ARREADY = ap_const_logic_0) or (dataA_ARREADY = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state20, dataAB_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (dataAB_BVALID = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, dataAB_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (dataAB_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    dataAB_AWADDR_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWADDR, dataAB_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15, sext_ln47_fu_491_p1)
    begin
        if ((not(((grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done = ap_const_logic_0) or (dataAB_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            dataAB_AWADDR <= sext_ln47_fu_491_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            dataAB_AWADDR <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWADDR;
        else 
            dataAB_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dataAB_AWLEN_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWLEN, dataAB_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((not(((grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done = ap_const_logic_0) or (dataAB_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            dataAB_AWLEN <= ap_const_lv32_100;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            dataAB_AWLEN <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWLEN;
        else 
            dataAB_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dataAB_AWVALID_assign_proc : process(ap_CS_fsm_state13, grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWVALID, dataAB_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((not(((grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_done = ap_const_logic_0) or (dataAB_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            dataAB_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            dataAB_AWVALID <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_AWVALID;
        else 
            dataAB_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    dataAB_BREADY_assign_proc : process(ap_CS_fsm_state20, grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_BREADY, dataAB_BVALID, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (dataAB_BVALID = ap_const_logic_1))) then 
            dataAB_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            dataAB_BREADY <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_BREADY;
        else 
            dataAB_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    dataAB_WVALID_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WVALID, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            dataAB_WVALID <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_m_axi_dataAB_WVALID;
        else 
            dataAB_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    dataAB_blk_n_AW_assign_proc : process(m_axi_dataAB_AWREADY, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dataAB_blk_n_AW <= m_axi_dataAB_AWREADY;
        else 
            dataAB_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    dataAB_blk_n_B_assign_proc : process(m_axi_dataAB_BVALID, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dataAB_blk_n_B <= m_axi_dataAB_BVALID;
        else 
            dataAB_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    dataA_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARADDR, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln25_fu_471_p1, ap_block_state2_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_io))) then 
            dataA_ARADDR <= sext_ln25_fu_471_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            dataA_ARADDR <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARADDR;
        else 
            dataA_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dataA_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARLEN, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_block_state2_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_io))) then 
            dataA_ARLEN <= ap_const_lv32_100;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            dataA_ARLEN <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARLEN;
        else 
            dataA_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dataA_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARVALID, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_block_state2_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_io))) then 
            dataA_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            dataA_ARVALID <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_ARVALID;
        else 
            dataA_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    dataA_RREADY_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            dataA_RREADY <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataA_RREADY;
        else 
            dataA_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    dataA_blk_n_AR_assign_proc : process(m_axi_dataA_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dataA_blk_n_AR <= m_axi_dataA_ARREADY;
        else 
            dataA_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    dataB_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARADDR, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln25_1_fu_481_p1, ap_block_state2_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_io))) then 
            dataB_ARADDR <= sext_ln25_1_fu_481_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            dataB_ARADDR <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARADDR;
        else 
            dataB_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dataB_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARLEN, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_block_state2_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_io))) then 
            dataB_ARLEN <= ap_const_lv32_100;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            dataB_ARLEN <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARLEN;
        else 
            dataB_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dataB_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARVALID, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_block_state2_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_io))) then 
            dataB_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            dataB_ARVALID <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_ARVALID;
        else 
            dataB_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    dataB_RREADY_assign_proc : process(grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            dataB_RREADY <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_m_axi_dataB_RREADY;
        else 
            dataB_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    dataB_blk_n_AR_assign_proc : process(m_axi_dataB_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dataB_blk_n_AR <= m_axi_dataB_ARREADY;
        else 
            dataB_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start <= grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg;
    grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start <= grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg;
    grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start <= grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start_reg;
        sext_ln25_1_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln25_2_reg_507),64));

        sext_ln25_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln25_1_reg_501),64));

        sext_ln47_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_513),64));

end behav;
