Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.009590939,S0-C0,Frontend_Bound,23.27,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.68,
1.009590939,S0-C0,Bad_Speculation,17.78,% Slots,,,0.00,6.3,
1.009590939,S0-C0,Backend_Bound,28.71,% Slots,,,0.00,6.3,<==
1.009590939,S0-C0,Bad_Speculation.Branch_Mispredicts,17.08,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,5.8,
1.009590939,S0-C0,Backend_Bound.Memory_Bound,13.23,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.46,
1.009590939,S0-C0,Backend_Bound.Core_Bound,15.48,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.46,
1.009590939,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.009590939,S0-C0-T0,MUX,5.00,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.009590939,S0-C1,Bad_Speculation,18.18,% Slots,,,0.00,6.3,
1.009590939,S0-C1,Bad_Speculation.Branch_Mispredicts,17.90,% Slots,,br_misp_retired.all_branches,0.00,5.81,
1.009590939,S0-C1,Backend_Bound,39.28,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.3,
1.009590939,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
1.009590939,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
1.009590939,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.009590939,S0-C2,Frontend_Bound,28.01,% Slots,,,0.00,6.68,
1.009590939,S0-C2,Bad_Speculation,11.75,% Slots,,,0.00,6.3,
1.009590939,S0-C2,Backend_Bound,43.09,% Slots,,,0.00,6.3,
1.009590939,S0-C2,Frontend_Bound.Frontend_Latency,28.24,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.48,
1.009590939,S0-C2,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.81,
1.009590939,S0-C2,Backend_Bound.Memory_Bound,47.44,% Slots,,,0.00,5.46,
1.009590939,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,10.61,
1.009590939,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
1.009590939,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.009590939,S0-C3,Frontend_Bound,20.17,% Slots,,,0.00,6.67,
1.009590939,S0-C3,Backend_Bound,45.10,% Slots,,,0.00,6.29,<==
1.009590939,S0-C3,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.47,
1.009590939,S0-C3,Backend_Bound.Core_Bound,24.76,% Slots,,,0.00,5.47,
1.009590939,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
1.009590939,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.13,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.08,
1.009590939,S0-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.009590939,S0-C4,Frontend_Bound,26.37,% Slots,,,0.00,6.67,
1.009590939,S0-C4,Bad_Speculation,10.34,% Slots,,,0.00,6.29,
1.009590939,S0-C4,Backend_Bound,43.86,% Slots,,,0.00,6.29,
1.009590939,S0-C4,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.009590939,S0-C4,Backend_Bound.Memory_Bound,15.59,% Slots,,,0.00,5.47,
1.009590939,S0-C4,Backend_Bound.Core_Bound,28.27,% Slots,,,0.00,5.47,
1.009590939,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
1.009590939,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.54,% Clocks,,,0.00,5.08,<==
1.009590939,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.009590939,S0-C5,Bad_Speculation,13.85,% Slots,,,0.00,6.28,
1.009590939,S0-C5,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.009590939,S0-C5,Backend_Bound,48.47,% Slots,,,0.00,6.28,
1.009590939,S0-C5,Backend_Bound.Memory_Bound,18.19,% Slots,,,0.00,5.47,
1.009590939,S0-C5,Backend_Bound.Core_Bound,30.29,% Slots,,,0.00,5.47,
1.009590939,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.009590939,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.44,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
1.009590939,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.79,% Clocks,,,0.00,5.08,<==
1.009590939,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.009590939,S0-C6,Frontend_Bound,29.93,% Slots,,,0.00,6.67,
1.009590939,S0-C6,Bad_Speculation,30.52,% Slots,,,0.00,6.28,
1.009590939,S0-C6,Frontend_Bound.Frontend_Latency,15.83,% Slots,,rs_events.empty_end,0.00,5.49,
1.009590939,S0-C6,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.8,<==
1.009590939,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.009590939,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
1.009590939,S0-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.009590939,S0-C7,Frontend_Bound,31.10,% Slots,,,0.00,6.65,
1.009590939,S0-C7,Bad_Speculation,30.10,% Slots,,,0.00,6.27,
1.009590939,S0-C7,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.009590939,S0-C7,Frontend_Bound.Frontend_Latency,21.22,% Slots,,rs_events.empty_end,0.00,5.49,<==
1.009590939,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.64,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.65,
1.009590939,S0-C7,Bad_Speculation.Branch_Mispredicts,28.94,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.009590939,S0-C7,Retiring.Microcode_Sequencer,7.22,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.14,
1.009590939,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.54,
1.009590939,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.009590939,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.64,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.53,
1.009590939,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.12,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.21,
1.009590939,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.31,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.009590939,S0-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.009590939,S1-C0,Frontend_Bound,28.76,% Slots,,,0.00,6.63,
1.009590939,S1-C0,Bad_Speculation,23.54,% Slots,,,0.00,6.25,
1.009590939,S1-C0,Backend_Bound,12.99,% Slots,,,0.00,6.25,
1.009590939,S1-C0,Frontend_Bound.Frontend_Latency,37.02,% Slots,,rs_events.empty_end,0.00,5.49,
1.009590939,S1-C0,Bad_Speculation.Branch_Mispredicts,22.96,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.009590939,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.59,% Clocks,,,0.00,5.55,
1.009590939,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
1.009590939,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.009590939,S1-C1,Frontend_Bound,42.77,% Slots,,,0.00,6.94,
1.009590939,S1-C1,Bad_Speculation,13.67,% Slots,,,0.00,6.54,
1.009590939,S1-C1,Backend_Bound,23.77,% Slots,,,0.00,6.54,
1.009590939,S1-C1,Frontend_Bound.Frontend_Latency,46.07,% Slots,,rs_events.empty_end,0.00,5.49,
1.009590939,S1-C1,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.78,
1.009590939,S1-C1,Backend_Bound.Core_Bound,30.89,% Slots,,,0.00,5.49,
1.009590939,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,0.00,5.54,
1.009590939,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
1.009590939,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.42,% Clocks,,,0.00,5.09,
1.009590939,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.009590939,S1-C2,Frontend_Bound,40.45,% Slots,,,0.00,6.92,
1.009590939,S1-C2,Bad_Speculation,10.40,% Slots,,,0.00,6.53,
1.009590939,S1-C2,Backend_Bound,32.18,% Slots,,,0.00,6.53,
1.009590939,S1-C2,Retiring,39.72,% Slots,,uops_retired.retire_slots:pp,0.00,6.08,
1.009590939,S1-C2,Frontend_Bound.Frontend_Latency,58.46,% Slots,,rs_events.empty_end,0.00,5.49,
1.009590939,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,6.18,
1.009590939,S1-C2,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.009590939,S1-C2,Backend_Bound.Core_Bound,58.50,% Slots,,,0.00,5.48,
1.009590939,S1-C2,Retiring.Microcode_Sequencer,3.00,% Slots,,idq.ms_uops,0.00,5.94,
1.009590939,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
1.009590939,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.90,% Clocks,,idq.ms_switches,0.00,5.53,
1.009590939,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.38,% Core_Clocks,,,0.00,5.21,
1.009590939,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.77,% Core_Clocks,,,0.00,5.27,
1.009590939,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.009590939,S1-C3,Frontend_Bound,30.43,% Slots,,,0.00,6.92,
1.009590939,S1-C3,Bad_Speculation,17.62,% Slots,,,0.00,6.52,
1.009590939,S1-C3,Backend_Bound,23.24,% Slots,,,0.00,6.52,
1.009590939,S1-C3,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.49,
1.009590939,S1-C3,Bad_Speculation.Branch_Mispredicts,17.38,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.009590939,S1-C3,Backend_Bound.Memory_Bound,42.66,% Slots,,,0.00,5.48,
1.009590939,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.54,
1.009590939,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
1.009590939,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.009590939,S1-C4,Frontend_Bound,28.75,% Slots,,,0.00,6.92,
1.009590939,S1-C4,Bad_Speculation,18.26,% Slots,,,0.00,6.52,
1.009590939,S1-C4,Backend_Bound,22.10,% Slots,,,0.00,6.52,
1.009590939,S1-C4,Frontend_Bound.Frontend_Latency,18.72,% Slots,,rs_events.empty_end,0.00,5.49,
1.009590939,S1-C4,Bad_Speculation.Branch_Mispredicts,17.93,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.009590939,S1-C4,Backend_Bound.Core_Bound,13.45,% Slots,,,0.00,5.49,
1.009590939,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.42,% Clocks,,,0.00,5.55,
1.009590939,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
1.009590939,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.009590939,S1-C5,Frontend_Bound,42.21,% Slots,,,0.00,6.9,
1.009590939,S1-C5,Bad_Speculation,16.90,% Slots,,,0.00,6.51,
1.009590939,S1-C5,Backend_Bound,16.71,% Slots,,,0.00,6.51,
1.009590939,S1-C5,Frontend_Bound.Frontend_Latency,39.60,% Slots,,rs_events.empty_end,0.00,5.5,
1.009590939,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,6.54,
1.009590939,S1-C5,Bad_Speculation.Branch_Mispredicts,16.64,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.009590939,S1-C5,Backend_Bound.Core_Bound,66.69,% Slots,,,0.00,5.49,
1.009590939,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,0.00,5.55,
1.009590939,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
1.009590939,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.01,% Core_Clocks,,,0.00,5.22,
1.009590939,S1-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.009590939,S1-C6,Frontend_Bound,39.18,% Slots,,,0.00,6.91,
1.009590939,S1-C6,Bad_Speculation,14.86,% Slots,,,0.00,6.51,
1.009590939,S1-C6,Backend_Bound,18.98,% Slots,,,0.00,6.51,
1.009590939,S1-C6,Frontend_Bound.Frontend_Latency,44.75,% Slots,,rs_events.empty_end,0.00,5.5,<==
1.009590939,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.58,% Slots,,,0.00,6.54,
1.009590939,S1-C6,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.009590939,S1-C6,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.49,
1.009590939,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.82,% Clocks,,,0.00,5.54,
1.009590939,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
1.009590939,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.72,% Core_Clocks,,,0.00,5.22,
1.009590939,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.009590939,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
1.009590939,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.009590939,S1-C7,Frontend_Bound,35.97,% Slots,,,0.00,6.9,
1.009590939,S1-C7,Bad_Speculation,19.85,% Slots,,,0.00,6.5,
1.009590939,S1-C7,Backend_Bound,22.49,% Slots,,,0.00,6.5,
1.009590939,S1-C7,Retiring,12.63,% Slots,,uops_retired.retire_slots:pp,0.00,6.34,
1.009590939,S1-C7,Frontend_Bound.Frontend_Latency,30.48,% Slots,,rs_events.empty_end,0.00,5.5,
1.009590939,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.80,% Slots,,,0.00,6.54,
1.009590939,S1-C7,Bad_Speculation.Branch_Mispredicts,19.58,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.009590939,S1-C7,Backend_Bound.Memory_Bound,47.94,% Slots,,,0.00,5.49,
1.009590939,S1-C7,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,6.2,
1.009590939,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.54,
1.009590939,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
1.009590939,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.33,% Clocks,,idq.ms_switches,0.00,5.54,
1.009590939,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.12,% Core_Clocks,,,0.00,5.22,
1.009590939,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.64,% Core_Clocks,,,0.00,5.26,
1.009590939,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
1.009590939,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
1.009590939,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.009590939,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.009590939,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.009590939,S0-C2-T1,MUX,4.98,%,,,0.00,100.0,
1.009590939,S0-C3-T1,MUX,4.98,%,,,0.00,100.0,
1.009590939,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.009590939,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.009590939,S0-C6-T1,MUX,4.98,%,,,0.00,100.0,
1.009590939,S0-C7-T1,MUX,4.98,%,,,0.00,100.0,
1.009590939,S1-C0-T1,MUX,4.98,%,,,0.00,100.0,
1.009590939,S1-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.009590939,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.009590939,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.009590939,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.009590939,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.009590939,S1-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.009590939,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
2.084997149,S0-C0,Bad_Speculation,11.50,% Slots,,,0.00,5.17,
2.084997149,S0-C0,Bad_Speculation.Branch_Mispredicts,10.57,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S0-C0,Backend_Bound,56.19,% Slots,,,0.00,5.17,
2.084997149,S0-C0,Backend_Bound.Memory_Bound,51.83,% Slots,,,0.00,5.17,<==
2.084997149,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
2.084997149,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
2.084997149,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C1,Frontend_Bound,35.37,% Slots,,,0.00,5.17,<==
2.084997149,S0-C1,Bad_Speculation,12.48,% Slots,,,0.00,5.17,
2.084997149,S0-C1,Backend_Bound,23.35,% Slots,,,0.00,5.17,
2.084997149,S0-C1,Frontend_Bound.Frontend_Latency,19.98,% Slots,,rs_events.empty_end,0.00,5.17,
2.084997149,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.95,% Slots,,,0.00,5.17,
2.084997149,S0-C1,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S0-C1,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.17,
2.084997149,S0-C1,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.17,
2.084997149,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
2.084997149,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.73,% Core_Clocks,,,0.00,5.57,
2.084997149,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.78,% Core_Clocks,,,0.00,5.2,
2.084997149,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
2.084997149,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.13,% Clocks,,,0.00,5.21,
2.084997149,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C2,Frontend_Bound,39.06,% Slots,,,0.00,5.17,
2.084997149,S0-C2,Bad_Speculation,12.43,% Slots,,,0.00,5.17,
2.084997149,S0-C2,Backend_Bound,14.30,% Slots,,,0.00,5.17,
2.084997149,S0-C2,Retiring,23.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
2.084997149,S0-C2,Frontend_Bound.Frontend_Latency,25.22,% Slots,,rs_events.empty_end,0.00,5.17,
2.084997149,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.17,% Slots,,,0.00,5.17,
2.084997149,S0-C2,Bad_Speculation.Branch_Mispredicts,12.03,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S0-C2,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.17,
2.084997149,S0-C2,Retiring.Microcode_Sequencer,1.71,% Slots,,idq.ms_uops,0.00,5.17,
2.084997149,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.19,
2.084997149,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,<==
2.084997149,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.19,
2.084997149,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.79,% Core_Clocks,,,0.00,5.57,
2.084997149,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.21,% Core_Clocks,,,0.00,5.2,
2.084997149,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
2.084997149,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C3,Frontend_Bound,30.70,% Slots,,,0.00,5.17,
2.084997149,S0-C3,Bad_Speculation,12.41,% Slots,,,0.00,5.17,
2.084997149,S0-C3,Backend_Bound,32.09,% Slots,,,0.00,5.17,<==
2.084997149,S0-C3,Retiring,19.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
2.084997149,S0-C3,Frontend_Bound.Frontend_Latency,23.46,% Slots,,rs_events.empty_end,0.00,5.17,
2.084997149,S0-C3,Bad_Speculation.Branch_Mispredicts,11.42,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S0-C3,Backend_Bound.Memory_Bound,17.36,% Slots,,,0.00,5.17,
2.084997149,S0-C3,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.17,
2.084997149,S0-C3,Retiring.Microcode_Sequencer,2.03,% Slots,,idq.ms_uops,0.00,5.17,
2.084997149,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
2.084997149,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.19,
2.084997149,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
2.084997149,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
2.084997149,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C4,Frontend_Bound,28.57,% Slots,,,0.00,5.16,
2.084997149,S0-C4,Bad_Speculation,15.07,% Slots,,,0.00,5.16,
2.084997149,S0-C4,Backend_Bound,39.50,% Slots,,,0.00,5.16,
2.084997149,S0-C4,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.16,
2.084997149,S0-C4,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.16,
2.084997149,S0-C4,Backend_Bound.Core_Bound,22.80,% Slots,,,0.00,5.16,<==
2.084997149,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
2.084997149,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
2.084997149,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
2.084997149,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
2.084997149,S0-C5,Frontend_Bound,40.46,% Slots,,,0.00,5.17,
2.084997149,S0-C5,Bad_Speculation,26.15,% Slots,,,0.00,5.17,
2.084997149,S0-C5,Retiring,30.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
2.084997149,S0-C5,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,0.00,5.17,
2.084997149,S0-C5,Frontend_Bound.Frontend_Bandwidth,40.40,% Slots,,,0.00,5.17,
2.084997149,S0-C5,Bad_Speculation.Branch_Mispredicts,25.41,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S0-C5,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,0.00,5.17,
2.084997149,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
2.084997149,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,0.00,5.2,
2.084997149,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.95,% Core_Clocks,,,0.00,5.57,
2.084997149,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.32,% Core_Clocks,,,0.00,5.2,<==
2.084997149,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C6,Frontend_Bound,27.18,% Slots,,,0.00,5.17,
2.084997149,S0-C6,Bad_Speculation,24.53,% Slots,,,0.00,5.17,
2.084997149,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.77,% Slots,,,0.00,5.17,
2.084997149,S0-C6,Bad_Speculation.Branch_Mispredicts,24.00,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.04,% Core_Clocks,,,0.00,5.57,
2.084997149,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.69,% Core_Clocks,,,0.00,5.2,<==
2.084997149,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C7,Frontend_Bound,32.02,% Slots,,,0.00,5.17,
2.084997149,S0-C7,Bad_Speculation,20.75,% Slots,,,0.00,5.17,
2.084997149,S0-C7,Backend_Bound,14.57,% Slots,,,0.00,5.17,
2.084997149,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.00,% Slots,,,0.00,5.17,<==
2.084997149,S0-C7,Bad_Speculation.Branch_Mispredicts,19.05,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C0,Frontend_Bound,20.19,% Slots,,,0.00,5.17,
2.084997149,S1-C0,Bad_Speculation,15.50,% Slots,,,0.00,5.17,
2.084997149,S1-C0,Backend_Bound,41.23,% Slots,,,0.00,5.17,
2.084997149,S1-C0,Retiring,37.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
2.084997149,S1-C0,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.17,
2.084997149,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.76,% Slots,,,0.00,5.17,
2.084997149,S1-C0,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S1-C0,Backend_Bound.Memory_Bound,13.43,% Slots,,,0.00,5.17,
2.084997149,S1-C0,Backend_Bound.Core_Bound,27.81,% Slots,,,0.00,5.17,<==
2.084997149,S1-C0,Retiring.Microcode_Sequencer,2.64,% Slots,,idq.ms_uops,0.00,5.17,
2.084997149,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
2.084997149,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.19,
2.084997149,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.12,% Core_Clocks,,,0.00,5.21,
2.084997149,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
2.084997149,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C1,Frontend_Bound,32.75,% Slots,,,0.00,5.17,
2.084997149,S1-C1,Bad_Speculation,18.01,% Slots,,,0.00,5.17,
2.084997149,S1-C1,Backend_Bound,20.30,% Slots,,,0.00,5.17,
2.084997149,S1-C1,Frontend_Bound.Frontend_Bandwidth,60.53,% Slots,,,0.00,5.17,
2.084997149,S1-C1,Bad_Speculation.Branch_Mispredicts,17.79,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S1-C1,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.17,
2.084997149,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.38,% Core_Clocks,,,0.00,5.57,<==
2.084997149,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C2,Frontend_Bound,31.12,% Slots,,,0.00,5.17,
2.084997149,S1-C2,Bad_Speculation,13.58,% Slots,,,0.00,5.17,
2.084997149,S1-C2,Backend_Bound,18.30,% Slots,,,0.00,5.17,
2.084997149,S1-C2,Frontend_Bound.Frontend_Bandwidth,35.70,% Slots,,,0.00,5.17,<==
2.084997149,S1-C2,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S1-C2,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.17,
2.084997149,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C3,Frontend_Bound,24.34,% Slots,,,0.00,5.17,
2.084997149,S1-C3,Bad_Speculation,12.86,% Slots,,,0.00,5.17,
2.084997149,S1-C3,Backend_Bound,29.93,% Slots,,,0.00,5.17,
2.084997149,S1-C3,Frontend_Bound.Frontend_Latency,25.19,% Slots,,rs_events.empty_end,0.00,5.17,
2.084997149,S1-C3,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S1-C3,Backend_Bound.Memory_Bound,56.84,% Slots,,,0.00,5.17,
2.084997149,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
2.084997149,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
2.084997149,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C4,Frontend_Bound,34.51,% Slots,,,0.00,5.17,
2.084997149,S1-C4,Bad_Speculation,10.43,% Slots,,,0.00,5.17,
2.084997149,S1-C4,Backend_Bound,24.86,% Slots,,,0.00,5.17,
2.084997149,S1-C4,Frontend_Bound.Frontend_Bandwidth,40.13,% Slots,,,0.00,5.17,<==
2.084997149,S1-C4,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S1-C4,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.17,
2.084997149,S1-C4,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.17,
2.084997149,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
2.084997149,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C5,Frontend_Bound,24.55,% Slots,,,0.00,5.17,
2.084997149,S1-C5,Bad_Speculation,11.60,% Slots,,,0.00,5.17,
2.084997149,S1-C5,Backend_Bound,44.52,% Slots,,,0.00,5.17,
2.084997149,S1-C5,Frontend_Bound.Frontend_Bandwidth,38.39,% Slots,,,0.00,5.17,
2.084997149,S1-C5,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S1-C5,Backend_Bound.Memory_Bound,18.87,% Slots,,,0.00,5.17,
2.084997149,S1-C5,Backend_Bound.Core_Bound,25.65,% Slots,,,0.00,5.17,<==
2.084997149,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
2.084997149,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
2.084997149,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
2.084997149,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C6,Frontend_Bound,21.95,% Slots,,,0.00,5.17,
2.084997149,S1-C6,Bad_Speculation,16.52,% Slots,,,0.00,5.17,
2.084997149,S1-C6,Backend_Bound,22.28,% Slots,,,0.00,5.17,<==
2.084997149,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.83,% Slots,,,0.00,5.17,
2.084997149,S1-C6,Bad_Speculation.Branch_Mispredicts,16.25,% Slots,,br_misp_retired.all_branches,0.00,5.17,
2.084997149,S1-C6,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.17,
2.084997149,S1-C6,Backend_Bound.Core_Bound,11.53,% Slots,,,0.00,5.17,
2.084997149,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.72,% Core_Clocks,,,0.00,5.57,
2.084997149,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.92,% Core_Clocks,,,0.00,5.2,
2.084997149,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
2.084997149,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
2.084997149,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C7,Frontend_Bound,29.06,% Slots,,,0.00,5.17,
2.084997149,S1-C7,Backend_Bound,40.96,% Slots,,,0.00,5.17,
2.084997149,S1-C7,Retiring,39.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
2.084997149,S1-C7,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.17,
2.084997149,S1-C7,Frontend_Bound.Frontend_Bandwidth,38.00,% Slots,,,0.00,5.17,
2.084997149,S1-C7,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.17,
2.084997149,S1-C7,Backend_Bound.Core_Bound,25.18,% Slots,,,0.00,5.17,<==
2.084997149,S1-C7,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.17,
2.084997149,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
2.084997149,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.59,% Clocks,,idq.ms_switches,0.00,5.2,
2.084997149,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
2.084997149,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
2.084997149,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
2.084997149,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
2.084997149,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
3.593070143,S0-C0,Frontend_Bound,28.35,% Slots,,,0.00,5.31,
3.593070143,S0-C0,Bad_Speculation,21.39,% Slots,,,0.00,5.31,
3.593070143,S0-C0,Backend_Bound,13.44,% Slots,,,0.00,5.31,
3.593070143,S0-C0,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.31,
3.593070143,S0-C0,Bad_Speculation.Branch_Mispredicts,21.09,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
3.593070143,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C1,Frontend_Bound,31.78,% Slots,,,0.00,5.31,
3.593070143,S0-C1,Bad_Speculation,20.31,% Slots,,,0.00,5.31,
3.593070143,S0-C1,Frontend_Bound.Frontend_Bandwidth,32.28,% Slots,,,0.00,5.31,
3.593070143,S0-C1,Bad_Speculation.Branch_Mispredicts,20.12,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.94,% Core_Clocks,,,0.00,5.05,
3.593070143,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.48,% Core_Clocks,,,0.00,5.31,<==
3.593070143,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C2,Frontend_Bound,24.95,% Slots,,,0.00,5.32,
3.593070143,S0-C2,Bad_Speculation,13.27,% Slots,,,0.00,5.32,
3.593070143,S0-C2,Backend_Bound,31.49,% Slots,,,0.00,5.32,
3.593070143,S0-C2,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.32,
3.593070143,S0-C2,Bad_Speculation.Branch_Mispredicts,13.10,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S0-C2,Backend_Bound.Memory_Bound,21.06,% Slots,,,0.00,5.05,
3.593070143,S0-C2,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.05,
3.593070143,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.32,
3.593070143,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
3.593070143,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
3.593070143,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
3.593070143,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.04,% Clocks,,,0.00,5.3,
3.593070143,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C3,Frontend_Bound,26.58,% Slots,,,0.00,5.32,
3.593070143,S0-C3,Bad_Speculation,19.11,% Slots,,,0.00,5.32,
3.593070143,S0-C3,Backend_Bound,27.69,% Slots,,,0.00,5.32,
3.593070143,S0-C3,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.32,
3.593070143,S0-C3,Bad_Speculation.Branch_Mispredicts,18.96,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S0-C3,Backend_Bound.Memory_Bound,21.93,% Slots,,,0.00,5.05,
3.593070143,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.32,
3.593070143,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
3.593070143,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
3.593070143,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C4,Frontend_Bound,29.06,% Slots,,,0.00,5.31,
3.593070143,S0-C4,Bad_Speculation,18.64,% Slots,,,0.00,5.31,
3.593070143,S0-C4,Backend_Bound,15.30,% Slots,,,0.00,5.31,
3.593070143,S0-C4,Frontend_Bound.Frontend_Bandwidth,43.45,% Slots,,,0.00,5.31,<==
3.593070143,S0-C4,Bad_Speculation.Branch_Mispredicts,18.48,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S0-C4,Backend_Bound.Memory_Bound,87.68,% Slots,,,0.00,5.05,
3.593070143,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
3.593070143,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C5,Frontend_Bound,34.32,% Slots,,,0.00,5.32,<==
3.593070143,S0-C5,Bad_Speculation,13.05,% Slots,,,0.00,5.32,
3.593070143,S0-C5,Backend_Bound,13.28,% Slots,,,0.00,5.32,
3.593070143,S0-C5,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.32,
3.593070143,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.24,% Slots,,,0.00,5.32,
3.593070143,S0-C5,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.32,
3.593070143,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
3.593070143,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.18,% Core_Clocks,,,0.00,5.04,
3.593070143,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C6,Bad_Speculation,15.77,% Slots,,,0.00,5.32,
3.593070143,S0-C6,Bad_Speculation.Branch_Mispredicts,15.62,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S0-C6,Backend_Bound,30.78,% Slots,,,0.00,5.32,
3.593070143,S0-C6,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.31,
3.593070143,S0-C6,Backend_Bound.Core_Bound,18.42,% Slots,,,0.00,5.31,<==
3.593070143,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
3.593070143,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C7,Bad_Speculation,11.21,% Slots,,,0.00,5.32,
3.593070143,S0-C7,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S0-C7,Backend_Bound,40.04,% Slots,,,0.00,5.32,<==
3.593070143,S0-C7,Backend_Bound.Memory_Bound,19.64,% Slots,,,0.00,5.32,
3.593070143,S0-C7,Backend_Bound.Core_Bound,20.40,% Slots,,,0.00,5.32,
3.593070143,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
3.593070143,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C0,Frontend_Bound,42.81,% Slots,,,0.00,5.31,
3.593070143,S1-C0,Frontend_Bound.Frontend_Latency,25.73,% Slots,,rs_events.empty_end,0.00,5.31,
3.593070143,S1-C0,Frontend_Bound.Frontend_Bandwidth,31.12,% Slots,,,0.00,5.31,
3.593070143,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.32,
3.593070143,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
3.593070143,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.05,% Core_Clocks,,,0.00,5.05,<==
3.593070143,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.75,% Core_Clocks,,,0.00,5.31,
3.593070143,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C1,Frontend_Bound,30.15,% Slots,,,0.00,5.32,
3.593070143,S1-C1,Bad_Speculation,12.61,% Slots,,,0.00,5.32,
3.593070143,S1-C1,Backend_Bound,27.33,% Slots,,,0.00,5.32,
3.593070143,S1-C1,Frontend_Bound.Frontend_Latency,16.81,% Slots,,rs_events.empty_end,0.00,5.32,
3.593070143,S1-C1,Frontend_Bound.Frontend_Bandwidth,28.31,% Slots,,,0.00,5.32,
3.593070143,S1-C1,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.593070143,S1-C1,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.32,
3.593070143,S1-C1,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.32,
3.593070143,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.31,
3.593070143,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
3.593070143,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.86,% Core_Clocks,,,0.00,5.04,<==
3.593070143,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
3.593070143,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.35,% Clocks,,,0.00,5.3,
3.593070143,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C2,Frontend_Bound,20.07,% Slots,,,0.00,5.31,
3.593070143,S1-C2,Bad_Speculation,17.47,% Slots,,,0.00,5.31,
3.593070143,S1-C2,Backend_Bound,26.99,% Slots,,,0.00,5.31,
3.593070143,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.26,% Slots,,,0.00,5.31,
3.593070143,S1-C2,Bad_Speculation.Branch_Mispredicts,17.24,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.593070143,S1-C2,Backend_Bound.Memory_Bound,16.28,% Slots,,,0.00,5.31,<==
3.593070143,S1-C2,Backend_Bound.Core_Bound,10.70,% Slots,,,0.00,5.31,
3.593070143,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.94,% Core_Clocks,,,0.00,5.04,
3.593070143,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.77,% Core_Clocks,,,0.00,5.31,
3.593070143,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C3,Frontend_Bound,25.57,% Slots,,,0.00,5.32,
3.593070143,S1-C3,Bad_Speculation,12.83,% Slots,,,0.00,5.32,
3.593070143,S1-C3,Backend_Bound,27.88,% Slots,,,0.00,5.32,
3.593070143,S1-C3,Frontend_Bound.Frontend_Latency,22.28,% Slots,,rs_events.empty_end,0.00,5.32,
3.593070143,S1-C3,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.593070143,S1-C3,Backend_Bound.Memory_Bound,21.57,% Slots,,,0.00,5.31,
3.593070143,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.32,
3.593070143,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
3.593070143,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
3.593070143,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C4,Frontend_Bound,32.26,% Slots,,,0.00,5.32,<==
3.593070143,S1-C4,Bad_Speculation,17.83,% Slots,,,0.00,5.32,
3.593070143,S1-C4,Backend_Bound,17.18,% Slots,,,0.00,5.32,
3.593070143,S1-C4,Frontend_Bound.Frontend_Latency,20.53,% Slots,,rs_events.empty_end,0.00,5.31,
3.593070143,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.25,% Slots,,,0.00,5.32,
3.593070143,S1-C4,Bad_Speculation.Branch_Mispredicts,17.66,% Slots,,br_misp_retired.all_branches,0.00,5.05,
3.593070143,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
3.593070143,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.04,% Core_Clocks,,,0.00,5.05,
3.593070143,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.70,% Core_Clocks,,,0.00,5.31,
3.593070143,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C5,Frontend_Bound,42.54,% Slots,,,0.00,5.32,
3.593070143,S1-C5,Bad_Speculation,10.60,% Slots,,,0.00,5.32,
3.593070143,S1-C5,Backend_Bound,29.57,% Slots,,,0.00,5.32,
3.593070143,S1-C5,Frontend_Bound.Frontend_Latency,31.74,% Slots,,rs_events.empty_end,0.00,5.31,
3.593070143,S1-C5,Bad_Speculation.Branch_Mispredicts,10.42,% Slots,,br_misp_retired.all_branches,0.00,5.05,
3.593070143,S1-C5,Backend_Bound.Core_Bound,20.99,% Slots,,,0.00,5.31,
3.593070143,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.31,
3.593070143,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
3.593070143,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C6,Bad_Speculation,14.96,% Slots,,,0.00,5.31,
3.593070143,S1-C6,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.05,
3.593070143,S1-C6,Backend_Bound,27.89,% Slots,,,0.00,5.31,<==
3.593070143,S1-C6,Backend_Bound.Memory_Bound,11.77,% Slots,,,0.00,5.31,
3.593070143,S1-C6,Backend_Bound.Core_Bound,16.12,% Slots,,,0.00,5.31,
3.593070143,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
3.593070143,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.49,% Clocks,,,0.00,5.3,
3.593070143,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C7,Frontend_Bound,33.62,% Slots,,,0.00,5.31,
3.593070143,S1-C7,Bad_Speculation,16.83,% Slots,,,0.00,5.31,
3.593070143,S1-C7,Backend_Bound,22.13,% Slots,,,0.00,5.31,
3.593070143,S1-C7,Retiring,21.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
3.593070143,S1-C7,Frontend_Bound.Frontend_Latency,19.24,% Slots,,rs_events.empty_end,0.00,5.31,
3.593070143,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.13,% Slots,,,0.00,5.31,
3.593070143,S1-C7,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.05,
3.593070143,S1-C7,Backend_Bound.Core_Bound,13.13,% Slots,,,0.00,5.31,
3.593070143,S1-C7,Retiring.Microcode_Sequencer,3.93,% Slots,,idq.ms_uops,0.00,5.31,
3.593070143,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.51,% Clocks,,,0.00,5.32,
3.593070143,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,<==
3.593070143,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.44,% Clocks,,idq.ms_switches,0.00,5.32,
3.593070143,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.04,% Core_Clocks,,,0.00,5.05,
3.593070143,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.11,% Core_Clocks,,,0.00,5.31,
3.593070143,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
3.593070143,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
3.593070143,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
5.093490833,S0-C0,Frontend_Bound,21.13,% Slots,,,0.00,5.33,
5.093490833,S0-C0,Bad_Speculation,10.58,% Slots,,,0.00,5.33,
5.093490833,S0-C0,Backend_Bound,29.70,% Slots,,,0.00,5.33,<==
5.093490833,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.33,
5.093490833,S0-C0,Bad_Speculation.Branch_Mispredicts,10.47,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S0-C0,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.07,
5.093490833,S0-C0,Backend_Bound.Core_Bound,17.22,% Slots,,,0.00,5.07,
5.093490833,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
5.093490833,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
5.093490833,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C1,Frontend_Bound,32.81,% Slots,,,0.00,5.33,
5.093490833,S0-C1,Backend_Bound,20.40,% Slots,,,0.00,5.33,
5.093490833,S0-C1,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.33,<==
5.093490833,S0-C1,Backend_Bound.Core_Bound,10.40,% Slots,,,0.00,5.07,
5.093490833,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.06,
5.093490833,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
5.093490833,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.85,% Clocks,,,0.00,5.33,
5.093490833,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C2,Frontend_Bound,34.51,% Slots,,,0.00,5.33,
5.093490833,S0-C2,Bad_Speculation,12.60,% Slots,,,0.00,5.33,
5.093490833,S0-C2,Backend_Bound,25.41,% Slots,,,0.00,5.33,
5.093490833,S0-C2,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S0-C2,Bad_Speculation.Branch_Mispredicts,12.47,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S0-C2,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.06,
5.093490833,S0-C2,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.06,
5.093490833,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.41,% Clocks,,,0.00,5.07,
5.093490833,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
5.093490833,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
5.093490833,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
5.093490833,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C3,Frontend_Bound,20.56,% Slots,,,0.00,5.33,
5.093490833,S0-C3,Bad_Speculation,20.09,% Slots,,,0.00,5.33,
5.093490833,S0-C3,Backend_Bound,31.59,% Slots,,,0.00,5.33,<==
5.093490833,S0-C3,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S0-C3,Bad_Speculation.Branch_Mispredicts,19.73,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.06,
5.093490833,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
5.093490833,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C4,Frontend_Bound,32.54,% Slots,,,0.00,5.33,
5.093490833,S0-C4,Bad_Speculation,12.21,% Slots,,,0.00,5.33,
5.093490833,S0-C4,Backend_Bound,27.03,% Slots,,,0.00,5.33,
5.093490833,S0-C4,Frontend_Bound.Frontend_Latency,30.30,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.33,
5.093490833,S0-C4,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S0-C4,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.06,
5.093490833,S0-C4,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.06,
5.093490833,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.06,
5.093490833,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
5.093490833,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.75,% Core_Clocks,,,0.00,5.33,
5.093490833,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
5.093490833,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
5.093490833,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C5,Frontend_Bound,25.65,% Slots,,,0.00,5.33,
5.093490833,S0-C5,Bad_Speculation,21.80,% Slots,,,0.00,5.33,
5.093490833,S0-C5,Backend_Bound,21.56,% Slots,,,0.00,5.33,
5.093490833,S0-C5,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S0-C5,Bad_Speculation.Branch_Mispredicts,21.39,% Slots,,br_misp_retired.all_branches,0.00,5.05,
5.093490833,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.75,% Clocks,,,0.00,5.06,
5.093490833,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
5.093490833,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
5.093490833,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
5.093490833,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
5.093490833,S0-C6,Frontend_Bound,21.84,% Slots,,,0.00,5.33,
5.093490833,S0-C6,Backend_Bound,62.77,% Slots,,,0.00,5.33,
5.093490833,S0-C6,Frontend_Bound.Frontend_Latency,25.43,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S0-C6,Backend_Bound.Memory_Bound,28.75,% Slots,,,0.00,5.07,
5.093490833,S0-C6,Backend_Bound.Core_Bound,34.02,% Slots,,,0.00,5.07,<==
5.093490833,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.23,% Clocks,,,0.00,5.07,
5.093490833,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
5.093490833,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
5.093490833,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
5.093490833,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C7,Bad_Speculation,12.69,% Slots,,,0.00,5.33,
5.093490833,S0-C7,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S0-C7,Backend_Bound,30.75,% Slots,,,0.00,5.33,
5.093490833,S0-C7,Backend_Bound.Memory_Bound,10.86,% Slots,,,0.00,5.07,
5.093490833,S0-C7,Backend_Bound.Core_Bound,19.89,% Slots,,,0.00,5.07,<==
5.093490833,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
5.093490833,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C0,Frontend_Bound,41.79,% Slots,,,0.00,5.33,
5.093490833,S1-C0,Bad_Speculation,18.38,% Slots,,,0.00,5.33,
5.093490833,S1-C0,Frontend_Bound.Frontend_Latency,26.11,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.95,% Slots,,,0.00,5.33,
5.093490833,S1-C0,Bad_Speculation.Branch_Mispredicts,18.18,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
5.093490833,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.17,% Core_Clocks,,,0.00,5.33,
5.093490833,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C1,Frontend_Bound,32.81,% Slots,,,0.00,5.33,
5.093490833,S1-C1,Bad_Speculation,20.79,% Slots,,,0.00,5.33,
5.093490833,S1-C1,Backend_Bound,20.26,% Slots,,,0.00,5.33,
5.093490833,S1-C1,Frontend_Bound.Frontend_Latency,24.68,% Slots,,rs_events.empty_end,0.00,5.33,<==
5.093490833,S1-C1,Bad_Speculation.Branch_Mispredicts,20.08,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S1-C1,Backend_Bound.Core_Bound,26.98,% Slots,,,0.00,5.06,
5.093490833,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.78,% Clocks,,,0.00,5.07,
5.093490833,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
5.093490833,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C2,Frontend_Bound,24.94,% Slots,,,0.00,5.33,
5.093490833,S1-C2,Bad_Speculation,15.37,% Slots,,,0.00,5.33,
5.093490833,S1-C2,Backend_Bound,25.60,% Slots,,,0.00,5.33,<==
5.093490833,S1-C2,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.32,
5.093490833,S1-C2,Bad_Speculation.Branch_Mispredicts,15.15,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S1-C2,Backend_Bound.Memory_Bound,11.35,% Slots,,,0.00,5.07,
5.093490833,S1-C2,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.07,
5.093490833,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
5.093490833,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
5.093490833,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C3,Frontend_Bound,31.99,% Slots,,,0.00,5.34,
5.093490833,S1-C3,Bad_Speculation,16.67,% Slots,,,0.00,5.34,
5.093490833,S1-C3,Backend_Bound,21.36,% Slots,,,0.00,5.34,
5.093490833,S1-C3,Retiring,25.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
5.093490833,S1-C3,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S1-C3,Frontend_Bound.Frontend_Bandwidth,61.13,% Slots,,,0.00,5.33,
5.093490833,S1-C3,Bad_Speculation.Branch_Mispredicts,16.20,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S1-C3,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.07,
5.093490833,S1-C3,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,5.33,
5.093490833,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.07,
5.093490833,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
5.093490833,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.40,% Clocks,,idq.ms_switches,0.00,5.07,
5.093490833,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.30,% Core_Clocks,,,0.00,5.33,<==
5.093490833,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C4,Frontend_Bound,32.74,% Slots,,,0.00,5.33,
5.093490833,S1-C4,Bad_Speculation,13.73,% Slots,,,0.00,5.33,
5.093490833,S1-C4,Backend_Bound,19.40,% Slots,,,0.00,5.33,
5.093490833,S1-C4,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S1-C4,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.06,
5.093490833,S1-C4,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.06,
5.093490833,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.73,% Clocks,,,0.00,5.06,
5.093490833,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
5.093490833,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
5.093490833,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
5.093490833,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C5,Frontend_Bound,27.54,% Slots,,,0.00,5.33,
5.093490833,S1-C5,Bad_Speculation,15.89,% Slots,,,0.00,5.33,
5.093490833,S1-C5,Backend_Bound,27.76,% Slots,,,0.00,5.33,
5.093490833,S1-C5,Retiring,14.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
5.093490833,S1-C5,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S1-C5,Bad_Speculation.Branch_Mispredicts,15.45,% Slots,,br_misp_retired.all_branches,0.00,5.33,
5.093490833,S1-C5,Backend_Bound.Memory_Bound,33.61,% Slots,,,0.00,5.07,
5.093490833,S1-C5,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.06,
5.093490833,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.07,
5.093490833,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
5.093490833,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.78,% Clocks,,idq.ms_switches,0.00,5.07,
5.093490833,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
5.093490833,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
5.093490833,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C6,Frontend_Bound,25.09,% Slots,,,0.00,5.34,
5.093490833,S1-C6,Bad_Speculation,13.71,% Slots,,,0.00,5.34,
5.093490833,S1-C6,Backend_Bound,33.30,% Slots,,,0.00,5.34,
5.093490833,S1-C6,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.33,
5.093490833,S1-C6,Backend_Bound.Memory_Bound,13.97,% Slots,,,0.00,5.06,
5.093490833,S1-C6,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.06,<==
5.093490833,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
5.093490833,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
5.093490833,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
5.093490833,S1-C7,Frontend_Bound,33.63,% Slots,,,0.00,5.33,
5.093490833,S1-C7,Bad_Speculation,10.22,% Slots,,,0.00,5.33,
5.093490833,S1-C7,Backend_Bound,33.90,% Slots,,,0.00,5.33,
5.093490833,S1-C7,Retiring,20.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
5.093490833,S1-C7,Frontend_Bound.Frontend_Latency,20.91,% Slots,,rs_events.empty_end,0.00,5.33,
5.093490833,S1-C7,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.093490833,S1-C7,Backend_Bound.Core_Bound,68.07,% Slots,,,0.00,5.07,
5.093490833,S1-C7,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.06,
5.093490833,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,0.00,5.08,
5.093490833,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
5.093490833,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.32,% Clocks,,idq.ms_switches,0.00,5.08,
5.093490833,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.26,% Clocks,,,0.00,5.33,<==
5.093490833,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
5.093490833,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
5.093490833,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
5.093490833,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
6.595111183,S0-C0,Frontend_Bound,20.60,% Slots,,,0.00,5.05,
6.595111183,S0-C0,Bad_Speculation,10.74,% Slots,,,0.00,5.05,
6.595111183,S0-C0,Backend_Bound,42.89,% Slots,,,0.00,5.05,<==
6.595111183,S0-C0,Bad_Speculation.Branch_Mispredicts,10.44,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.595111183,S0-C0,Backend_Bound.Memory_Bound,20.53,% Slots,,,0.00,5.05,
6.595111183,S0-C0,Backend_Bound.Core_Bound,22.36,% Slots,,,0.00,5.05,
6.595111183,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
6.595111183,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.595111183,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
6.595111183,S0-C1,Frontend_Bound,40.30,% Slots,,,0.00,5.05,
6.595111183,S0-C1,Bad_Speculation,11.04,% Slots,,,0.00,5.05,
6.595111183,S0-C1,Frontend_Bound.Frontend_Latency,20.39,% Slots,,rs_events.empty_end,0.00,5.05,
6.595111183,S0-C1,Frontend_Bound.Frontend_Bandwidth,25.72,% Slots,,,0.00,5.05,
6.595111183,S0-C1,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.595111183,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.32,
6.595111183,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
6.595111183,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.63,% Core_Clocks,,,0.00,5.32,<==
6.595111183,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.39,% Core_Clocks,,,0.00,5.32,
6.595111183,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C2,Backend_Bound,81.40,% Slots,,,0.00,5.05,
6.595111183,S0-C2,Backend_Bound.Memory_Bound,23.16,% Slots,,,0.00,5.05,
6.595111183,S0-C2,Backend_Bound.Core_Bound,58.24,% Slots,,,0.00,5.05,
6.595111183,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
6.595111183,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.595111183,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
6.595111183,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.33,% Clocks,,,0.00,5.06,<==
6.595111183,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C3,Frontend_Bound,30.86,% Slots,,,0.00,5.05,
6.595111183,S0-C3,Bad_Speculation,16.64,% Slots,,,0.00,5.05,
6.595111183,S0-C3,Backend_Bound,32.10,% Slots,,,0.00,5.05,
6.595111183,S0-C3,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.05,
6.595111183,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.05,
6.595111183,S0-C3,Bad_Speculation.Branch_Mispredicts,16.26,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.595111183,S0-C3,Backend_Bound.Memory_Bound,24.35,% Slots,,,0.00,5.05,<==
6.595111183,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.33,
6.595111183,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
6.595111183,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.94,% Core_Clocks,,,0.00,5.32,
6.595111183,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.75,% Core_Clocks,,,0.00,5.32,
6.595111183,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.595111183,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
6.595111183,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C4,Frontend_Bound,39.20,% Slots,,,0.00,5.05,
6.595111183,S0-C4,Bad_Speculation,13.34,% Slots,,,0.00,5.05,
6.595111183,S0-C4,Backend_Bound,26.83,% Slots,,,0.00,5.05,
6.595111183,S0-C4,Frontend_Bound.Frontend_Latency,34.62,% Slots,,rs_events.empty_end,0.00,5.05,
6.595111183,S0-C4,Frontend_Bound.Frontend_Bandwidth,54.00,% Slots,,,0.00,5.05,
6.595111183,S0-C4,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.595111183,S0-C4,Backend_Bound.Memory_Bound,41.56,% Slots,,,0.00,5.05,
6.595111183,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.32,
6.595111183,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
6.595111183,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.44,% Core_Clocks,,,0.00,5.32,<==
6.595111183,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.36,% Core_Clocks,,,0.00,5.33,
6.595111183,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
6.595111183,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.595111183,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C5,Frontend_Bound,53.12,% Slots,,,0.00,5.05,
6.595111183,S0-C5,Bad_Speculation,16.51,% Slots,,,0.00,5.05,
6.595111183,S0-C5,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
6.595111183,S0-C5,Frontend_Bound.Frontend_Latency,26.34,% Slots,,rs_events.empty_end,0.00,5.05,
6.595111183,S0-C5,Frontend_Bound.Frontend_Bandwidth,47.38,% Slots,,,0.00,5.05,
6.595111183,S0-C5,Bad_Speculation.Branch_Mispredicts,15.91,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.595111183,S0-C5,Retiring.Microcode_Sequencer,3.22,% Slots,,idq.ms_uops,0.00,5.06,
6.595111183,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.11,
6.595111183,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.32,
6.595111183,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.97,% Core_Clocks,,,0.00,5.32,<==
6.595111183,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C6,Frontend_Bound,24.76,% Slots,,,0.00,5.05,
6.595111183,S0-C6,Backend_Bound,45.64,% Slots,,,0.00,5.05,
6.595111183,S0-C6,Frontend_Bound.Frontend_Bandwidth,45.52,% Slots,,,0.00,5.05,
6.595111183,S0-C6,Backend_Bound.Memory_Bound,15.58,% Slots,,,0.00,5.05,
6.595111183,S0-C6,Backend_Bound.Core_Bound,30.06,% Slots,,,0.00,5.05,<==
6.595111183,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C7,Frontend_Bound,29.61,% Slots,,,0.00,5.05,
6.595111183,S0-C7,Bad_Speculation,19.71,% Slots,,,0.00,5.05,
6.595111183,S0-C7,Backend_Bound,23.41,% Slots,,,0.00,5.05,
6.595111183,S0-C7,Frontend_Bound.Frontend_Latency,23.23,% Slots,,rs_events.empty_end,0.00,5.05,
6.595111183,S0-C7,Bad_Speculation.Branch_Mispredicts,19.26,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.595111183,S0-C7,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.05,
6.595111183,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.32,
6.595111183,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
6.595111183,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
6.595111183,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
6.595111183,S1-C0,Frontend_Bound,44.10,% Slots,,,0.00,5.06,
6.595111183,S1-C0,Bad_Speculation,17.94,% Slots,,,0.00,5.06,
6.595111183,S1-C0,Frontend_Bound.Frontend_Latency,33.00,% Slots,,rs_events.empty_end,0.00,5.06,
6.595111183,S1-C0,Bad_Speculation.Branch_Mispredicts,16.71,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.595111183,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
6.595111183,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C1,Bad_Speculation,17.77,% Slots,,,0.00,5.06,
6.595111183,S1-C1,Bad_Speculation.Branch_Mispredicts,17.11,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.595111183,S1-C1,Backend_Bound,28.77,% Slots,,,0.00,5.06,
6.595111183,S1-C1,Backend_Bound.Core_Bound,21.96,% Slots,,,0.00,5.06,
6.595111183,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.00,% Clocks,,,0.00,5.06,<==
6.595111183,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
6.595111183,S1-C2,Frontend_Bound,20.80,% Slots,,,0.00,5.06,
6.595111183,S1-C2,Bad_Speculation,20.41,% Slots,,,0.00,5.06,
6.595111183,S1-C2,Backend_Bound,24.24,% Slots,,,0.00,5.06,
6.595111183,S1-C2,Bad_Speculation.Branch_Mispredicts,20.03,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.595111183,S1-C2,Backend_Bound.Core_Bound,15.92,% Slots,,,0.00,5.06,<==
6.595111183,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C3,Frontend_Bound,35.86,% Slots,,,0.00,5.06,
6.595111183,S1-C3,Bad_Speculation,11.65,% Slots,,,0.00,5.06,
6.595111183,S1-C3,Backend_Bound,26.82,% Slots,,,0.00,5.06,
6.595111183,S1-C3,Frontend_Bound.Frontend_Latency,24.47,% Slots,,rs_events.empty_end,0.00,5.06,
6.595111183,S1-C3,Bad_Speculation.Branch_Mispredicts,11.45,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.595111183,S1-C3,Backend_Bound.Memory_Bound,22.11,% Slots,,,0.00,5.06,
6.595111183,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.33,
6.595111183,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
6.595111183,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
6.595111183,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.595111183,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
6.595111183,S1-C4,Bad_Speculation,14.22,% Slots,,,0.00,5.06,
6.595111183,S1-C4,Bad_Speculation.Branch_Mispredicts,14.08,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.595111183,S1-C4,Backend_Bound,27.92,% Slots,,,0.00,5.06,<==
6.595111183,S1-C4,Backend_Bound.Memory_Bound,14.26,% Slots,,,0.00,5.06,
6.595111183,S1-C4,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.06,
6.595111183,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
6.595111183,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.72,% Clocks,,,0.00,5.06,
6.595111183,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C5,Frontend_Bound,34.21,% Slots,,,0.00,5.05,
6.595111183,S1-C5,Bad_Speculation,13.66,% Slots,,,0.00,5.05,
6.595111183,S1-C5,Backend_Bound,25.79,% Slots,,,0.00,5.05,
6.595111183,S1-C5,Retiring,24.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
6.595111183,S1-C5,Frontend_Bound.Frontend_Latency,37.44,% Slots,,rs_events.empty_end,0.00,5.05,
6.595111183,S1-C5,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.595111183,S1-C5,Retiring.Microcode_Sequencer,1.10,% Slots,,idq.ms_uops,0.00,5.06,
6.595111183,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.62,% Clocks,,,0.00,5.33,
6.595111183,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
6.595111183,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.33,
6.595111183,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C6,Frontend_Bound,34.80,% Slots,,,0.00,5.06,
6.595111183,S1-C6,Bad_Speculation,11.11,% Slots,,,0.00,5.06,
6.595111183,S1-C6,Backend_Bound,26.91,% Slots,,,0.00,5.06,
6.595111183,S1-C6,Frontend_Bound.Frontend_Latency,33.18,% Slots,,rs_events.empty_end,0.00,5.06,
6.595111183,S1-C6,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.595111183,S1-C6,Backend_Bound.Memory_Bound,15.51,% Slots,,,0.00,5.06,
6.595111183,S1-C6,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.06,
6.595111183,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.32,
6.595111183,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.11,<==
6.595111183,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.01,% Clocks,,,0.00,5.07,
6.595111183,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C7,Frontend_Bound,36.89,% Slots,,,0.00,5.06,
6.595111183,S1-C7,Bad_Speculation,10.14,% Slots,,,0.00,5.06,
6.595111183,S1-C7,Backend_Bound,18.14,% Slots,,,0.00,5.06,
6.595111183,S1-C7,Frontend_Bound.Frontend_Latency,27.58,% Slots,,rs_events.empty_end,0.00,5.06,
6.595111183,S1-C7,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.06,
6.595111183,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
6.595111183,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
6.595111183,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
6.595111183,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
6.595111183,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
8.133145435,S0-C0,Frontend_Bound,28.90,% Slots,,,0.00,5.21,
8.133145435,S0-C0,Bad_Speculation,12.28,% Slots,,,0.00,5.21,
8.133145435,S0-C0,Backend_Bound,30.24,% Slots,,,0.00,5.21,
8.133145435,S0-C0,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.21,
8.133145435,S0-C0,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S0-C0,Backend_Bound.Memory_Bound,24.80,% Slots,,,0.00,5.21,
8.133145435,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.21,
8.133145435,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
8.133145435,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
8.133145435,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C1,Frontend_Bound,38.50,% Slots,,,0.00,5.22,
8.133145435,S0-C1,Bad_Speculation,11.23,% Slots,,,0.00,5.22,
8.133145435,S0-C1,Backend_Bound,16.10,% Slots,,,0.00,5.22,
8.133145435,S0-C1,Frontend_Bound.Frontend_Latency,26.85,% Slots,,rs_events.empty_end,0.00,5.21,<==
8.133145435,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.33,% Slots,,,0.00,5.22,
8.133145435,S0-C1,Bad_Speculation.Branch_Mispredicts,10.90,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S0-C1,Backend_Bound.Memory_Bound,24.22,% Slots,,,0.00,5.2,
8.133145435,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.21,
8.133145435,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
8.133145435,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.48,% Core_Clocks,,,0.00,5.21,
8.133145435,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.02,% Core_Clocks,,,0.00,5.21,
8.133145435,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C2,Frontend_Bound,20.70,% Slots,,,0.00,5.22,
8.133145435,S0-C2,Backend_Bound,61.34,% Slots,,,0.00,5.22,<==
8.133145435,S0-C2,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.21,
8.133145435,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.21,
8.133145435,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
8.133145435,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
8.133145435,S0-C3,Bad_Speculation,14.13,% Slots,,,0.00,5.21,
8.133145435,S0-C3,Bad_Speculation.Branch_Mispredicts,13.96,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S0-C3,Backend_Bound,36.31,% Slots,,,0.00,5.21,<==
8.133145435,S0-C3,Backend_Bound.Memory_Bound,17.43,% Slots,,,0.00,5.21,
8.133145435,S0-C3,Backend_Bound.Core_Bound,18.88,% Slots,,,0.00,5.21,
8.133145435,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
8.133145435,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C4,Bad_Speculation,13.41,% Slots,,,0.00,5.21,
8.133145435,S0-C4,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S0-C4,Backend_Bound,37.79,% Slots,,,0.00,5.21,
8.133145435,S0-C4,Backend_Bound.Memory_Bound,43.73,% Slots,,,0.00,5.21,
8.133145435,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
8.133145435,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
8.133145435,S0-C5,Backend_Bound,37.82,% Slots,,,0.00,5.21,
8.133145435,S0-C5,Backend_Bound.Memory_Bound,25.56,% Slots,,,0.00,5.21,
8.133145435,S0-C5,Backend_Bound.Core_Bound,12.26,% Slots,,,0.00,5.21,
8.133145435,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
8.133145435,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C6,Frontend_Bound,27.06,% Slots,,,0.00,5.21,
8.133145435,S0-C6,Bad_Speculation,17.69,% Slots,,,0.00,5.21,
8.133145435,S0-C6,Backend_Bound,19.08,% Slots,,,0.00,5.21,
8.133145435,S0-C6,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.21,
8.133145435,S0-C6,Bad_Speculation.Branch_Mispredicts,17.40,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S0-C6,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.21,
8.133145435,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
8.133145435,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
8.133145435,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
8.133145435,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
8.133145435,S0-C7,Frontend_Bound,34.47,% Slots,,,0.00,5.21,
8.133145435,S0-C7,Bad_Speculation,12.29,% Slots,,,0.00,5.21,
8.133145435,S0-C7,Backend_Bound,26.61,% Slots,,,0.00,5.21,
8.133145435,S0-C7,Frontend_Bound.Frontend_Latency,30.50,% Slots,,rs_events.empty_end,0.00,5.21,
8.133145435,S0-C7,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S0-C7,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.21,
8.133145435,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.21,
8.133145435,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
8.133145435,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
8.133145435,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C0,Frontend_Bound,23.73,% Slots,,,0.00,5.22,
8.133145435,S1-C0,Bad_Speculation,12.54,% Slots,,,0.00,5.22,
8.133145435,S1-C0,Backend_Bound,26.31,% Slots,,,0.00,5.22,
8.133145435,S1-C0,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S1-C0,Backend_Bound.Memory_Bound,16.64,% Slots,,,0.00,5.21,
8.133145435,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
8.133145435,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C1,Frontend_Bound,39.04,% Slots,,,0.00,5.47,<==
8.133145435,S1-C1,Bad_Speculation,17.85,% Slots,,,0.00,5.47,
8.133145435,S1-C1,Backend_Bound,17.35,% Slots,,,0.00,5.47,
8.133145435,S1-C1,Bad_Speculation.Branch_Mispredicts,17.40,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S1-C1,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.21,
8.133145435,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
8.133145435,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
8.133145435,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C2,Frontend_Bound,41.38,% Slots,,,0.00,5.48,
8.133145435,S1-C2,Bad_Speculation,17.66,% Slots,,,0.00,5.48,
8.133145435,S1-C2,Backend_Bound,18.14,% Slots,,,0.00,5.48,
8.133145435,S1-C2,Frontend_Bound.Frontend_Latency,35.53,% Slots,,rs_events.empty_end,0.00,5.22,
8.133145435,S1-C2,Frontend_Bound.Frontend_Bandwidth,73.91,% Slots,,,0.00,5.21,
8.133145435,S1-C2,Bad_Speculation.Branch_Mispredicts,17.46,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S1-C2,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.21,
8.133145435,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.82,% Clocks,,,0.00,5.21,
8.133145435,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
8.133145435,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.15,% Core_Clocks,,,0.00,5.22,<==
8.133145435,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C3,Frontend_Bound,22.81,% Slots,,,0.00,5.48,
8.133145435,S1-C3,Bad_Speculation,19.42,% Slots,,,0.00,5.48,
8.133145435,S1-C3,Backend_Bound,22.12,% Slots,,,0.00,5.48,
8.133145435,S1-C3,Frontend_Bound.Frontend_Latency,24.13,% Slots,,rs_events.empty_end,0.00,5.21,
8.133145435,S1-C3,Bad_Speculation.Branch_Mispredicts,19.23,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S1-C3,Backend_Bound.Core_Bound,51.04,% Slots,,,0.00,5.21,
8.133145435,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
8.133145435,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.01,% Clocks,,,0.00,5.21,
8.133145435,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
8.133145435,S1-C4,Frontend_Bound,26.48,% Slots,,,0.00,5.48,
8.133145435,S1-C4,Bad_Speculation,14.45,% Slots,,,0.00,5.48,
8.133145435,S1-C4,Backend_Bound,27.23,% Slots,,,0.00,5.48,
8.133145435,S1-C4,Frontend_Bound.Frontend_Latency,21.88,% Slots,,rs_events.empty_end,0.00,5.21,
8.133145435,S1-C4,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S1-C4,Backend_Bound.Memory_Bound,17.34,% Slots,,,0.00,5.21,
8.133145435,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.21,
8.133145435,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
8.133145435,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
8.133145435,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
8.133145435,S1-C5,Frontend_Bound,27.98,% Slots,,,0.00,5.47,
8.133145435,S1-C5,Bad_Speculation,18.15,% Slots,,,0.00,5.47,
8.133145435,S1-C5,Backend_Bound,21.71,% Slots,,,0.00,5.47,
8.133145435,S1-C5,Frontend_Bound.Frontend_Bandwidth,47.73,% Slots,,,0.00,5.21,
8.133145435,S1-C5,Bad_Speculation.Branch_Mispredicts,17.79,% Slots,,br_misp_retired.all_branches,0.00,5.22,
8.133145435,S1-C5,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.21,
8.133145435,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.05,% Core_Clocks,,,0.00,5.22,<==
8.133145435,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.62,% Clocks,,,0.00,5.21,
8.133145435,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
8.133145435,S1-C6,Frontend_Bound,36.60,% Slots,,,0.00,5.47,<==
8.133145435,S1-C6,Bad_Speculation,16.54,% Slots,,,0.00,5.47,
8.133145435,S1-C6,Backend_Bound,18.23,% Slots,,,0.00,5.47,
8.133145435,S1-C6,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.2,
8.133145435,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.79,% Slots,,,0.00,5.22,
8.133145435,S1-C6,Bad_Speculation.Branch_Mispredicts,16.11,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
8.133145435,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.72,% Core_Clocks,,,0.00,5.22,
8.133145435,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.86,% Core_Clocks,,,0.00,5.2,
8.133145435,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C7,Frontend_Bound,29.13,% Slots,,,0.00,5.47,<==
8.133145435,S1-C7,Bad_Speculation,13.76,% Slots,,,0.00,5.47,
8.133145435,S1-C7,Backend_Bound,22.10,% Slots,,,0.00,5.47,
8.133145435,S1-C7,Bad_Speculation.Branch_Mispredicts,13.59,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.133145435,S1-C7,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.21,
8.133145435,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
8.133145435,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
8.133145435,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
8.133145435,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
8.133145435,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
8.133145435,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
8.133145435,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
9.628046764,S0-C0,Frontend_Bound,22.20,% Slots,,,0.00,5.08,
9.628046764,S0-C0,Bad_Speculation,10.54,% Slots,,,0.00,5.08,
9.628046764,S0-C0,Backend_Bound,40.45,% Slots,,,0.00,5.08,
9.628046764,S0-C0,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S0-C0,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S0-C0,Backend_Bound.Memory_Bound,32.60,% Slots,,,0.00,5.08,
9.628046764,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.35,
9.628046764,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
9.628046764,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,<==
9.628046764,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
9.628046764,S0-C1,Frontend_Bound,25.88,% Slots,,,0.00,5.08,
9.628046764,S0-C1,Backend_Bound,42.55,% Slots,,,0.00,5.08,
9.628046764,S0-C1,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S0-C1,Backend_Bound.Memory_Bound,31.77,% Slots,,,0.00,5.08,<==
9.628046764,S0-C1,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.08,
9.628046764,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.35,
9.628046764,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
9.628046764,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
9.628046764,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
9.628046764,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.32,% Clocks,,,0.00,5.08,
9.628046764,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
9.628046764,S0-C2,Frontend_Bound,24.75,% Slots,,,0.00,5.08,
9.628046764,S0-C2,Backend_Bound,27.99,% Slots,,,0.00,5.08,<==
9.628046764,S0-C2,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.08,
9.628046764,S0-C2,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.08,
9.628046764,S0-C2,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.08,
9.628046764,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.34,
9.628046764,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
9.628046764,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.50,% Core_Clocks,,,0.00,5.34,
9.628046764,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.46,% Core_Clocks,,,0.00,5.34,
9.628046764,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.628046764,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.14,% Clocks,,,0.00,5.09,
9.628046764,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S0-C3,Bad_Speculation,10.72,% Slots,,,0.00,5.08,
9.628046764,S0-C3,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S0-C3,Backend_Bound,43.21,% Slots,,,0.00,5.08,
9.628046764,S0-C3,Backend_Bound.Memory_Bound,33.09,% Slots,,,0.00,5.08,
9.628046764,S0-C3,Backend_Bound.Core_Bound,10.12,% Slots,,,0.00,5.08,
9.628046764,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.35,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,5.35,<==
9.628046764,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.60,% Clocks,,,0.00,5.09,
9.628046764,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
9.628046764,S0-C4,Bad_Speculation,17.49,% Slots,,,0.00,5.07,
9.628046764,S0-C4,Bad_Speculation.Branch_Mispredicts,17.30,% Slots,,br_misp_retired.all_branches,0.00,5.07,
9.628046764,S0-C4,Backend_Bound,27.06,% Slots,,,0.00,5.07,
9.628046764,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,<==
9.628046764,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S0-C5,Frontend_Bound,39.42,% Slots,,,0.00,5.08,
9.628046764,S0-C5,Bad_Speculation,22.74,% Slots,,,0.00,5.08,
9.628046764,S0-C5,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S0-C5,Frontend_Bound.Frontend_Bandwidth,29.01,% Slots,,,0.00,5.08,
9.628046764,S0-C5,Bad_Speculation.Branch_Mispredicts,22.17,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.34,
9.628046764,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
9.628046764,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.96,% Core_Clocks,,,0.00,5.34,<==
9.628046764,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
9.628046764,S0-C6,Frontend_Bound,28.92,% Slots,,,0.00,5.08,
9.628046764,S0-C6,Bad_Speculation,15.05,% Slots,,,0.00,5.08,
9.628046764,S0-C6,Backend_Bound,27.80,% Slots,,,0.00,5.08,
9.628046764,S0-C6,Frontend_Bound.Frontend_Latency,20.45,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S0-C6,Bad_Speculation.Branch_Mispredicts,14.93,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S0-C6,Backend_Bound.Memory_Bound,30.12,% Slots,,,0.00,5.08,
9.628046764,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.33,% Clocks,,,0.00,5.34,
9.628046764,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,<==
9.628046764,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
9.628046764,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.628046764,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
9.628046764,S0-C7,Frontend_Bound,21.86,% Slots,,,0.00,5.08,
9.628046764,S0-C7,Backend_Bound,49.84,% Slots,,,0.00,5.08,
9.628046764,S0-C7,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
9.628046764,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C0,Bad_Speculation,13.24,% Slots,,,0.00,5.08,
9.628046764,S1-C0,Bad_Speculation.Branch_Mispredicts,13.15,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S1-C0,Backend_Bound,39.56,% Slots,,,0.00,5.08,
9.628046764,S1-C0,Backend_Bound.Memory_Bound,25.01,% Slots,,,0.00,5.08,<==
9.628046764,S1-C0,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.08,
9.628046764,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
9.628046764,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.09,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.35,
9.628046764,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.628046764,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.59,% Clocks,,,0.00,5.08,
9.628046764,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C1,Bad_Speculation,19.12,% Slots,,,0.00,5.08,
9.628046764,S1-C1,Bad_Speculation.Branch_Mispredicts,19.08,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S1-C1,Backend_Bound,37.29,% Slots,,,0.00,5.08,
9.628046764,S1-C1,Backend_Bound.Memory_Bound,14.63,% Slots,,,0.00,5.08,
9.628046764,S1-C1,Backend_Bound.Core_Bound,22.66,% Slots,,,0.00,5.08,
9.628046764,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,7.26,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.35,
9.628046764,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.85,% Clocks,,,0.00,5.07,<==
9.628046764,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C2,Bad_Speculation,12.37,% Slots,,,0.00,5.08,
9.628046764,S1-C2,Bad_Speculation.Branch_Mispredicts,12.27,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S1-C2,Backend_Bound,41.67,% Slots,,,0.00,5.08,
9.628046764,S1-C2,Backend_Bound.Memory_Bound,31.78,% Slots,,,0.00,5.08,<==
9.628046764,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
9.628046764,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.13,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.35,
9.628046764,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.628046764,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C3,Frontend_Bound,37.61,% Slots,,,0.00,5.07,
9.628046764,S1-C3,Backend_Bound,34.84,% Slots,,,0.00,5.07,
9.628046764,S1-C3,Frontend_Bound.Frontend_Latency,36.42,% Slots,,rs_events.empty_end,0.00,5.07,
9.628046764,S1-C3,Backend_Bound.Memory_Bound,22.76,% Slots,,,0.00,5.07,
9.628046764,S1-C3,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.07,
9.628046764,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.34,
9.628046764,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
9.628046764,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.628046764,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C4,Frontend_Bound,43.66,% Slots,,,0.00,5.08,
9.628046764,S1-C4,Bad_Speculation,11.37,% Slots,,,0.00,5.08,
9.628046764,S1-C4,Backend_Bound,26.20,% Slots,,,0.00,5.08,
9.628046764,S1-C4,Retiring,44.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
9.628046764,S1-C4,Frontend_Bound.Frontend_Latency,91.40,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S1-C4,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S1-C4,Backend_Bound.Core_Bound,34.35,% Slots,,,0.00,5.08,
9.628046764,S1-C4,Retiring.Microcode_Sequencer,2.64,% Slots,,idq.ms_uops,0.00,5.18,<==
9.628046764,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.12,% Clocks,,,0.00,5.35,
9.628046764,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
9.628046764,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.56,% Clocks,,idq.ms_switches,0.00,5.35,
9.628046764,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
9.628046764,S1-C5,Frontend_Bound,23.40,% Slots,,,0.00,5.08,
9.628046764,S1-C5,Bad_Speculation,15.51,% Slots,,,0.00,5.08,
9.628046764,S1-C5,Backend_Bound,30.63,% Slots,,,0.00,5.08,
9.628046764,S1-C5,Retiring,24.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
9.628046764,S1-C5,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S1-C5,Bad_Speculation.Branch_Mispredicts,15.38,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S1-C5,Retiring.Microcode_Sequencer,1.16,% Slots,,idq.ms_uops,0.00,5.17,
9.628046764,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.35,
9.628046764,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
9.628046764,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.46,% Clocks,,idq.ms_switches,0.00,5.35,
9.628046764,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
9.628046764,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.628046764,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C6,Frontend_Bound,26.61,% Slots,,,0.00,5.07,
9.628046764,S1-C6,Bad_Speculation,13.80,% Slots,,,0.00,5.07,
9.628046764,S1-C6,Backend_Bound,39.42,% Slots,,,0.00,5.07,
9.628046764,S1-C6,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,0.00,5.07,
9.628046764,S1-C6,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.07,
9.628046764,S1-C6,Backend_Bound.Memory_Bound,51.26,% Slots,,,0.00,5.07,
9.628046764,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
9.628046764,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,<==
9.628046764,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C7,Frontend_Bound,44.95,% Slots,,,0.00,5.08,
9.628046764,S1-C7,Bad_Speculation,12.41,% Slots,,,0.00,5.08,
9.628046764,S1-C7,Backend_Bound,20.82,% Slots,,,0.00,5.08,
9.628046764,S1-C7,Frontend_Bound.Frontend_Latency,57.76,% Slots,,rs_events.empty_end,0.00,5.08,
9.628046764,S1-C7,Bad_Speculation.Branch_Mispredicts,12.28,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.628046764,S1-C7,Backend_Bound.Core_Bound,24.21,% Slots,,,0.00,5.08,
9.628046764,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,<==
9.628046764,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
9.628046764,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
9.628046764,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
9.628046764,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
9.628046764,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
9.628046764,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
11.421205073,S0-C0,Frontend_Bound,33.84,% Slots,,,0.00,5.14,
11.421205073,S0-C0,Backend_Bound,15.30,% Slots,,,0.00,5.14,
11.421205073,S0-C0,Retiring,35.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.421205073,S0-C0,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.13,
11.421205073,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.93,% Slots,,,0.00,5.14,
11.421205073,S0-C0,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.37,<==
11.421205073,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.36,
11.421205073,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.91,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C1,Frontend_Bound,39.36,% Slots,,,0.00,5.14,
11.421205073,S0-C1,Bad_Speculation,37.38,% Slots,,,0.00,5.14,
11.421205073,S0-C1,Retiring,6.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.421205073,S0-C1,Frontend_Bound.Frontend_Latency,38.46,% Slots,,rs_events.empty_end,0.00,5.13,<==
11.421205073,S0-C1,Bad_Speculation.Branch_Mispredicts,36.58,% Slots,,br_misp_retired.all_branches,0.00,5.14,
11.421205073,S0-C1,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.37,
11.421205073,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.36,
11.421205073,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.56,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C2,Backend_Bound,85.54,% Slots,,,0.00,5.14,
11.421205073,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C3,Frontend_Bound,36.81,% Slots,,,0.00,5.14,
11.421205073,S0-C3,Backend_Bound,37.80,% Slots,,,0.00,5.14,
11.421205073,S0-C3,Retiring,6.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.421205073,S0-C3,Frontend_Bound.Frontend_Latency,47.36,% Slots,,rs_events.empty_end,0.00,5.13,
11.421205073,S0-C3,Backend_Bound.Memory_Bound,30.64,% Slots,,,0.00,5.13,
11.421205073,S0-C3,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.37,
11.421205073,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.28,% Clocks,,,0.00,5.36,
11.421205073,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
11.421205073,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.421205073,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C4,Frontend_Bound,29.06,% Slots,,,0.00,5.14,
11.421205073,S0-C4,Backend_Bound,51.16,% Slots,,,0.00,5.14,
11.421205073,S0-C4,Retiring,16.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.421205073,S0-C4,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.13,
11.421205073,S0-C4,Backend_Bound.Memory_Bound,31.87,% Slots,,,0.00,5.13,
11.421205073,S0-C4,Backend_Bound.Core_Bound,19.29,% Slots,,,0.00,5.13,
11.421205073,S0-C4,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.37,
11.421205073,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.36,
11.421205073,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.65,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
11.421205073,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C5,Bad_Speculation,19.16,% Slots,,,0.00,5.14,
11.421205073,S0-C5,Bad_Speculation.Branch_Mispredicts,18.90,% Slots,,br_misp_retired.all_branches,0.00,5.14,
11.421205073,S0-C5,Backend_Bound,29.68,% Slots,,,0.00,5.14,
11.421205073,S0-C5,Backend_Bound.Core_Bound,36.66,% Slots,,,0.00,5.13,<==
11.421205073,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C6,Frontend_Bound,29.40,% Slots,,,0.00,5.14,
11.421205073,S0-C6,Backend_Bound,47.50,% Slots,,,0.00,5.14,
11.421205073,S0-C6,Retiring,7.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.421205073,S0-C6,Frontend_Bound.Frontend_Latency,26.87,% Slots,,rs_events.empty_end,0.00,5.13,
11.421205073,S0-C6,Backend_Bound.Memory_Bound,19.68,% Slots,,,0.00,5.13,
11.421205073,S0-C6,Backend_Bound.Core_Bound,27.82,% Slots,,,0.00,5.13,<==
11.421205073,S0-C6,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.37,
11.421205073,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.36,
11.421205073,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.49,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
11.421205073,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
11.421205073,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C7,Frontend_Bound,25.19,% Slots,,,0.00,5.14,
11.421205073,S0-C7,Backend_Bound,55.91,% Slots,,,0.00,5.14,
11.421205073,S0-C7,Retiring,21.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
11.421205073,S0-C7,Frontend_Bound.Frontend_Latency,31.81,% Slots,,rs_events.empty_end,0.00,5.13,
11.421205073,S0-C7,Backend_Bound.Memory_Bound,23.34,% Slots,,,0.00,5.13,
11.421205073,S0-C7,Backend_Bound.Core_Bound,32.57,% Slots,,,0.00,5.13,
11.421205073,S0-C7,Retiring.Microcode_Sequencer,4.71,% Slots,,idq.ms_uops,0.00,5.36,
11.421205073,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.36,
11.421205073,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
11.421205073,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.59,% Clocks,,,0.00,5.35,<==
11.421205073,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C0,Frontend_Bound,42.92,% Slots,,,0.00,5.14,
11.421205073,S1-C0,Backend_Bound,31.79,% Slots,,,0.00,5.14,
11.421205073,S1-C0,Retiring,15.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
11.421205073,S1-C0,Frontend_Bound.Frontend_Latency,25.67,% Slots,,rs_events.empty_end,0.00,5.14,<==
11.421205073,S1-C0,Backend_Bound.Memory_Bound,17.78,% Slots,,,0.00,5.14,
11.421205073,S1-C0,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.14,
11.421205073,S1-C0,Retiring.Microcode_Sequencer,11.14,% Slots,,idq.ms_uops,0.00,5.36,
11.421205073,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.36,
11.421205073,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
11.421205073,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.07,% Clocks,,,0.00,5.35,
11.421205073,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C1,Bad_Speculation,11.81,% Slots,,,0.00,5.36,
11.421205073,S1-C1,Bad_Speculation.Branch_Mispredicts,11.74,% Slots,,br_misp_retired.all_branches,0.00,5.14,
11.421205073,S1-C1,Backend_Bound,43.44,% Slots,,,0.00,5.36,<==
11.421205073,S1-C1,Backend_Bound.Memory_Bound,23.08,% Slots,,,0.00,5.14,
11.421205073,S1-C1,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.14,
11.421205073,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
11.421205073,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
11.421205073,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.83,% Clocks,,,0.00,5.35,
11.421205073,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C2,Frontend_Bound,36.25,% Slots,,,0.00,5.36,
11.421205073,S1-C2,Backend_Bound,39.30,% Slots,,,0.00,5.36,
11.421205073,S1-C2,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
11.421205073,S1-C2,Frontend_Bound.Frontend_Latency,29.36,% Slots,,rs_events.empty_end,0.00,5.13,
11.421205073,S1-C2,Backend_Bound.Memory_Bound,23.37,% Slots,,,0.00,5.13,
11.421205073,S1-C2,Backend_Bound.Core_Bound,15.92,% Slots,,,0.00,5.13,
11.421205073,S1-C2,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.14,
11.421205073,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.36,
11.421205073,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.21,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
11.421205073,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C3,Frontend_Bound,36.97,% Slots,,,0.00,5.36,
11.421205073,S1-C3,Backend_Bound,39.59,% Slots,,,0.00,5.36,
11.421205073,S1-C3,Retiring,47.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
11.421205073,S1-C3,Backend_Bound.Memory_Bound,62.43,% Slots,,,0.00,5.14,
11.421205073,S1-C3,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.13,<==
11.421205073,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.36,
11.421205073,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.08,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
11.421205073,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.421205073,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C4,Frontend_Bound,35.31,% Slots,,,0.00,5.36,
11.421205073,S1-C4,Backend_Bound,40.08,% Slots,,,0.00,5.36,
11.421205073,S1-C4,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
11.421205073,S1-C4,Frontend_Bound.Frontend_Latency,40.69,% Slots,,rs_events.empty_end,0.00,5.14,
11.421205073,S1-C4,Backend_Bound.Memory_Bound,25.29,% Slots,,,0.00,5.14,
11.421205073,S1-C4,Backend_Bound.Core_Bound,14.78,% Slots,,,0.00,5.14,
11.421205073,S1-C4,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.13,
11.421205073,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.35,
11.421205073,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
11.421205073,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.35,
11.421205073,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
11.421205073,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.421205073,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C5,Frontend_Bound,35.68,% Slots,,,0.00,5.36,
11.421205073,S1-C5,Backend_Bound,39.79,% Slots,,,0.00,5.36,
11.421205073,S1-C5,Retiring,50.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
11.421205073,S1-C5,Frontend_Bound.Frontend_Latency,35.31,% Slots,,rs_events.empty_end,0.00,5.14,
11.421205073,S1-C5,Backend_Bound.Memory_Bound,26.12,% Slots,,,0.00,5.14,
11.421205073,S1-C5,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.14,
11.421205073,S1-C5,Retiring.Microcode_Sequencer,3.76,% Slots,,idq.ms_uops,0.00,5.36,<==
11.421205073,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,0.00,5.35,
11.421205073,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.36,
11.421205073,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.24,% Clocks,,idq.ms_switches,0.00,5.35,
11.421205073,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
11.421205073,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C6,Frontend_Bound,35.65,% Slots,,,0.00,5.36,
11.421205073,S1-C6,Backend_Bound,40.94,% Slots,,,0.00,5.36,
11.421205073,S1-C6,Retiring,40.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
11.421205073,S1-C6,Frontend_Bound.Frontend_Latency,52.64,% Slots,,rs_events.empty_end,0.00,5.14,
11.421205073,S1-C6,Backend_Bound.Memory_Bound,38.11,% Slots,,,0.00,5.14,
11.421205073,S1-C6,Retiring.Microcode_Sequencer,3.86,% Slots,,idq.ms_uops,0.00,5.36,
11.421205073,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.20,% Clocks,,,0.00,5.36,
11.421205073,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
11.421205073,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.41,% Clocks,,idq.ms_switches,0.00,5.36,
11.421205073,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
11.421205073,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C7,Frontend_Bound,37.63,% Slots,,,0.00,5.36,
11.421205073,S1-C7,Bad_Speculation,11.19,% Slots,,,0.00,5.36,
11.421205073,S1-C7,Backend_Bound,27.21,% Slots,,,0.00,5.36,
11.421205073,S1-C7,Frontend_Bound.Frontend_Bandwidth,25.53,% Slots,,,0.00,5.14,
11.421205073,S1-C7,Bad_Speculation.Branch_Mispredicts,10.23,% Slots,,br_misp_retired.all_branches,0.00,5.14,
11.421205073,S1-C7,Backend_Bound.Core_Bound,18.59,% Slots,,,0.00,5.14,
11.421205073,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.63,% Core_Clocks,,,0.00,5.13,<==
11.421205073,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
11.421205073,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
12.921275135,S0-C0,Frontend_Bound,33.82,% Slots,,,0.00,5.31,<==
12.921275135,S0-C0,Backend_Bound,13.31,% Slots,,,0.00,5.31,
12.921275135,S0-C0,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.31,
12.921275135,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.94,% Slots,,,0.00,5.31,
12.921275135,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
12.921275135,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C1,Frontend_Bound,40.06,% Slots,,,0.00,5.32,
12.921275135,S0-C1,Backend_Bound,34.12,% Slots,,,0.00,5.32,
12.921275135,S0-C1,Retiring,11.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.921275135,S0-C1,Frontend_Bound.Frontend_Latency,32.40,% Slots,,rs_events.empty_end,0.00,5.32,<==
12.921275135,S0-C1,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.09,
12.921275135,S0-C1,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.09,
12.921275135,S0-C1,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.06,
12.921275135,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
12.921275135,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C2,Frontend_Bound,49.30,% Slots,,,0.00,5.31,<==
12.921275135,S0-C2,Bad_Speculation,10.40,% Slots,,,0.00,5.31,
12.921275135,S0-C2,Retiring,25.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.921275135,S0-C2,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.31,
12.921275135,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.08,% Slots,,,0.00,5.31,
12.921275135,S0-C2,Bad_Speculation.Branch_Mispredicts,10.24,% Slots,,br_misp_retired.all_branches,0.00,5.06,
12.921275135,S0-C2,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.06,
12.921275135,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.06,
12.921275135,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
12.921275135,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.27,% Core_Clocks,,,0.00,5.33,
12.921275135,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C3,Frontend_Bound,42.44,% Slots,,,0.00,5.31,
12.921275135,S0-C3,Backend_Bound,31.92,% Slots,,,0.00,5.31,
12.921275135,S0-C3,Retiring,12.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.921275135,S0-C3,Frontend_Bound.Frontend_Latency,54.21,% Slots,,rs_events.empty_end,0.00,5.31,<==
12.921275135,S0-C3,Backend_Bound.Memory_Bound,68.21,% Slots,,,0.00,5.09,
12.921275135,S0-C3,Retiring.Microcode_Sequencer,9.23,% Slots,,idq.ms_uops,0.00,5.06,
12.921275135,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.06,
12.921275135,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
12.921275135,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
12.921275135,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C4,Frontend_Bound,22.19,% Slots,,,0.00,5.31,
12.921275135,S0-C4,Backend_Bound,60.64,% Slots,,,0.00,5.31,
12.921275135,S0-C4,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.921275135,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.94,% Slots,,,0.00,5.31,
12.921275135,S0-C4,Backend_Bound.Memory_Bound,57.74,% Slots,,,0.00,5.09,
12.921275135,S0-C4,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.06,
12.921275135,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.23,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.93,% Core_Clocks,,,0.00,5.34,
12.921275135,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
12.921275135,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C5,Frontend_Bound,34.40,% Slots,,,0.00,5.31,
12.921275135,S0-C5,Backend_Bound,44.94,% Slots,,,0.00,5.31,
12.921275135,S0-C5,Retiring,10.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.921275135,S0-C5,Frontend_Bound.Frontend_Latency,31.32,% Slots,,rs_events.empty_end,0.00,5.31,
12.921275135,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.77,% Slots,,,0.00,5.31,
12.921275135,S0-C5,Backend_Bound.Memory_Bound,25.65,% Slots,,,0.00,5.08,<==
12.921275135,S0-C5,Backend_Bound.Core_Bound,19.29,% Slots,,,0.00,5.08,
12.921275135,S0-C5,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.06,
12.921275135,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.06,
12.921275135,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
12.921275135,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.16,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.51,% Core_Clocks,,,0.00,5.33,
12.921275135,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
12.921275135,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
12.921275135,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
12.921275135,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C6,Frontend_Bound,38.45,% Slots,,,0.00,5.31,
12.921275135,S0-C6,Backend_Bound,36.72,% Slots,,,0.00,5.31,
12.921275135,S0-C6,Retiring,5.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.921275135,S0-C6,Frontend_Bound.Frontend_Latency,42.43,% Slots,,rs_events.empty_end,0.00,5.31,
12.921275135,S0-C6,Backend_Bound.Memory_Bound,16.07,% Slots,,,0.00,5.08,
12.921275135,S0-C6,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.08,
12.921275135,S0-C6,Retiring.Microcode_Sequencer,4.00,% Slots,,idq.ms_uops,0.00,5.06,
12.921275135,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.06,
12.921275135,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
12.921275135,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.58,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
12.921275135,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.57,% Clocks,,,0.00,5.33,
12.921275135,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C7,Frontend_Bound,34.56,% Slots,,,0.00,5.31,
12.921275135,S0-C7,Backend_Bound,39.92,% Slots,,,0.00,5.31,<==
12.921275135,S0-C7,Retiring,9.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
12.921275135,S0-C7,Frontend_Bound.Frontend_Latency,15.24,% Slots,,rs_events.empty_end,0.00,5.31,
12.921275135,S0-C7,Backend_Bound.Memory_Bound,22.12,% Slots,,,0.00,5.08,
12.921275135,S0-C7,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.08,
12.921275135,S0-C7,Retiring.Microcode_Sequencer,4.90,% Slots,,idq.ms_uops,0.00,5.06,
12.921275135,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.06,
12.921275135,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
12.921275135,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.54,% Clocks,,,0.00,5.33,
12.921275135,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S1-C0,Frontend_Bound,22.54,% Slots,,,0.00,5.32,
12.921275135,S1-C0,Backend_Bound,60.71,% Slots,,,0.00,5.32,<==
12.921275135,S1-C0,Retiring,30.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.921275135,S1-C0,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.32,
12.921275135,S1-C0,Backend_Bound.Memory_Bound,32.64,% Slots,,,0.00,5.08,
12.921275135,S1-C0,Backend_Bound.Core_Bound,28.07,% Slots,,,0.00,5.08,
12.921275135,S1-C0,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.3,
12.921275135,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.06,
12.921275135,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
12.921275135,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.30,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
12.921275135,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C1,Frontend_Bound,41.93,% Slots,,,0.00,5.32,
12.921275135,S1-C1,Backend_Bound,33.59,% Slots,,,0.00,5.32,
12.921275135,S1-C1,Retiring,11.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.921275135,S1-C1,Frontend_Bound.Frontend_Latency,20.96,% Slots,,rs_events.empty_end,0.00,5.32,
12.921275135,S1-C1,Frontend_Bound.Frontend_Bandwidth,54.36,% Slots,,,0.00,5.32,
12.921275135,S1-C1,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.08,
12.921275135,S1-C1,Backend_Bound.Core_Bound,19.43,% Slots,,,0.00,5.08,
12.921275135,S1-C1,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.3,
12.921275135,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.07,
12.921275135,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
12.921275135,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.94,% Clocks,,idq.ms_switches,0.00,5.07,
12.921275135,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.56,% Core_Clocks,,,0.00,5.33,<==
12.921275135,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
12.921275135,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C2,Frontend_Bound,41.80,% Slots,,,0.00,5.32,
12.921275135,S1-C2,Backend_Bound,32.64,% Slots,,,0.00,5.32,
12.921275135,S1-C2,Retiring,26.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.921275135,S1-C2,Frontend_Bound.Frontend_Latency,23.53,% Slots,,rs_events.empty_end,0.00,5.32,
12.921275135,S1-C2,Frontend_Bound.Frontend_Bandwidth,55.56,% Slots,,,0.00,5.32,
12.921275135,S1-C2,Backend_Bound.Memory_Bound,13.08,% Slots,,,0.00,5.07,
12.921275135,S1-C2,Backend_Bound.Core_Bound,19.56,% Slots,,,0.00,5.07,
12.921275135,S1-C2,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.31,
12.921275135,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.07,
12.921275135,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
12.921275135,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.07,
12.921275135,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.47,% Core_Clocks,,,0.00,5.33,<==
12.921275135,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
12.921275135,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C3,Frontend_Bound,36.18,% Slots,,,0.00,5.32,
12.921275135,S1-C3,Backend_Bound,38.86,% Slots,,,0.00,5.32,<==
12.921275135,S1-C3,Frontend_Bound.Frontend_Latency,29.33,% Slots,,rs_events.empty_end,0.00,5.32,
12.921275135,S1-C3,Frontend_Bound.Frontend_Bandwidth,35.58,% Slots,,,0.00,5.31,
12.921275135,S1-C3,Backend_Bound.Memory_Bound,19.15,% Slots,,,0.00,5.07,
12.921275135,S1-C3,Backend_Bound.Core_Bound,19.72,% Slots,,,0.00,5.07,
12.921275135,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.06,
12.921275135,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
12.921275135,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.10,% Core_Clocks,,,0.00,5.33,
12.921275135,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
12.921275135,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.34,% Clocks,,,0.00,5.33,
12.921275135,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C4,Frontend_Bound,32.83,% Slots,,,0.00,5.32,
12.921275135,S1-C4,Backend_Bound,35.90,% Slots,,,0.00,5.32,
12.921275135,S1-C4,Retiring,20.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.921275135,S1-C4,Frontend_Bound.Frontend_Bandwidth,65.51,% Slots,,,0.00,5.32,
12.921275135,S1-C4,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.07,
12.921275135,S1-C4,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.07,<==
12.921275135,S1-C4,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.31,
12.921275135,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.83,% Core_Clocks,,,0.00,5.33,
12.921275135,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
12.921275135,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
12.921275135,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C5,Frontend_Bound,41.30,% Slots,,,0.00,5.32,
12.921275135,S1-C5,Bad_Speculation,10.47,% Slots,,,0.00,5.32,
12.921275135,S1-C5,Backend_Bound,33.94,% Slots,,,0.00,5.32,
12.921275135,S1-C5,Frontend_Bound.Frontend_Latency,50.62,% Slots,,rs_events.empty_end,0.00,5.32,
12.921275135,S1-C5,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.32,
12.921275135,S1-C5,Backend_Bound.Memory_Bound,34.67,% Slots,,,0.00,5.07,
12.921275135,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
12.921275135,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
12.921275135,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
12.921275135,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.921275135,S1-C6,Frontend_Bound,38.01,% Slots,,,0.00,5.32,
12.921275135,S1-C6,Bad_Speculation,10.54,% Slots,,,0.00,5.32,
12.921275135,S1-C6,Backend_Bound,30.39,% Slots,,,0.00,5.32,
12.921275135,S1-C6,Retiring,10.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.921275135,S1-C6,Frontend_Bound.Frontend_Bandwidth,63.28,% Slots,,,0.00,5.32,
12.921275135,S1-C6,Bad_Speculation.Branch_Mispredicts,10.22,% Slots,,br_misp_retired.all_branches,0.00,5.31,
12.921275135,S1-C6,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.07,
12.921275135,S1-C6,Backend_Bound.Core_Bound,19.64,% Slots,,,0.00,5.07,
12.921275135,S1-C6,Retiring.Microcode_Sequencer,7.90,% Slots,,idq.ms_uops,0.00,5.05,
12.921275135,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.07,
12.921275135,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.13,% Core_Clocks,,,0.00,5.33,<==
12.921275135,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
12.921275135,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C7,Frontend_Bound,42.44,% Slots,,,0.00,5.32,
12.921275135,S1-C7,Bad_Speculation,11.50,% Slots,,,0.00,5.32,
12.921275135,S1-C7,Backend_Bound,31.44,% Slots,,,0.00,5.32,
12.921275135,S1-C7,Retiring,16.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
12.921275135,S1-C7,Frontend_Bound.Frontend_Latency,25.61,% Slots,,rs_events.empty_end,0.00,5.32,
12.921275135,S1-C7,Frontend_Bound.Frontend_Bandwidth,47.16,% Slots,,,0.00,5.32,
12.921275135,S1-C7,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.32,
12.921275135,S1-C7,Backend_Bound.Memory_Bound,27.34,% Slots,,,0.00,5.07,
12.921275135,S1-C7,Retiring.Microcode_Sequencer,12.68,% Slots,,idq.ms_uops,0.00,5.05,
12.921275135,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.06,
12.921275135,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.04,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
12.921275135,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
12.921275135,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.06,
12.921275135,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.00,% Core_Clocks,,,0.00,5.33,<==
12.921275135,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
12.921275135,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.921275135,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
12.921275135,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.921275135,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
12.921275135,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
14.356101148,S0-C0,Frontend_Bound,29.67,% Slots,,,0.00,5.29,
14.356101148,S0-C0,Backend_Bound,24.97,% Slots,,,0.00,5.29,
14.356101148,S0-C0,Retiring,41.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
14.356101148,S0-C0,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.37,% Slots,,,0.00,5.29,
14.356101148,S0-C0,Backend_Bound.Memory_Bound,14.65,% Slots,,,0.00,5.29,
14.356101148,S0-C0,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.29,
14.356101148,S0-C0,Retiring.Microcode_Sequencer,2.31,% Slots,,idq.ms_uops,0.00,5.02,<==
14.356101148,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.29,
14.356101148,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.95,% Clocks,,idq.ms_switches,0.00,5.29,
14.356101148,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
14.356101148,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.82,% Clocks,,,0.00,5.3,
14.356101148,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S0-C1,Backend_Bound,60.76,% Slots,,,0.00,5.29,
14.356101148,S0-C1,Backend_Bound.Memory_Bound,33.58,% Slots,,,0.00,5.29,
14.356101148,S0-C1,Backend_Bound.Core_Bound,27.18,% Slots,,,0.00,5.29,
14.356101148,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
14.356101148,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S0-C2,Frontend_Bound,45.23,% Slots,,,0.00,5.29,
14.356101148,S0-C2,Retiring,13.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
14.356101148,S0-C2,Frontend_Bound.Frontend_Latency,42.48,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S0-C2,Frontend_Bound.Frontend_Bandwidth,21.66,% Slots,,,0.00,5.29,
14.356101148,S0-C2,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.02,
14.356101148,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,<==
14.356101148,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.13,% Core_Clocks,,,0.00,5.3,
14.356101148,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S0-C3,Frontend_Bound,21.07,% Slots,,,0.00,5.29,
14.356101148,S0-C3,Backend_Bound,62.73,% Slots,,,0.00,5.29,
14.356101148,S0-C3,Retiring,23.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
14.356101148,S0-C3,Frontend_Bound.Frontend_Latency,28.48,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S0-C3,Backend_Bound.Memory_Bound,47.60,% Slots,,,0.00,5.29,
14.356101148,S0-C3,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.29,
14.356101148,S0-C3,Retiring.Microcode_Sequencer,4.25,% Slots,,idq.ms_uops,0.00,5.02,
14.356101148,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.3,
14.356101148,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
14.356101148,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S0-C4,Frontend_Bound,34.46,% Slots,,,0.00,5.29,
14.356101148,S0-C4,Backend_Bound,36.59,% Slots,,,0.00,5.29,
14.356101148,S0-C4,Retiring,8.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
14.356101148,S0-C4,Frontend_Bound.Frontend_Latency,51.79,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S0-C4,Backend_Bound.Core_Bound,78.77,% Slots,,,0.00,5.29,<==
14.356101148,S0-C4,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.03,
14.356101148,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.3,
14.356101148,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S0-C5,Frontend_Bound,23.11,% Slots,,,0.00,5.29,
14.356101148,S0-C5,Backend_Bound,60.86,% Slots,,,0.00,5.29,
14.356101148,S0-C5,Retiring,12.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
14.356101148,S0-C5,Frontend_Bound.Frontend_Latency,35.84,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S0-C5,Backend_Bound.Memory_Bound,67.81,% Slots,,,0.00,5.29,
14.356101148,S0-C5,Retiring.Microcode_Sequencer,9.12,% Slots,,idq.ms_uops,0.00,5.03,
14.356101148,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.3,
14.356101148,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.95,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
14.356101148,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S0-C6,Frontend_Bound,28.17,% Slots,,,0.00,5.29,
14.356101148,S0-C6,Backend_Bound,50.75,% Slots,,,0.00,5.29,
14.356101148,S0-C6,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
14.356101148,S0-C6,Frontend_Bound.Frontend_Latency,24.41,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S0-C6,Backend_Bound.Memory_Bound,34.97,% Slots,,,0.00,5.29,
14.356101148,S0-C6,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.29,
14.356101148,S0-C6,Retiring.Microcode_Sequencer,10.64,% Slots,,idq.ms_uops,0.00,5.02,
14.356101148,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.3,
14.356101148,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.62,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
14.356101148,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S0-C7,Frontend_Bound,26.47,% Slots,,,0.00,5.29,
14.356101148,S0-C7,Backend_Bound,54.18,% Slots,,,0.00,5.29,<==
14.356101148,S0-C7,Retiring,23.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
14.356101148,S0-C7,Frontend_Bound.Frontend_Latency,73.87,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S0-C7,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.02,
14.356101148,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.54,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S1-C0,Frontend_Bound,34.98,% Slots,,,0.00,5.3,
14.356101148,S1-C0,Backend_Bound,41.61,% Slots,,,0.00,5.3,
14.356101148,S1-C0,Retiring,13.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
14.356101148,S1-C0,Frontend_Bound.Frontend_Latency,36.88,% Slots,,rs_events.empty_end,0.00,5.3,
14.356101148,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.3,
14.356101148,S1-C0,Backend_Bound.Memory_Bound,30.56,% Slots,,,0.00,5.3,
14.356101148,S1-C0,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.3,
14.356101148,S1-C0,Retiring.Microcode_Sequencer,11.46,% Slots,,idq.ms_uops,0.00,5.01,
14.356101148,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.3,
14.356101148,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.29,% Core_Clocks,,,0.00,5.3,
14.356101148,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
14.356101148,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.38,% Clocks,,,0.00,5.29,
14.356101148,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S1-C1,Frontend_Bound,34.38,% Slots,,,0.00,5.29,
14.356101148,S1-C1,Backend_Bound,41.12,% Slots,,,0.00,5.29,
14.356101148,S1-C1,Retiring,15.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
14.356101148,S1-C1,Frontend_Bound.Frontend_Latency,27.23,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S1-C1,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.29,<==
14.356101148,S1-C1,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.29,
14.356101148,S1-C1,Retiring.Microcode_Sequencer,13.10,% Slots,,idq.ms_uops,0.00,5.01,
14.356101148,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.3,
14.356101148,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
14.356101148,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.49,% Clocks,,,0.00,5.3,
14.356101148,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S1-C2,Frontend_Bound,36.09,% Slots,,,0.00,5.29,
14.356101148,S1-C2,Backend_Bound,40.73,% Slots,,,0.00,5.29,
14.356101148,S1-C2,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
14.356101148,S1-C2,Frontend_Bound.Frontend_Latency,28.17,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S1-C2,Backend_Bound.Memory_Bound,25.60,% Slots,,,0.00,5.29,
14.356101148,S1-C2,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.29,
14.356101148,S1-C2,Retiring.Microcode_Sequencer,12.94,% Slots,,idq.ms_uops,0.00,5.01,
14.356101148,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.3,
14.356101148,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
14.356101148,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.55,% Clocks,,,0.00,5.3,
14.356101148,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S1-C3,Frontend_Bound,37.49,% Slots,,,0.00,5.29,
14.356101148,S1-C3,Backend_Bound,39.75,% Slots,,,0.00,5.29,
14.356101148,S1-C3,Retiring,49.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
14.356101148,S1-C3,Backend_Bound.Memory_Bound,31.55,% Slots,,,0.00,5.29,
14.356101148,S1-C3,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.01,<==
14.356101148,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.31,
14.356101148,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.04,
14.356101148,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.71,% Clocks,,idq.ms_switches,0.00,5.31,
14.356101148,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S1-C4,Frontend_Bound,36.87,% Slots,,,0.00,5.29,
14.356101148,S1-C4,Backend_Bound,40.33,% Slots,,,0.00,5.29,
14.356101148,S1-C4,Retiring,14.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
14.356101148,S1-C4,Frontend_Bound.Frontend_Latency,28.29,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.62,% Slots,,,0.00,5.29,
14.356101148,S1-C4,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.29,<==
14.356101148,S1-C4,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.29,
14.356101148,S1-C4,Retiring.Microcode_Sequencer,11.34,% Slots,,idq.ms_uops,0.00,5.01,
14.356101148,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.66,% Clocks,,,0.00,5.3,
14.356101148,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.03,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.03,% Core_Clocks,,,0.00,5.3,
14.356101148,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
14.356101148,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
14.356101148,S1-C5,Frontend_Bound,34.69,% Slots,,,0.00,5.29,
14.356101148,S1-C5,Backend_Bound,42.85,% Slots,,,0.00,5.29,
14.356101148,S1-C5,Retiring,10.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
14.356101148,S1-C5,Frontend_Bound.Frontend_Latency,29.05,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.51,% Slots,,,0.00,5.29,
14.356101148,S1-C5,Backend_Bound.Memory_Bound,29.23,% Slots,,,0.00,5.29,<==
14.356101148,S1-C5,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.29,
14.356101148,S1-C5,Retiring.Microcode_Sequencer,8.32,% Slots,,idq.ms_uops,0.00,5.01,
14.356101148,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.3,
14.356101148,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.16,% Core_Clocks,,,0.00,5.3,
14.356101148,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
14.356101148,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.356101148,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.40,% Clocks,,,0.00,5.17,
14.356101148,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
14.356101148,S1-C6,Frontend_Bound,32.57,% Slots,,,0.00,5.29,
14.356101148,S1-C6,Backend_Bound,43.49,% Slots,,,0.00,5.29,
14.356101148,S1-C6,Retiring,14.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
14.356101148,S1-C6,Frontend_Bound.Frontend_Latency,44.85,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S1-C6,Backend_Bound.Memory_Bound,33.06,% Slots,,,0.00,5.29,
14.356101148,S1-C6,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.29,
14.356101148,S1-C6,Retiring.Microcode_Sequencer,11.37,% Slots,,idq.ms_uops,0.00,5.01,
14.356101148,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.06,% Clocks,,,0.00,5.3,
14.356101148,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.05,
14.356101148,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.14,% Clocks,,idq.ms_switches,0.00,5.3,
14.356101148,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
14.356101148,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.356101148,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.05,% Clocks,,,0.00,5.18,
14.356101148,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
14.356101148,S1-C7,Frontend_Bound,33.37,% Slots,,,0.00,5.29,
14.356101148,S1-C7,Backend_Bound,42.55,% Slots,,,0.00,5.29,
14.356101148,S1-C7,Retiring,13.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
14.356101148,S1-C7,Frontend_Bound.Frontend_Latency,39.09,% Slots,,rs_events.empty_end,0.00,5.29,
14.356101148,S1-C7,Backend_Bound.Memory_Bound,17.18,% Slots,,,0.00,5.29,
14.356101148,S1-C7,Backend_Bound.Core_Bound,25.37,% Slots,,,0.00,5.29,
14.356101148,S1-C7,Retiring.Microcode_Sequencer,10.74,% Slots,,idq.ms_uops,0.00,5.01,
14.356101148,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.36,% Clocks,,,0.00,5.31,
14.356101148,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.04,
14.356101148,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,0.00,5.31,
14.356101148,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
14.356101148,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.356101148,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.91,% Clocks,,,0.00,5.18,<==
14.356101148,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
14.356101148,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
14.356101148,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
14.356101148,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
14.356101148,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
14.356101148,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
14.356101148,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
14.356101148,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
14.356101148,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
14.356101148,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
14.356101148,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
14.356101148,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
14.356101148,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
14.356101148,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
14.356101148,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
14.356101148,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
14.356101148,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
20.272512733,S0-C0,Backend_Bound,54.49,% Slots,,,0.00,5.2,<==
20.272512733,S0-C0,Backend_Bound.Memory_Bound,28.31,% Slots,,,0.00,5.2,
20.272512733,S0-C0,Backend_Bound.Core_Bound,26.19,% Slots,,,0.00,5.2,
20.272512733,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
20.272512733,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.75,% Clocks,,,0.00,5.2,
20.272512733,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C1,Frontend_Bound,37.89,% Slots,,,0.00,5.21,<==
20.272512733,S0-C1,Bad_Speculation,13.36,% Slots,,,0.00,5.21,
20.272512733,S0-C1,Backend_Bound,19.66,% Slots,,,0.00,5.21,
20.272512733,S0-C1,Frontend_Bound.Frontend_Latency,25.64,% Slots,,rs_events.empty_end,0.00,5.21,
20.272512733,S0-C1,Frontend_Bound.Frontend_Bandwidth,22.09,% Slots,,,0.00,5.21,
20.272512733,S0-C1,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.272512733,S0-C1,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.21,
20.272512733,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.27,
20.272512733,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.02,% Core_Clocks,,,0.00,5.27,
20.272512733,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.90,% Core_Clocks,,,0.00,5.27,
20.272512733,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C2,Frontend_Bound,30.98,% Slots,,,0.00,5.2,
20.272512733,S0-C2,Backend_Bound,22.68,% Slots,,,0.00,5.2,
20.272512733,S0-C2,Frontend_Bound.Frontend_Latency,20.24,% Slots,,rs_events.empty_end,0.00,5.2,<==
20.272512733,S0-C2,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.2,
20.272512733,S0-C2,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.2,
20.272512733,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.27,
20.272512733,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C3,Frontend_Bound,35.49,% Slots,,,0.00,5.2,
20.272512733,S0-C3,Bad_Speculation,11.89,% Slots,,,0.00,5.2,
20.272512733,S0-C3,Backend_Bound,23.01,% Slots,,,0.00,5.2,
20.272512733,S0-C3,Retiring,32.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.272512733,S0-C3,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S0-C3,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S0-C3,Backend_Bound.Core_Bound,13.55,% Slots,,,0.00,5.2,
20.272512733,S0-C3,Retiring.Microcode_Sequencer,3.12,% Slots,,idq.ms_uops,0.00,5.27,
20.272512733,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.27,
20.272512733,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
20.272512733,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.20,% Clocks,,idq.ms_switches,0.00,5.27,
20.272512733,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C4,Frontend_Bound,28.05,% Slots,,,0.00,5.2,
20.272512733,S0-C4,Backend_Bound,50.10,% Slots,,,0.00,5.2,
20.272512733,S0-C4,Retiring,29.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.272512733,S0-C4,Frontend_Bound.Frontend_Latency,31.88,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S0-C4,Backend_Bound.Memory_Bound,28.67,% Slots,,,0.00,5.2,
20.272512733,S0-C4,Backend_Bound.Core_Bound,21.43,% Slots,,,0.00,5.2,
20.272512733,S0-C4,Retiring.Microcode_Sequencer,4.11,% Slots,,idq.ms_uops,0.00,5.27,
20.272512733,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.27,
20.272512733,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.22,% Clocks,,idq.ms_switches,0.00,5.27,
20.272512733,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
20.272512733,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C5,Frontend_Bound,29.96,% Slots,,,0.00,5.2,
20.272512733,S0-C5,Backend_Bound,42.70,% Slots,,,0.00,5.2,
20.272512733,S0-C5,Retiring,19.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.272512733,S0-C5,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S0-C5,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.2,
20.272512733,S0-C5,Backend_Bound.Core_Bound,25.55,% Slots,,,0.00,5.2,
20.272512733,S0-C5,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.27,
20.272512733,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.27,
20.272512733,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.66,% Clocks,,idq.ms_switches,0.00,5.27,
20.272512733,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.31,% Clocks,,,0.00,5.2,<==
20.272512733,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C6,Frontend_Bound,35.94,% Slots,,,0.00,5.2,
20.272512733,S0-C6,Bad_Speculation,10.79,% Slots,,,0.00,5.2,
20.272512733,S0-C6,Backend_Bound,28.52,% Slots,,,0.00,5.2,
20.272512733,S0-C6,Retiring,29.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.272512733,S0-C6,Frontend_Bound.Frontend_Latency,32.06,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S0-C6,Bad_Speculation.Branch_Mispredicts,10.33,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S0-C6,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.2,
20.272512733,S0-C6,Backend_Bound.Core_Bound,14.98,% Slots,,,0.00,5.2,
20.272512733,S0-C6,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.27,
20.272512733,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.27,
20.272512733,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
20.272512733,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.82,% Clocks,,idq.ms_switches,0.00,5.27,
20.272512733,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C7,Bad_Speculation,15.35,% Slots,,,0.00,5.2,
20.272512733,S0-C7,Bad_Speculation.Branch_Mispredicts,15.05,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S0-C7,Backend_Bound,35.69,% Slots,,,0.00,5.2,<==
20.272512733,S0-C7,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.2,
20.272512733,S0-C7,Backend_Bound.Core_Bound,19.62,% Slots,,,0.00,5.2,
20.272512733,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C0,Frontend_Bound,35.38,% Slots,,,0.00,5.2,
20.272512733,S1-C0,Bad_Speculation,11.28,% Slots,,,0.00,5.2,
20.272512733,S1-C0,Backend_Bound,29.22,% Slots,,,0.00,5.2,
20.272512733,S1-C0,Frontend_Bound.Frontend_Latency,43.54,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S1-C0,Frontend_Bound.Frontend_Bandwidth,24.42,% Slots,,,0.00,5.2,
20.272512733,S1-C0,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S1-C0,Backend_Bound.Memory_Bound,32.54,% Slots,,,0.00,5.2,
20.272512733,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.27,
20.272512733,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
20.272512733,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.22,% Core_Clocks,,,0.00,5.27,
20.272512733,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.70,% Core_Clocks,,,0.00,5.27,
20.272512733,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C1,Frontend_Bound,28.32,% Slots,,,0.00,5.2,
20.272512733,S1-C1,Bad_Speculation,15.12,% Slots,,,0.00,5.2,
20.272512733,S1-C1,Backend_Bound,29.71,% Slots,,,0.00,5.2,<==
20.272512733,S1-C1,Retiring,19.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.272512733,S1-C1,Frontend_Bound.Frontend_Latency,49.19,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S1-C1,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S1-C1,Backend_Bound.Memory_Bound,16.57,% Slots,,,0.00,5.2,
20.272512733,S1-C1,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.2,
20.272512733,S1-C1,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.27,
20.272512733,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.41,% Clocks,,,0.00,5.27,
20.272512733,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.27,
20.272512733,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.20,% Clocks,,,0.00,5.2,
20.272512733,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C2,Frontend_Bound,23.26,% Slots,,,0.00,5.21,
20.272512733,S1-C2,Bad_Speculation,16.97,% Slots,,,0.00,5.21,
20.272512733,S1-C2,Backend_Bound,29.78,% Slots,,,0.00,5.21,
20.272512733,S1-C2,Frontend_Bound.Frontend_Latency,34.46,% Slots,,rs_events.empty_end,0.00,5.21,
20.272512733,S1-C2,Bad_Speculation.Branch_Mispredicts,16.71,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.272512733,S1-C2,Backend_Bound.Memory_Bound,27.53,% Slots,,,0.00,5.21,<==
20.272512733,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.27,
20.272512733,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C3,Frontend_Bound,32.66,% Slots,,,0.00,5.2,
20.272512733,S1-C3,Bad_Speculation,10.12,% Slots,,,0.00,5.2,
20.272512733,S1-C3,Backend_Bound,32.81,% Slots,,,0.00,5.2,
20.272512733,S1-C3,Frontend_Bound.Frontend_Latency,35.89,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S1-C3,Bad_Speculation.Branch_Mispredicts,9.71,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S1-C3,Backend_Bound.Memory_Bound,24.87,% Slots,,,0.00,5.2,<==
20.272512733,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.27,
20.272512733,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C4,Frontend_Bound,40.94,% Slots,,,0.00,5.2,
20.272512733,S1-C4,Bad_Speculation,11.89,% Slots,,,0.00,5.2,
20.272512733,S1-C4,Backend_Bound,28.79,% Slots,,,0.00,5.2,
20.272512733,S1-C4,Frontend_Bound.Frontend_Latency,78.62,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S1-C4,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S1-C4,Backend_Bound.Memory_Bound,42.48,% Slots,,,0.00,5.2,
20.272512733,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.27,
20.272512733,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
20.272512733,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C5,Frontend_Bound,30.73,% Slots,,,0.00,5.2,<==
20.272512733,S1-C5,Bad_Speculation,14.19,% Slots,,,0.00,5.2,
20.272512733,S1-C5,Backend_Bound,28.23,% Slots,,,0.00,5.2,
20.272512733,S1-C5,Retiring,22.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.272512733,S1-C5,Frontend_Bound.Frontend_Latency,17.48,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.62,% Slots,,,0.00,5.2,
20.272512733,S1-C5,Bad_Speculation.Branch_Mispredicts,13.89,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S1-C5,Backend_Bound.Memory_Bound,20.97,% Slots,,,0.00,5.2,
20.272512733,S1-C5,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.27,
20.272512733,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.27,
20.272512733,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.25,% Clocks,,idq.ms_switches,0.00,5.27,
20.272512733,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.73,% Core_Clocks,,,0.00,5.27,
20.272512733,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.13,% Core_Clocks,,,0.00,5.27,
20.272512733,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C6,Frontend_Bound,31.38,% Slots,,,0.00,5.2,
20.272512733,S1-C6,Bad_Speculation,14.58,% Slots,,,0.00,5.2,
20.272512733,S1-C6,Backend_Bound,27.89,% Slots,,,0.00,5.2,
20.272512733,S1-C6,Retiring,30.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.272512733,S1-C6,Frontend_Bound.Frontend_Latency,25.68,% Slots,,rs_events.empty_end,0.00,5.2,
20.272512733,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.04,% Slots,,,0.00,5.2,
20.272512733,S1-C6,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.272512733,S1-C6,Backend_Bound.Memory_Bound,16.28,% Slots,,,0.00,5.2,
20.272512733,S1-C6,Backend_Bound.Core_Bound,11.61,% Slots,,,0.00,5.2,
20.272512733,S1-C6,Retiring.Microcode_Sequencer,3.55,% Slots,,idq.ms_uops,0.00,5.27,
20.272512733,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.27,
20.272512733,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
20.272512733,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.27,% Clocks,,idq.ms_switches,0.00,5.27,
20.272512733,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.67,% Core_Clocks,,,0.00,5.27,
20.272512733,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C7,Frontend_Bound,34.47,% Slots,,,0.00,5.2,
20.272512733,S1-C7,Backend_Bound,24.73,% Slots,,,0.00,5.2,
20.272512733,S1-C7,Frontend_Bound.Frontend_Latency,28.89,% Slots,,rs_events.empty_end,0.00,5.2,<==
20.272512733,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.53,% Slots,,,0.00,5.2,
20.272512733,S1-C7,Backend_Bound.Memory_Bound,18.17,% Slots,,,0.00,5.2,
20.272512733,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.27,
20.272512733,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
20.272512733,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.66,% Core_Clocks,,,0.00,5.27,
20.272512733,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.31,% Core_Clocks,,,0.00,5.27,
20.272512733,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
20.272512733,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.272512733,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
20.272512733,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
21.889546563,S0-C0,Frontend_Bound,45.70,% Slots,,,0.00,5.2,<==
21.889546563,S0-C0,Bad_Speculation,17.83,% Slots,,,0.00,5.2,
21.889546563,S0-C0,Frontend_Bound.Frontend_Latency,24.16,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.03,% Slots,,,0.00,5.2,
21.889546563,S0-C0,Bad_Speculation.Branch_Mispredicts,17.63,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.889546563,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.19,
21.889546563,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
21.889546563,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.36,% Core_Clocks,,,0.00,5.2,
21.889546563,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C1,Frontend_Bound,34.03,% Slots,,,0.00,5.19,
21.889546563,S0-C1,Bad_Speculation,15.62,% Slots,,,0.00,5.19,
21.889546563,S0-C1,Backend_Bound,12.04,% Slots,,,0.00,5.19,
21.889546563,S0-C1,Frontend_Bound.Frontend_Latency,29.81,% Slots,,rs_events.empty_end,0.00,5.19,
21.889546563,S0-C1,Bad_Speculation.Branch_Mispredicts,15.49,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.889546563,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.2,
21.889546563,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,<==
21.889546563,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C2,Frontend_Bound,34.06,% Slots,,,0.00,5.19,
21.889546563,S0-C2,Bad_Speculation,13.22,% Slots,,,0.00,5.19,
21.889546563,S0-C2,Backend_Bound,26.89,% Slots,,,0.00,5.19,
21.889546563,S0-C2,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.19,
21.889546563,S0-C2,Bad_Speculation.Branch_Mispredicts,13.10,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.889546563,S0-C2,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.19,
21.889546563,S0-C2,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.19,
21.889546563,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.2,
21.889546563,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,<==
21.889546563,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
21.889546563,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
21.889546563,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.36,% Clocks,,,0.00,5.19,
21.889546563,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C3,Frontend_Bound,26.10,% Slots,,,0.00,5.2,
21.889546563,S0-C3,Bad_Speculation,15.11,% Slots,,,0.00,5.2,
21.889546563,S0-C3,Backend_Bound,28.99,% Slots,,,0.00,5.2,
21.889546563,S0-C3,Frontend_Bound.Frontend_Latency,31.13,% Slots,,rs_events.empty_end,0.00,5.19,
21.889546563,S0-C3,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S0-C3,Backend_Bound.Memory_Bound,18.82,% Slots,,,0.00,5.19,
21.889546563,S0-C3,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.19,
21.889546563,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.2,
21.889546563,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
21.889546563,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
21.889546563,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
21.889546563,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.15,% Clocks,,,0.00,5.2,
21.889546563,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C4,Frontend_Bound,30.14,% Slots,,,0.00,5.19,
21.889546563,S0-C4,Bad_Speculation,18.69,% Slots,,,0.00,5.19,
21.889546563,S0-C4,Backend_Bound,14.97,% Slots,,,0.00,5.19,
21.889546563,S0-C4,Frontend_Bound.Frontend_Latency,18.85,% Slots,,rs_events.empty_end,0.00,5.19,
21.889546563,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.17,% Slots,,,0.00,5.19,
21.889546563,S0-C4,Bad_Speculation.Branch_Mispredicts,18.51,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.889546563,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.2,
21.889546563,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,<==
21.889546563,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.28,% Core_Clocks,,,0.00,5.19,
21.889546563,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.82,% Core_Clocks,,,0.00,5.2,
21.889546563,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C5,Frontend_Bound,31.23,% Slots,,,0.00,5.19,
21.889546563,S0-C5,Bad_Speculation,15.04,% Slots,,,0.00,5.19,
21.889546563,S0-C5,Backend_Bound,23.88,% Slots,,,0.00,5.19,
21.889546563,S0-C5,Frontend_Bound.Frontend_Latency,25.09,% Slots,,rs_events.empty_end,0.00,5.19,
21.889546563,S0-C5,Bad_Speculation.Branch_Mispredicts,14.90,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.889546563,S0-C5,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.19,
21.889546563,S0-C5,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.19,
21.889546563,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.58,% Clocks,,,0.00,5.2,
21.889546563,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,<==
21.889546563,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
21.889546563,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
21.889546563,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.86,% Clocks,,,0.00,5.19,
21.889546563,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C6,Frontend_Bound,32.65,% Slots,,,0.00,5.2,
21.889546563,S0-C6,Bad_Speculation,16.66,% Slots,,,0.00,5.2,
21.889546563,S0-C6,Backend_Bound,21.47,% Slots,,,0.00,5.2,
21.889546563,S0-C6,Frontend_Bound.Frontend_Latency,23.61,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.24,% Slots,,,0.00,5.2,
21.889546563,S0-C6,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S0-C6,Backend_Bound.Memory_Bound,17.01,% Slots,,,0.00,5.2,
21.889546563,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.2,
21.889546563,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,<==
21.889546563,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
21.889546563,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
21.889546563,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C7,Frontend_Bound,35.90,% Slots,,,0.00,5.19,<==
21.889546563,S0-C7,Bad_Speculation,13.52,% Slots,,,0.00,5.19,
21.889546563,S0-C7,Backend_Bound,12.55,% Slots,,,0.00,5.19,
21.889546563,S0-C7,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.19,
21.889546563,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.77,% Slots,,,0.00,5.19,
21.889546563,S0-C7,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.889546563,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.2,
21.889546563,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
21.889546563,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.62,% Core_Clocks,,,0.00,5.2,
21.889546563,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C0,Frontend_Bound,44.17,% Slots,,,0.00,5.2,
21.889546563,S1-C0,Bad_Speculation,14.76,% Slots,,,0.00,5.2,
21.889546563,S1-C0,Backend_Bound,13.08,% Slots,,,0.00,5.2,
21.889546563,S1-C0,Frontend_Bound.Frontend_Latency,29.10,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.91,% Slots,,,0.00,5.2,
21.889546563,S1-C0,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.2,
21.889546563,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,<==
21.889546563,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.57,% Core_Clocks,,,0.00,5.2,
21.889546563,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C1,Frontend_Bound,32.65,% Slots,,,0.00,5.45,
21.889546563,S1-C1,Bad_Speculation,17.46,% Slots,,,0.00,5.45,
21.889546563,S1-C1,Backend_Bound,14.60,% Slots,,,0.00,5.45,
21.889546563,S1-C1,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.2,
21.889546563,S1-C1,Bad_Speculation.Branch_Mispredicts,17.30,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.84,<==
21.889546563,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.53,% Core_Clocks,,,0.00,5.21,
21.889546563,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C2,Frontend_Bound,39.52,% Slots,,,0.00,5.45,
21.889546563,S1-C2,Bad_Speculation,16.17,% Slots,,,0.00,5.45,
21.889546563,S1-C2,Backend_Bound,14.76,% Slots,,,0.00,5.45,
21.889546563,S1-C2,Frontend_Bound.Frontend_Latency,25.40,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.2,
21.889546563,S1-C2,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.2,
21.889546563,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.84,<==
21.889546563,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.99,% Core_Clocks,,,0.00,5.21,
21.889546563,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.29,% Core_Clocks,,,0.00,5.2,
21.889546563,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C3,Frontend_Bound,36.17,% Slots,,,0.00,5.44,
21.889546563,S1-C3,Bad_Speculation,16.11,% Slots,,,0.00,5.44,
21.889546563,S1-C3,Backend_Bound,14.06,% Slots,,,0.00,5.44,
21.889546563,S1-C3,Frontend_Bound.Frontend_Latency,24.79,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S1-C3,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.889546563,S1-C3,Backend_Bound.Memory_Bound,10.60,% Slots,,,0.00,5.2,
21.889546563,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.2,
21.889546563,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.85,<==
21.889546563,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
21.889546563,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C4,Frontend_Bound,32.93,% Slots,,,0.00,5.44,
21.889546563,S1-C4,Bad_Speculation,16.11,% Slots,,,0.00,5.44,
21.889546563,S1-C4,Backend_Bound,20.73,% Slots,,,0.00,5.44,
21.889546563,S1-C4,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.2,
21.889546563,S1-C4,Bad_Speculation.Branch_Mispredicts,15.94,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S1-C4,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.2,
21.889546563,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.2,
21.889546563,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.84,<==
21.889546563,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.42,% Core_Clocks,,,0.00,5.2,
21.889546563,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
21.889546563,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
21.889546563,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C5,Frontend_Bound,34.54,% Slots,,,0.00,5.45,
21.889546563,S1-C5,Bad_Speculation,17.58,% Slots,,,0.00,5.45,
21.889546563,S1-C5,Backend_Bound,18.74,% Slots,,,0.00,5.45,
21.889546563,S1-C5,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.2,
21.889546563,S1-C5,Bad_Speculation.Branch_Mispredicts,17.44,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.2,
21.889546563,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.84,<==
21.889546563,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.30,% Core_Clocks,,,0.00,5.21,
21.889546563,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.99,% Core_Clocks,,,0.00,5.2,
21.889546563,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C6,Frontend_Bound,38.33,% Slots,,,0.00,5.45,
21.889546563,S1-C6,Bad_Speculation,14.77,% Slots,,,0.00,5.45,
21.889546563,S1-C6,Backend_Bound,15.13,% Slots,,,0.00,5.45,
21.889546563,S1-C6,Frontend_Bound.Frontend_Latency,29.50,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.90,% Slots,,,0.00,5.2,
21.889546563,S1-C6,Bad_Speculation.Branch_Mispredicts,14.59,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S1-C6,Backend_Bound.Memory_Bound,11.51,% Slots,,,0.00,5.2,
21.889546563,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.2,
21.889546563,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.84,<==
21.889546563,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.10,% Core_Clocks,,,0.00,5.21,
21.889546563,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
21.889546563,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
21.889546563,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C7,Frontend_Bound,32.69,% Slots,,,0.00,5.45,<==
21.889546563,S1-C7,Bad_Speculation,12.29,% Slots,,,0.00,5.45,
21.889546563,S1-C7,Backend_Bound,21.96,% Slots,,,0.00,5.45,
21.889546563,S1-C7,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.2,
21.889546563,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.32,% Slots,,,0.00,5.2,
21.889546563,S1-C7,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.2,
21.889546563,S1-C7,Backend_Bound.Memory_Bound,12.44,% Slots,,,0.00,5.2,
21.889546563,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.2,
21.889546563,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.85,
21.889546563,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.72,% Core_Clocks,,,0.00,5.2,
21.889546563,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
21.889546563,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
21.889546563,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
21.889546563,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
23.299692288,S0-C0,Frontend_Bound,29.97,% Slots,,,0.00,5.1,
23.299692288,S0-C0,Bad_Speculation,15.80,% Slots,,,0.00,5.1,
23.299692288,S0-C0,Backend_Bound,26.23,% Slots,,,0.00,5.1,
23.299692288,S0-C0,Retiring,29.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
23.299692288,S0-C0,Frontend_Bound.Frontend_Latency,18.59,% Slots,,rs_events.empty_end,0.00,5.1,
23.299692288,S0-C0,Bad_Speculation.Branch_Mispredicts,15.53,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S0-C0,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.1,
23.299692288,S0-C0,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.1,
23.299692288,S0-C0,Retiring.Microcode_Sequencer,2.40,% Slots,,idq.ms_uops,0.00,5.1,
23.299692288,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.39,
23.299692288,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
23.299692288,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.39,
23.299692288,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
23.299692288,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
23.299692288,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C1,Frontend_Bound,33.64,% Slots,,,0.00,5.1,
23.299692288,S0-C1,Backend_Bound,32.62,% Slots,,,0.00,5.1,
23.299692288,S0-C1,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.1,<==
23.299692288,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.1,
23.299692288,S0-C1,Backend_Bound.Memory_Bound,67.75,% Slots,,,0.00,5.1,
23.299692288,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.57,% Clocks,,,0.00,5.39,
23.299692288,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
23.299692288,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.44,% Core_Clocks,,,0.00,5.38,
23.299692288,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
23.299692288,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.1,
23.299692288,S0-C2,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S0-C2,Backend_Bound.Memory_Bound,19.38,% Slots,,,0.00,5.1,
23.299692288,S0-C2,Backend_Bound.Core_Bound,22.90,% Slots,,,0.00,5.1,
23.299692288,S0-C2,Bad_Speculation,11.27,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.1,
23.299692288,S0-C2,Backend_Bound,42.28,% Slots,,,0.00,5.1,<==
23.299692288,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.51,% Core_Clocks,,,0.00,5.38,
23.299692288,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.48,% Core_Clocks,,,0.00,5.1,
23.299692288,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
23.299692288,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.39,% Clocks,,,0.00,5.11,
23.299692288,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C3,Frontend_Bound,30.82,% Slots,,,0.00,5.1,
23.299692288,S0-C3,Bad_Speculation,11.68,% Slots,,,0.00,5.1,
23.299692288,S0-C3,Backend_Bound,38.13,% Slots,,,0.00,5.1,
23.299692288,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.19,% Slots,,,0.00,5.1,
23.299692288,S0-C3,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S0-C3,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.1,
23.299692288,S0-C3,Backend_Bound.Core_Bound,25.59,% Slots,,,0.00,5.1,<==
23.299692288,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.08,% Core_Clocks,,,0.00,5.38,
23.299692288,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
23.299692288,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
23.299692288,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C4,Frontend_Bound,31.86,% Slots,,,0.00,5.1,
23.299692288,S0-C4,Backend_Bound,25.84,% Slots,,,0.00,5.1,
23.299692288,S0-C4,Frontend_Bound.Frontend_Latency,20.39,% Slots,,rs_events.empty_end,0.00,5.1,<==
23.299692288,S0-C4,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.1,
23.299692288,S0-C4,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.1,
23.299692288,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.39,
23.299692288,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
23.299692288,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.22,% Clocks,,,0.00,5.11,
23.299692288,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C5,Frontend_Bound,43.47,% Slots,,,0.00,5.1,<==
23.299692288,S0-C5,Bad_Speculation,15.30,% Slots,,,0.00,5.1,
23.299692288,S0-C5,Frontend_Bound.Frontend_Latency,26.86,% Slots,,rs_events.empty_end,0.00,5.1,
23.299692288,S0-C5,Frontend_Bound.Frontend_Bandwidth,30.46,% Slots,,,0.00,5.1,
23.299692288,S0-C5,Bad_Speculation.Branch_Mispredicts,14.99,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.39,
23.299692288,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
23.299692288,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.98,% Core_Clocks,,,0.00,5.39,
23.299692288,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C6,Frontend_Bound,31.32,% Slots,,,0.00,5.1,
23.299692288,S0-C6,Bad_Speculation,12.59,% Slots,,,0.00,5.1,
23.299692288,S0-C6,Backend_Bound,29.48,% Slots,,,0.00,5.1,
23.299692288,S0-C6,Frontend_Bound.Frontend_Latency,29.64,% Slots,,rs_events.empty_end,0.00,5.1,
23.299692288,S0-C6,Frontend_Bound.Frontend_Bandwidth,23.12,% Slots,,,0.00,5.1,
23.299692288,S0-C6,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S0-C6,Backend_Bound.Memory_Bound,54.78,% Slots,,,0.00,5.1,
23.299692288,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.39,
23.299692288,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
23.299692288,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.52,% Core_Clocks,,,0.00,5.38,
23.299692288,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
23.299692288,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
23.299692288,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C7,Frontend_Bound,41.67,% Slots,,,0.00,5.1,
23.299692288,S0-C7,Bad_Speculation,13.54,% Slots,,,0.00,5.1,
23.299692288,S0-C7,Backend_Bound,14.29,% Slots,,,0.00,5.1,
23.299692288,S0-C7,Frontend_Bound.Frontend_Latency,35.51,% Slots,,rs_events.empty_end,0.00,5.1,
23.299692288,S0-C7,Bad_Speculation.Branch_Mispredicts,13.36,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S0-C7,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.1,
23.299692288,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.21,% Clocks,,,0.00,5.39,
23.299692288,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
23.299692288,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
23.299692288,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C0,Frontend_Bound,21.69,% Slots,,,0.00,5.11,
23.299692288,S1-C0,Backend_Bound,56.20,% Slots,,,0.00,5.11,<==
23.299692288,S1-C0,Retiring,12.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
23.299692288,S1-C0,Frontend_Bound.Frontend_Latency,36.29,% Slots,,rs_events.empty_end,0.00,5.11,
23.299692288,S1-C0,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.11,
23.299692288,S1-C0,Backend_Bound.Core_Bound,28.62,% Slots,,,0.00,5.11,
23.299692288,S1-C0,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.1,
23.299692288,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
23.299692288,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.39,% Clocks,,idq.ms_switches,0.00,5.39,
23.299692288,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
23.299692288,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C1,Frontend_Bound,28.41,% Slots,,,0.00,5.11,
23.299692288,S1-C1,Bad_Speculation,19.85,% Slots,,,0.00,5.11,
23.299692288,S1-C1,Backend_Bound,23.01,% Slots,,,0.00,5.11,
23.299692288,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.1,<==
23.299692288,S1-C1,Bad_Speculation.Branch_Mispredicts,19.58,% Slots,,br_misp_retired.all_branches,0.00,5.11,
23.299692288,S1-C1,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.11,
23.299692288,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.04,% Clocks,,,0.00,5.1,
23.299692288,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C2,Frontend_Bound,32.35,% Slots,,,0.00,5.1,
23.299692288,S1-C2,Bad_Speculation,14.91,% Slots,,,0.00,5.1,
23.299692288,S1-C2,Backend_Bound,20.95,% Slots,,,0.00,5.1,
23.299692288,S1-C2,Frontend_Bound.Frontend_Latency,40.03,% Slots,,rs_events.empty_end,0.00,5.1,
23.299692288,S1-C2,Frontend_Bound.Frontend_Bandwidth,27.69,% Slots,,,0.00,5.1,
23.299692288,S1-C2,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S1-C2,Backend_Bound.Memory_Bound,20.61,% Slots,,,0.00,5.1,
23.299692288,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.39,
23.299692288,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
23.299692288,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.36,% Core_Clocks,,,0.00,5.38,
23.299692288,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
23.299692288,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
23.299692288,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
23.299692288,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C3,Frontend_Bound,37.93,% Slots,,,0.00,5.1,
23.299692288,S1-C3,Bad_Speculation,13.69,% Slots,,,0.00,5.1,
23.299692288,S1-C3,Backend_Bound,17.61,% Slots,,,0.00,5.1,
23.299692288,S1-C3,Frontend_Bound.Frontend_Latency,30.84,% Slots,,rs_events.empty_end,0.00,5.1,
23.299692288,S1-C3,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.38,
23.299692288,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
23.299692288,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C4,Frontend_Bound,35.04,% Slots,,,0.00,5.11,<==
23.299692288,S1-C4,Bad_Speculation,14.04,% Slots,,,0.00,5.11,
23.299692288,S1-C4,Backend_Bound,20.00,% Slots,,,0.00,5.11,
23.299692288,S1-C4,Frontend_Bound.Frontend_Latency,23.58,% Slots,,rs_events.empty_end,0.00,5.11,
23.299692288,S1-C4,Frontend_Bound.Frontend_Bandwidth,23.02,% Slots,,,0.00,5.1,
23.299692288,S1-C4,Bad_Speculation.Branch_Mispredicts,13.88,% Slots,,br_misp_retired.all_branches,0.00,5.11,
23.299692288,S1-C4,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.11,
23.299692288,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.39,
23.299692288,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
23.299692288,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
23.299692288,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
23.299692288,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C5,Frontend_Bound,37.33,% Slots,,,0.00,5.1,
23.299692288,S1-C5,Backend_Bound,40.97,% Slots,,,0.00,5.1,
23.299692288,S1-C5,Backend_Bound.Core_Bound,47.82,% Slots,,,0.00,5.1,
23.299692288,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.39,
23.299692288,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
23.299692288,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.15,% Clocks,,,0.00,5.11,<==
23.299692288,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C6,Frontend_Bound,41.65,% Slots,,,0.00,5.1,<==
23.299692288,S1-C6,Bad_Speculation,11.88,% Slots,,,0.00,5.1,
23.299692288,S1-C6,Backend_Bound,21.87,% Slots,,,0.00,5.1,
23.299692288,S1-C6,Frontend_Bound.Frontend_Latency,26.94,% Slots,,rs_events.empty_end,0.00,5.1,
23.299692288,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.79,% Slots,,,0.00,5.1,
23.299692288,S1-C6,Bad_Speculation.Branch_Mispredicts,11.72,% Slots,,br_misp_retired.all_branches,0.00,5.1,
23.299692288,S1-C6,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.1,
23.299692288,S1-C6,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.1,
23.299692288,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.38,
23.299692288,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
23.299692288,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.60,% Core_Clocks,,,0.00,5.38,
23.299692288,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.58,% Core_Clocks,,,0.00,5.1,
23.299692288,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
23.299692288,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
23.299692288,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.82,% Clocks,,,0.00,5.1,
23.299692288,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C7,Frontend_Bound,25.40,% Slots,,,0.00,5.11,<==
23.299692288,S1-C7,Bad_Speculation,20.41,% Slots,,,0.00,5.11,
23.299692288,S1-C7,Backend_Bound,23.21,% Slots,,,0.00,5.11,
23.299692288,S1-C7,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.1,
23.299692288,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.36,% Slots,,,0.00,5.11,
23.299692288,S1-C7,Bad_Speculation.Branch_Mispredicts,20.07,% Slots,,br_misp_retired.all_branches,0.00,5.11,
23.299692288,S1-C7,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.1,
23.299692288,S1-C7,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.1,
23.299692288,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
23.299692288,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.39,% Core_Clocks,,,0.00,5.38,
23.299692288,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.78,% Core_Clocks,,,0.00,5.1,
23.299692288,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
23.299692288,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
23.299692288,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
23.299692288,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C0,Frontend_Bound,21.00,% Slots,,,0.00,5.1,
24.943403315,S0-C0,Bad_Speculation,15.41,% Slots,,,0.00,5.1,
24.943403315,S0-C0,Backend_Bound,28.43,% Slots,,,0.00,5.1,
24.943403315,S0-C0,Frontend_Bound.Frontend_Latency,15.23,% Slots,,rs_events.empty_end,0.00,5.1,
24.943403315,S0-C0,Bad_Speculation.Branch_Mispredicts,15.24,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S0-C0,Backend_Bound.Memory_Bound,16.87,% Slots,,,0.00,5.1,
24.943403315,S0-C0,Backend_Bound.Core_Bound,11.56,% Slots,,,0.00,5.1,
24.943403315,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
24.943403315,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
24.943403315,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.94,% Clocks,,,0.00,5.35,
24.943403315,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C1,Frontend_Bound,32.23,% Slots,,,0.00,5.1,
24.943403315,S0-C1,Bad_Speculation,10.73,% Slots,,,0.00,5.1,
24.943403315,S0-C1,Backend_Bound,22.42,% Slots,,,0.00,5.1,
24.943403315,S0-C1,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.1,<==
24.943403315,S0-C1,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S0-C1,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.1,
24.943403315,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.35,
24.943403315,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
24.943403315,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
24.943403315,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C2,Frontend_Bound,29.20,% Slots,,,0.00,5.1,
24.943403315,S0-C2,Bad_Speculation,14.98,% Slots,,,0.00,5.1,
24.943403315,S0-C2,Backend_Bound,20.91,% Slots,,,0.00,5.1,
24.943403315,S0-C2,Retiring,36.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
24.943403315,S0-C2,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.1,
24.943403315,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.1,
24.943403315,S0-C2,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S0-C2,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.1,
24.943403315,S0-C2,Retiring.Microcode_Sequencer,1.57,% Slots,,idq.ms_uops,0.00,5.35,<==
24.943403315,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
24.943403315,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.35,
24.943403315,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.15,% Core_Clocks,,,0.00,5.11,
24.943403315,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
24.943403315,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C3,Frontend_Bound,27.61,% Slots,,,0.00,5.1,
24.943403315,S0-C3,Bad_Speculation,13.64,% Slots,,,0.00,5.1,
24.943403315,S0-C3,Backend_Bound,23.88,% Slots,,,0.00,5.1,
24.943403315,S0-C3,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.1,
24.943403315,S0-C3,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S0-C3,Backend_Bound.Memory_Bound,16.51,% Slots,,,0.00,5.1,
24.943403315,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.35,
24.943403315,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
24.943403315,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
24.943403315,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C4,Frontend_Bound,28.82,% Slots,,,0.00,5.1,
24.943403315,S0-C4,Bad_Speculation,13.88,% Slots,,,0.00,5.1,
24.943403315,S0-C4,Backend_Bound,29.95,% Slots,,,0.00,5.1,
24.943403315,S0-C4,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.1,
24.943403315,S0-C4,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S0-C4,Backend_Bound.Memory_Bound,28.21,% Slots,,,0.00,5.1,
24.943403315,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.35,
24.943403315,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
24.943403315,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
24.943403315,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
24.943403315,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C5,Frontend_Bound,22.39,% Slots,,,0.00,5.1,
24.943403315,S0-C5,Bad_Speculation,12.41,% Slots,,,0.00,5.1,
24.943403315,S0-C5,Backend_Bound,34.94,% Slots,,,0.00,5.1,
24.943403315,S0-C5,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.1,
24.943403315,S0-C5,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S0-C5,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.1,<==
24.943403315,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
24.943403315,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
24.943403315,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C6,Frontend_Bound,26.06,% Slots,,,0.00,5.1,
24.943403315,S0-C6,Bad_Speculation,15.56,% Slots,,,0.00,5.1,
24.943403315,S0-C6,Backend_Bound,16.25,% Slots,,,0.00,5.1,
24.943403315,S0-C6,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.1,
24.943403315,S0-C6,Bad_Speculation.Branch_Mispredicts,15.29,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
24.943403315,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C7,Frontend_Bound,25.66,% Slots,,,0.00,5.1,
24.943403315,S0-C7,Bad_Speculation,13.21,% Slots,,,0.00,5.1,
24.943403315,S0-C7,Backend_Bound,28.07,% Slots,,,0.00,5.1,
24.943403315,S0-C7,Frontend_Bound.Frontend_Latency,20.69,% Slots,,rs_events.empty_end,0.00,5.1,
24.943403315,S0-C7,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S0-C7,Backend_Bound.Memory_Bound,17.57,% Slots,,,0.00,5.1,
24.943403315,S0-C7,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.1,
24.943403315,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.35,
24.943403315,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
24.943403315,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
24.943403315,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.69,% Clocks,,,0.00,5.35,
24.943403315,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C0,Frontend_Bound,23.62,% Slots,,,0.00,5.1,
24.943403315,S1-C0,Bad_Speculation,12.09,% Slots,,,0.00,5.1,
24.943403315,S1-C0,Backend_Bound,27.96,% Slots,,,0.00,5.1,
24.943403315,S1-C0,Retiring,32.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
24.943403315,S1-C0,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.1,
24.943403315,S1-C0,Bad_Speculation.Branch_Mispredicts,11.80,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S1-C0,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.1,
24.943403315,S1-C0,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.1,
24.943403315,S1-C0,Retiring.Microcode_Sequencer,1.65,% Slots,,idq.ms_uops,0.00,5.35,<==
24.943403315,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
24.943403315,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.35,
24.943403315,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
24.943403315,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.08,% Clocks,,,0.00,5.35,
24.943403315,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C1,Frontend_Bound,28.69,% Slots,,,0.00,5.35,
24.943403315,S1-C1,Bad_Speculation,12.24,% Slots,,,0.00,5.35,
24.943403315,S1-C1,Backend_Bound,22.67,% Slots,,,0.00,5.35,
24.943403315,S1-C1,Frontend_Bound.Frontend_Latency,19.76,% Slots,,rs_events.empty_end,0.00,5.11,
24.943403315,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.04,% Slots,,,0.00,5.35,
24.943403315,S1-C1,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.11,
24.943403315,S1-C1,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.11,
24.943403315,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
24.943403315,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.08,% Core_Clocks,,,0.00,5.35,
24.943403315,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C2,Frontend_Bound,27.27,% Slots,,,0.00,5.35,
24.943403315,S1-C2,Bad_Speculation,16.55,% Slots,,,0.00,5.35,
24.943403315,S1-C2,Backend_Bound,22.56,% Slots,,,0.00,5.35,
24.943403315,S1-C2,Retiring,33.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
24.943403315,S1-C2,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.11,
24.943403315,S1-C2,Bad_Speculation.Branch_Mispredicts,16.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S1-C2,Backend_Bound.Memory_Bound,13.71,% Slots,,,0.00,5.11,
24.943403315,S1-C2,Retiring.Microcode_Sequencer,2.12,% Slots,,idq.ms_uops,0.00,5.1,<==
24.943403315,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
24.943403315,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,0.00,5.35,
24.943403315,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C3,Frontend_Bound,25.17,% Slots,,,0.00,5.35,
24.943403315,S1-C3,Bad_Speculation,14.08,% Slots,,,0.00,5.35,
24.943403315,S1-C3,Backend_Bound,23.49,% Slots,,,0.00,5.35,
24.943403315,S1-C3,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.11,
24.943403315,S1-C3,Bad_Speculation.Branch_Mispredicts,13.95,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S1-C3,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.11,
24.943403315,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
24.943403315,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C4,Frontend_Bound,31.59,% Slots,,,0.00,5.35,
24.943403315,S1-C4,Bad_Speculation,12.10,% Slots,,,0.00,5.35,
24.943403315,S1-C4,Backend_Bound,22.39,% Slots,,,0.00,5.35,
24.943403315,S1-C4,Frontend_Bound.Frontend_Latency,24.39,% Slots,,rs_events.empty_end,0.00,5.11,
24.943403315,S1-C4,Bad_Speculation.Branch_Mispredicts,11.93,% Slots,,br_misp_retired.all_branches,0.00,5.11,
24.943403315,S1-C4,Backend_Bound.Memory_Bound,15.07,% Slots,,,0.00,5.11,
24.943403315,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
24.943403315,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
24.943403315,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
24.943403315,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C5,Frontend_Bound,29.28,% Slots,,,0.00,5.35,
24.943403315,S1-C5,Bad_Speculation,12.87,% Slots,,,0.00,5.35,
24.943403315,S1-C5,Backend_Bound,21.00,% Slots,,,0.00,5.35,
24.943403315,S1-C5,Retiring,37.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
24.943403315,S1-C5,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.11,
24.943403315,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.64,% Slots,,,0.00,5.11,
24.943403315,S1-C5,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S1-C5,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.11,
24.943403315,S1-C5,Retiring.Microcode_Sequencer,1.82,% Slots,,idq.ms_uops,0.00,5.35,<==
24.943403315,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.36,
24.943403315,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
24.943403315,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.36,
24.943403315,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.85,% Core_Clocks,,,0.00,5.11,
24.943403315,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C6,Frontend_Bound,27.77,% Slots,,,0.00,5.35,
24.943403315,S1-C6,Bad_Speculation,14.07,% Slots,,,0.00,5.35,
24.943403315,S1-C6,Backend_Bound,24.12,% Slots,,,0.00,5.35,
24.943403315,S1-C6,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.11,
24.943403315,S1-C6,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S1-C6,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.11,
24.943403315,S1-C6,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.11,
24.943403315,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.36,
24.943403315,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
24.943403315,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
24.943403315,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.93,% Clocks,,,0.00,5.36,
24.943403315,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C7,Frontend_Bound,25.59,% Slots,,,0.00,5.35,<==
24.943403315,S1-C7,Bad_Speculation,15.90,% Slots,,,0.00,5.35,
24.943403315,S1-C7,Backend_Bound,22.46,% Slots,,,0.00,5.35,
24.943403315,S1-C7,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.11,
24.943403315,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.37,% Slots,,,0.00,5.11,
24.943403315,S1-C7,Bad_Speculation.Branch_Mispredicts,15.75,% Slots,,br_misp_retired.all_branches,0.00,5.1,
24.943403315,S1-C7,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.11,
24.943403315,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
24.943403315,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.86,% Core_Clocks,,,0.00,5.35,
24.943403315,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
24.943403315,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
24.943403315,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
26.453982468,S0-C0,Frontend_Bound,22.69,% Slots,,,0.00,5.3,
26.453982468,S0-C0,Backend_Bound,21.92,% Slots,,,0.00,5.3,
26.453982468,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.59,% Slots,,,0.00,5.3,<==
26.453982468,S0-C0,Backend_Bound.Memory_Bound,15.42,% Slots,,,0.00,5.23,
26.453982468,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.56,% Core_Clocks,,,0.00,5.29,
26.453982468,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.82,% Core_Clocks,,,0.00,5.3,
26.453982468,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
26.453982468,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
26.453982468,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C1,Bad_Speculation,10.74,% Slots,,,0.00,5.3,
26.453982468,S0-C1,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.03,
26.453982468,S0-C1,Backend_Bound,47.94,% Slots,,,0.00,5.3,<==
26.453982468,S0-C1,Backend_Bound.Memory_Bound,26.29,% Slots,,,0.00,5.23,
26.453982468,S0-C1,Backend_Bound.Core_Bound,21.64,% Slots,,,0.00,5.23,
26.453982468,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,22.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
26.453982468,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C2,Frontend_Bound,28.38,% Slots,,,0.00,5.3,
26.453982468,S0-C2,Bad_Speculation,14.05,% Slots,,,0.00,5.3,
26.453982468,S0-C2,Backend_Bound,16.03,% Slots,,,0.00,5.3,
26.453982468,S0-C2,Retiring,34.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
26.453982468,S0-C2,Frontend_Bound.Frontend_Latency,17.33,% Slots,,rs_events.empty_end,0.00,5.3,
26.453982468,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.56,% Slots,,,0.00,5.3,
26.453982468,S0-C2,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.03,
26.453982468,S0-C2,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.03,<==
26.453982468,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
26.453982468,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.82,% Clocks,,idq.ms_switches,0.00,5.21,
26.453982468,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C3,Frontend_Bound,22.16,% Slots,,,0.00,5.3,
26.453982468,S0-C3,Backend_Bound,26.32,% Slots,,,0.00,5.3,
26.453982468,S0-C3,Backend_Bound.Memory_Bound,21.45,% Slots,,,0.00,5.24,
26.453982468,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,<==
26.453982468,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C4,Backend_Bound,30.78,% Slots,,,0.00,5.3,
26.453982468,S0-C4,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.23,
26.453982468,S0-C4,Backend_Bound.Core_Bound,12.20,% Slots,,,0.00,5.23,
26.453982468,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,<==
26.453982468,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
26.453982468,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C5,Backend_Bound,23.82,% Slots,,,0.00,5.3,
26.453982468,S0-C5,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.23,
26.453982468,S0-C5-T0,Backend_Bound.Core_Bound.Divider,20.83,% Clocks,This metric represents fraction of cycles where the Divider unit was active...,arith.fpu_div_active,0.00,5.3,
26.453982468,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.78,% Clocks,,,0.00,5.29,<==
26.453982468,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C6,Backend_Bound,40.87,% Slots,,,0.00,5.29,<==
26.453982468,S0-C6,Backend_Bound.Memory_Bound,21.54,% Slots,,,0.00,5.23,
26.453982468,S0-C6,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.23,
26.453982468,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
26.453982468,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,10.20,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.04,
26.453982468,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C7,Frontend_Bound,29.08,% Slots,,,0.00,5.3,
26.453982468,S0-C7,Bad_Speculation,17.60,% Slots,,,0.00,5.3,
26.453982468,S0-C7,Backend_Bound,15.44,% Slots,,,0.00,5.3,
26.453982468,S0-C7,Retiring,44.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
26.453982468,S0-C7,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.29,
26.453982468,S0-C7,Bad_Speculation.Branch_Mispredicts,17.36,% Slots,,br_misp_retired.all_branches,0.00,5.03,
26.453982468,S0-C7,Retiring.Microcode_Sequencer,2.68,% Slots,,idq.ms_uops,0.00,5.03,<==
26.453982468,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
26.453982468,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.61,% Clocks,,idq.ms_switches,0.00,5.22,
26.453982468,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C0,Frontend_Bound,23.58,% Slots,,,0.00,5.3,
26.453982468,S1-C0,Backend_Bound,31.38,% Slots,,,0.00,5.3,
26.453982468,S1-C0,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.3,
26.453982468,S1-C0,Backend_Bound.Memory_Bound,21.41,% Slots,,,0.00,5.23,
26.453982468,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,19.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
26.453982468,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C1,Frontend_Bound,27.47,% Slots,,,0.00,5.3,
26.453982468,S1-C1,Backend_Bound,19.64,% Slots,,,0.00,5.3,
26.453982468,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.3,
26.453982468,S1-C1,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.23,
26.453982468,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.92,% Core_Clocks,,,0.00,5.3,<==
26.453982468,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.01,% Core_Clocks,,,0.00,5.3,
26.453982468,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
26.453982468,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C2,Backend_Bound,27.75,% Slots,,,0.00,5.3,
26.453982468,S1-C2,Backend_Bound.Memory_Bound,16.53,% Slots,,,0.00,5.23,
26.453982468,S1-C2,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.23,
26.453982468,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
26.453982468,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.18,% Clocks,,,0.00,5.29,
26.453982468,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
26.453982468,S1-C3,Backend_Bound,38.32,% Slots,,,0.00,5.3,
26.453982468,S1-C3,Backend_Bound.Memory_Bound,23.35,% Slots,,,0.00,5.23,
26.453982468,S1-C3,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.23,
26.453982468,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,20.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
26.453982468,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.86,% Clocks,,,0.00,5.29,
26.453982468,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C4,Frontend_Bound,21.40,% Slots,,,0.00,5.3,
26.453982468,S1-C4,Backend_Bound,27.92,% Slots,,,0.00,5.3,<==
26.453982468,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.3,
26.453982468,S1-C4,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.23,
26.453982468,S1-C4,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.23,
26.453982468,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.10,% Core_Clocks,,,0.00,5.3,
26.453982468,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
26.453982468,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.40,% Clocks,,,0.00,5.29,
26.453982468,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C5,Backend_Bound,26.25,% Slots,,,0.00,5.3,<==
26.453982468,S1-C5,Backend_Bound.Memory_Bound,13.98,% Slots,,,0.00,5.22,
26.453982468,S1-C5,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.22,
26.453982468,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
26.453982468,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.99,% Clocks,,,0.00,5.3,
26.453982468,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C6,Backend_Bound,28.29,% Slots,,,0.00,5.3,
26.453982468,S1-C6,Backend_Bound.Memory_Bound,17.25,% Slots,,,0.00,5.23,
26.453982468,S1-C6,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.23,
26.453982468,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
26.453982468,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.98,% Clocks,,,0.00,5.3,
26.453982468,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C7,Backend_Bound,27.78,% Slots,,,0.00,5.3,<==
26.453982468,S1-C7,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.22,
26.453982468,S1-C7,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.22,
26.453982468,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
26.453982468,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.36,% Clocks,,,0.00,5.3,
26.453982468,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
26.453982468,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
26.453982468,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
31.02119289,S0-C0,Backend_Bound,30.09,% Slots,,,0.00,5.26,<==
31.02119289,S0-C0,Backend_Bound.Memory_Bound,13.03,% Slots,,,0.00,5.25,
31.02119289,S0-C0,Backend_Bound.Core_Bound,17.06,% Slots,,,0.00,5.25,
31.02119289,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
31.02119289,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.81,% Clocks,,,0.00,5.25,
31.02119289,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C1,Backend_Bound,37.50,% Slots,,,0.00,5.25,<==
31.02119289,S0-C1,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.25,
31.02119289,S0-C1,Backend_Bound.Core_Bound,19.94,% Slots,,,0.00,5.25,
31.02119289,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.02119289,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
31.02119289,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C2,Frontend_Bound,22.99,% Slots,,,0.00,5.25,
31.02119289,S0-C2,Backend_Bound,19.25,% Slots,,,0.00,5.25,
31.02119289,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.25,<==
31.02119289,S0-C2,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.25,
31.02119289,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.46,% Core_Clocks,,,0.00,5.26,
31.02119289,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.39,% Core_Clocks,,,0.00,5.25,
31.02119289,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.37,% Clocks,,,0.00,5.26,
31.02119289,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C3,Frontend_Bound,26.38,% Slots,,,0.00,5.25,
31.02119289,S0-C3,Bad_Speculation,10.60,% Slots,,,0.00,5.25,
31.02119289,S0-C3,Backend_Bound,36.49,% Slots,,,0.00,5.25,
31.02119289,S0-C3,Retiring,35.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
31.02119289,S0-C3,Frontend_Bound.Frontend_Latency,19.77,% Slots,,rs_events.empty_end,0.00,5.25,
31.02119289,S0-C3,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.25,
31.02119289,S0-C3,Backend_Bound.Memory_Bound,21.47,% Slots,,,0.00,5.25,<==
31.02119289,S0-C3,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.25,
31.02119289,S0-C3,Retiring.Microcode_Sequencer,3.98,% Slots,,idq.ms_uops,0.00,5.25,
31.02119289,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
31.02119289,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.15,% Clocks,,idq.ms_switches,0.00,5.26,
31.02119289,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
31.02119289,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
31.02119289,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.77,% Clocks,,,0.00,5.26,
31.02119289,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C4,Backend_Bound,42.42,% Slots,,,0.00,5.26,<==
31.02119289,S0-C4,Backend_Bound.Memory_Bound,23.14,% Slots,,,0.00,5.26,
31.02119289,S0-C4,Backend_Bound.Core_Bound,19.27,% Slots,,,0.00,5.26,
31.02119289,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
31.02119289,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
31.02119289,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.49,% Clocks,,,0.00,5.25,
31.02119289,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C5,Backend_Bound,35.94,% Slots,,,0.00,5.26,<==
31.02119289,S0-C5,Backend_Bound.Memory_Bound,17.09,% Slots,,,0.00,5.26,
31.02119289,S0-C5,Backend_Bound.Core_Bound,18.85,% Slots,,,0.00,5.26,
31.02119289,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.02119289,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.82,% Clocks,,,0.00,5.25,
31.02119289,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C6,Backend_Bound,34.09,% Slots,,,0.00,5.26,<==
31.02119289,S0-C6,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.25,
31.02119289,S0-C6,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.25,
31.02119289,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.02119289,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
31.02119289,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.72,% Clocks,,,0.00,5.26,
31.02119289,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C7,Backend_Bound,44.34,% Slots,,,0.00,5.25,
31.02119289,S0-C7,Backend_Bound.Memory_Bound,25.03,% Slots,,,0.00,5.25,
31.02119289,S0-C7,Backend_Bound.Core_Bound,19.31,% Slots,,,0.00,5.25,
31.02119289,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.02119289,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
31.02119289,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C0,Backend_Bound,32.70,% Slots,,,0.00,5.25,
31.02119289,S1-C0,Backend_Bound.Memory_Bound,24.56,% Slots,,,0.00,5.25,
31.02119289,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
31.02119289,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C1,Backend_Bound,59.46,% Slots,,,0.00,5.26,<==
31.02119289,S1-C1,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
31.02119289,S1-C1,Backend_Bound.Memory_Bound,28.53,% Slots,,,0.00,5.26,
31.02119289,S1-C1,Backend_Bound.Core_Bound,30.93,% Slots,,,0.00,5.26,
31.02119289,S1-C1,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.26,
31.02119289,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.85,% Clocks,,idq.ms_switches,0.00,5.26,
31.02119289,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.02119289,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.61,% Clocks,,,0.00,5.26,
31.02119289,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C2,Backend_Bound,26.08,% Slots,,,0.00,5.26,
31.02119289,S1-C2,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.25,
31.02119289,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.33,% Clocks,,,0.00,5.26,<==
31.02119289,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C3,Frontend_Bound,24.42,% Slots,,,0.00,5.26,
31.02119289,S1-C3,Backend_Bound,28.58,% Slots,,,0.00,5.26,
31.02119289,S1-C3,Retiring,50.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
31.02119289,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.43,% Slots,,,0.00,5.26,
31.02119289,S1-C3,Backend_Bound.Memory_Bound,19.04,% Slots,,,0.00,5.26,
31.02119289,S1-C3,Retiring.Microcode_Sequencer,6.63,% Slots,,idq.ms_uops,0.00,5.26,<==
31.02119289,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.26,
31.02119289,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.31,% Core_Clocks,,,0.00,5.26,
31.02119289,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.55,% Core_Clocks,,,0.00,5.26,
31.02119289,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.02119289,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C4,Backend_Bound,36.32,% Slots,,,0.00,5.26,
31.02119289,S1-C4,Backend_Bound.Memory_Bound,20.69,% Slots,,,0.00,5.25,
31.02119289,S1-C4,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.25,
31.02119289,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.02119289,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
31.02119289,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C5,Backend_Bound,38.91,% Slots,,,0.00,5.26,<==
31.02119289,S1-C5,Backend_Bound.Memory_Bound,19.96,% Slots,,,0.00,5.26,
31.02119289,S1-C5,Backend_Bound.Core_Bound,18.95,% Slots,,,0.00,5.26,
31.02119289,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.02119289,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
31.02119289,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.06,% Clocks,,,0.00,5.25,
31.02119289,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C6,Backend_Bound,31.74,% Slots,,,0.00,5.26,
31.02119289,S1-C6,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.26,
31.02119289,S1-C6,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.26,
31.02119289,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.22,% Clocks,,,0.00,5.26,<==
31.02119289,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C7,Backend_Bound,35.67,% Slots,,,0.00,5.26,
31.02119289,S1-C7,Backend_Bound.Memory_Bound,24.90,% Slots,,,0.00,5.26,
31.02119289,S1-C7,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.26,
31.02119289,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
31.02119289,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.46,% Clocks,,,0.00,5.25,
31.02119289,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
31.02119289,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
32.550066444,S0-C0,Backend_Bound,28.56,% Slots,,,0.00,5.24,
32.550066444,S0-C0,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.24,
32.550066444,S0-C0,Backend_Bound.Core_Bound,16.94,% Slots,,,0.00,5.24,
32.550066444,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
32.550066444,S0-C0-T0,Backend_Bound.Core_Bound.Divider,20.15,% Clocks,,arith.fpu_div_active,0.00,5.24,
32.550066444,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.34,% Clocks,,,0.00,5.24,<==
32.550066444,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
32.550066444,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.24,
32.550066444,S0-C1,Bad_Speculation.Branch_Mispredicts,20.84,% Slots,,br_misp_retired.all_branches,0.00,5.24,
32.550066444,S0-C1,Backend_Bound.Memory_Bound,14.59,% Slots,,,0.00,5.24,
32.550066444,S0-C1,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.24,
32.550066444,S0-C1,Bad_Speculation,21.21,% Slots,,,0.00,5.24,
32.550066444,S0-C1,Backend_Bound,33.19,% Slots,,,0.00,5.24,<==
32.550066444,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.66,% Core_Clocks,,,0.00,5.23,
32.550066444,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
32.550066444,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
32.550066444,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
32.550066444,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.07,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.5,
32.550066444,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.92,% Clocks,,,0.00,5.23,
32.550066444,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C2,Backend_Bound,33.69,% Slots,,,0.00,5.24,<==
32.550066444,S0-C2,Backend_Bound.Memory_Bound,18.59,% Slots,,,0.00,5.24,
32.550066444,S0-C2,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.24,
32.550066444,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
32.550066444,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
32.550066444,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.38,% Clocks,,,0.00,5.23,
32.550066444,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C3,Frontend_Bound,34.82,% Slots,,,0.00,5.24,<==
32.550066444,S0-C3,Backend_Bound,14.16,% Slots,,,0.00,5.24,
32.550066444,S0-C3,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.24,
32.550066444,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.34,% Slots,,,0.00,5.24,
32.550066444,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.24,
32.550066444,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
32.550066444,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.29,% Core_Clocks,,,0.00,5.23,
32.550066444,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C4,Frontend_Bound,26.75,% Slots,,,0.00,5.24,<==
32.550066444,S0-C4,Bad_Speculation,16.52,% Slots,,,0.00,5.24,
32.550066444,S0-C4,Backend_Bound,25.81,% Slots,,,0.00,5.24,
32.550066444,S0-C4,Bad_Speculation.Branch_Mispredicts,16.31,% Slots,,br_misp_retired.all_branches,0.00,5.24,
32.550066444,S0-C4,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.24,
32.550066444,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.77,% Clocks,,,0.00,5.23,
32.550066444,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C5,Bad_Speculation,13.93,% Slots,,,0.00,5.24,
32.550066444,S0-C5,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.24,
32.550066444,S0-C5,Backend_Bound,51.89,% Slots,,,0.00,5.24,
32.550066444,S0-C5,Backend_Bound.Memory_Bound,17.71,% Slots,,,0.00,5.23,
32.550066444,S0-C5,Backend_Bound.Core_Bound,34.18,% Slots,,,0.00,5.23,
32.550066444,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.56,% Clocks,,,0.00,5.24,<==
32.550066444,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C6,Backend_Bound,33.41,% Slots,,,0.00,5.24,<==
32.550066444,S0-C6,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.23,
32.550066444,S0-C6,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.23,
32.550066444,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
32.550066444,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
32.550066444,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.13,% Clocks,,,0.00,5.23,
32.550066444,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C7,Bad_Speculation,15.33,% Slots,,,0.00,5.24,
32.550066444,S0-C7,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.24,
32.550066444,S0-C7,Backend_Bound,45.17,% Slots,,,0.00,5.24,<==
32.550066444,S0-C7,Backend_Bound.Memory_Bound,23.70,% Slots,,,0.00,5.23,
32.550066444,S0-C7,Backend_Bound.Core_Bound,21.47,% Slots,,,0.00,5.23,
32.550066444,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.35,% Clocks,,,0.00,5.24,
32.550066444,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C0,Backend_Bound,39.95,% Slots,,,0.00,5.23,
32.550066444,S1-C0,Backend_Bound.Memory_Bound,27.07,% Slots,,,0.00,5.23,
32.550066444,S1-C0,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.23,
32.550066444,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,<==
32.550066444,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.92,% Clocks,,,0.00,5.24,
32.550066444,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C1,Frontend_Bound,24.01,% Slots,,,0.00,5.24,
32.550066444,S1-C1,Bad_Speculation,19.92,% Slots,,,0.00,5.24,
32.550066444,S1-C1,Backend_Bound,24.50,% Slots,,,0.00,5.24,<==
32.550066444,S1-C1,Frontend_Bound.Frontend_Latency,23.42,% Slots,,rs_events.empty_end,0.00,5.23,
32.550066444,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.52,% Slots,,,0.00,5.24,
32.550066444,S1-C1,Bad_Speculation.Branch_Mispredicts,19.72,% Slots,,br_misp_retired.all_branches,0.00,5.24,
32.550066444,S1-C1,Backend_Bound.Memory_Bound,13.67,% Slots,,,0.00,5.23,
32.550066444,S1-C1,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.23,
32.550066444,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
32.550066444,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.77,% Core_Clocks,,,0.00,5.23,
32.550066444,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.47,% Core_Clocks,,,0.00,5.23,
32.550066444,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C2,Bad_Speculation,18.18,% Slots,,,0.00,5.23,
32.550066444,S1-C2,Bad_Speculation.Branch_Mispredicts,17.98,% Slots,,br_misp_retired.all_branches,0.00,5.23,
32.550066444,S1-C2,Backend_Bound,19.68,% Slots,,,0.00,5.23,
32.550066444,S1-C2,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.23,<==
32.550066444,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
32.550066444,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
32.550066444,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C3,Frontend_Bound,22.12,% Slots,,,0.00,5.23,
32.550066444,S1-C3,Bad_Speculation,22.93,% Slots,,,0.00,5.23,
32.550066444,S1-C3,Backend_Bound,24.59,% Slots,,,0.00,5.23,<==
32.550066444,S1-C3,Frontend_Bound.Frontend_Latency,38.86,% Slots,,rs_events.empty_end,0.00,5.23,
32.550066444,S1-C3,Bad_Speculation.Branch_Mispredicts,22.63,% Slots,,br_misp_retired.all_branches,0.00,5.23,
32.550066444,S1-C3,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.23,
32.550066444,S1-C3,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.23,
32.550066444,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
32.550066444,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C4,Backend_Bound,27.02,% Slots,,,0.00,5.24,
32.550066444,S1-C4,Backend_Bound.Memory_Bound,19.22,% Slots,,,0.00,5.23,
32.550066444,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
32.550066444,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C5,Frontend_Bound,22.88,% Slots,,,0.00,5.23,
32.550066444,S1-C5,Bad_Speculation,21.71,% Slots,,,0.00,5.23,
32.550066444,S1-C5,Backend_Bound,23.84,% Slots,,,0.00,5.23,
32.550066444,S1-C5,Bad_Speculation.Branch_Mispredicts,20.15,% Slots,,br_misp_retired.all_branches,0.00,5.23,
32.550066444,S1-C5,Backend_Bound.Core_Bound,16.70,% Slots,,,0.00,5.23,<==
32.550066444,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C6,Backend_Bound,21.98,% Slots,,,0.00,5.24,
32.550066444,S1-C6,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.24,
32.550066444,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.71,% Clocks,,,0.00,5.23,<==
32.550066444,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C7,Backend_Bound,46.39,% Slots,,,0.00,5.24,
32.550066444,S1-C7,Backend_Bound.Memory_Bound,29.94,% Slots,,,0.00,5.23,
32.550066444,S1-C7,Backend_Bound.Core_Bound,16.45,% Slots,,,0.00,5.23,
32.550066444,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,<==
32.550066444,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.39,% Clocks,,,0.00,5.23,
32.550066444,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
32.550066444,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
34.060932499,S0-C0,Backend_Bound,74.70,% Slots,,,0.00,5.29,
34.060932499,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
34.060932499,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,23.41,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.03,<==
34.060932499,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C1,Frontend_Bound,28.58,% Slots,,,0.00,5.29,
34.060932499,S0-C1,Backend_Bound,50.41,% Slots,,,0.00,5.29,
34.060932499,S0-C1,Retiring,63.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.060932499,S0-C1,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S0-C1,Backend_Bound.Memory_Bound,43.04,% Slots,,,0.00,5.03,
34.060932499,S0-C1,Retiring.Microcode_Sequencer,11.23,% Slots,,idq.ms_uops,0.00,5.19,<==
34.060932499,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.3,
34.060932499,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.51,% Clocks,,idq.ms_switches,0.00,5.3,
34.060932499,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
34.060932499,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C2,Frontend_Bound,25.14,% Slots,,,0.00,5.29,
34.060932499,S0-C2,Backend_Bound,53.77,% Slots,,,0.00,5.29,
34.060932499,S0-C2,Retiring,27.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.060932499,S0-C2,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S0-C2,Backend_Bound.Memory_Bound,49.34,% Slots,,,0.00,5.03,<==
34.060932499,S0-C2,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.19,
34.060932499,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.3,
34.060932499,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.3,
34.060932499,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
34.060932499,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C3,Frontend_Bound,34.80,% Slots,,,0.00,5.29,<==
34.060932499,S0-C3,Backend_Bound,14.22,% Slots,,,0.00,5.29,
34.060932499,S0-C3,Frontend_Bound.Frontend_Latency,18.94,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.59,% Slots,,,0.00,5.29,
34.060932499,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.29,
34.060932499,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
34.060932499,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.22,% Core_Clocks,,,0.00,5.3,
34.060932499,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C4,Frontend_Bound,40.54,% Slots,,,0.00,5.29,
34.060932499,S0-C4,Backend_Bound,36.66,% Slots,,,0.00,5.29,
34.060932499,S0-C4,Retiring,16.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.060932499,S0-C4,Frontend_Bound.Frontend_Latency,30.65,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S0-C4,Backend_Bound.Memory_Bound,28.03,% Slots,,,0.00,5.03,
34.060932499,S0-C4,Retiring.Microcode_Sequencer,11.87,% Slots,,idq.ms_uops,0.00,5.19,
34.060932499,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,0.00,5.29,
34.060932499,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
34.060932499,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
34.060932499,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C5,Frontend_Bound,32.76,% Slots,,,0.00,5.29,
34.060932499,S0-C5,Backend_Bound,45.44,% Slots,,,0.00,5.29,
34.060932499,S0-C5,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.060932499,S0-C5,Frontend_Bound.Frontend_Latency,27.19,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.38,% Slots,,,0.00,5.29,
34.060932499,S0-C5,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.03,
34.060932499,S0-C5,Backend_Bound.Core_Bound,16.67,% Slots,,,0.00,5.03,
34.060932499,S0-C5,Retiring.Microcode_Sequencer,13.98,% Slots,,idq.ms_uops,0.00,5.19,
34.060932499,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.00,% Clocks,,,0.00,5.29,
34.060932499,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.14,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.78,% Core_Clocks,,,0.00,5.3,
34.060932499,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,<==
34.060932499,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.01,% Clocks,,,0.00,5.29,
34.060932499,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C6,Backend_Bound,62.84,% Slots,,,0.00,5.29,
34.060932499,S0-C6,Retiring,18.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
34.060932499,S0-C6,Backend_Bound.Memory_Bound,36.62,% Slots,,,0.00,5.02,<==
34.060932499,S0-C6,Backend_Bound.Core_Bound,26.22,% Slots,,,0.00,5.02,
34.060932499,S0-C6,Retiring.Microcode_Sequencer,14.27,% Slots,,idq.ms_uops,0.00,5.2,
34.060932499,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
34.060932499,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.60,% Clocks,,,0.00,5.29,
34.060932499,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
34.060932499,S0-C7,Frontend_Bound,27.94,% Slots,,,0.00,5.29,
34.060932499,S0-C7,Backend_Bound,52.71,% Slots,,,0.00,5.29,
34.060932499,S0-C7,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
34.060932499,S0-C7,Frontend_Bound.Frontend_Latency,27.63,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S0-C7,Backend_Bound.Memory_Bound,39.47,% Slots,,,0.00,5.03,
34.060932499,S0-C7,Backend_Bound.Core_Bound,13.24,% Slots,,,0.00,5.03,
34.060932499,S0-C7,Retiring.Microcode_Sequencer,15.16,% Slots,,idq.ms_uops,0.00,5.2,
34.060932499,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.63,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,<==
34.060932499,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.78,% Clocks,,,0.00,5.29,
34.060932499,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C0,Frontend_Bound,46.72,% Slots,,,0.00,5.29,
34.060932499,S1-C0,Backend_Bound,18.47,% Slots,,,0.00,5.29,
34.060932499,S1-C0,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.060932499,S1-C0,Frontend_Bound.Frontend_Latency,29.21,% Slots,,rs_events.empty_end,0.00,5.28,<==
34.060932499,S1-C0,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.03,
34.060932499,S1-C0,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.29,
34.060932499,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.29,
34.060932499,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
34.060932499,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C1,Frontend_Bound,34.96,% Slots,,,0.00,5.29,
34.060932499,S1-C1,Backend_Bound,40.58,% Slots,,,0.00,5.29,
34.060932499,S1-C1,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.060932499,S1-C1,Frontend_Bound.Frontend_Latency,47.95,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S1-C1,Backend_Bound.Memory_Bound,34.22,% Slots,,,0.00,5.03,<==
34.060932499,S1-C1,Retiring.Microcode_Sequencer,12.61,% Slots,,idq.ms_uops,0.00,5.28,
34.060932499,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.29,
34.060932499,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
34.060932499,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C2,Frontend_Bound,33.64,% Slots,,,0.00,5.3,
34.060932499,S1-C2,Backend_Bound,42.17,% Slots,,,0.00,5.3,
34.060932499,S1-C2,Retiring,20.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.060932499,S1-C2,Frontend_Bound.Frontend_Latency,77.58,% Slots,,rs_events.empty_end,0.00,5.3,
34.060932499,S1-C2,Backend_Bound.Memory_Bound,43.16,% Slots,,,0.00,5.03,
34.060932499,S1-C2,Retiring.Microcode_Sequencer,14.46,% Slots,,idq.ms_uops,0.00,5.29,
34.060932499,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.29,
34.060932499,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
34.060932499,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C3,Frontend_Bound,35.67,% Slots,,,0.00,5.3,
34.060932499,S1-C3,Backend_Bound,39.78,% Slots,,,0.00,5.3,
34.060932499,S1-C3,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.060932499,S1-C3,Frontend_Bound.Frontend_Latency,39.55,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S1-C3,Backend_Bound.Memory_Bound,27.77,% Slots,,,0.00,5.03,<==
34.060932499,S1-C3,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.03,
34.060932499,S1-C3,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.29,
34.060932499,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.29,
34.060932499,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
34.060932499,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.53,% Clocks,,,0.00,5.29,
34.060932499,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C4,Frontend_Bound,28.15,% Slots,,,0.00,5.3,
34.060932499,S1-C4,Backend_Bound,40.31,% Slots,,,0.00,5.3,
34.060932499,S1-C4,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.060932499,S1-C4,Frontend_Bound.Frontend_Bandwidth,48.76,% Slots,,,0.00,5.3,
34.060932499,S1-C4,Backend_Bound.Memory_Bound,28.64,% Slots,,,0.00,5.03,
34.060932499,S1-C4,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.03,
34.060932499,S1-C4,Retiring.Microcode_Sequencer,15.53,% Slots,,idq.ms_uops,0.00,5.29,
34.060932499,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.86,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.84,% Core_Clocks,,,0.00,5.3,
34.060932499,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
34.060932499,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.80,% Clocks,,,0.00,5.29,
34.060932499,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C5,Frontend_Bound,39.02,% Slots,,,0.00,5.3,
34.060932499,S1-C5,Backend_Bound,37.70,% Slots,,,0.00,5.3,
34.060932499,S1-C5,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
34.060932499,S1-C5,Frontend_Bound.Frontend_Latency,46.28,% Slots,,rs_events.empty_end,0.00,5.29,<==
34.060932499,S1-C5,Backend_Bound.Memory_Bound,30.30,% Slots,,,0.00,5.03,
34.060932499,S1-C5,Retiring.Microcode_Sequencer,11.76,% Slots,,idq.ms_uops,0.00,5.18,
34.060932499,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,0.00,5.29,
34.060932499,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
34.060932499,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C6,Frontend_Bound,34.07,% Slots,,,0.00,5.29,
34.060932499,S1-C6,Backend_Bound,41.99,% Slots,,,0.00,5.29,
34.060932499,S1-C6,Retiring,15.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
34.060932499,S1-C6,Frontend_Bound.Frontend_Latency,33.84,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S1-C6,Backend_Bound.Memory_Bound,26.76,% Slots,,,0.00,5.03,<==
34.060932499,S1-C6,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.03,
34.060932499,S1-C6,Retiring.Microcode_Sequencer,9.31,% Slots,,idq.ms_uops,0.00,5.18,
34.060932499,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.29,
34.060932499,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
34.060932499,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.40,% Clocks,,,0.00,5.3,
34.060932499,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C7,Frontend_Bound,35.28,% Slots,,,0.00,5.29,
34.060932499,S1-C7,Backend_Bound,42.69,% Slots,,,0.00,5.29,
34.060932499,S1-C7,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.060932499,S1-C7,Frontend_Bound.Frontend_Latency,35.95,% Slots,,rs_events.empty_end,0.00,5.29,
34.060932499,S1-C7,Backend_Bound.Memory_Bound,32.30,% Slots,,,0.00,5.03,<==
34.060932499,S1-C7,Backend_Bound.Core_Bound,10.40,% Slots,,,0.00,5.03,
34.060932499,S1-C7,Retiring.Microcode_Sequencer,12.76,% Slots,,idq.ms_uops,0.00,5.19,
34.060932499,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.29,
34.060932499,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
34.060932499,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.29,
34.060932499,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
34.060932499,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
34.060932499,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
34.060932499,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
34.060932499,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
35.569509796,S0-C0,Backend_Bound,68.85,% Slots,,,0.00,5.3,
35.569509796,S0-C0,Retiring,19.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
35.569509796,S0-C0,Backend_Bound.Memory_Bound,18.26,% Slots,,,0.00,5.3,
35.569509796,S0-C0,Backend_Bound.Core_Bound,50.60,% Slots,,,0.00,5.3,
35.569509796,S0-C0,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.06,
35.569509796,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.13,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.569509796,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.86,% Clocks,,,0.00,5.3,<==
35.569509796,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C1,Frontend_Bound,32.34,% Slots,,,0.00,5.29,
35.569509796,S0-C1,Backend_Bound,42.50,% Slots,,,0.00,5.29,<==
35.569509796,S0-C1,Retiring,16.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
35.569509796,S0-C1,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.29,
35.569509796,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.29,
35.569509796,S0-C1,Backend_Bound.Memory_Bound,19.04,% Slots,,,0.00,5.29,
35.569509796,S0-C1,Backend_Bound.Core_Bound,23.46,% Slots,,,0.00,5.29,
35.569509796,S0-C1,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.06,
35.569509796,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.04,
35.569509796,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
35.569509796,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.38,% Core_Clocks,,,0.00,5.31,
35.569509796,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
35.569509796,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.569509796,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.84,% Clocks,,,0.00,5.31,
35.569509796,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
35.569509796,S0-C2,Frontend_Bound,35.41,% Slots,,,0.00,5.3,
35.569509796,S0-C2,Backend_Bound,38.71,% Slots,,,0.00,5.3,
35.569509796,S0-C2,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
35.569509796,S0-C2,Frontend_Bound.Frontend_Latency,30.91,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S0-C2,Backend_Bound.Memory_Bound,22.56,% Slots,,,0.00,5.3,<==
35.569509796,S0-C2,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.3,
35.569509796,S0-C2,Retiring.Microcode_Sequencer,14.69,% Slots,,idq.ms_uops,0.00,5.06,
35.569509796,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.04,
35.569509796,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
35.569509796,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.57,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.569509796,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.50,% Clocks,,,0.00,5.3,
35.569509796,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C3,Frontend_Bound,34.78,% Slots,,,0.00,5.3,<==
35.569509796,S0-C3,Backend_Bound,14.12,% Slots,,,0.00,5.3,
35.569509796,S0-C3,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.77,% Slots,,,0.00,5.3,
35.569509796,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.04,
35.569509796,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
35.569509796,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.84,% Core_Clocks,,,0.00,5.31,
35.569509796,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C4,Frontend_Bound,32.14,% Slots,,,0.00,5.3,
35.569509796,S0-C4,Backend_Bound,45.41,% Slots,,,0.00,5.3,
35.569509796,S0-C4,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
35.569509796,S0-C4,Frontend_Bound.Frontend_Latency,35.20,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S0-C4,Backend_Bound.Memory_Bound,28.12,% Slots,,,0.00,5.3,<==
35.569509796,S0-C4,Backend_Bound.Core_Bound,17.28,% Slots,,,0.00,5.3,
35.569509796,S0-C4,Retiring.Microcode_Sequencer,12.27,% Slots,,idq.ms_uops,0.00,5.06,
35.569509796,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.04,
35.569509796,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
35.569509796,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.569509796,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C5,Frontend_Bound,32.67,% Slots,,,0.00,5.3,
35.569509796,S0-C5,Backend_Bound,43.37,% Slots,,,0.00,5.3,
35.569509796,S0-C5,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
35.569509796,S0-C5,Frontend_Bound.Frontend_Latency,28.73,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S0-C5,Backend_Bound.Memory_Bound,27.03,% Slots,,,0.00,5.3,
35.569509796,S0-C5,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.3,
35.569509796,S0-C5,Retiring.Microcode_Sequencer,10.06,% Slots,,idq.ms_uops,0.00,5.05,
35.569509796,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.04,
35.569509796,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
35.569509796,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.91,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
35.569509796,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.569509796,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.35,% Clocks,,,0.00,5.3,
35.569509796,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C6,Frontend_Bound,41.25,% Slots,,,0.00,5.3,
35.569509796,S0-C6,Backend_Bound,32.24,% Slots,,,0.00,5.3,
35.569509796,S0-C6,Retiring,17.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
35.569509796,S0-C6,Frontend_Bound.Frontend_Latency,28.02,% Slots,,rs_events.empty_end,0.00,5.3,<==
35.569509796,S0-C6,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.3,
35.569509796,S0-C6,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.3,
35.569509796,S0-C6,Retiring.Microcode_Sequencer,13.59,% Slots,,idq.ms_uops,0.00,5.05,
35.569509796,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.04,
35.569509796,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
35.569509796,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.569509796,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.48,% Clocks,,,0.00,5.3,
35.569509796,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C7,Frontend_Bound,41.84,% Slots,,,0.00,5.3,
35.569509796,S0-C7,Backend_Bound,32.98,% Slots,,,0.00,5.3,
35.569509796,S0-C7,Retiring,16.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
35.569509796,S0-C7,Frontend_Bound.Frontend_Latency,33.95,% Slots,,rs_events.empty_end,0.00,5.3,<==
35.569509796,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.15,% Slots,,,0.00,5.3,
35.569509796,S0-C7,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.3,
35.569509796,S0-C7,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.3,
35.569509796,S0-C7,Retiring.Microcode_Sequencer,12.69,% Slots,,idq.ms_uops,0.00,5.05,
35.569509796,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
35.569509796,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.47,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.28,% Core_Clocks,,,0.00,5.31,
35.569509796,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.569509796,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C0,Frontend_Bound,39.87,% Slots,,,0.00,5.3,
35.569509796,S1-C0,Backend_Bound,35.78,% Slots,,,0.00,5.3,
35.569509796,S1-C0,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.569509796,S1-C0,Frontend_Bound.Frontend_Latency,39.52,% Slots,,rs_events.empty_end,0.00,5.3,<==
35.569509796,S1-C0,Backend_Bound.Memory_Bound,28.06,% Slots,,,0.00,5.3,
35.569509796,S1-C0,Retiring.Microcode_Sequencer,14.52,% Slots,,idq.ms_uops,0.00,5.3,
35.569509796,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.02,% Clocks,,,0.00,5.04,
35.569509796,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
35.569509796,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.59,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.569509796,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C1,Frontend_Bound,38.56,% Slots,,,0.00,5.3,
35.569509796,S1-C1,Backend_Bound,38.50,% Slots,,,0.00,5.3,
35.569509796,S1-C1,Retiring,20.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.569509796,S1-C1,Frontend_Bound.Frontend_Latency,29.66,% Slots,,rs_events.empty_end,0.00,5.3,<==
35.569509796,S1-C1,Backend_Bound.Memory_Bound,27.08,% Slots,,,0.00,5.3,
35.569509796,S1-C1,Backend_Bound.Core_Bound,11.42,% Slots,,,0.00,5.3,
35.569509796,S1-C1,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.3,
35.569509796,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.04,
35.569509796,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
35.569509796,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.569509796,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
35.569509796,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C2,Frontend_Bound,34.88,% Slots,,,0.00,5.3,
35.569509796,S1-C2,Backend_Bound,41.33,% Slots,,,0.00,5.3,
35.569509796,S1-C2,Retiring,21.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.569509796,S1-C2,Frontend_Bound.Frontend_Latency,41.84,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S1-C2,Backend_Bound.Memory_Bound,24.25,% Slots,,,0.00,5.3,<==
35.569509796,S1-C2,Backend_Bound.Core_Bound,17.08,% Slots,,,0.00,5.3,
35.569509796,S1-C2,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.3,
35.569509796,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.04,
35.569509796,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
35.569509796,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.92,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.569509796,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.24,% Clocks,,,0.00,5.3,
35.569509796,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C3,Frontend_Bound,31.58,% Slots,,,0.00,5.3,
35.569509796,S1-C3,Backend_Bound,47.16,% Slots,,,0.00,5.3,
35.569509796,S1-C3,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
35.569509796,S1-C3,Frontend_Bound.Frontend_Latency,26.80,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.3,
35.569509796,S1-C3,Backend_Bound.Memory_Bound,33.70,% Slots,,,0.00,5.3,<==
35.569509796,S1-C3,Backend_Bound.Core_Bound,13.46,% Slots,,,0.00,5.3,
35.569509796,S1-C3,Retiring.Microcode_Sequencer,14.18,% Slots,,idq.ms_uops,0.00,5.29,
35.569509796,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.04,
35.569509796,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
35.569509796,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.58,% Core_Clocks,,,0.00,5.31,
35.569509796,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.569509796,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C4,Frontend_Bound,33.43,% Slots,,,0.00,5.3,
35.569509796,S1-C4,Backend_Bound,42.48,% Slots,,,0.00,5.3,
35.569509796,S1-C4,Retiring,18.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.569509796,S1-C4,Frontend_Bound.Frontend_Latency,28.97,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S1-C4,Backend_Bound.Memory_Bound,27.42,% Slots,,,0.00,5.3,
35.569509796,S1-C4,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.3,
35.569509796,S1-C4,Retiring.Microcode_Sequencer,15.02,% Slots,,idq.ms_uops,0.00,5.3,
35.569509796,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.04,
35.569509796,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
35.569509796,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
35.569509796,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.569509796,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.08,% Clocks,,,0.00,5.3,
35.569509796,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C5,Frontend_Bound,37.40,% Slots,,,0.00,5.3,
35.569509796,S1-C5,Backend_Bound,39.07,% Slots,,,0.00,5.3,
35.569509796,S1-C5,Retiring,15.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
35.569509796,S1-C5,Frontend_Bound.Frontend_Latency,37.46,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S1-C5,Backend_Bound.Memory_Bound,22.52,% Slots,,,0.00,5.3,<==
35.569509796,S1-C5,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.3,
35.569509796,S1-C5,Retiring.Microcode_Sequencer,12.94,% Slots,,idq.ms_uops,0.00,5.06,
35.569509796,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.04,
35.569509796,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
35.569509796,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.51,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.569509796,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C6,Frontend_Bound,34.91,% Slots,,,0.00,5.3,
35.569509796,S1-C6,Backend_Bound,41.32,% Slots,,,0.00,5.3,
35.569509796,S1-C6,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
35.569509796,S1-C6,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S1-C6,Backend_Bound.Memory_Bound,24.73,% Slots,,,0.00,5.3,<==
35.569509796,S1-C6,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.3,
35.569509796,S1-C6,Retiring.Microcode_Sequencer,15.97,% Slots,,idq.ms_uops,0.00,5.06,
35.569509796,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.04,
35.569509796,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
35.569509796,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
35.569509796,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.569509796,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.70,% Clocks,,,0.00,5.3,
35.569509796,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C7,Frontend_Bound,35.66,% Slots,,,0.00,5.3,
35.569509796,S1-C7,Backend_Bound,40.40,% Slots,,,0.00,5.3,
35.569509796,S1-C7,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
35.569509796,S1-C7,Frontend_Bound.Frontend_Latency,38.52,% Slots,,rs_events.empty_end,0.00,5.3,
35.569509796,S1-C7,Backend_Bound.Memory_Bound,28.13,% Slots,,,0.00,5.3,
35.569509796,S1-C7,Backend_Bound.Core_Bound,12.28,% Slots,,,0.00,5.3,
35.569509796,S1-C7,Retiring.Microcode_Sequencer,13.78,% Slots,,idq.ms_uops,0.00,5.06,
35.569509796,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.04,
35.569509796,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
35.569509796,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.04,
35.569509796,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
35.569509796,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.569509796,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.78,% Clocks,,,0.00,5.3,
35.569509796,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
35.569509796,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
35.569509796,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
37.084058799,S0-C0,Frontend_Bound,22.14,% Slots,,,0.00,5.28,
37.084058799,S0-C0,Bad_Speculation,15.69,% Slots,,,0.00,5.28,
37.084058799,S0-C0,Backend_Bound,24.11,% Slots,,,0.00,5.28,
37.084058799,S0-C0,Bad_Speculation.Branch_Mispredicts,15.54,% Slots,,br_misp_retired.all_branches,0.00,5.28,
37.084058799,S0-C0,Backend_Bound.Memory_Bound,17.88,% Slots,,,0.00,5.28,
37.084058799,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
37.084058799,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
37.084058799,S0-C0-T0,MUX,5.01,%,,,0.00,100.0,
37.084058799,S0-C1,Frontend_Bound,24.95,% Slots,,,0.00,5.28,
37.084058799,S0-C1,Bad_Speculation,15.34,% Slots,,,0.00,5.28,
37.084058799,S0-C1,Backend_Bound,19.40,% Slots,,,0.00,5.28,
37.084058799,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.28,<==
37.084058799,S0-C1,Bad_Speculation.Branch_Mispredicts,15.19,% Slots,,br_misp_retired.all_branches,0.00,5.28,
37.084058799,S0-C1,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.28,
37.084058799,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.46,% Core_Clocks,,,0.00,5.28,
37.084058799,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.76,% Core_Clocks,,,0.00,5.28,
37.084058799,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
37.084058799,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
37.084058799,S0-C2,Backend_Bound,32.35,% Slots,,,0.00,5.27,
37.084058799,S0-C2,Backend_Bound.Memory_Bound,21.97,% Slots,,,0.00,5.27,<==
37.084058799,S0-C2,Backend_Bound.Core_Bound,10.39,% Slots,,,0.00,5.27,
37.084058799,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
37.084058799,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.22,% Clocks,,,0.00,5.28,
37.084058799,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
37.084058799,S0-C3,Frontend_Bound,34.30,% Slots,,,0.00,5.28,
37.084058799,S0-C3,Bad_Speculation,11.86,% Slots,,,0.00,5.28,
37.084058799,S0-C3,Backend_Bound,14.10,% Slots,,,0.00,5.28,
37.084058799,S0-C3,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.28,<==
37.084058799,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.28,
37.084058799,S0-C3,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
37.084058799,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.28,
37.084058799,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
37.084058799,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.45,% Core_Clocks,,,0.00,5.28,
37.084058799,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
37.084058799,S0-C4,Backend_Bound,26.72,% Slots,,,0.00,5.28,<==
37.084058799,S0-C4,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.28,
37.084058799,S0-C4,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.28,
37.084058799,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
37.084058799,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
37.084058799,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.31,% Clocks,,,0.00,5.28,
37.084058799,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
37.084058799,S0-C5,Frontend_Bound,28.84,% Slots,,,0.00,5.28,
37.084058799,S0-C5,Bad_Speculation,11.80,% Slots,,,0.00,5.28,
37.084058799,S0-C5,Backend_Bound,29.44,% Slots,,,0.00,5.28,
37.084058799,S0-C5,Retiring,39.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
37.084058799,S0-C5,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.28,
37.084058799,S0-C5,Bad_Speculation.Branch_Mispredicts,11.61,% Slots,,br_misp_retired.all_branches,0.00,5.28,
37.084058799,S0-C5,Retiring.Microcode_Sequencer,1.58,% Slots,,idq.ms_uops,0.00,5.24,<==
37.084058799,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.28,
37.084058799,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
37.084058799,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.74,% Clocks,,idq.ms_switches,0.00,5.28,
37.084058799,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
37.084058799,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
37.084058799,S0-C6,Frontend_Bound,31.24,% Slots,,,0.00,5.28,
37.084058799,S0-C6,Bad_Speculation,20.08,% Slots,,,0.00,5.28,
37.084058799,S0-C6,Backend_Bound,10.51,% Slots,,,0.00,5.28,
37.084058799,S0-C6,Retiring,30.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
37.084058799,S0-C6,Frontend_Bound.Frontend_Latency,24.29,% Slots,,rs_events.empty_end,0.00,5.28,
37.084058799,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.28,
37.084058799,S0-C6,Bad_Speculation.Branch_Mispredicts,19.77,% Slots,,br_misp_retired.all_branches,0.00,5.28,
37.084058799,S0-C6,Retiring.Microcode_Sequencer,1.88,% Slots,,idq.ms_uops,0.00,5.24,
37.084058799,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.28,
37.084058799,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
37.084058799,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.91,% Clocks,,idq.ms_switches,0.00,5.28,
37.084058799,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.49,% Core_Clocks,,,0.00,5.28,
37.084058799,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
37.084058799,S0-C7,Frontend_Bound,28.42,% Slots,,,0.00,5.28,<==
37.084058799,S0-C7,Bad_Speculation,16.69,% Slots,,,0.00,5.28,
37.084058799,S0-C7,Backend_Bound,21.21,% Slots,,,0.00,5.28,
37.084058799,S0-C7,Frontend_Bound.Frontend_Latency,15.96,% Slots,,rs_events.empty_end,0.00,5.28,
37.084058799,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.28,
37.084058799,S0-C7,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.28,
37.084058799,S0-C7,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.28,
37.084058799,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.28,
37.084058799,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
37.084058799,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.84,% Core_Clocks,,,0.00,5.28,
37.084058799,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
37.084058799,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
37.084058799,S1-C0,Frontend_Bound,37.56,% Slots,,,0.00,5.28,
37.084058799,S1-C0,Backend_Bound,32.59,% Slots,,,0.00,5.28,
37.084058799,S1-C0,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.28,<==
37.084058799,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.87,% Slots,,,0.00,5.28,
37.084058799,S1-C0,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.28,
37.084058799,S1-C0,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.28,
37.084058799,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.06,% Clocks,,,0.00,5.28,
37.084058799,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
37.084058799,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.43,% Core_Clocks,,,0.00,5.28,
37.084058799,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
37.084058799,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
37.084058799,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.51,% Clocks,,,0.00,5.28,
37.084058799,S1-C0-T0,MUX,5.27,%,,,0.00,100.0,
37.084058799,S1-C1,Frontend_Bound,27.68,% Slots,,,0.00,5.28,
37.084058799,S1-C1,Bad_Speculation,11.12,% Slots,,,0.00,5.28,
37.084058799,S1-C1,Backend_Bound,23.49,% Slots,,,0.00,5.28,
37.084058799,S1-C1,Frontend_Bound.Frontend_Latency,22.24,% Slots,,rs_events.empty_end,0.00,5.28,
37.084058799,S1-C1,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.27,
37.084058799,S1-C1,Backend_Bound.Memory_Bound,34.93,% Slots,,,0.00,5.28,
37.084058799,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,<==
37.084058799,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
37.084058799,S1-C1-T0,MUX,5.27,%,,,0.00,100.0,
37.084058799,S1-C2,Frontend_Bound,25.39,% Slots,,,0.00,5.28,
37.084058799,S1-C2,Backend_Bound,18.11,% Slots,,,0.00,5.28,
37.084058799,S1-C2,Retiring,35.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
37.084058799,S1-C2,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.28,
37.084058799,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.28,
37.084058799,S1-C2,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.28,
37.084058799,S1-C2,Retiring.Microcode_Sequencer,1.84,% Slots,,idq.ms_uops,0.00,5.02,<==
37.084058799,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.28,
37.084058799,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
37.084058799,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.60,% Clocks,,idq.ms_switches,0.00,5.28,
37.084058799,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.55,% Core_Clocks,,,0.00,5.28,
37.084058799,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S1-C2-T0,MUX,5.27,%,,,0.00,100.0,
37.084058799,S1-C3,Backend_Bound,33.18,% Slots,,,0.00,5.28,<==
37.084058799,S1-C3,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.28,
37.084058799,S1-C3,Backend_Bound.Core_Bound,18.01,% Slots,,,0.00,5.28,
37.084058799,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.20,% Clocks,,,0.00,5.28,
37.084058799,S1-C3-T0,MUX,5.27,%,,,0.00,100.0,
37.084058799,S1-C4,Frontend_Bound,21.24,% Slots,,,0.00,5.28,
37.084058799,S1-C4,Backend_Bound,28.91,% Slots,,,0.00,5.28,
37.084058799,S1-C4,Backend_Bound.Memory_Bound,18.64,% Slots,,,0.00,5.28,
37.084058799,S1-C4,Backend_Bound.Core_Bound,10.27,% Slots,,,0.00,5.28,
37.084058799,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.10,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
37.084058799,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
37.084058799,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.22,% Clocks,,,0.00,5.28,
37.084058799,S1-C4-T0,MUX,5.28,%,,,0.00,100.0,
37.084058799,S1-C5,Backend_Bound,34.04,% Slots,,,0.00,5.28,<==
37.084058799,S1-C5,Backend_Bound.Memory_Bound,17.01,% Slots,,,0.00,5.28,
37.084058799,S1-C5,Backend_Bound.Core_Bound,17.03,% Slots,,,0.00,5.28,
37.084058799,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.28,% Clocks,,,0.00,5.28,
37.084058799,S1-C5-T0,MUX,5.28,%,,,0.00,100.0,
37.084058799,S1-C6,Backend_Bound,28.51,% Slots,,,0.00,5.28,<==
37.084058799,S1-C6,Backend_Bound.Memory_Bound,15.99,% Slots,,,0.00,5.28,
37.084058799,S1-C6,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.28,
37.084058799,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
37.084058799,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.16,% Clocks,,,0.00,5.28,
37.084058799,S1-C6-T0,MUX,5.27,%,,,0.00,100.0,
37.084058799,S1-C7,Frontend_Bound,27.01,% Slots,,,0.00,5.28,<==
37.084058799,S1-C7,Bad_Speculation,13.74,% Slots,,,0.00,5.28,
37.084058799,S1-C7,Backend_Bound,14.38,% Slots,,,0.00,5.28,
37.084058799,S1-C7,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.28,
37.084058799,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.28,
37.084058799,S1-C7,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
37.084058799,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.28,
37.084058799,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
37.084058799,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.54,% Core_Clocks,,,0.00,5.28,
37.084058799,S1-C7-T0,MUX,5.27,%,,,0.00,100.0,
37.084058799,S0-C0-T1,MUX,5.27,%,,,0.00,100.0,
37.084058799,S0-C1-T1,MUX,5.27,%,,,0.00,100.0,
37.084058799,S0-C2-T1,MUX,5.28,%,,,0.00,100.0,
37.084058799,S0-C3-T1,MUX,5.28,%,,,0.00,100.0,
37.084058799,S0-C4-T1,MUX,5.27,%,,,0.00,100.0,
37.084058799,S0-C5-T1,MUX,5.27,%,,,0.00,100.0,
37.084058799,S0-C6-T1,MUX,5.27,%,,,0.00,100.0,
37.084058799,S0-C7-T1,MUX,5.28,%,,,0.00,100.0,
37.084058799,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
37.084058799,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
37.084058799,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
37.084058799,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
37.084058799,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
37.084058799,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
37.084058799,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
37.084058799,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
38.609462407,S0-C0,Frontend_Bound.Frontend_Bandwidth,54.56,% Slots,,,0.00,5.24,
38.609462407,S0-C0,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.25,
38.609462407,S0-C0,Backend_Bound,54.78,% Slots,,,0.00,5.24,<==
38.609462407,S0-C0,Retiring,26.72,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.25,
38.609462407,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.08,% Clocks,,idq.ms_switches,0.00,5.25,
38.609462407,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.93,% Slots,,,0.00,5.25,
38.609462407,S0-C1,Backend_Bound.Memory_Bound,39.98,% Slots,,,0.00,5.24,
38.609462407,S0-C1,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.24,
38.609462407,S0-C1,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.25,
38.609462407,S0-C1,Backend_Bound,51.22,% Slots,,,0.00,5.25,
38.609462407,S0-C1,Retiring,31.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
38.609462407,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.25,
38.609462407,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.47,% Core_Clocks,,,0.00,5.24,
38.609462407,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
38.609462407,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C2,Backend_Bound,38.32,% Slots,,,0.00,5.25,<==
38.609462407,S0-C2,Backend_Bound.Memory_Bound,18.74,% Slots,,,0.00,5.25,
38.609462407,S0-C2,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.25,
38.609462407,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
38.609462407,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.32,% Clocks,,,0.00,5.24,
38.609462407,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C3,Frontend_Bound,31.02,% Slots,,,0.00,5.25,<==
38.609462407,S0-C3,Backend_Bound,23.13,% Slots,,,0.00,5.25,
38.609462407,S0-C3,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.25,
38.609462407,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.33,% Slots,,,0.00,5.25,
38.609462407,S0-C3,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.25,
38.609462407,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.25,
38.609462407,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
38.609462407,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.03,% Core_Clocks,,,0.00,5.25,
38.609462407,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C4,Backend_Bound,40.51,% Slots,,,0.00,5.25,<==
38.609462407,S0-C4,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.25,
38.609462407,S0-C4,Backend_Bound.Core_Bound,18.89,% Slots,,,0.00,5.25,
38.609462407,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
38.609462407,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
38.609462407,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
38.609462407,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C5,Frontend_Bound.Frontend_Bandwidth,59.29,% Slots,,,0.00,5.24,
38.609462407,S0-C5,Backend_Bound.Core_Bound,71.04,% Slots,,,0.00,5.24,
38.609462407,S0-C5,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.25,
38.609462407,S0-C5,Backend_Bound,54.16,% Slots,,,0.00,5.24,
38.609462407,S0-C5,Retiring,25.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
38.609462407,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.37,% Clocks,,idq.ms_switches,0.00,5.25,
38.609462407,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.71,% Clocks,,,0.00,5.24,<==
38.609462407,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C6,Frontend_Bound,25.09,% Slots,,,0.00,5.25,
38.609462407,S0-C6,Bad_Speculation,10.36,% Slots,,,0.00,5.25,
38.609462407,S0-C6,Backend_Bound,25.31,% Slots,,,0.00,5.25,
38.609462407,S0-C6,Retiring,25.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
38.609462407,S0-C6,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.24,
38.609462407,S0-C6,Backend_Bound.Core_Bound,59.33,% Slots,,,0.00,5.25,
38.609462407,S0-C6,Retiring.Microcode_Sequencer,10.86,% Slots,,idq.ms_uops,0.00,5.25,<==
38.609462407,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.07,% Clocks,,idq.ms_switches,0.00,5.25,
38.609462407,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.34,% Clocks,,,0.00,5.24,
38.609462407,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C7,Frontend_Bound.Frontend_Bandwidth,75.48,% Slots,,,0.00,5.24,
38.609462407,S0-C7,Backend_Bound.Core_Bound,51.43,% Slots,,,0.00,5.24,<==
38.609462407,S0-C7,Backend_Bound,42.71,% Slots,,,0.00,5.24,
38.609462407,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C0,Backend_Bound,42.39,% Slots,,,0.00,5.25,<==
38.609462407,S1-C0,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.25,
38.609462407,S1-C0,Backend_Bound.Core_Bound,23.55,% Slots,,,0.00,5.25,
38.609462407,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
38.609462407,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C1,Backend_Bound,38.92,% Slots,,,0.00,5.25,<==
38.609462407,S1-C1,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.25,
38.609462407,S1-C1,Backend_Bound.Core_Bound,21.89,% Slots,,,0.00,5.25,
38.609462407,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
38.609462407,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C2,Frontend_Bound.Frontend_Bandwidth,35.72,% Slots,,,0.00,5.25,
38.609462407,S1-C2,Backend_Bound.Core_Bound,66.35,% Slots,,,0.00,5.24,
38.609462407,S1-C2,Retiring.Microcode_Sequencer,11.30,% Slots,,idq.ms_uops,0.00,5.25,
38.609462407,S1-C2,Backend_Bound,59.57,% Slots,,,0.00,5.25,
38.609462407,S1-C2,Retiring,33.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
38.609462407,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.74,% Clocks,,idq.ms_switches,0.00,5.25,
38.609462407,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.38,% Clocks,,,0.00,5.24,<==
38.609462407,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C3,Backend_Bound,42.09,% Slots,,,0.00,5.26,
38.609462407,S1-C3,Backend_Bound.Memory_Bound,17.67,% Slots,,,0.00,5.25,
38.609462407,S1-C3,Backend_Bound.Core_Bound,24.42,% Slots,,,0.00,5.25,<==
38.609462407,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
38.609462407,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C4,Backend_Bound,40.27,% Slots,,,0.00,5.26,
38.609462407,S1-C4,Backend_Bound.Memory_Bound,13.65,% Slots,,,0.00,5.25,
38.609462407,S1-C4,Backend_Bound.Core_Bound,26.62,% Slots,,,0.00,5.25,
38.609462407,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
38.609462407,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
38.609462407,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.66,% Clocks,,,0.00,5.24,<==
38.609462407,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C5,Backend_Bound,45.34,% Slots,,,0.00,5.25,
38.609462407,S1-C5,Retiring,46.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
38.609462407,S1-C5,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.25,
38.609462407,S1-C5,Backend_Bound.Core_Bound,29.07,% Slots,,,0.00,5.25,
38.609462407,S1-C5,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.25,<==
38.609462407,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.84,% Clocks,,idq.ms_switches,0.00,5.25,
38.609462407,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
38.609462407,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.69,% Clocks,,,0.00,5.25,
38.609462407,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C6,Backend_Bound,73.05,% Slots,,,0.00,5.25,
38.609462407,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
38.609462407,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.17,% Slots,,,0.00,5.25,
38.609462407,S1-C7,Backend_Bound.Memory_Bound,62.54,% Slots,,,0.00,5.24,
38.609462407,S1-C7,Backend_Bound,61.09,% Slots,,,0.00,5.25,
38.609462407,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
38.609462407,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
38.609462407,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
40.124633129,S0-C0,Frontend_Bound,22.44,% Slots,,,0.00,5.28,
40.124633129,S0-C0,Backend_Bound,52.92,% Slots,,,0.00,5.28,
40.124633129,S0-C0,Retiring,26.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
40.124633129,S0-C0,Frontend_Bound.Frontend_Latency,23.44,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S0-C0,Backend_Bound.Memory_Bound,37.87,% Slots,,,0.00,5.28,<==
40.124633129,S0-C0,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.28,
40.124633129,S0-C0,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.17,
40.124633129,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
40.124633129,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.29,
40.124633129,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
40.124633129,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
40.124633129,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
40.124633129,S0-C1,Backend_Bound,80.73,% Slots,,,0.00,5.27,
40.124633129,S0-C1,Retiring,12.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
40.124633129,S0-C1,Backend_Bound.Memory_Bound,74.80,% Slots,,,0.00,5.27,
40.124633129,S0-C1,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.17,
40.124633129,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
40.124633129,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
40.124633129,S0-C2,Frontend_Bound,31.19,% Slots,,,0.00,5.28,
40.124633129,S0-C2,Backend_Bound,45.62,% Slots,,,0.00,5.28,
40.124633129,S0-C2,Retiring,7.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
40.124633129,S0-C2,Frontend_Bound.Frontend_Latency,42.68,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S0-C2,Backend_Bound.Memory_Bound,37.71,% Slots,,,0.00,5.28,
40.124633129,S0-C2,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.17,
40.124633129,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
40.124633129,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
40.124633129,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
40.124633129,S0-C3,Frontend_Bound,34.92,% Slots,,,0.00,5.28,<==
40.124633129,S0-C3,Bad_Speculation,12.09,% Slots,,,0.00,5.28,
40.124633129,S0-C3,Backend_Bound,10.78,% Slots,,,0.00,5.28,
40.124633129,S0-C3,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.12,% Slots,,,0.00,5.28,
40.124633129,S0-C3,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.28,
40.124633129,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.28,
40.124633129,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
40.124633129,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.10,% Core_Clocks,,,0.00,5.28,
40.124633129,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
40.124633129,S0-C4,Frontend_Bound,34.39,% Slots,,,0.00,5.28,
40.124633129,S0-C4,Backend_Bound,43.97,% Slots,,,0.00,5.28,
40.124633129,S0-C4,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
40.124633129,S0-C4,Frontend_Bound.Frontend_Latency,36.75,% Slots,,rs_events.empty_end,0.00,5.27,
40.124633129,S0-C4,Backend_Bound.Memory_Bound,31.95,% Slots,,,0.00,5.27,<==
40.124633129,S0-C4,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.27,
40.124633129,S0-C4,Retiring.Microcode_Sequencer,9.15,% Slots,,idq.ms_uops,0.00,5.17,
40.124633129,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.28,
40.124633129,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
40.124633129,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.86,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
40.124633129,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
40.124633129,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
40.124633129,S0-C5,Frontend_Bound,31.71,% Slots,,,0.00,5.28,
40.124633129,S0-C5,Backend_Bound,40.33,% Slots,,,0.00,5.28,
40.124633129,S0-C5,Retiring,23.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
40.124633129,S0-C5,Frontend_Bound.Frontend_Latency,33.20,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S0-C5,Backend_Bound.Memory_Bound,28.99,% Slots,,,0.00,5.27,
40.124633129,S0-C5,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.27,
40.124633129,S0-C5,Retiring.Microcode_Sequencer,11.79,% Slots,,idq.ms_uops,0.00,5.18,
40.124633129,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
40.124633129,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.14,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
40.124633129,S0-C6,Backend_Bound,70.66,% Slots,,,0.00,5.28,
40.124633129,S0-C6,Retiring,21.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
40.124633129,S0-C6,Backend_Bound.Memory_Bound,21.59,% Slots,,,0.00,5.28,
40.124633129,S0-C6,Backend_Bound.Core_Bound,49.06,% Slots,,,0.00,5.28,<==
40.124633129,S0-C6,Retiring.Microcode_Sequencer,10.69,% Slots,,idq.ms_uops,0.00,5.18,
40.124633129,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
40.124633129,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
40.124633129,S0-C7,Frontend_Bound,33.00,% Slots,,,0.00,5.28,
40.124633129,S0-C7,Backend_Bound,43.12,% Slots,,,0.00,5.28,<==
40.124633129,S0-C7,Retiring,23.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
40.124633129,S0-C7,Frontend_Bound.Frontend_Latency,99.89,% Slots,,rs_events.empty_end,0.00,5.27,
40.124633129,S0-C7,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.18,
40.124633129,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.28,
40.124633129,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
40.124633129,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
40.124633129,S1-C0,Frontend_Bound,27.47,% Slots,,,0.00,5.28,
40.124633129,S1-C0,Backend_Bound,45.97,% Slots,,,0.00,5.28,
40.124633129,S1-C0,Retiring,26.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
40.124633129,S1-C0,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S1-C0,Backend_Bound.Memory_Bound,30.93,% Slots,,,0.00,5.28,
40.124633129,S1-C0,Backend_Bound.Core_Bound,15.04,% Slots,,,0.00,5.28,
40.124633129,S1-C0,Retiring.Microcode_Sequencer,4.77,% Slots,,idq.ms_uops,0.00,5.02,
40.124633129,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.28,
40.124633129,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
40.124633129,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.28,
40.124633129,S1-C0-T0,MUX,5.27,%,,,0.00,100.0,
40.124633129,S1-C1,Frontend_Bound,38.14,% Slots,,,0.00,5.28,
40.124633129,S1-C1,Backend_Bound,36.84,% Slots,,,0.00,5.28,
40.124633129,S1-C1,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
40.124633129,S1-C1,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.49,% Slots,,,0.00,5.28,
40.124633129,S1-C1,Backend_Bound.Memory_Bound,22.73,% Slots,,,0.00,5.28,
40.124633129,S1-C1,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.28,
40.124633129,S1-C1,Retiring.Microcode_Sequencer,13.15,% Slots,,idq.ms_uops,0.00,5.01,
40.124633129,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.28,
40.124633129,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
40.124633129,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.49,% Clocks,,idq.ms_switches,0.00,5.28,<==
40.124633129,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.62,% Core_Clocks,,,0.00,5.28,
40.124633129,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
40.124633129,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
40.124633129,S1-C1-T0,MUX,5.28,%,,,0.00,100.0,
40.124633129,S1-C2,Frontend_Bound,37.39,% Slots,,,0.00,5.28,
40.124633129,S1-C2,Backend_Bound,39.53,% Slots,,,0.00,5.28,
40.124633129,S1-C2,Retiring,16.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
40.124633129,S1-C2,Frontend_Bound.Frontend_Latency,26.45,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.68,% Slots,,,0.00,5.28,
40.124633129,S1-C2,Backend_Bound.Memory_Bound,23.96,% Slots,,,0.00,5.28,
40.124633129,S1-C2,Backend_Bound.Core_Bound,15.58,% Slots,,,0.00,5.28,
40.124633129,S1-C2,Retiring.Microcode_Sequencer,10.11,% Slots,,idq.ms_uops,0.00,5.02,
40.124633129,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.28,
40.124633129,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
40.124633129,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.52,% Core_Clocks,,,0.00,5.29,
40.124633129,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
40.124633129,S1-C2-T0,MUX,5.27,%,,,0.00,100.0,
40.124633129,S1-C3,Frontend_Bound,37.05,% Slots,,,0.00,5.28,
40.124633129,S1-C3,Backend_Bound,39.10,% Slots,,,0.00,5.28,
40.124633129,S1-C3,Retiring,12.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
40.124633129,S1-C3,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.62,% Slots,,,0.00,5.28,
40.124633129,S1-C3,Backend_Bound.Memory_Bound,23.25,% Slots,,,0.00,5.28,
40.124633129,S1-C3,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.28,
40.124633129,S1-C3,Retiring.Microcode_Sequencer,8.49,% Slots,,idq.ms_uops,0.00,5.02,
40.124633129,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.28,
40.124633129,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
40.124633129,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.93,% Core_Clocks,,,0.00,5.28,
40.124633129,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
40.124633129,S1-C3-T0,MUX,5.27,%,,,0.00,100.0,
40.124633129,S1-C4,Frontend_Bound,38.42,% Slots,,,0.00,5.28,
40.124633129,S1-C4,Backend_Bound,37.57,% Slots,,,0.00,5.28,
40.124633129,S1-C4,Retiring,15.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
40.124633129,S1-C4,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S1-C4,Frontend_Bound.Frontend_Bandwidth,39.79,% Slots,,,0.00,5.28,
40.124633129,S1-C4,Backend_Bound.Memory_Bound,23.80,% Slots,,,0.00,5.28,
40.124633129,S1-C4,Backend_Bound.Core_Bound,13.77,% Slots,,,0.00,5.28,
40.124633129,S1-C4,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.02,
40.124633129,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.28,
40.124633129,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
40.124633129,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.55,% Core_Clocks,,,0.00,5.28,<==
40.124633129,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
40.124633129,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
40.124633129,S1-C4-T0,MUX,5.27,%,,,0.00,100.0,
40.124633129,S1-C5,Frontend_Bound,32.91,% Slots,,,0.00,5.28,
40.124633129,S1-C5,Backend_Bound,44.39,% Slots,,,0.00,5.28,
40.124633129,S1-C5,Retiring,11.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
40.124633129,S1-C5,Frontend_Bound.Frontend_Latency,23.31,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.28,
40.124633129,S1-C5,Backend_Bound.Memory_Bound,28.52,% Slots,,,0.00,5.28,
40.124633129,S1-C5,Backend_Bound.Core_Bound,15.87,% Slots,,,0.00,5.28,
40.124633129,S1-C5,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.02,
40.124633129,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.28,
40.124633129,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
40.124633129,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.69,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.62,% Core_Clocks,,,0.00,5.28,
40.124633129,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
40.124633129,S1-C5-T0,MUX,5.27,%,,,0.00,100.0,
40.124633129,S1-C6,Frontend_Bound,36.26,% Slots,,,0.00,5.28,
40.124633129,S1-C6,Backend_Bound,40.64,% Slots,,,0.00,5.28,
40.124633129,S1-C6,Retiring,6.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
40.124633129,S1-C6,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.28,
40.124633129,S1-C6,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.28,
40.124633129,S1-C6,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.28,
40.124633129,S1-C6,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.01,
40.124633129,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.28,
40.124633129,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.23,
40.124633129,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.13,% Core_Clocks,,,0.00,5.28,
40.124633129,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
40.124633129,S1-C6-T0,MUX,5.27,%,,,0.00,100.0,
40.124633129,S1-C7,Frontend_Bound,35.75,% Slots,,,0.00,5.28,
40.124633129,S1-C7,Backend_Bound,40.46,% Slots,,,0.00,5.28,
40.124633129,S1-C7,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
40.124633129,S1-C7,Frontend_Bound.Frontend_Latency,23.06,% Slots,,rs_events.empty_end,0.00,5.28,
40.124633129,S1-C7,Backend_Bound.Memory_Bound,23.77,% Slots,,,0.00,5.28,
40.124633129,S1-C7,Backend_Bound.Core_Bound,16.69,% Slots,,,0.00,5.28,
40.124633129,S1-C7,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.02,
40.124633129,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.28,
40.124633129,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
40.124633129,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.28,
40.124633129,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
40.124633129,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
40.124633129,S1-C7-T0,MUX,5.27,%,,,0.00,100.0,
40.124633129,S0-C0-T1,MUX,5.27,%,,,0.00,100.0,
40.124633129,S0-C1-T1,MUX,5.27,%,,,0.00,100.0,
40.124633129,S0-C2-T1,MUX,5.27,%,,,0.00,100.0,
40.124633129,S0-C3-T1,MUX,5.27,%,,,0.00,100.0,
40.124633129,S0-C4-T1,MUX,5.27,%,,,0.00,100.0,
40.124633129,S0-C5-T1,MUX,5.28,%,,,0.00,100.0,
40.124633129,S0-C6-T1,MUX,5.27,%,,,0.00,100.0,
40.124633129,S0-C7-T1,MUX,5.27,%,,,0.00,100.0,
40.124633129,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
40.124633129,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
40.124633129,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
40.124633129,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
40.124633129,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
40.124633129,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
40.124633129,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
40.124633129,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
41.628329559,S0-C0,Frontend_Bound,20.07,% Slots,,,0.00,5.05,
41.628329559,S0-C0,Backend_Bound,35.25,% Slots,,,0.00,5.05,
41.628329559,S0-C0,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
41.628329559,S0-C0,Backend_Bound.Memory_Bound,69.72,% Slots,,,0.00,5.05,
41.628329559,S0-C0,Retiring.Microcode_Sequencer,7.76,% Slots,,idq.ms_uops,0.00,5.11,
41.628329559,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C1,Frontend_Bound,31.85,% Slots,,,0.00,5.07,
41.628329559,S0-C1,Backend_Bound,42.90,% Slots,,,0.00,5.07,
41.628329559,S0-C1,Retiring,15.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
41.628329559,S0-C1,Frontend_Bound.Frontend_Latency,28.91,% Slots,,rs_events.empty_end,0.00,5.07,
41.628329559,S0-C1,Backend_Bound.Memory_Bound,27.48,% Slots,,,0.00,5.07,
41.628329559,S0-C1,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.07,
41.628329559,S0-C1,Retiring.Microcode_Sequencer,12.59,% Slots,,idq.ms_uops,0.00,5.11,
41.628329559,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.32,
41.628329559,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
41.628329559,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S0-C2,Frontend_Bound,27.56,% Slots,,,0.00,5.06,
41.628329559,S0-C2,Backend_Bound,52.15,% Slots,,,0.00,5.06,
41.628329559,S0-C2,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
41.628329559,S0-C2,Frontend_Bound.Frontend_Latency,32.90,% Slots,,rs_events.empty_end,0.00,5.06,
41.628329559,S0-C2,Backend_Bound.Memory_Bound,42.41,% Slots,,,0.00,5.06,
41.628329559,S0-C2,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.11,
41.628329559,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.32,
41.628329559,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
41.628329559,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.50,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C3,Frontend_Bound,35.88,% Slots,,,0.00,5.06,<==
41.628329559,S0-C3,Backend_Bound,11.50,% Slots,,,0.00,5.06,
41.628329559,S0-C3,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.06,
41.628329559,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.26,% Slots,,,0.00,5.06,
41.628329559,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.32,
41.628329559,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
41.628329559,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.36,% Core_Clocks,,,0.00,5.33,
41.628329559,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S0-C4,Frontend_Bound,35.00,% Slots,,,0.00,5.06,
41.628329559,S0-C4,Backend_Bound,42.53,% Slots,,,0.00,5.06,
41.628329559,S0-C4,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
41.628329559,S0-C4,Frontend_Bound.Frontend_Latency,38.67,% Slots,,rs_events.empty_end,0.00,5.06,
41.628329559,S0-C4,Backend_Bound.Memory_Bound,31.94,% Slots,,,0.00,5.06,
41.628329559,S0-C4,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.06,
41.628329559,S0-C4,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.11,
41.628329559,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.54,% Clocks,,,0.00,5.32,
41.628329559,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
41.628329559,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.36,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.66,% Clocks,,,0.00,5.06,
41.628329559,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C5,Frontend_Bound,36.71,% Slots,,,0.00,5.06,<==
41.628329559,S0-C5,Backend_Bound,34.29,% Slots,,,0.00,5.06,
41.628329559,S0-C5,Retiring,21.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
41.628329559,S0-C5,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.06,
41.628329559,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.92,% Slots,,,0.00,5.06,
41.628329559,S0-C5,Backend_Bound.Memory_Bound,16.37,% Slots,,,0.00,5.06,
41.628329559,S0-C5,Backend_Bound.Core_Bound,17.92,% Slots,,,0.00,5.06,
41.628329559,S0-C5,Retiring.Microcode_Sequencer,10.07,% Slots,,idq.ms_uops,0.00,5.11,
41.628329559,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.32,
41.628329559,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
41.628329559,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.49,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.14,% Core_Clocks,,,0.00,5.33,
41.628329559,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
41.628329559,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.55,% Clocks,,,0.00,5.05,
41.628329559,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C6,Backend_Bound,65.87,% Slots,,,0.00,5.07,
41.628329559,S0-C6,Retiring,15.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
41.628329559,S0-C6,Backend_Bound.Memory_Bound,39.18,% Slots,,,0.00,5.07,
41.628329559,S0-C6,Backend_Bound.Core_Bound,26.69,% Slots,,,0.00,5.07,
41.628329559,S0-C6,Retiring.Microcode_Sequencer,11.38,% Slots,,idq.ms_uops,0.00,5.1,
41.628329559,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C7,Frontend_Bound,37.40,% Slots,,,0.00,5.06,
41.628329559,S0-C7,Backend_Bound,38.89,% Slots,,,0.00,5.06,
41.628329559,S0-C7,Retiring,15.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
41.628329559,S0-C7,Frontend_Bound.Frontend_Latency,30.37,% Slots,,rs_events.empty_end,0.00,5.06,
41.628329559,S0-C7,Backend_Bound.Memory_Bound,25.78,% Slots,,,0.00,5.06,
41.628329559,S0-C7,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.06,
41.628329559,S0-C7,Retiring.Microcode_Sequencer,11.46,% Slots,,idq.ms_uops,0.00,5.1,
41.628329559,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.32,
41.628329559,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
41.628329559,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.628329559,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.76,% Clocks,,,0.00,5.06,
41.628329559,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S1-C0,Backend_Bound,81.83,% Slots,,,0.00,5.06,
41.628329559,S1-C0,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
41.628329559,S1-C0,Backend_Bound.Memory_Bound,28.45,% Slots,,,0.00,5.06,
41.628329559,S1-C0,Backend_Bound.Core_Bound,53.38,% Slots,,,0.00,5.06,<==
41.628329559,S1-C0,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.06,
41.628329559,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.80,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C1,Frontend_Bound,37.23,% Slots,,,0.00,5.06,
41.628329559,S1-C1,Backend_Bound,37.81,% Slots,,,0.00,5.06,
41.628329559,S1-C1,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
41.628329559,S1-C1,Frontend_Bound.Frontend_Bandwidth,31.29,% Slots,,,0.00,5.06,
41.628329559,S1-C1,Backend_Bound.Memory_Bound,27.20,% Slots,,,0.00,5.06,
41.628329559,S1-C1,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.06,
41.628329559,S1-C1,Retiring.Microcode_Sequencer,12.20,% Slots,,idq.ms_uops,0.00,5.33,
41.628329559,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.47,% Core_Clocks,,,0.00,5.32,
41.628329559,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.628329559,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.88,% Clocks,,,0.00,5.06,
41.628329559,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S1-C2,Frontend_Bound,34.46,% Slots,,,0.00,5.06,
41.628329559,S1-C2,Backend_Bound,43.04,% Slots,,,0.00,5.06,
41.628329559,S1-C2,Retiring,15.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
41.628329559,S1-C2,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.06,
41.628329559,S1-C2,Backend_Bound.Memory_Bound,39.30,% Slots,,,0.00,5.06,
41.628329559,S1-C2,Retiring.Microcode_Sequencer,11.83,% Slots,,idq.ms_uops,0.00,5.33,
41.628329559,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.32,
41.628329559,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
41.628329559,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S1-C3,Frontend_Bound,33.42,% Slots,,,0.00,5.06,
41.628329559,S1-C3,Backend_Bound,43.83,% Slots,,,0.00,5.06,
41.628329559,S1-C3,Retiring,15.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
41.628329559,S1-C3,Frontend_Bound.Frontend_Latency,23.51,% Slots,,rs_events.empty_end,0.00,5.06,
41.628329559,S1-C3,Backend_Bound.Memory_Bound,33.68,% Slots,,,0.00,5.06,
41.628329559,S1-C3,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.06,
41.628329559,S1-C3,Retiring.Microcode_Sequencer,12.21,% Slots,,idq.ms_uops,0.00,5.33,
41.628329559,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.32,
41.628329559,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
41.628329559,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
41.628329559,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.628329559,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.96,% Clocks,,,0.00,5.06,
41.628329559,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S1-C4,Frontend_Bound,39.00,% Slots,,,0.00,5.06,
41.628329559,S1-C4,Bad_Speculation,10.03,% Slots,,,0.00,5.06,
41.628329559,S1-C4,Backend_Bound,27.75,% Slots,,,0.00,5.06,
41.628329559,S1-C4,Frontend_Bound.Frontend_Bandwidth,102.01,% Slots,,,0.00,5.06,<==
41.628329559,S1-C4,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.06,
41.628329559,S1-C4,Backend_Bound.Core_Bound,21.55,% Slots,,,0.00,5.06,
41.628329559,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S1-C5,Frontend_Bound,36.55,% Slots,,,0.00,5.06,
41.628329559,S1-C5,Backend_Bound,40.60,% Slots,,,0.00,5.06,
41.628329559,S1-C5,Retiring,14.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
41.628329559,S1-C5,Frontend_Bound.Frontend_Latency,19.90,% Slots,,rs_events.empty_end,0.00,5.06,
41.628329559,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.06,% Slots,,,0.00,5.06,
41.628329559,S1-C5,Backend_Bound.Memory_Bound,30.05,% Slots,,,0.00,5.06,<==
41.628329559,S1-C5,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.06,
41.628329559,S1-C5,Retiring.Microcode_Sequencer,11.29,% Slots,,idq.ms_uops,0.00,5.33,
41.628329559,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.32,
41.628329559,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
41.628329559,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.58,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.86,% Core_Clocks,,,0.00,5.32,
41.628329559,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
41.628329559,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.628329559,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.41,% Clocks,,,0.00,5.06,
41.628329559,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S1-C6,Frontend_Bound,40.84,% Slots,,,0.00,5.06,
41.628329559,S1-C6,Bad_Speculation,11.58,% Slots,,,0.00,5.06,
41.628329559,S1-C6,Backend_Bound,29.38,% Slots,,,0.00,5.06,
41.628329559,S1-C6,Retiring,12.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
41.628329559,S1-C6,Frontend_Bound.Frontend_Bandwidth,60.66,% Slots,,,0.00,5.06,
41.628329559,S1-C6,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.06,
41.628329559,S1-C6,Backend_Bound.Memory_Bound,20.53,% Slots,,,0.00,5.06,
41.628329559,S1-C6,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.33,
41.628329559,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.33,
41.628329559,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.86,% Core_Clocks,,,0.00,5.32,<==
41.628329559,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
41.628329559,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
41.628329559,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C7,Frontend_Bound,46.83,% Slots,,,0.00,5.06,
41.628329559,S1-C7,Backend_Bound,34.64,% Slots,,,0.00,5.06,
41.628329559,S1-C7,Retiring,22.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
41.628329559,S1-C7,Frontend_Bound.Frontend_Bandwidth,80.18,% Slots,,,0.00,5.06,
41.628329559,S1-C7,Backend_Bound.Memory_Bound,21.77,% Slots,,,0.00,5.06,
41.628329559,S1-C7,Backend_Bound.Core_Bound,12.87,% Slots,,,0.00,5.06,
41.628329559,S1-C7,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.33,
41.628329559,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.02,% Clocks,,idq.ms_switches,0.00,5.32,
41.628329559,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.31,% Core_Clocks,,,0.00,5.33,<==
41.628329559,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
41.628329559,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.09,% Clocks,,,0.00,5.06,
41.628329559,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
41.628329559,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
41.628329559,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
41.628329559,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
43.148354119,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.48,% Slots,,,0.00,5.26,
43.148354119,S0-C0,Backend_Bound.Memory_Bound,24.72,% Slots,,,0.00,5.25,
43.148354119,S0-C0,Backend_Bound.Core_Bound,18.84,% Slots,,,0.00,5.25,
43.148354119,S0-C0,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.25,
43.148354119,S0-C0,Backend_Bound,43.56,% Slots,,,0.00,5.26,
43.148354119,S0-C0,Retiring,27.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
43.148354119,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.79,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
43.148354119,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C1,Frontend_Bound,46.12,% Slots,,,0.00,5.26,
43.148354119,S0-C1,Bad_Speculation,12.59,% Slots,,,0.00,5.26,
43.148354119,S0-C1,Backend_Bound,18.95,% Slots,,,0.00,5.26,
43.148354119,S0-C1,Retiring,46.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
43.148354119,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.26,
43.148354119,S0-C1,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.25,
43.148354119,S0-C1,Backend_Bound.Core_Bound,11.61,% Slots,,,0.00,5.26,
43.148354119,S0-C1,Retiring.Microcode_Sequencer,12.08,% Slots,,idq.ms_uops,0.00,5.25,<==
43.148354119,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.99,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C2,Frontend_Bound,36.87,% Slots,,,0.00,5.26,
43.148354119,S0-C2,Backend_Bound,35.27,% Slots,,,0.00,5.26,
43.148354119,S0-C2,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S0-C2,Backend_Bound.Memory_Bound,22.67,% Slots,,,0.00,5.26,
43.148354119,S0-C2,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.26,
43.148354119,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.50,% Clocks,,,0.00,5.25,<==
43.148354119,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.74,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
43.148354119,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.51,% Clocks,,,0.00,5.26,
43.148354119,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C3,Frontend_Bound,36.16,% Slots,,,0.00,5.26,<==
43.148354119,S0-C3,Backend_Bound,10.55,% Slots,,,0.00,5.26,
43.148354119,S0-C3,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.62,% Slots,,,0.00,5.26,
43.148354119,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.26,
43.148354119,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.45,% Core_Clocks,,,0.00,5.26,
43.148354119,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
43.148354119,S0-C4,Frontend_Bound,31.32,% Slots,,,0.00,5.26,
43.148354119,S0-C4,Backend_Bound,48.78,% Slots,,,0.00,5.26,
43.148354119,S0-C4,Retiring,29.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
43.148354119,S0-C4,Frontend_Bound.Frontend_Latency,24.36,% Slots,,rs_events.empty_end,0.00,5.25,
43.148354119,S0-C4,Backend_Bound.Memory_Bound,31.16,% Slots,,,0.00,5.25,<==
43.148354119,S0-C4,Backend_Bound.Core_Bound,17.62,% Slots,,,0.00,5.25,
43.148354119,S0-C4,Retiring.Microcode_Sequencer,11.10,% Slots,,idq.ms_uops,0.00,5.26,
43.148354119,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.99,% Clocks,,,0.00,5.26,
43.148354119,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.02,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
43.148354119,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C5,Backend_Bound,64.22,% Slots,,,0.00,5.26,
43.148354119,S0-C5,Retiring,33.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
43.148354119,S0-C5,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.26,
43.148354119,S0-C5,Backend_Bound.Core_Bound,40.18,% Slots,,,0.00,5.26,<==
43.148354119,S0-C5,Retiring.Microcode_Sequencer,12.47,% Slots,,idq.ms_uops,0.00,5.25,
43.148354119,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
43.148354119,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
43.148354119,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C6,Frontend_Bound,22.67,% Slots,,,0.00,5.26,
43.148354119,S0-C6,Backend_Bound,59.05,% Slots,,,0.00,5.26,
43.148354119,S0-C6,Retiring,27.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
43.148354119,S0-C6,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.25,
43.148354119,S0-C6,Backend_Bound.Memory_Bound,34.24,% Slots,,,0.00,5.25,
43.148354119,S0-C6,Backend_Bound.Core_Bound,24.81,% Slots,,,0.00,5.25,
43.148354119,S0-C6,Retiring.Microcode_Sequencer,10.17,% Slots,,idq.ms_uops,0.00,5.26,
43.148354119,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.26,
43.148354119,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.56,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
43.148354119,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C7,Frontend_Bound,31.16,% Slots,,,0.00,5.26,
43.148354119,S0-C7,Backend_Bound,45.73,% Slots,,,0.00,5.26,<==
43.148354119,S0-C7,Retiring,33.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
43.148354119,S0-C7,Frontend_Bound.Frontend_Latency,18.77,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S0-C7,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.26,
43.148354119,S0-C7,Backend_Bound.Core_Bound,24.66,% Slots,,,0.00,5.26,
43.148354119,S0-C7,Retiring.Microcode_Sequencer,9.49,% Slots,,idq.ms_uops,0.00,5.26,
43.148354119,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.91,% Clocks,,,0.00,5.26,
43.148354119,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
43.148354119,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.27,% Clocks,,,0.00,5.26,
43.148354119,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
43.148354119,S1-C0,Frontend_Bound,40.51,% Slots,,,0.00,5.26,
43.148354119,S1-C0,Backend_Bound,27.25,% Slots,,,0.00,5.26,
43.148354119,S1-C0,Frontend_Bound.Frontend_Latency,32.50,% Slots,,rs_events.empty_end,0.00,5.26,<==
43.148354119,S1-C0,Frontend_Bound.Frontend_Bandwidth,23.91,% Slots,,,0.00,5.26,
43.148354119,S1-C0,Backend_Bound.Memory_Bound,15.83,% Slots,,,0.00,5.26,
43.148354119,S1-C0,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.26,
43.148354119,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.28,% Clocks,,,0.00,5.26,
43.148354119,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.43,% Core_Clocks,,,0.00,5.26,
43.148354119,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
43.148354119,S1-C1,Frontend_Bound,38.00,% Slots,,,0.00,5.26,
43.148354119,S1-C1,Backend_Bound,33.85,% Slots,,,0.00,5.26,
43.148354119,S1-C1,Retiring,29.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
43.148354119,S1-C1,Frontend_Bound.Frontend_Latency,34.11,% Slots,,rs_events.empty_end,0.00,5.26,<==
43.148354119,S1-C1,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.26,
43.148354119,S1-C1,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.26,
43.148354119,S1-C1,Retiring.Microcode_Sequencer,4.58,% Slots,,idq.ms_uops,0.00,5.26,
43.148354119,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.55,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
43.148354119,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
43.148354119,S1-C2,Frontend_Bound,39.26,% Slots,,,0.00,5.26,
43.148354119,S1-C2,Backend_Bound,38.67,% Slots,,,0.00,5.26,
43.148354119,S1-C2,Retiring,22.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
43.148354119,S1-C2,Frontend_Bound.Frontend_Latency,25.19,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S1-C2,Backend_Bound.Memory_Bound,20.82,% Slots,,,0.00,5.26,
43.148354119,S1-C2,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.26,
43.148354119,S1-C2,Retiring.Microcode_Sequencer,10.69,% Slots,,idq.ms_uops,0.00,5.26,
43.148354119,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.27,
43.148354119,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,<==
43.148354119,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,,idq.ms_switches,0.00,5.27,
43.148354119,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
43.148354119,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
43.148354119,S1-C3,Frontend_Bound,34.12,% Slots,,,0.00,5.26,
43.148354119,S1-C3,Backend_Bound,40.80,% Slots,,,0.00,5.26,
43.148354119,S1-C3,Frontend_Bound.Frontend_Latency,70.13,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S1-C3,Backend_Bound.Memory_Bound,24.60,% Slots,,,0.00,5.26,
43.148354119,S1-C3,Backend_Bound.Core_Bound,16.19,% Slots,,,0.00,5.26,
43.148354119,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.26,
43.148354119,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
43.148354119,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S1-C4,Frontend_Bound,34.41,% Slots,,,0.00,5.26,
43.148354119,S1-C4,Backend_Bound,40.80,% Slots,,,0.00,5.26,
43.148354119,S1-C4,Retiring,19.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
43.148354119,S1-C4,Frontend_Bound.Frontend_Latency,39.85,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S1-C4,Backend_Bound.Memory_Bound,34.72,% Slots,,,0.00,5.26,
43.148354119,S1-C4,Retiring.Microcode_Sequencer,9.54,% Slots,,idq.ms_uops,0.00,5.26,
43.148354119,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.26,
43.148354119,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.19,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
43.148354119,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S1-C5,Frontend_Bound,38.16,% Slots,,,0.00,5.26,
43.148354119,S1-C5,Backend_Bound,38.46,% Slots,,,0.00,5.26,
43.148354119,S1-C5,Frontend_Bound.Frontend_Latency,67.14,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S1-C5,Backend_Bound.Memory_Bound,33.61,% Slots,,,0.00,5.26,
43.148354119,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.26,
43.148354119,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
43.148354119,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S1-C6,Frontend_Bound,35.68,% Slots,,,0.00,5.26,
43.148354119,S1-C6,Backend_Bound,40.06,% Slots,,,0.00,5.26,
43.148354119,S1-C6,Retiring,11.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
43.148354119,S1-C6,Frontend_Bound.Frontend_Latency,68.56,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S1-C6,Backend_Bound.Memory_Bound,43.78,% Slots,,,0.00,5.26,<==
43.148354119,S1-C6,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.26,
43.148354119,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.26,
43.148354119,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
43.148354119,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
43.148354119,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
43.148354119,S1-C7,Frontend_Bound,34.10,% Slots,,,0.00,5.27,
43.148354119,S1-C7,Backend_Bound,41.48,% Slots,,,0.00,5.27,
43.148354119,S1-C7,Retiring,7.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
43.148354119,S1-C7,Frontend_Bound.Frontend_Latency,63.30,% Slots,,rs_events.empty_end,0.00,5.26,
43.148354119,S1-C7,Backend_Bound.Memory_Bound,31.56,% Slots,,,0.00,5.26,
43.148354119,S1-C7,Retiring.Microcode_Sequencer,3.91,% Slots,,idq.ms_uops,0.00,5.25,
43.148354119,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.26,
43.148354119,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
43.148354119,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.26,
43.148354119,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
43.148354119,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.148354119,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
43.148354119,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
43.148354119,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
43.148354119,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
43.148354119,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
43.148354119,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
44.668384352,S0-C0,Frontend_Bound,37.35,% Slots,,,0.00,5.26,
44.668384352,S0-C0,Bad_Speculation,15.04,% Slots,,,0.00,5.26,
44.668384352,S0-C0,Backend_Bound,22.43,% Slots,,,0.00,5.26,
44.668384352,S0-C0,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
44.668384352,S0-C0,Frontend_Bound.Frontend_Latency,40.46,% Slots,,rs_events.empty_end,0.00,5.26,<==
44.668384352,S0-C0,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.26,
44.668384352,S0-C0,Backend_Bound.Memory_Bound,23.55,% Slots,,,0.00,5.26,
44.668384352,S0-C0,Retiring.Microcode_Sequencer,3.30,% Slots,,idq.ms_uops,0.00,5.27,
44.668384352,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.16,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
44.668384352,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.668384352,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
44.668384352,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
44.668384352,S0-C1,Frontend_Bound,27.37,% Slots,,,0.00,5.26,
44.668384352,S0-C1,Backend_Bound,36.05,% Slots,,,0.00,5.26,
44.668384352,S0-C1,Frontend_Bound.Frontend_Latency,30.85,% Slots,,rs_events.empty_end,0.00,5.26,
44.668384352,S0-C1,Backend_Bound.Memory_Bound,32.11,% Slots,,,0.00,5.26,<==
44.668384352,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.13,% Clocks,,,0.00,5.26,
44.668384352,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
44.668384352,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
44.668384352,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S0-C2,Frontend_Bound,27.01,% Slots,,,0.00,5.26,
44.668384352,S0-C2,Backend_Bound,45.95,% Slots,,,0.00,5.26,
44.668384352,S0-C2,Frontend_Bound.Frontend_Latency,35.16,% Slots,,rs_events.empty_end,0.00,5.26,
44.668384352,S0-C2,Backend_Bound.Memory_Bound,72.47,% Slots,,,0.00,5.26,<==
44.668384352,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.26,
44.668384352,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.49,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
44.668384352,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
44.668384352,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
44.668384352,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
44.668384352,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
44.668384352,S0-C3,Frontend_Bound,32.91,% Slots,,,0.00,5.27,
44.668384352,S0-C3,Bad_Speculation,10.15,% Slots,,,0.00,5.27,
44.668384352,S0-C3,Backend_Bound,17.24,% Slots,,,0.00,5.27,
44.668384352,S0-C3,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.27,<==
44.668384352,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.57,% Slots,,,0.00,5.27,
44.668384352,S0-C3,Bad_Speculation.Branch_Mispredicts,9.82,% Slots,,br_misp_retired.all_branches,0.00,5.27,
44.668384352,S0-C3,Backend_Bound.Memory_Bound,10.03,% Slots,,,0.00,5.27,
44.668384352,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.26,
44.668384352,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
44.668384352,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.26,% Core_Clocks,,,0.00,5.27,
44.668384352,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.668384352,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S0-C4,Frontend_Bound,21.79,% Slots,,,0.00,5.27,
44.668384352,S0-C4,Backend_Bound,43.89,% Slots,,,0.00,5.27,
44.668384352,S0-C4,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
44.668384352,S0-C4,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.26,
44.668384352,S0-C4,Backend_Bound.Memory_Bound,27.91,% Slots,,,0.00,5.26,<==
44.668384352,S0-C4,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.26,
44.668384352,S0-C4,Retiring.Microcode_Sequencer,2.73,% Slots,,idq.ms_uops,0.00,5.27,
44.668384352,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.14,% Clocks,,,0.00,5.26,
44.668384352,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.00,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
44.668384352,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
44.668384352,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
44.668384352,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.668384352,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
44.668384352,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
44.668384352,S0-C5,Frontend_Bound,26.25,% Slots,,,0.00,5.27,
44.668384352,S0-C5,Bad_Speculation,20.58,% Slots,,,0.00,5.26,
44.668384352,S0-C5,Backend_Bound,16.02,% Slots,,,0.00,5.26,
44.668384352,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.75,% Slots,,,0.00,5.27,
44.668384352,S0-C5,Bad_Speculation.Branch_Mispredicts,20.24,% Slots,,br_misp_retired.all_branches,0.00,5.26,
44.668384352,S0-C5,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.26,
44.668384352,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.85,% Core_Clocks,,,0.00,5.27,<==
44.668384352,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.72,% Core_Clocks,,,0.00,5.27,
44.668384352,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.55,% Clocks,,,0.00,5.24,
44.668384352,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S0-C6,Frontend_Bound,51.78,% Slots,,,0.00,5.26,
44.668384352,S0-C6,Bad_Speculation,18.34,% Slots,,,0.00,5.26,
44.668384352,S0-C6,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
44.668384352,S0-C6,Frontend_Bound.Frontend_Latency,31.95,% Slots,,rs_events.empty_end,0.00,5.26,<==
44.668384352,S0-C6,Frontend_Bound.Frontend_Bandwidth,21.50,% Slots,,,0.00,5.26,
44.668384352,S0-C6,Bad_Speculation.Branch_Mispredicts,17.72,% Slots,,br_misp_retired.all_branches,0.00,5.26,
44.668384352,S0-C6,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.27,
44.668384352,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.33,% Clocks,,,0.00,5.26,
44.668384352,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.56,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.40,% Core_Clocks,,,0.00,5.27,
44.668384352,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
44.668384352,S0-C7,Frontend_Bound,26.32,% Slots,,,0.00,5.26,
44.668384352,S0-C7,Backend_Bound,52.52,% Slots,,,0.00,5.26,
44.668384352,S0-C7,Retiring,19.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
44.668384352,S0-C7,Frontend_Bound.Frontend_Latency,30.86,% Slots,,rs_events.empty_end,0.00,5.26,
44.668384352,S0-C7,Backend_Bound.Memory_Bound,22.20,% Slots,,,0.00,5.26,
44.668384352,S0-C7,Backend_Bound.Core_Bound,30.33,% Slots,,,0.00,5.26,
44.668384352,S0-C7,Retiring.Microcode_Sequencer,3.12,% Slots,,idq.ms_uops,0.00,5.27,
44.668384352,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.27,
44.668384352,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
44.668384352,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
44.668384352,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.03,% Clocks,,,0.00,5.24,<==
44.668384352,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C0,Frontend_Bound,25.34,% Slots,,,0.00,5.26,
44.668384352,S1-C0,Backend_Bound,39.12,% Slots,,,0.00,5.26,<==
44.668384352,S1-C0,Retiring,28.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
44.668384352,S1-C0,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.26,
44.668384352,S1-C0,Backend_Bound.Memory_Bound,21.86,% Slots,,,0.00,5.26,
44.668384352,S1-C0,Backend_Bound.Core_Bound,17.26,% Slots,,,0.00,5.26,
44.668384352,S1-C0,Retiring.Microcode_Sequencer,2.00,% Slots,,idq.ms_uops,0.00,5.27,
44.668384352,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.66,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
44.668384352,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
44.668384352,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C1,Frontend_Bound,35.60,% Slots,,,0.00,5.27,
44.668384352,S1-C1,Backend_Bound,30.12,% Slots,,,0.00,5.27,
44.668384352,S1-C1,Retiring,22.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
44.668384352,S1-C1,Frontend_Bound.Frontend_Latency,20.53,% Slots,,rs_events.empty_end,0.00,5.27,<==
44.668384352,S1-C1,Retiring.Microcode_Sequencer,4.41,% Slots,,idq.ms_uops,0.00,5.26,
44.668384352,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.62,% Clocks,,,0.00,5.26,
44.668384352,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.80,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
44.668384352,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.668384352,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
44.668384352,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C2,Frontend_Bound,23.72,% Slots,,,0.00,5.27,
44.668384352,S1-C2,Bad_Speculation,13.33,% Slots,,,0.00,5.27,
44.668384352,S1-C2,Backend_Bound,24.95,% Slots,,,0.00,5.27,
44.668384352,S1-C2,Retiring,62.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
44.668384352,S1-C2,Frontend_Bound.Frontend_Latency,17.16,% Slots,,rs_events.empty_end,0.00,5.27,
44.668384352,S1-C2,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.26,
44.668384352,S1-C2,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.27,
44.668384352,S1-C2,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.27,
44.668384352,S1-C2,Retiring.Base,60.41,% Slots,This metric represents fraction of slots where the CPU was retiring regular uops (ones not originated from the microcode-sequencer)...,inst_retired.prec_dist:pp,0.00,5.26,
44.668384352,S1-C2,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.26,
44.668384352,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.26,
44.668384352,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.47,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
44.668384352,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.668384352,S1-C2-T0,Retiring.Base.Other,99.99,% Uops,This metric represents non-floating-point (FP) uop fraction the CPU has executed...,,0.00,5.26,<==
44.668384352,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C3,Frontend_Bound,27.94,% Slots,,,0.00,5.27,
44.668384352,S1-C3,Bad_Speculation,11.18,% Slots,,,0.00,5.27,
44.668384352,S1-C3,Backend_Bound,27.13,% Slots,,,0.00,5.27,
44.668384352,S1-C3,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.27,
44.668384352,S1-C3,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.26,
44.668384352,S1-C3,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.27,
44.668384352,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.26,
44.668384352,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
44.668384352,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.668384352,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C4,Frontend_Bound,24.75,% Slots,,,0.00,5.27,
44.668384352,S1-C4,Bad_Speculation,15.11,% Slots,,,0.00,5.27,
44.668384352,S1-C4,Backend_Bound,28.92,% Slots,,,0.00,5.27,
44.668384352,S1-C4,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
44.668384352,S1-C4,Frontend_Bound.Frontend_Latency,56.85,% Slots,,rs_events.empty_end,0.00,5.26,
44.668384352,S1-C4,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,
44.668384352,S1-C4,Backend_Bound.Memory_Bound,11.77,% Slots,,,0.00,5.26,
44.668384352,S1-C4,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.26,
44.668384352,S1-C4,Retiring.Microcode_Sequencer,1.70,% Slots,,idq.ms_uops,0.00,5.26,
44.668384352,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
44.668384352,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.91,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
44.668384352,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.11,% Clocks,,,0.00,5.24,<==
44.668384352,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C5,Bad_Speculation,23.46,% Slots,,,0.00,5.27,
44.668384352,S1-C5,Bad_Speculation.Branch_Mispredicts,23.22,% Slots,,br_misp_retired.all_branches,0.00,5.26,
44.668384352,S1-C5,Backend_Bound,20.73,% Slots,,,0.00,5.27,
44.668384352,S1-C5,Retiring,24.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
44.668384352,S1-C5,Backend_Bound.Memory_Bound,14.49,% Slots,,,0.00,5.27,
44.668384352,S1-C5,Retiring.Microcode_Sequencer,8.30,% Slots,,idq.ms_uops,0.00,5.27,<==
44.668384352,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
44.668384352,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.668384352,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
44.668384352,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C6,Frontend_Bound,26.41,% Slots,,,0.00,5.27,
44.668384352,S1-C6,Backend_Bound,36.27,% Slots,,,0.00,5.27,
44.668384352,S1-C6,Retiring,27.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
44.668384352,S1-C6,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.27,
44.668384352,S1-C6,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.27,<==
44.668384352,S1-C6,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.26,
44.668384352,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.26,
44.668384352,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
44.668384352,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.668384352,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
44.668384352,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
44.668384352,S1-C7,Frontend_Bound,29.22,% Slots,,,0.00,5.27,
44.668384352,S1-C7,Bad_Speculation,25.02,% Slots,,,0.00,5.27,
44.668384352,S1-C7,Backend_Bound,19.92,% Slots,,,0.00,5.27,
44.668384352,S1-C7,Retiring,27.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
44.668384352,S1-C7,Frontend_Bound.Frontend_Latency,21.50,% Slots,,rs_events.empty_end,0.00,5.27,
44.668384352,S1-C7,Bad_Speculation.Branch_Mispredicts,24.80,% Slots,,br_misp_retired.all_branches,0.00,5.26,
44.668384352,S1-C7,Backend_Bound.Core_Bound,11.89,% Slots,,,0.00,5.27,
44.668384352,S1-C7,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.26,
44.668384352,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.80,% Clocks,,idq.ms_switches,0.00,5.26,<==
44.668384352,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.68,% Clocks,,,0.00,5.24,
44.668384352,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
44.668384352,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
44.668384352,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
44.668384352,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
44.668384352,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
44.668384352,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
44.668384352,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
46.231628339,S0-C0,Frontend_Bound,20.98,% Slots,,,0.00,5.1,
46.231628339,S0-C0,Backend_Bound,46.07,% Slots,,,0.00,5.1,
46.231628339,S0-C0,Retiring,20.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S0-C0,Frontend_Bound.Frontend_Latency,20.22,% Slots,,rs_events.empty_end,0.00,5.1,
46.231628339,S0-C0,Backend_Bound.Memory_Bound,44.23,% Slots,,,0.00,5.1,
46.231628339,S0-C0,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.48,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
46.231628339,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C1,Frontend_Bound,36.81,% Slots,,,0.00,5.1,
46.231628339,S0-C1,Backend_Bound,38.97,% Slots,,,0.00,5.1,
46.231628339,S0-C1,Retiring,51.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S0-C1,Frontend_Bound.Frontend_Latency,38.00,% Slots,,rs_events.empty_end,0.00,5.1,
46.231628339,S0-C1,Backend_Bound.Memory_Bound,27.57,% Slots,,,0.00,5.1,
46.231628339,S0-C1,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.1,
46.231628339,S0-C1,Retiring.Microcode_Sequencer,10.61,% Slots,,idq.ms_uops,0.00,5.36,<==
46.231628339,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.37,
46.231628339,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
46.231628339,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.75,% Clocks,,,0.00,5.13,
46.231628339,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C2,Frontend_Bound,36.96,% Slots,,,0.00,5.1,
46.231628339,S0-C2,Backend_Bound,38.50,% Slots,,,0.00,5.1,
46.231628339,S0-C2,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S0-C2,Frontend_Bound.Frontend_Latency,25.95,% Slots,,rs_events.empty_end,0.00,5.1,
46.231628339,S0-C2,Backend_Bound.Memory_Bound,25.84,% Slots,,,0.00,5.1,
46.231628339,S0-C2,Backend_Bound.Core_Bound,12.66,% Slots,,,0.00,5.1,
46.231628339,S0-C2,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.37,
46.231628339,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.09,% Clocks,,,0.00,5.13,
46.231628339,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C3,Frontend_Bound,33.99,% Slots,,,0.00,5.11,<==
46.231628339,S0-C3,Backend_Bound,16.56,% Slots,,,0.00,5.11,
46.231628339,S0-C3,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.11,
46.231628339,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.11,
46.231628339,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.37,
46.231628339,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.51,% Core_Clocks,,,0.00,5.11,
46.231628339,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
46.231628339,S0-C4,Frontend_Bound,28.74,% Slots,,,0.00,5.1,
46.231628339,S0-C4,Backend_Bound,52.52,% Slots,,,0.00,5.1,
46.231628339,S0-C4,Retiring,17.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S0-C4,Frontend_Bound.Frontend_Latency,26.90,% Slots,,rs_events.empty_end,0.00,5.1,
46.231628339,S0-C4,Backend_Bound.Memory_Bound,37.94,% Slots,,,0.00,5.1,
46.231628339,S0-C4,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.1,
46.231628339,S0-C4,Retiring.Microcode_Sequencer,10.47,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.37,
46.231628339,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.37,% Clocks,,itlb_misses.walk_completed,0.00,5.37,
46.231628339,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.51,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.26,% Clocks,,,0.00,5.13,
46.231628339,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C5,Backend_Bound,79.39,% Slots,,,0.00,5.1,
46.231628339,S0-C5,Retiring,31.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S0-C5,Backend_Bound.Memory_Bound,45.92,% Slots,,,0.00,5.1,
46.231628339,S0-C5,Backend_Bound.Core_Bound,33.47,% Slots,,,0.00,5.1,
46.231628339,S0-C5,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.26,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C6,Frontend_Bound,22.76,% Slots,,,0.00,5.11,
46.231628339,S0-C6,Backend_Bound,60.60,% Slots,,,0.00,5.11,
46.231628339,S0-C6,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S0-C6,Frontend_Bound.Frontend_Latency,15.47,% Slots,,rs_events.empty_end,0.00,5.11,
46.231628339,S0-C6,Backend_Bound.Memory_Bound,33.44,% Slots,,,0.00,5.11,<==
46.231628339,S0-C6,Backend_Bound.Core_Bound,27.16,% Slots,,,0.00,5.11,
46.231628339,S0-C6,Retiring.Microcode_Sequencer,13.99,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.12,% Clocks,,,0.00,5.37,
46.231628339,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.83,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
46.231628339,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
46.231628339,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
46.231628339,S0-C7,Backend_Bound,69.87,% Slots,,,0.00,5.1,
46.231628339,S0-C7,Retiring,20.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S0-C7,Backend_Bound.Memory_Bound,74.78,% Slots,,,0.00,5.1,
46.231628339,S0-C7,Retiring.Microcode_Sequencer,11.00,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.54,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S1-C0,Frontend_Bound,35.34,% Slots,,,0.00,5.11,
46.231628339,S1-C0,Backend_Bound,31.52,% Slots,,,0.00,5.11,
46.231628339,S1-C0,Frontend_Bound.Frontend_Latency,36.32,% Slots,,rs_events.empty_end,0.00,5.11,
46.231628339,S1-C0,Backend_Bound.Memory_Bound,18.43,% Slots,,,0.00,5.11,
46.231628339,S1-C0,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.11,
46.231628339,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.48,% Clocks,,,0.00,5.37,<==
46.231628339,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C1,Frontend_Bound,31.94,% Slots,,,0.00,5.37,
46.231628339,S1-C1,Backend_Bound,43.67,% Slots,,,0.00,5.37,
46.231628339,S1-C1,Retiring,19.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
46.231628339,S1-C1,Frontend_Bound.Frontend_Bandwidth,77.75,% Slots,,,0.00,5.11,
46.231628339,S1-C1,Backend_Bound.Memory_Bound,34.82,% Slots,,,0.00,5.11,
46.231628339,S1-C1,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.11,
46.231628339,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.86,% Core_Clocks,,,0.00,5.12,
46.231628339,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
46.231628339,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C2,Frontend_Bound,38.00,% Slots,,,0.00,5.37,
46.231628339,S1-C2,Backend_Bound,39.45,% Slots,,,0.00,5.37,<==
46.231628339,S1-C2,Retiring,16.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
46.231628339,S1-C2,Frontend_Bound.Frontend_Latency,52.53,% Slots,,rs_events.empty_end,0.00,5.11,
46.231628339,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.36,% Slots,,,0.00,5.11,
46.231628339,S1-C2,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.11,
46.231628339,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.37,
46.231628339,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.89,% Core_Clocks,,,0.00,5.12,
46.231628339,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C3,Frontend_Bound,38.51,% Slots,,,0.00,5.36,
46.231628339,S1-C3,Backend_Bound,33.14,% Slots,,,0.00,5.36,
46.231628339,S1-C3,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
46.231628339,S1-C3,Frontend_Bound.Frontend_Latency,24.85,% Slots,,rs_events.empty_end,0.00,5.12,<==
46.231628339,S1-C3,Retiring.Microcode_Sequencer,14.79,% Slots,,idq.ms_uops,0.00,5.11,
46.231628339,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.37,
46.231628339,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
46.231628339,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C4,Frontend_Bound,31.86,% Slots,,,0.00,5.36,
46.231628339,S1-C4,Backend_Bound,40.93,% Slots,,,0.00,5.36,
46.231628339,S1-C4,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
46.231628339,S1-C4,Frontend_Bound.Frontend_Latency,27.87,% Slots,,rs_events.empty_end,0.00,5.11,
46.231628339,S1-C4,Frontend_Bound.Frontend_Bandwidth,48.58,% Slots,,,0.00,5.11,
46.231628339,S1-C4,Backend_Bound.Memory_Bound,68.52,% Slots,,,0.00,5.11,
46.231628339,S1-C4,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.1,
46.231628339,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.37,
46.231628339,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.85,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.16,% Core_Clocks,,,0.00,5.12,
46.231628339,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S1-C5,Frontend_Bound,32.50,% Slots,,,0.00,5.36,
46.231628339,S1-C5,Backend_Bound,45.93,% Slots,,,0.00,5.36,
46.231628339,S1-C5,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S1-C5,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.12,
46.231628339,S1-C5,Frontend_Bound.Frontend_Bandwidth,47.66,% Slots,,,0.00,5.11,
46.231628339,S1-C5,Backend_Bound.Memory_Bound,37.35,% Slots,,,0.00,5.12,
46.231628339,S1-C5,Retiring.Microcode_Sequencer,11.82,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,0.00,5.37,
46.231628339,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.67,% Core_Clocks,,,0.00,5.12,
46.231628339,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C6,Frontend_Bound,31.32,% Slots,,,0.00,5.36,
46.231628339,S1-C6,Backend_Bound,46.06,% Slots,,,0.00,5.36,
46.231628339,S1-C6,Retiring,19.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S1-C6,Frontend_Bound.Frontend_Latency,37.04,% Slots,,rs_events.empty_end,0.00,5.11,
46.231628339,S1-C6,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.29,% Clocks,,,0.00,5.37,
46.231628339,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.65,% Clocks,,idq.ms_switches,0.00,5.37,
46.231628339,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S1-C7,Frontend_Bound,36.23,% Slots,,,0.00,5.36,
46.231628339,S1-C7,Backend_Bound,39.88,% Slots,,,0.00,5.36,
46.231628339,S1-C7,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
46.231628339,S1-C7,Frontend_Bound.Frontend_Latency,22.17,% Slots,,rs_events.empty_end,0.00,5.11,
46.231628339,S1-C7,Frontend_Bound.Frontend_Bandwidth,30.19,% Slots,,,0.00,5.11,
46.231628339,S1-C7,Backend_Bound.Memory_Bound,31.28,% Slots,,,0.00,5.11,
46.231628339,S1-C7,Retiring.Microcode_Sequencer,11.36,% Slots,,idq.ms_uops,0.00,5.36,
46.231628339,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.38,
46.231628339,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
46.231628339,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.04,% Clocks,,idq.ms_switches,0.00,5.38,
46.231628339,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.54,% Core_Clocks,,,0.00,5.12,
46.231628339,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
46.231628339,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
46.231628339,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
46.231628339,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
46.231628339,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
46.231628339,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
47.753133064,S0-C0,Backend_Bound,49.76,% Slots,,,0.00,5.25,
47.753133064,S0-C0,Retiring,46.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S0-C0,Backend_Bound.Memory_Bound,19.04,% Slots,,,0.00,5.25,
47.753133064,S0-C0,Backend_Bound.Core_Bound,30.72,% Slots,,,0.00,5.25,<==
47.753133064,S0-C0,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
47.753133064,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
47.753133064,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.05,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,
47.753133064,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
47.753133064,S0-C1,Frontend_Bound,31.76,% Slots,,,0.00,5.26,
47.753133064,S0-C1,Backend_Bound,43.30,% Slots,,,0.00,5.26,
47.753133064,S0-C1,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S0-C1,Frontend_Bound.Frontend_Latency,24.19,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S0-C1,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.26,
47.753133064,S0-C1,Backend_Bound.Core_Bound,24.86,% Slots,,,0.00,5.26,<==
47.753133064,S0-C1,Retiring.Microcode_Sequencer,12.44,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.26,
47.753133064,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
47.753133064,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
47.753133064,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C2,Frontend_Bound,39.45,% Slots,,,0.00,5.26,
47.753133064,S0-C2,Backend_Bound,37.49,% Slots,,,0.00,5.26,
47.753133064,S0-C2,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S0-C2,Frontend_Bound.Frontend_Latency,30.06,% Slots,,rs_events.empty_end,0.00,5.26,<==
47.753133064,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.70,% Slots,,,0.00,5.26,
47.753133064,S0-C2,Backend_Bound.Memory_Bound,24.91,% Slots,,,0.00,5.26,
47.753133064,S0-C2,Backend_Bound.Core_Bound,12.58,% Slots,,,0.00,5.26,
47.753133064,S0-C2,Retiring.Microcode_Sequencer,15.51,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.26,
47.753133064,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.74,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.06,% Core_Clocks,,,0.00,5.26,
47.753133064,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
47.753133064,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
47.753133064,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C3,Frontend_Bound,35.61,% Slots,,,0.00,5.26,<==
47.753133064,S0-C3,Backend_Bound,13.09,% Slots,,,0.00,5.26,
47.753133064,S0-C3,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.36,% Slots,,,0.00,5.26,
47.753133064,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.26,
47.753133064,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.62,% Core_Clocks,,,0.00,5.26,
47.753133064,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C4,Frontend_Bound,26.40,% Slots,,,0.00,5.26,
47.753133064,S0-C4,Backend_Bound,55.58,% Slots,,,0.00,5.26,
47.753133064,S0-C4,Retiring,14.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S0-C4,Frontend_Bound.Frontend_Latency,35.32,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S0-C4,Backend_Bound.Memory_Bound,76.02,% Slots,,,0.00,5.26,<==
47.753133064,S0-C4,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
47.753133064,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.31,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
47.753133064,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
47.753133064,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
47.753133064,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C5,Frontend_Bound,34.91,% Slots,,,0.00,5.26,
47.753133064,S0-C5,Backend_Bound,41.28,% Slots,,,0.00,5.26,
47.753133064,S0-C5,Retiring,15.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S0-C5,Frontend_Bound.Frontend_Latency,31.72,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S0-C5,Backend_Bound.Memory_Bound,25.37,% Slots,,,0.00,5.26,
47.753133064,S0-C5,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.26,
47.753133064,S0-C5,Retiring.Microcode_Sequencer,11.65,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.26,
47.753133064,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
47.753133064,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
47.753133064,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.90,% Clocks,,,0.00,5.26,
47.753133064,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
47.753133064,S0-C6,Frontend_Bound,39.03,% Slots,,,0.00,5.26,
47.753133064,S0-C6,Backend_Bound,36.33,% Slots,,,0.00,5.26,
47.753133064,S0-C6,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S0-C6,Frontend_Bound.Frontend_Latency,26.73,% Slots,,rs_events.empty_end,0.00,5.26,<==
47.753133064,S0-C6,Backend_Bound.Memory_Bound,22.04,% Slots,,,0.00,5.26,
47.753133064,S0-C6,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.26,
47.753133064,S0-C6,Retiring.Microcode_Sequencer,13.24,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.26,
47.753133064,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.89,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
47.753133064,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
47.753133064,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.68,% Clocks,,,0.00,5.26,
47.753133064,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C7,Frontend_Bound,34.74,% Slots,,,0.00,5.26,
47.753133064,S0-C7,Backend_Bound,42.55,% Slots,,,0.00,5.26,
47.753133064,S0-C7,Retiring,15.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S0-C7,Frontend_Bound.Frontend_Latency,28.67,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S0-C7,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.26,
47.753133064,S0-C7,Backend_Bound.Core_Bound,16.12,% Slots,,,0.00,5.26,
47.753133064,S0-C7,Retiring.Microcode_Sequencer,12.32,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.26,
47.753133064,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
47.753133064,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
47.753133064,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.43,% Clocks,,,0.00,5.26,
47.753133064,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C0,Frontend_Bound,71.48,% Slots,,,0.00,5.26,
47.753133064,S1-C0,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S1-C0,Frontend_Bound.Frontend_Latency,60.00,% Slots,,rs_events.empty_end,0.00,5.26,<==
47.753133064,S1-C0,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.26,
47.753133064,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C1,Frontend_Bound,35.41,% Slots,,,0.00,5.26,
47.753133064,S1-C1,Backend_Bound,41.13,% Slots,,,0.00,5.26,
47.753133064,S1-C1,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S1-C1,Frontend_Bound.Frontend_Latency,31.75,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S1-C1,Backend_Bound.Memory_Bound,25.40,% Slots,,,0.00,5.26,
47.753133064,S1-C1,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.26,
47.753133064,S1-C1,Retiring.Microcode_Sequencer,14.28,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.26,
47.753133064,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
47.753133064,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
47.753133064,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C2,Frontend_Bound,34.41,% Slots,,,0.00,5.26,
47.753133064,S1-C2,Backend_Bound,43.73,% Slots,,,0.00,5.26,
47.753133064,S1-C2,Retiring,16.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S1-C2,Frontend_Bound.Frontend_Latency,26.19,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S1-C2,Backend_Bound.Memory_Bound,25.97,% Slots,,,0.00,5.26,
47.753133064,S1-C2,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.26,
47.753133064,S1-C2,Retiring.Microcode_Sequencer,12.07,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.26,
47.753133064,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.35,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
47.753133064,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
47.753133064,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.81,% Clocks,,,0.00,5.25,
47.753133064,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C3,Frontend_Bound,34.50,% Slots,,,0.00,5.26,
47.753133064,S1-C3,Backend_Bound,42.98,% Slots,,,0.00,5.26,
47.753133064,S1-C3,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S1-C3,Frontend_Bound.Frontend_Latency,26.36,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S1-C3,Backend_Bound.Memory_Bound,26.03,% Slots,,,0.00,5.26,
47.753133064,S1-C3,Backend_Bound.Core_Bound,16.94,% Slots,,,0.00,5.26,
47.753133064,S1-C3,Retiring.Microcode_Sequencer,14.36,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.26,
47.753133064,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
47.753133064,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
47.753133064,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.08,% Clocks,,,0.00,5.25,
47.753133064,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C4,Frontend_Bound,33.93,% Slots,,,0.00,5.26,
47.753133064,S1-C4,Backend_Bound,42.91,% Slots,,,0.00,5.26,
47.753133064,S1-C4,Retiring,17.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
47.753133064,S1-C4,Frontend_Bound.Frontend_Latency,30.69,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S1-C4,Backend_Bound.Memory_Bound,25.97,% Slots,,,0.00,5.26,<==
47.753133064,S1-C4,Backend_Bound.Core_Bound,16.94,% Slots,,,0.00,5.26,
47.753133064,S1-C4,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.25,
47.753133064,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.26,
47.753133064,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
47.753133064,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
47.753133064,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.62,% Clocks,,,0.00,5.25,
47.753133064,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C5,Frontend_Bound,35.33,% Slots,,,0.00,5.26,
47.753133064,S1-C5,Backend_Bound,41.86,% Slots,,,0.00,5.26,
47.753133064,S1-C5,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S1-C5,Frontend_Bound.Frontend_Latency,30.71,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.85,% Slots,,,0.00,5.26,
47.753133064,S1-C5,Backend_Bound.Memory_Bound,27.75,% Slots,,,0.00,5.26,<==
47.753133064,S1-C5,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.26,
47.753133064,S1-C5,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.26,
47.753133064,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.18,% Core_Clocks,,,0.00,5.26,
47.753133064,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
47.753133064,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
47.753133064,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C6,Frontend_Bound,35.75,% Slots,,,0.00,5.26,
47.753133064,S1-C6,Backend_Bound,41.17,% Slots,,,0.00,5.26,
47.753133064,S1-C6,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
47.753133064,S1-C6,Frontend_Bound.Frontend_Latency,26.35,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S1-C6,Backend_Bound.Memory_Bound,23.30,% Slots,,,0.00,5.26,
47.753133064,S1-C6,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.26,
47.753133064,S1-C6,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.26,
47.753133064,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.26,
47.753133064,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
47.753133064,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
47.753133064,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
47.753133064,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.61,% Clocks,,,0.00,5.26,
47.753133064,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C7,Frontend_Bound,32.71,% Slots,,,0.00,5.26,
47.753133064,S1-C7,Backend_Bound,44.37,% Slots,,,0.00,5.26,
47.753133064,S1-C7,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
47.753133064,S1-C7,Frontend_Bound.Frontend_Latency,31.69,% Slots,,rs_events.empty_end,0.00,5.26,
47.753133064,S1-C7,Backend_Bound.Memory_Bound,27.58,% Slots,,,0.00,5.26,<==
47.753133064,S1-C7,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.26,
47.753133064,S1-C7,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,5.25,
47.753133064,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.26,
47.753133064,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
47.753133064,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.26,
47.753133064,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
47.753133064,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
47.753133064,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
47.753133064,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
47.753133064,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
49.269294991,S0-C0,Frontend_Bound,29.81,% Slots,,,0.00,5.27,
49.269294991,S0-C0,Backend_Bound,24.06,% Slots,,,0.00,5.27,
49.269294991,S0-C0,Retiring,38.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S0-C0,Frontend_Bound.Frontend_Bandwidth,58.91,% Slots,,,0.00,5.27,
49.269294991,S0-C0,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.23,
49.269294991,S0-C0,Backend_Bound.Core_Bound,12.93,% Slots,,,0.00,5.23,
49.269294991,S0-C0,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.28,<==
49.269294991,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.63,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.14,% Core_Clocks,,,0.00,5.28,
49.269294991,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
49.269294991,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
49.269294991,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.83,% Clocks,,,0.00,5.27,
49.269294991,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
49.269294991,S0-C1,Frontend_Bound,35.27,% Slots,,,0.00,5.28,
49.269294991,S0-C1,Backend_Bound,39.93,% Slots,,,0.00,5.28,<==
49.269294991,S0-C1,Retiring,20.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S0-C1,Frontend_Bound.Frontend_Latency,18.27,% Slots,,rs_events.empty_end,0.00,5.27,
49.269294991,S0-C1,Frontend_Bound.Frontend_Bandwidth,40.04,% Slots,,,0.00,5.28,
49.269294991,S0-C1,Backend_Bound.Memory_Bound,18.79,% Slots,,,0.00,5.23,
49.269294991,S0-C1,Backend_Bound.Core_Bound,21.14,% Slots,,,0.00,5.23,
49.269294991,S0-C1,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
49.269294991,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.17,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.57,% Core_Clocks,,,0.00,5.28,
49.269294991,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
49.269294991,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
49.269294991,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
49.269294991,S0-C2,Frontend_Bound,23.49,% Slots,,,0.00,5.28,
49.269294991,S0-C2,Backend_Bound,59.61,% Slots,,,0.00,5.28,
49.269294991,S0-C2,Retiring,8.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S0-C2,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.28,
49.269294991,S0-C2,Backend_Bound.Memory_Bound,44.48,% Slots,,,0.00,5.23,<==
49.269294991,S0-C2,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.23,
49.269294991,S0-C2,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.28,
49.269294991,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
49.269294991,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
49.269294991,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
49.269294991,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
49.269294991,S0-C3,Frontend_Bound,34.70,% Slots,,,0.00,5.28,<==
49.269294991,S0-C3,Backend_Bound,14.89,% Slots,,,0.00,5.28,
49.269294991,S0-C3,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.28,
49.269294991,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.63,% Slots,,,0.00,5.28,
49.269294991,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.28,
49.269294991,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
49.269294991,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.44,% Core_Clocks,,,0.00,5.28,
49.269294991,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
49.269294991,S0-C4,Frontend_Bound,49.34,% Slots,,,0.00,5.28,
49.269294991,S0-C4,Backend_Bound,18.72,% Slots,,,0.00,5.28,
49.269294991,S0-C4,Retiring,22.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S0-C4,Frontend_Bound.Frontend_Bandwidth,62.58,% Slots,,,0.00,5.28,
49.269294991,S0-C4,Backend_Bound.Memory_Bound,18.33,% Slots,,,0.00,5.23,
49.269294991,S0-C4,Retiring.Microcode_Sequencer,10.52,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.85,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.65,% Core_Clocks,,,0.00,5.27,<==
49.269294991,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
49.269294991,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
49.269294991,S0-C5,Frontend_Bound,35.42,% Slots,,,0.00,5.28,
49.269294991,S0-C5,Backend_Bound,39.27,% Slots,,,0.00,5.28,
49.269294991,S0-C5,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S0-C5,Frontend_Bound.Frontend_Latency,36.51,% Slots,,rs_events.empty_end,0.00,5.28,
49.269294991,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.84,% Slots,,,0.00,5.28,
49.269294991,S0-C5,Backend_Bound.Memory_Bound,33.86,% Slots,,,0.00,5.23,
49.269294991,S0-C5,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.28,
49.269294991,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
49.269294991,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.73,% Core_Clocks,,,0.00,5.28,
49.269294991,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
49.269294991,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
49.269294991,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
49.269294991,S0-C6,Frontend_Bound,25.71,% Slots,,,0.00,5.28,
49.269294991,S0-C6,Backend_Bound,58.61,% Slots,,,0.00,5.28,<==
49.269294991,S0-C6,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S0-C6,Frontend_Bound.Frontend_Latency,42.05,% Slots,,rs_events.empty_end,0.00,5.28,
49.269294991,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.25,% Slots,,,0.00,5.28,
49.269294991,S0-C6,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.28,
49.269294991,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
49.269294991,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.79,% Core_Clocks,,,0.00,5.28,
49.269294991,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
49.269294991,S0-C7,Frontend_Bound,36.47,% Slots,,,0.00,5.28,<==
49.269294991,S0-C7,Backend_Bound,33.71,% Slots,,,0.00,5.28,
49.269294991,S0-C7,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S0-C7,Frontend_Bound.Frontend_Latency,36.26,% Slots,,rs_events.empty_end,0.00,5.28,
49.269294991,S0-C7,Frontend_Bound.Frontend_Bandwidth,32.13,% Slots,,,0.00,5.28,
49.269294991,S0-C7,Backend_Bound.Memory_Bound,28.05,% Slots,,,0.00,5.28,
49.269294991,S0-C7,Retiring.Microcode_Sequencer,11.02,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.28,
49.269294991,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
49.269294991,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.50,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.96,% Core_Clocks,,,0.00,5.28,
49.269294991,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
49.269294991,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
49.269294991,S1-C0,Frontend_Bound,41.30,% Slots,,,0.00,5.28,
49.269294991,S1-C0,Backend_Bound,39.90,% Slots,,,0.00,5.28,
49.269294991,S1-C0,Frontend_Bound.Frontend_Latency,53.93,% Slots,,rs_events.empty_end,0.00,5.28,
49.269294991,S1-C0,Frontend_Bound.Frontend_Bandwidth,44.69,% Slots,,,0.00,5.28,
49.269294991,S1-C0,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.27,
49.269294991,S1-C0,Backend_Bound.Core_Bound,23.74,% Slots,,,0.00,5.27,
49.269294991,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
49.269294991,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.80,% Core_Clocks,,,0.00,5.29,
49.269294991,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
49.269294991,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
49.269294991,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.63,% Clocks,,,0.00,5.28,
49.269294991,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
49.269294991,S1-C1,Frontend_Bound,27.40,% Slots,,,0.00,5.28,
49.269294991,S1-C1,Backend_Bound,52.44,% Slots,,,0.00,5.28,
49.269294991,S1-C1,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S1-C1,Frontend_Bound.Frontend_Latency,35.57,% Slots,,rs_events.empty_end,0.00,5.28,
49.269294991,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.08,% Slots,,,0.00,5.28,
49.269294991,S1-C1,Backend_Bound.Memory_Bound,47.31,% Slots,,,0.00,5.27,<==
49.269294991,S1-C1,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.28,
49.269294991,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
49.269294991,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.62,% Core_Clocks,,,0.00,5.29,
49.269294991,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
49.269294991,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
49.269294991,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
49.269294991,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
49.269294991,S1-C2,Frontend_Bound,29.69,% Slots,,,0.00,5.28,
49.269294991,S1-C2,Backend_Bound,43.50,% Slots,,,0.00,5.28,
49.269294991,S1-C2,Retiring,15.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S1-C2,Frontend_Bound.Frontend_Bandwidth,47.68,% Slots,,,0.00,5.28,
49.269294991,S1-C2,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.27,
49.269294991,S1-C2,Backend_Bound.Core_Bound,16.38,% Slots,,,0.00,5.27,
49.269294991,S1-C2,Retiring.Microcode_Sequencer,11.80,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.60,% Core_Clocks,,,0.00,5.29,
49.269294991,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
49.269294991,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
49.269294991,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.33,% Clocks,,,0.00,5.27,
49.269294991,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
49.269294991,S1-C3,Frontend_Bound,30.94,% Slots,,,0.00,5.28,
49.269294991,S1-C3,Backend_Bound,43.70,% Slots,,,0.00,5.28,
49.269294991,S1-C3,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
49.269294991,S1-C3,Frontend_Bound.Frontend_Bandwidth,36.13,% Slots,,,0.00,5.28,
49.269294991,S1-C3,Backend_Bound.Memory_Bound,30.16,% Slots,,,0.00,5.27,
49.269294991,S1-C3,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.27,
49.269294991,S1-C3,Retiring.Microcode_Sequencer,12.01,% Slots,,idq.ms_uops,0.00,5.27,
49.269294991,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.87,% Core_Clocks,,,0.00,5.28,
49.269294991,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
49.269294991,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
49.269294991,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
49.269294991,S1-C4,Frontend_Bound,28.70,% Slots,,,0.00,5.28,
49.269294991,S1-C4,Backend_Bound,45.15,% Slots,,,0.00,5.28,
49.269294991,S1-C4,Retiring,12.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S1-C4,Frontend_Bound.Frontend_Bandwidth,70.01,% Slots,,,0.00,5.28,
49.269294991,S1-C4,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.27,
49.269294991,S1-C4,Backend_Bound.Core_Bound,27.95,% Slots,,,0.00,5.27,
49.269294991,S1-C4,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.27,
49.269294991,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.68,% Core_Clocks,,,0.00,5.28,
49.269294991,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
49.269294991,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
49.269294991,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.70,% Clocks,,,0.00,5.27,<==
49.269294991,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
49.269294991,S1-C5,Frontend_Bound,27.40,% Slots,,,0.00,5.28,
49.269294991,S1-C5,Bad_Speculation,14.96,% Slots,,,0.00,5.28,
49.269294991,S1-C5,Backend_Bound,24.47,% Slots,,,0.00,5.28,
49.269294991,S1-C5,Retiring,15.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S1-C5,Frontend_Bound.Frontend_Bandwidth,38.22,% Slots,,,0.00,5.28,
49.269294991,S1-C5,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.28,
49.269294991,S1-C5,Backend_Bound.Core_Bound,77.09,% Slots,,,0.00,5.27,
49.269294991,S1-C5,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.93,% Core_Clocks,,,0.00,5.29,<==
49.269294991,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.71,% Core_Clocks,,,0.00,5.29,
49.269294991,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
49.269294991,S1-C6,Frontend_Bound,29.12,% Slots,,,0.00,5.28,
49.269294991,S1-C6,Backend_Bound,49.51,% Slots,,,0.00,5.28,
49.269294991,S1-C6,Frontend_Bound.Frontend_Latency,21.62,% Slots,,rs_events.empty_end,0.00,5.28,
49.269294991,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.28,
49.269294991,S1-C6,Backend_Bound.Memory_Bound,61.39,% Slots,,,0.00,5.28,<==
49.269294991,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
49.269294991,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.67,% Core_Clocks,,,0.00,5.28,
49.269294991,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
49.269294991,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
49.269294991,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
49.269294991,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
49.269294991,S1-C7,Frontend_Bound,29.29,% Slots,,,0.00,5.27,
49.269294991,S1-C7,Backend_Bound,40.18,% Slots,,,0.00,5.27,<==
49.269294991,S1-C7,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.269294991,S1-C7,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.27,
49.269294991,S1-C7,Frontend_Bound.Frontend_Bandwidth,79.18,% Slots,,,0.00,5.27,
49.269294991,S1-C7,Retiring.Microcode_Sequencer,12.86,% Slots,,idq.ms_uops,0.00,5.28,
49.269294991,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.28,
49.269294991,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
49.269294991,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.28,
49.269294991,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.15,% Core_Clocks,,,0.00,5.29,
49.269294991,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
49.269294991,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
49.269294991,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
49.269294991,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
49.269294991,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
50.769479451,S0-C0,Frontend_Bound,20.13,% Slots,,,0.00,5.35,
50.769479451,S0-C0,Backend_Bound,41.70,% Slots,,,0.00,5.35,
50.769479451,S0-C0,Retiring,21.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
50.769479451,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.67,% Slots,,,0.00,5.35,
50.769479451,S0-C0,Backend_Bound.Memory_Bound,15.93,% Slots,,,0.00,5.07,
50.769479451,S0-C0,Backend_Bound.Core_Bound,25.77,% Slots,,,0.00,5.07,
50.769479451,S0-C0,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.60,% Clocks,,idq.ms_switches,0.00,5.08,
50.769479451,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
50.769479451,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
50.769479451,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.22,% Clocks,,,0.00,5.33,<==
50.769479451,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C1,Frontend_Bound,33.34,% Slots,,,0.00,5.34,
50.769479451,S0-C1,Backend_Bound,36.83,% Slots,,,0.00,5.34,
50.769479451,S0-C1,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S0-C1,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S0-C1,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.07,
50.769479451,S0-C1,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.07,
50.769479451,S0-C1,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.08,
50.769479451,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
50.769479451,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.08,
50.769479451,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,<==
50.769479451,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.74,% Clocks,,,0.00,5.33,
50.769479451,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S0-C2,Frontend_Bound,31.10,% Slots,,,0.00,5.35,
50.769479451,S0-C2,Backend_Bound,44.70,% Slots,,,0.00,5.35,
50.769479451,S0-C2,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S0-C2,Frontend_Bound.Frontend_Latency,36.23,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S0-C2,Backend_Bound.Memory_Bound,28.48,% Slots,,,0.00,5.07,
50.769479451,S0-C2,Backend_Bound.Core_Bound,16.22,% Slots,,,0.00,5.07,
50.769479451,S0-C2,Retiring.Microcode_Sequencer,14.49,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.07,
50.769479451,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
50.769479451,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.07,
50.769479451,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,<==
50.769479451,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.18,% Clocks,,,0.00,5.33,
50.769479451,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S0-C3,Frontend_Bound,33.67,% Slots,,,0.00,5.34,<==
50.769479451,S0-C3,Backend_Bound,16.42,% Slots,,,0.00,5.34,
50.769479451,S0-C3,Frontend_Bound.Frontend_Latency,18.06,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.57,% Slots,,,0.00,5.34,
50.769479451,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.08,
50.769479451,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
50.769479451,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.69,% Core_Clocks,,,0.00,5.34,
50.769479451,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C4,Frontend_Bound,41.03,% Slots,,,0.00,5.34,
50.769479451,S0-C4,Backend_Bound,21.36,% Slots,,,0.00,5.34,
50.769479451,S0-C4,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S0-C4,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.91,% Slots,,,0.00,5.34,
50.769479451,S0-C4,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.07,
50.769479451,S0-C4,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.08,
50.769479451,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
50.769479451,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.08,<==
50.769479451,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.42,% Core_Clocks,,,0.00,5.34,
50.769479451,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C5,Frontend_Bound,22.64,% Slots,,,0.00,5.35,
50.769479451,S0-C5,Backend_Bound,54.91,% Slots,,,0.00,5.35,<==
50.769479451,S0-C5,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S0-C5,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S0-C5,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.06,
50.769479451,S0-C5,Backend_Bound.Core_Bound,27.32,% Slots,,,0.00,5.06,
50.769479451,S0-C5,Retiring.Microcode_Sequencer,14.38,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.08,
50.769479451,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
50.769479451,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.08,
50.769479451,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
50.769479451,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C6,Frontend_Bound,39.63,% Slots,,,0.00,5.34,
50.769479451,S0-C6,Backend_Bound,36.12,% Slots,,,0.00,5.34,
50.769479451,S0-C6,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S0-C6,Frontend_Bound.Frontend_Latency,34.70,% Slots,,rs_events.empty_end,0.00,5.34,<==
50.769479451,S0-C6,Backend_Bound.Memory_Bound,28.05,% Slots,,,0.00,5.07,
50.769479451,S0-C6,Retiring.Microcode_Sequencer,13.56,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.08,
50.769479451,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
50.769479451,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.08,
50.769479451,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
50.769479451,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S0-C7,Frontend_Bound,57.41,% Slots,,,0.00,5.35,
50.769479451,S0-C7,Bad_Speculation,11.79,% Slots,,,0.00,5.35,
50.769479451,S0-C7,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S0-C7,Frontend_Bound.Frontend_Latency,39.56,% Slots,,rs_events.empty_end,0.00,5.34,<==
50.769479451,S0-C7,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.07,
50.769479451,S0-C7,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.08,
50.769479451,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
50.769479451,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.08,
50.769479451,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C0,Frontend_Bound,67.58,% Slots,,,0.00,5.35,
50.769479451,S1-C0,Retiring,9.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
50.769479451,S1-C0,Frontend_Bound.Frontend_Latency,56.88,% Slots,,rs_events.empty_end,0.00,5.34,<==
50.769479451,S1-C0,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.08,
50.769479451,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.07,
50.769479451,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
50.769479451,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.07,
50.769479451,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C1,Frontend_Bound,36.27,% Slots,,,0.00,5.35,
50.769479451,S1-C1,Backend_Bound,39.73,% Slots,,,0.00,5.35,
50.769479451,S1-C1,Retiring,7.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
50.769479451,S1-C1,Frontend_Bound.Frontend_Latency,40.48,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.34,
50.769479451,S1-C1,Backend_Bound.Memory_Bound,34.08,% Slots,,,0.00,5.07,
50.769479451,S1-C1,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.09,
50.769479451,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.07,
50.769479451,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
50.769479451,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.07,
50.769479451,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.28,% Core_Clocks,,,0.00,5.34,
50.769479451,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,<==
50.769479451,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C2,Frontend_Bound,36.78,% Slots,,,0.00,5.35,
50.769479451,S1-C2,Backend_Bound,40.93,% Slots,,,0.00,5.35,
50.769479451,S1-C2,Retiring,11.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
50.769479451,S1-C2,Frontend_Bound.Frontend_Latency,33.65,% Slots,,rs_events.empty_end,0.00,5.33,
50.769479451,S1-C2,Backend_Bound.Memory_Bound,32.14,% Slots,,,0.00,5.07,
50.769479451,S1-C2,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.09,
50.769479451,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.07,
50.769479451,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
50.769479451,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.07,
50.769479451,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,<==
50.769479451,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C3,Frontend_Bound,35.23,% Slots,,,0.00,5.34,
50.769479451,S1-C3,Backend_Bound,42.19,% Slots,,,0.00,5.34,
50.769479451,S1-C3,Retiring,15.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
50.769479451,S1-C3,Frontend_Bound.Frontend_Latency,32.15,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S1-C3,Backend_Bound.Memory_Bound,40.28,% Slots,,,0.00,5.07,
50.769479451,S1-C3,Retiring.Microcode_Sequencer,10.99,% Slots,,idq.ms_uops,0.00,5.09,
50.769479451,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.08,
50.769479451,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
50.769479451,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.08,
50.769479451,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,<==
50.769479451,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C4,Frontend_Bound,34.18,% Slots,,,0.00,5.35,
50.769479451,S1-C4,Backend_Bound,42.58,% Slots,,,0.00,5.35,
50.769479451,S1-C4,Retiring,13.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
50.769479451,S1-C4,Frontend_Bound.Frontend_Latency,37.93,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S1-C4,Backend_Bound.Memory_Bound,35.21,% Slots,,,0.00,5.07,
50.769479451,S1-C4,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.09,
50.769479451,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.07,
50.769479451,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
50.769479451,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.07,
50.769479451,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,<==
50.769479451,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C5,Frontend_Bound,31.24,% Slots,,,0.00,5.35,
50.769479451,S1-C5,Backend_Bound,45.40,% Slots,,,0.00,5.35,
50.769479451,S1-C5,Retiring,12.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S1-C5,Frontend_Bound.Frontend_Latency,40.29,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S1-C5,Backend_Bound.Memory_Bound,39.13,% Slots,,,0.00,5.07,
50.769479451,S1-C5,Retiring.Microcode_Sequencer,8.99,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.07,
50.769479451,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
50.769479451,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.07,
50.769479451,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
50.769479451,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
50.769479451,S1-C6,Frontend_Bound,35.34,% Slots,,,0.00,5.34,
50.769479451,S1-C6,Backend_Bound,41.64,% Slots,,,0.00,5.34,
50.769479451,S1-C6,Retiring,12.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S1-C6,Frontend_Bound.Frontend_Latency,33.49,% Slots,,rs_events.empty_end,0.00,5.33,
50.769479451,S1-C6,Backend_Bound.Memory_Bound,33.16,% Slots,,,0.00,5.07,<==
50.769479451,S1-C6,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
50.769479451,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.41,% Clocks,,idq.ms_switches,0.00,5.08,
50.769479451,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
50.769479451,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C7,Frontend_Bound,32.75,% Slots,,,0.00,5.35,
50.769479451,S1-C7,Backend_Bound,44.71,% Slots,,,0.00,5.35,
50.769479451,S1-C7,Retiring,10.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
50.769479451,S1-C7,Frontend_Bound.Frontend_Latency,32.73,% Slots,,rs_events.empty_end,0.00,5.34,
50.769479451,S1-C7,Backend_Bound.Memory_Bound,32.54,% Slots,,,0.00,5.07,<==
50.769479451,S1-C7,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.07,
50.769479451,S1-C7,Retiring.Microcode_Sequencer,7.70,% Slots,,idq.ms_uops,0.00,5.07,
50.769479451,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.07,
50.769479451,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
50.769479451,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.07,
50.769479451,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
50.769479451,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
50.769479451,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.52,% Clocks,,,0.00,5.33,
50.769479451,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
50.769479451,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
50.769479451,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
53.665596197,S0-C0,Frontend_Bound,36.38,% Slots,,,0.00,5.23,
53.665596197,S0-C0,Bad_Speculation,15.41,% Slots,,,0.00,5.23,
53.665596197,S0-C0,Backend_Bound,19.21,% Slots,,,0.00,5.23,
53.665596197,S0-C0,Frontend_Bound.Frontend_Latency,25.50,% Slots,,rs_events.empty_end,0.00,5.23,
53.665596197,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.09,% Slots,,,0.00,5.23,
53.665596197,S0-C0,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.23,
53.665596197,S0-C0,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.23,
53.665596197,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.38,
53.665596197,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.93,% Core_Clocks,,,0.00,5.24,
53.665596197,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
53.665596197,S0-C1,Frontend_Bound,37.71,% Slots,,,0.00,5.24,
53.665596197,S0-C1,Bad_Speculation,19.95,% Slots,,,0.00,5.24,
53.665596197,S0-C1,Frontend_Bound.Frontend_Latency,24.38,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.66,% Slots,,,0.00,5.24,
53.665596197,S0-C1,Bad_Speculation.Branch_Mispredicts,19.78,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.38,
53.665596197,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.07,% Core_Clocks,,,0.00,5.24,
53.665596197,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C2,Frontend_Bound,35.26,% Slots,,,0.00,5.24,
53.665596197,S0-C2,Bad_Speculation,16.62,% Slots,,,0.00,5.24,
53.665596197,S0-C2,Backend_Bound,14.85,% Slots,,,0.00,5.24,
53.665596197,S0-C2,Frontend_Bound.Frontend_Latency,24.81,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S0-C2,Bad_Speculation.Branch_Mispredicts,16.43,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S0-C2,Backend_Bound.Memory_Bound,25.17,% Slots,,,0.00,5.24,
53.665596197,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.38,
53.665596197,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C3,Frontend_Bound,35.23,% Slots,,,0.00,5.24,
53.665596197,S0-C3,Bad_Speculation,11.33,% Slots,,,0.00,5.24,
53.665596197,S0-C3,Backend_Bound,22.80,% Slots,,,0.00,5.24,
53.665596197,S0-C3,Frontend_Bound.Frontend_Latency,23.38,% Slots,,rs_events.empty_end,0.00,5.24,<==
53.665596197,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.67,% Slots,,,0.00,5.24,
53.665596197,S0-C3,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S0-C3,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.24,
53.665596197,S0-C3,Backend_Bound.Core_Bound,10.87,% Slots,,,0.00,5.24,
53.665596197,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.38,
53.665596197,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
53.665596197,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.87,% Core_Clocks,,,0.00,5.24,
53.665596197,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C4,Frontend_Bound,37.13,% Slots,,,0.00,5.23,
53.665596197,S0-C4,Bad_Speculation,15.65,% Slots,,,0.00,5.23,
53.665596197,S0-C4,Backend_Bound,16.27,% Slots,,,0.00,5.23,
53.665596197,S0-C4,Frontend_Bound.Frontend_Latency,24.82,% Slots,,rs_events.empty_end,0.00,5.23,
53.665596197,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.23,
53.665596197,S0-C4,Bad_Speculation.Branch_Mispredicts,15.45,% Slots,,br_misp_retired.all_branches,0.00,5.23,
53.665596197,S0-C4,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.23,
53.665596197,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.38,
53.665596197,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
53.665596197,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C5,Frontend_Bound,39.23,% Slots,,,0.00,5.24,
53.665596197,S0-C5,Bad_Speculation,15.52,% Slots,,,0.00,5.24,
53.665596197,S0-C5,Backend_Bound,10.90,% Slots,,,0.00,5.24,
53.665596197,S0-C5,Frontend_Bound.Frontend_Latency,32.99,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.67,% Slots,,,0.00,5.24,
53.665596197,S0-C5,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.38,
53.665596197,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.39,% Core_Clocks,,,0.00,5.24,
53.665596197,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C6,Frontend_Bound,34.49,% Slots,,,0.00,5.23,
53.665596197,S0-C6,Bad_Speculation,17.01,% Slots,,,0.00,5.23,
53.665596197,S0-C6,Backend_Bound,17.00,% Slots,,,0.00,5.23,
53.665596197,S0-C6,Frontend_Bound.Frontend_Latency,27.48,% Slots,,rs_events.empty_end,0.00,5.23,
53.665596197,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.23,
53.665596197,S0-C6,Bad_Speculation.Branch_Mispredicts,16.84,% Slots,,br_misp_retired.all_branches,0.00,5.23,
53.665596197,S0-C6,Backend_Bound.Memory_Bound,54.94,% Slots,,,0.00,5.23,
53.665596197,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.38,
53.665596197,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.23,% Core_Clocks,,,0.00,5.24,
53.665596197,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.29,% Core_Clocks,,,0.00,5.24,
53.665596197,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
53.665596197,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C7,Frontend_Bound,30.98,% Slots,,,0.00,5.24,
53.665596197,S0-C7,Bad_Speculation,16.58,% Slots,,,0.00,5.24,
53.665596197,S0-C7,Backend_Bound,21.29,% Slots,,,0.00,5.24,
53.665596197,S0-C7,Frontend_Bound.Frontend_Latency,26.77,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.77,% Slots,,,0.00,5.24,
53.665596197,S0-C7,Bad_Speculation.Branch_Mispredicts,16.41,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S0-C7,Backend_Bound.Memory_Bound,45.80,% Slots,,,0.00,5.24,
53.665596197,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.39,
53.665596197,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,<==
53.665596197,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.68,% Core_Clocks,,,0.00,5.24,
53.665596197,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C0,Frontend_Bound,43.91,% Slots,,,0.00,5.24,
53.665596197,S1-C0,Bad_Speculation,17.52,% Slots,,,0.00,5.24,
53.665596197,S1-C0,Frontend_Bound.Frontend_Latency,25.99,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.96,% Slots,,,0.00,5.24,
53.665596197,S1-C0,Bad_Speculation.Branch_Mispredicts,17.24,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.38,
53.665596197,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.09,% Core_Clocks,,,0.00,5.25,
53.665596197,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C1,Frontend_Bound,37.58,% Slots,,,0.00,5.24,
53.665596197,S1-C1,Bad_Speculation,15.61,% Slots,,,0.00,5.24,
53.665596197,S1-C1,Backend_Bound,17.36,% Slots,,,0.00,5.24,
53.665596197,S1-C1,Frontend_Bound.Frontend_Latency,27.38,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S1-C1,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S1-C1,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.24,
53.665596197,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.38,
53.665596197,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C2,Frontend_Bound,34.60,% Slots,,,0.00,5.24,<==
53.665596197,S1-C2,Bad_Speculation,14.88,% Slots,,,0.00,5.24,
53.665596197,S1-C2,Backend_Bound,18.99,% Slots,,,0.00,5.24,
53.665596197,S1-C2,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.86,% Slots,,,0.00,5.24,
53.665596197,S1-C2,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S1-C2,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.24,
53.665596197,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.38,
53.665596197,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
53.665596197,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.78,% Core_Clocks,,,0.00,5.25,
53.665596197,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C3,Frontend_Bound,28.38,% Slots,,,0.00,5.24,
53.665596197,S1-C3,Bad_Speculation,19.62,% Slots,,,0.00,5.24,
53.665596197,S1-C3,Backend_Bound,19.15,% Slots,,,0.00,5.24,
53.665596197,S1-C3,Frontend_Bound.Frontend_Latency,26.87,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S1-C3,Bad_Speculation.Branch_Mispredicts,19.46,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S1-C3,Backend_Bound.Memory_Bound,13.00,% Slots,,,0.00,5.24,
53.665596197,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.38,
53.665596197,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C4,Frontend_Bound,34.25,% Slots,,,0.00,5.24,
53.665596197,S1-C4,Bad_Speculation,16.65,% Slots,,,0.00,5.24,
53.665596197,S1-C4,Backend_Bound,18.72,% Slots,,,0.00,5.24,
53.665596197,S1-C4,Frontend_Bound.Frontend_Latency,23.21,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S1-C4,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S1-C4,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.24,
53.665596197,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.38,
53.665596197,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
53.665596197,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C5,Frontend_Bound,36.37,% Slots,,,0.00,5.24,
53.665596197,S1-C5,Bad_Speculation,14.68,% Slots,,,0.00,5.24,
53.665596197,S1-C5,Backend_Bound,17.54,% Slots,,,0.00,5.24,
53.665596197,S1-C5,Frontend_Bound.Frontend_Latency,28.82,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.59,% Slots,,,0.00,5.24,
53.665596197,S1-C5,Bad_Speculation.Branch_Mispredicts,14.50,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S1-C5,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.24,
53.665596197,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.38,
53.665596197,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,<==
53.665596197,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.12,% Core_Clocks,,,0.00,5.24,
53.665596197,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C6,Frontend_Bound,34.93,% Slots,,,0.00,5.24,<==
53.665596197,S1-C6,Bad_Speculation,13.49,% Slots,,,0.00,5.24,
53.665596197,S1-C6,Backend_Bound,15.80,% Slots,,,0.00,5.24,
53.665596197,S1-C6,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.14,% Slots,,,0.00,5.24,
53.665596197,S1-C6,Bad_Speculation.Branch_Mispredicts,13.35,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.38,
53.665596197,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
53.665596197,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.35,% Core_Clocks,,,0.00,5.24,
53.665596197,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C7,Frontend_Bound,37.00,% Slots,,,0.00,5.24,<==
53.665596197,S1-C7,Bad_Speculation,15.27,% Slots,,,0.00,5.24,
53.665596197,S1-C7,Backend_Bound,18.01,% Slots,,,0.00,5.24,
53.665596197,S1-C7,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.24,
53.665596197,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.92,% Slots,,,0.00,5.24,
53.665596197,S1-C7,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.24,
53.665596197,S1-C7,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.24,
53.665596197,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.38,
53.665596197,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
53.665596197,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.665596197,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.665596197,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
53.665596197,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
53.665596197,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
53.665596197,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
53.665596197,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
55.258020396,S0-C0,Frontend_Bound,28.39,% Slots,,,0.00,5.27,
55.258020396,S0-C0,Bad_Speculation,11.93,% Slots,,,0.00,5.27,
55.258020396,S0-C0,Backend_Bound,24.31,% Slots,,,0.00,5.27,
55.258020396,S0-C0,Frontend_Bound.Frontend_Latency,18.65,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.27,
55.258020396,S0-C0,Bad_Speculation.Branch_Mispredicts,11.66,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S0-C0,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.27,
55.258020396,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,<==
55.258020396,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.258020396,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S0-C1,Frontend_Bound,23.55,% Slots,,,0.00,5.27,
55.258020396,S0-C1,Bad_Speculation,12.58,% Slots,,,0.00,5.27,
55.258020396,S0-C1,Backend_Bound,29.89,% Slots,,,0.00,5.27,
55.258020396,S0-C1,Frontend_Bound.Frontend_Latency,18.35,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S0-C1,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S0-C1,Backend_Bound.Memory_Bound,26.62,% Slots,,,0.00,5.27,
55.258020396,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
55.258020396,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
55.258020396,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.258020396,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S0-C2,Frontend_Bound,27.67,% Slots,,,0.00,5.27,
55.258020396,S0-C2,Bad_Speculation,13.49,% Slots,,,0.00,5.27,
55.258020396,S0-C2,Backend_Bound,22.01,% Slots,,,0.00,5.27,
55.258020396,S0-C2,Frontend_Bound.Frontend_Latency,17.67,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S0-C2,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S0-C2,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.27,
55.258020396,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
55.258020396,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.258020396,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S0-C3,Frontend_Bound,28.31,% Slots,,,0.00,5.27,
55.258020396,S0-C3,Bad_Speculation,12.29,% Slots,,,0.00,5.27,
55.258020396,S0-C3,Backend_Bound,23.25,% Slots,,,0.00,5.27,
55.258020396,S0-C3,Retiring,32.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
55.258020396,S0-C3,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.27,
55.258020396,S0-C3,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S0-C3,Backend_Bound.Memory_Bound,16.83,% Slots,,,0.00,5.27,
55.258020396,S0-C3,Retiring.Microcode_Sequencer,1.94,% Slots,,idq.ms_uops,0.00,5.13,<==
55.258020396,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.27,
55.258020396,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
55.258020396,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.11,% Clocks,,idq.ms_switches,0.00,5.27,
55.258020396,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.63,% Core_Clocks,,,0.00,5.27,
55.258020396,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.11,% Core_Clocks,,,0.00,5.27,
55.258020396,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.258020396,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S0-C4,Frontend_Bound,28.70,% Slots,,,0.00,5.27,
55.258020396,S0-C4,Bad_Speculation,11.63,% Slots,,,0.00,5.27,
55.258020396,S0-C4,Backend_Bound,20.19,% Slots,,,0.00,5.27,
55.258020396,S0-C4,Retiring,32.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
55.258020396,S0-C4,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.27,
55.258020396,S0-C4,Bad_Speculation.Branch_Mispredicts,11.51,% Slots,,br_misp_retired.all_branches,0.00,5.11,
55.258020396,S0-C4,Backend_Bound.Memory_Bound,11.25,% Slots,,,0.00,5.27,
55.258020396,S0-C4,Retiring.Microcode_Sequencer,1.72,% Slots,,idq.ms_uops,0.00,5.13,<==
55.258020396,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
55.258020396,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.17,% Clocks,,idq.ms_switches,0.00,5.26,
55.258020396,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.86,% Core_Clocks,,,0.00,5.27,
55.258020396,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.55,% Core_Clocks,,,0.00,5.27,
55.258020396,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
55.258020396,S0-C5,Frontend_Bound,30.84,% Slots,,,0.00,5.27,
55.258020396,S0-C5,Bad_Speculation,15.70,% Slots,,,0.00,5.27,
55.258020396,S0-C5,Backend_Bound,16.61,% Slots,,,0.00,5.27,
55.258020396,S0-C5,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.27,
55.258020396,S0-C5,Bad_Speculation.Branch_Mispredicts,15.55,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S0-C5,Backend_Bound.Memory_Bound,11.49,% Slots,,,0.00,5.27,
55.258020396,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.27,
55.258020396,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
55.258020396,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.41,% Core_Clocks,,,0.00,5.27,
55.258020396,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.258020396,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S0-C6,Frontend_Bound,34.53,% Slots,,,0.00,5.28,
55.258020396,S0-C6,Bad_Speculation,14.39,% Slots,,,0.00,5.28,
55.258020396,S0-C6,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.28,
55.258020396,S0-C6,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.11,
55.258020396,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
55.258020396,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.15,% Core_Clocks,,,0.00,5.27,
55.258020396,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
55.258020396,S0-C7,Frontend_Bound,27.24,% Slots,,,0.00,5.27,
55.258020396,S0-C7,Bad_Speculation,14.55,% Slots,,,0.00,5.27,
55.258020396,S0-C7,Backend_Bound,22.01,% Slots,,,0.00,5.27,
55.258020396,S0-C7,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.27,
55.258020396,S0-C7,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.11,
55.258020396,S0-C7,Backend_Bound.Memory_Bound,12.78,% Slots,,,0.00,5.27,
55.258020396,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,<==
55.258020396,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.258020396,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
55.258020396,S1-C0,Frontend_Bound,34.59,% Slots,,,0.00,5.27,
55.258020396,S1-C0,Bad_Speculation,12.87,% Slots,,,0.00,5.27,
55.258020396,S1-C0,Backend_Bound,17.00,% Slots,,,0.00,5.27,
55.258020396,S1-C0,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.27,
55.258020396,S1-C0,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S1-C0,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.27,
55.258020396,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.27,
55.258020396,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
55.258020396,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.81,% Core_Clocks,,,0.00,5.28,
55.258020396,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.44,% Core_Clocks,,,0.00,5.28,
55.258020396,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
55.258020396,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S1-C1,Frontend_Bound,31.72,% Slots,,,0.00,5.27,
55.258020396,S1-C1,Bad_Speculation,13.74,% Slots,,,0.00,5.27,
55.258020396,S1-C1,Backend_Bound,18.09,% Slots,,,0.00,5.27,
55.258020396,S1-C1,Retiring,40.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
55.258020396,S1-C1,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.67,% Slots,,,0.00,5.27,
55.258020396,S1-C1,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S1-C1,Backend_Bound.Memory_Bound,12.06,% Slots,,,0.00,5.27,
55.258020396,S1-C1,Retiring.Microcode_Sequencer,2.01,% Slots,,idq.ms_uops,0.00,5.27,<==
55.258020396,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
55.258020396,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.02,% Clocks,,idq.ms_switches,0.00,5.27,
55.258020396,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.67,% Core_Clocks,,,0.00,5.28,
55.258020396,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
55.258020396,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S1-C2,Frontend_Bound,22.92,% Slots,,,0.00,5.27,
55.258020396,S1-C2,Bad_Speculation,13.49,% Slots,,,0.00,5.27,
55.258020396,S1-C2,Backend_Bound,28.89,% Slots,,,0.00,5.27,
55.258020396,S1-C2,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S1-C2,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S1-C2,Backend_Bound.Memory_Bound,19.31,% Slots,,,0.00,5.27,
55.258020396,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
55.258020396,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
55.258020396,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.258020396,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S1-C3,Frontend_Bound,23.01,% Slots,,,0.00,5.27,
55.258020396,S1-C3,Bad_Speculation,14.44,% Slots,,,0.00,5.27,
55.258020396,S1-C3,Backend_Bound,28.95,% Slots,,,0.00,5.27,
55.258020396,S1-C3,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S1-C3,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.258020396,S1-C3,Backend_Bound.Memory_Bound,21.84,% Slots,,,0.00,5.27,
55.258020396,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
55.258020396,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
55.258020396,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
55.258020396,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
55.258020396,S1-C4,Frontend_Bound,29.65,% Slots,,,0.00,5.27,
55.258020396,S1-C4,Bad_Speculation,13.32,% Slots,,,0.00,5.27,
55.258020396,S1-C4,Backend_Bound,21.32,% Slots,,,0.00,5.27,
55.258020396,S1-C4,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.97,% Slots,,,0.00,5.27,
55.258020396,S1-C4,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.11,
55.258020396,S1-C4,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.27,
55.258020396,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
55.258020396,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.10,% Core_Clocks,,,0.00,5.27,
55.258020396,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.49,% Core_Clocks,,,0.00,5.27,
55.258020396,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
55.258020396,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
55.258020396,S1-C5,Frontend_Bound,32.12,% Slots,,,0.00,5.27,
55.258020396,S1-C5,Bad_Speculation,14.58,% Slots,,,0.00,5.27,
55.258020396,S1-C5,Backend_Bound,19.28,% Slots,,,0.00,5.27,
55.258020396,S1-C5,Frontend_Bound.Frontend_Latency,17.88,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S1-C5,Bad_Speculation.Branch_Mispredicts,14.42,% Slots,,br_misp_retired.all_branches,0.00,5.27,
55.258020396,S1-C5,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.27,
55.258020396,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.28,
55.258020396,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
55.258020396,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.258020396,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
55.258020396,S1-C6,Frontend_Bound,25.50,% Slots,,,0.00,5.27,
55.258020396,S1-C6,Bad_Speculation,12.95,% Slots,,,0.00,5.27,
55.258020396,S1-C6,Backend_Bound,26.49,% Slots,,,0.00,5.27,
55.258020396,S1-C6,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.27,
55.258020396,S1-C6,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.27,
55.258020396,S1-C6,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.27,
55.258020396,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
55.258020396,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.51,% Core_Clocks,,,0.00,5.28,
55.258020396,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.05,% Core_Clocks,,,0.00,5.27,
55.258020396,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
55.258020396,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
55.258020396,S1-C7,Frontend_Bound,29.24,% Slots,,,0.00,5.27,
55.258020396,S1-C7,Bad_Speculation,12.11,% Slots,,,0.00,5.27,
55.258020396,S1-C7,Backend_Bound,22.27,% Slots,,,0.00,5.27,
55.258020396,S1-C7,Frontend_Bound.Frontend_Latency,21.52,% Slots,,rs_events.empty_end,0.00,5.27,
55.258020396,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.69,% Slots,,,0.00,5.27,
55.258020396,S1-C7,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.27,
55.258020396,S1-C7,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.27,
55.258020396,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.27,
55.258020396,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
55.258020396,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.73,% Core_Clocks,,,0.00,5.27,
55.258020396,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.45,% Core_Clocks,,,0.00,5.27,
55.258020396,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
55.258020396,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
55.258020396,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
55.258020396,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
55.258020396,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
55.258020396,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
55.258020396,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
55.258020396,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
55.258020396,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
55.258020396,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
55.258020396,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
55.258020396,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
55.258020396,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
55.258020396,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
55.258020396,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
55.258020396,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
55.258020396,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
55.258020396,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
55.258020396,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
56.734473402,S0-C0,Frontend_Bound,24.82,% Slots,,,0.00,5.15,
56.734473402,S0-C0,Bad_Speculation,15.21,% Slots,,,0.00,5.15,
56.734473402,S0-C0,Backend_Bound,22.22,% Slots,,,0.00,5.15,
56.734473402,S0-C0,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.15,
56.734473402,S0-C0,Bad_Speculation.Branch_Mispredicts,15.06,% Slots,,br_misp_retired.all_branches,0.00,5.15,
56.734473402,S0-C0,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.15,
56.734473402,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,<==
56.734473402,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
56.734473402,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C1,Bad_Speculation,10.40,% Slots,,,0.00,5.15,
56.734473402,S0-C1,Bad_Speculation.Branch_Mispredicts,9.65,% Slots,,br_misp_retired.all_branches,0.00,5.15,
56.734473402,S0-C1,Backend_Bound,20.77,% Slots,,,0.00,5.15,
56.734473402,S0-C1,Backend_Bound.Core_Bound,11.14,% Slots,,,0.00,5.15,
56.734473402,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.51,% Clocks,,,0.00,5.15,<==
56.734473402,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C2,Backend_Bound,42.70,% Slots,,,0.00,5.15,
56.734473402,S0-C2,Backend_Bound.Memory_Bound,36.58,% Slots,,,0.00,5.15,
56.734473402,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
56.734473402,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C3,Backend_Bound,19.19,% Slots,,,0.00,5.15,
56.734473402,S0-C3,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.15,
56.734473402,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.01,% Clocks,,,0.00,5.15,<==
56.734473402,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C4,Backend_Bound,51.22,% Slots,,,0.00,5.15,
56.734473402,S0-C4,Backend_Bound.Memory_Bound,39.17,% Slots,,,0.00,5.15,
56.734473402,S0-C4,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.15,
56.734473402,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
56.734473402,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
56.734473402,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.93,% Clocks,,,0.00,5.15,
56.734473402,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C5,Frontend_Bound,28.75,% Slots,,,0.00,5.15,
56.734473402,S0-C5,Backend_Bound,22.59,% Slots,,,0.00,5.15,
56.734473402,S0-C5,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.15,<==
56.734473402,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.15,
56.734473402,S0-C5,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.15,
56.734473402,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.15,
56.734473402,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
56.734473402,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.35,% Core_Clocks,,,0.00,5.42,
56.734473402,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C6,Backend_Bound,44.87,% Slots,,,0.00,5.15,<==
56.734473402,S0-C6,Backend_Bound.Memory_Bound,22.20,% Slots,,,0.00,5.15,
56.734473402,S0-C6,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.15,
56.734473402,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,21.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
56.734473402,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.70,% Clocks,,,0.00,5.15,
56.734473402,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C7,Backend_Bound,66.28,% Slots,,,0.00,5.15,
56.734473402,S0-C7,Backend_Bound.Memory_Bound,42.00,% Slots,,,0.00,5.15,
56.734473402,S0-C7,Backend_Bound.Core_Bound,24.28,% Slots,,,0.00,5.15,
56.734473402,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,<==
56.734473402,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.32,% Clocks,,,0.00,5.15,
56.734473402,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C0,Bad_Speculation,10.01,% Slots,,,0.00,5.15,
56.734473402,S1-C0,Bad_Speculation.Branch_Mispredicts,9.92,% Slots,,br_misp_retired.all_branches,0.00,5.15,
56.734473402,S1-C0,Backend_Bound,24.65,% Slots,,,0.00,5.15,
56.734473402,S1-C0,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.15,<==
56.734473402,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C1,Backend_Bound,44.22,% Slots,,,0.00,5.15,<==
56.734473402,S1-C1,Backend_Bound.Memory_Bound,22.14,% Slots,,,0.00,5.15,
56.734473402,S1-C1,Backend_Bound.Core_Bound,22.08,% Slots,,,0.00,5.15,
56.734473402,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
56.734473402,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C2,Backend_Bound,45.69,% Slots,,,0.00,5.15,
56.734473402,S1-C2,Backend_Bound.Memory_Bound,34.68,% Slots,,,0.00,5.15,
56.734473402,S1-C2,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.15,
56.734473402,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
56.734473402,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,<==
56.734473402,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C3,Backend_Bound,35.65,% Slots,,,0.00,5.15,<==
56.734473402,S1-C3,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.15,
56.734473402,S1-C3,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.15,
56.734473402,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
56.734473402,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C4,Backend_Bound,47.12,% Slots,,,0.00,5.15,
56.734473402,S1-C4,Backend_Bound.Memory_Bound,32.67,% Slots,,,0.00,5.15,
56.734473402,S1-C4,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.15,
56.734473402,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,<==
56.734473402,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.19,% Clocks,,,0.00,5.15,
56.734473402,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C5,Frontend_Bound,21.24,% Slots,,,0.00,5.15,
56.734473402,S1-C5,Backend_Bound,43.14,% Slots,,,0.00,5.15,
56.734473402,S1-C5,Retiring,30.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
56.734473402,S1-C5,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.14,
56.734473402,S1-C5,Backend_Bound.Memory_Bound,15.89,% Slots,,,0.00,5.14,
56.734473402,S1-C5,Backend_Bound.Core_Bound,27.25,% Slots,,,0.00,5.14,<==
56.734473402,S1-C5,Retiring.Microcode_Sequencer,4.60,% Slots,,idq.ms_uops,0.00,5.15,
56.734473402,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
56.734473402,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.08,% Clocks,,idq.ms_switches,0.00,5.16,
56.734473402,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
56.734473402,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C6,Backend_Bound,52.96,% Slots,,,0.00,5.15,
56.734473402,S1-C6,Backend_Bound.Memory_Bound,43.17,% Slots,,,0.00,5.14,<==
56.734473402,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,20.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
56.734473402,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
56.734473402,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C7,Frontend_Bound,20.68,% Slots,,,0.00,5.15,
56.734473402,S1-C7,Backend_Bound,30.62,% Slots,,,0.00,5.15,
56.734473402,S1-C7,Retiring,43.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
56.734473402,S1-C7,Backend_Bound.Memory_Bound,21.39,% Slots,,,0.00,5.14,
56.734473402,S1-C7,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.15,<==
56.734473402,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.11,% Clocks,,idq.ms_switches,0.00,5.15,
56.734473402,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
56.734473402,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
56.734473402,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
58.191855203,S0-C0,Backend_Bound,38.08,% Slots,,,0.00,5.21,
58.191855203,S0-C0,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.21,<==
58.191855203,S0-C0,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.21,
58.191855203,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
58.191855203,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
58.191855203,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
58.191855203,S0-C1,Backend_Bound,29.89,% Slots,,,0.00,5.21,<==
58.191855203,S0-C1,Backend_Bound.Memory_Bound,17.19,% Slots,,,0.00,5.21,
58.191855203,S0-C1,Backend_Bound.Core_Bound,12.70,% Slots,,,0.00,5.21,
58.191855203,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
58.191855203,S0-C1-T0,Backend_Bound.Core_Bound.Divider,24.40,% Clocks,,arith.fpu_div_active,0.00,5.21,
58.191855203,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.16,% Clocks,,,0.00,5.21,
58.191855203,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
58.191855203,S0-C2,Backend_Bound,73.05,% Slots,,,0.00,5.21,
58.191855203,S0-C2,Backend_Bound.Memory_Bound,47.60,% Slots,,,0.00,5.21,
58.191855203,S0-C2,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.21,
58.191855203,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
58.191855203,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.62,% Clocks,,,0.00,5.21,
58.191855203,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
58.191855203,S0-C3,Backend_Bound,28.81,% Slots,,,0.00,5.21,
58.191855203,S0-C3,Backend_Bound.Memory_Bound,19.28,% Slots,,,0.00,5.21,<==
58.191855203,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C4,Backend_Bound,53.25,% Slots,,,0.00,5.21,
58.191855203,S0-C4,Backend_Bound.Memory_Bound,36.64,% Slots,,,0.00,5.21,
58.191855203,S0-C4,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.21,
58.191855203,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,<==
58.191855203,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.66,% Clocks,,,0.00,5.21,
58.191855203,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C5,Frontend_Bound,23.53,% Slots,,,0.00,5.21,
58.191855203,S0-C5,Backend_Bound,28.07,% Slots,,,0.00,5.21,
58.191855203,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.21,
58.191855203,S0-C5,Backend_Bound.Memory_Bound,16.57,% Slots,,,0.00,5.21,<==
58.191855203,S0-C5,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.21,
58.191855203,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.46,% Core_Clocks,,,0.00,5.21,
58.191855203,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.24,% Clocks,,,0.00,5.21,
58.191855203,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C6,Frontend_Bound,36.22,% Slots,,,0.00,5.21,
58.191855203,S0-C6,Backend_Bound,23.80,% Slots,,,0.00,5.21,
58.191855203,S0-C6,Frontend_Bound.Frontend_Latency,40.83,% Slots,,rs_events.empty_end,0.00,5.21,<==
58.191855203,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.21,
58.191855203,S0-C6,Backend_Bound.Core_Bound,64.88,% Slots,,,0.00,5.21,
58.191855203,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.22,
58.191855203,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
58.191855203,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.29,% Core_Clocks,,,0.00,5.21,
58.191855203,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.70,% Core_Clocks,,,0.00,5.49,
58.191855203,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.73,% Clocks,,,0.00,5.21,
58.191855203,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C7,Backend_Bound,50.71,% Slots,,,0.00,5.21,<==
58.191855203,S0-C7,Backend_Bound.Memory_Bound,26.67,% Slots,,,0.00,5.21,
58.191855203,S0-C7,Backend_Bound.Core_Bound,24.04,% Slots,,,0.00,5.21,
58.191855203,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
58.191855203,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
58.191855203,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C0,Frontend_Bound,23.21,% Slots,,,0.00,5.21,<==
58.191855203,S1-C0,Bad_Speculation,12.54,% Slots,,,0.00,5.21,
58.191855203,S1-C0,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.21,
58.191855203,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C1,Backend_Bound,26.54,% Slots,,,0.00,5.21,
58.191855203,S1-C1,Backend_Bound.Memory_Bound,16.64,% Slots,,,0.00,5.21,<==
58.191855203,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
58.191855203,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
58.191855203,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C2,Frontend_Bound,26.26,% Slots,,,0.00,5.21,
58.191855203,S1-C2,Bad_Speculation,11.92,% Slots,,,0.00,5.21,
58.191855203,S1-C2,Backend_Bound,31.02,% Slots,,,0.00,5.21,
58.191855203,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.21,
58.191855203,S1-C2,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.21,
58.191855203,S1-C2,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.2,
58.191855203,S1-C2,Backend_Bound.Core_Bound,20.52,% Slots,,,0.00,5.2,<==
58.191855203,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.88,% Core_Clocks,,,0.00,5.22,
58.191855203,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.59,% Core_Clocks,,,0.00,5.49,
58.191855203,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
58.191855203,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
58.191855203,S1-C3,Backend_Bound,44.90,% Slots,,,0.00,5.21,<==
58.191855203,S1-C3,Backend_Bound.Memory_Bound,21.79,% Slots,,,0.00,5.21,
58.191855203,S1-C3,Backend_Bound.Core_Bound,23.11,% Slots,,,0.00,5.21,
58.191855203,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.44,% Clocks,,,0.00,5.21,
58.191855203,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
58.191855203,S1-C4,Backend_Bound,38.31,% Slots,,,0.00,5.21,<==
58.191855203,S1-C4,Backend_Bound.Memory_Bound,19.51,% Slots,,,0.00,5.21,
58.191855203,S1-C4,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.21,
58.191855203,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
58.191855203,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
58.191855203,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C5,Backend_Bound,49.16,% Slots,,,0.00,5.21,<==
58.191855203,S1-C5,Backend_Bound.Memory_Bound,24.26,% Slots,,,0.00,5.21,
58.191855203,S1-C5,Backend_Bound.Core_Bound,24.90,% Slots,,,0.00,5.21,
58.191855203,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
58.191855203,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
58.191855203,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C6,Frontend_Bound,21.75,% Slots,,,0.00,5.21,
58.191855203,S1-C6,Backend_Bound,30.40,% Slots,,,0.00,5.21,
58.191855203,S1-C6,Retiring,44.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
58.191855203,S1-C6,Backend_Bound.Memory_Bound,23.26,% Slots,,,0.00,5.21,
58.191855203,S1-C6,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.21,<==
58.191855203,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.69,% Clocks,,idq.ms_switches,0.00,5.21,
58.191855203,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
58.191855203,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C7,Frontend_Bound,21.23,% Slots,,,0.00,5.21,
58.191855203,S1-C7,Backend_Bound,42.89,% Slots,,,0.00,5.21,
58.191855203,S1-C7,Retiring,46.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
58.191855203,S1-C7,Frontend_Bound.Frontend_Latency,28.28,% Slots,,rs_events.empty_end,0.00,5.21,
58.191855203,S1-C7,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.21,
58.191855203,S1-C7,Backend_Bound.Core_Bound,25.96,% Slots,,,0.00,5.21,
58.191855203,S1-C7,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.21,<==
58.191855203,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
58.191855203,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.39,% Clocks,,idq.ms_switches,0.00,5.22,
58.191855203,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
58.191855203,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.69,% Clocks,,,0.00,5.21,
58.191855203,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
58.191855203,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
58.191855203,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
58.191855203,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
58.191855203,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
58.191855203,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
58.191855203,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
59.701225348,S0-C0,Backend_Bound,32.41,% Slots,,,0.00,5.3,
59.701225348,S0-C0,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.2,
59.701225348,S0-C0,Backend_Bound.Core_Bound,19.50,% Slots,,,0.00,5.2,
59.701225348,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.41,% Clocks,,,0.00,5.3,<==
59.701225348,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C1,Backend_Bound,32.01,% Slots,,,0.00,5.3,<==
59.701225348,S0-C1,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.19,
59.701225348,S0-C1,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.19,
59.701225348,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.14,% Clocks,,,0.00,5.3,
59.701225348,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C2,Frontend_Bound,21.56,% Slots,,,0.00,5.3,
59.701225348,S0-C2,Bad_Speculation,16.68,% Slots,,,0.00,5.3,
59.701225348,S0-C2,Backend_Bound,33.92,% Slots,,,0.00,5.3,<==
59.701225348,S0-C2,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C3,Frontend_Bound,23.76,% Slots,,,0.00,5.3,<==
59.701225348,S0-C3,Bad_Speculation,21.03,% Slots,,,0.00,5.3,
59.701225348,S0-C3,Backend_Bound,13.69,% Slots,,,0.00,5.3,
59.701225348,S0-C3,Bad_Speculation.Branch_Mispredicts,20.66,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C4,Frontend_Bound,27.82,% Slots,,,0.00,5.3,
59.701225348,S0-C4,Bad_Speculation,25.67,% Slots,,,0.00,5.3,
59.701225348,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.62,% Slots,,,0.00,5.3,<==
59.701225348,S0-C4,Bad_Speculation.Branch_Mispredicts,25.10,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.07,% Core_Clocks,,,0.00,5.3,
59.701225348,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.75,% Core_Clocks,,,0.00,5.04,
59.701225348,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C5,Backend_Bound,41.09,% Slots,,,0.00,5.3,<==
59.701225348,S0-C5,Backend_Bound.Memory_Bound,19.63,% Slots,,,0.00,5.19,
59.701225348,S0-C5,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.19,
59.701225348,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
59.701225348,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
59.701225348,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C6,Frontend_Bound,30.78,% Slots,,,0.00,5.3,
59.701225348,S0-C6,Bad_Speculation,11.25,% Slots,,,0.00,5.3,
59.701225348,S0-C6,Backend_Bound,16.82,% Slots,,,0.00,5.3,
59.701225348,S0-C6,Frontend_Bound.Frontend_Latency,18.49,% Slots,,rs_events.empty_end,0.00,5.19,<==
59.701225348,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.56,% Slots,,,0.00,5.3,
59.701225348,S0-C6,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S0-C6,Backend_Bound.Memory_Bound,11.68,% Slots,,,0.00,5.17,
59.701225348,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.31,
59.701225348,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
59.701225348,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.33,% Core_Clocks,,,0.00,5.3,
59.701225348,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C7,Bad_Speculation,13.13,% Slots,,,0.00,5.3,
59.701225348,S0-C7,Bad_Speculation.Branch_Mispredicts,12.95,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S0-C7,Backend_Bound,43.73,% Slots,,,0.00,5.3,
59.701225348,S0-C7,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.18,
59.701225348,S0-C7,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.18,
59.701225348,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
59.701225348,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C0,Bad_Speculation,11.56,% Slots,,,0.00,5.3,
59.701225348,S1-C0,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S1-C0,Backend_Bound,35.68,% Slots,,,0.00,5.3,
59.701225348,S1-C0,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.2,
59.701225348,S1-C0,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.2,<==
59.701225348,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C1,Backend_Bound,38.09,% Slots,,,0.00,5.3,<==
59.701225348,S1-C1,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.19,
59.701225348,S1-C1,Backend_Bound.Core_Bound,21.07,% Slots,,,0.00,5.19,
59.701225348,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
59.701225348,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.36,% Clocks,,,0.00,5.3,
59.701225348,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C2,Frontend_Bound,24.24,% Slots,,,0.00,5.3,
59.701225348,S1-C2,Bad_Speculation,12.97,% Slots,,,0.00,5.3,
59.701225348,S1-C2,Backend_Bound,30.66,% Slots,,,0.00,5.3,<==
59.701225348,S1-C2,Frontend_Bound.Frontend_Latency,16.83,% Slots,,rs_events.empty_end,0.00,5.19,
59.701225348,S1-C2,Bad_Speculation.Branch_Mispredicts,12.64,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S1-C2,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.18,
59.701225348,S1-C2,Backend_Bound.Core_Bound,15.27,% Slots,,,0.00,5.18,
59.701225348,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.3,
59.701225348,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
59.701225348,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C3,Backend_Bound,53.39,% Slots,,,0.00,5.3,<==
59.701225348,S1-C3,Backend_Bound.Memory_Bound,25.71,% Slots,,,0.00,5.19,
59.701225348,S1-C3,Backend_Bound.Core_Bound,27.68,% Slots,,,0.00,5.19,
59.701225348,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
59.701225348,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
59.701225348,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
59.701225348,S1-C4,Frontend_Bound,23.96,% Slots,,,0.00,5.3,
59.701225348,S1-C4,Bad_Speculation,14.28,% Slots,,,0.00,5.3,
59.701225348,S1-C4,Backend_Bound,32.05,% Slots,,,0.00,5.3,
59.701225348,S1-C4,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S1-C4,Backend_Bound.Core_Bound,22.87,% Slots,,,0.00,5.19,<==
59.701225348,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C5,Backend_Bound,33.58,% Slots,,,0.00,5.31,
59.701225348,S1-C5,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.03,
59.701225348,S1-C5-T0,Backend_Bound.Core_Bound.Divider,20.94,% Clocks,,arith.fpu_div_active,0.00,5.3,
59.701225348,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.00,% Clocks,,,0.00,5.3,<==
59.701225348,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
59.701225348,S1-C6,Frontend_Bound,22.94,% Slots,,,0.00,5.3,
59.701225348,S1-C6,Bad_Speculation,11.17,% Slots,,,0.00,5.3,
59.701225348,S1-C6,Backend_Bound,28.41,% Slots,,,0.00,5.3,
59.701225348,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.88,% Slots,,,0.00,5.15,
59.701225348,S1-C6,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.701225348,S1-C6,Backend_Bound.Memory_Bound,39.12,% Slots,,,0.00,5.03,
59.701225348,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.10,% Core_Clocks,,,0.00,5.31,
59.701225348,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.92,% Core_Clocks,,,0.00,5.03,
59.701225348,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
59.701225348,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
59.701225348,S1-C7,Backend_Bound,40.55,% Slots,,,0.00,5.3,
59.701225348,S1-C7,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.04,
59.701225348,S1-C7,Backend_Bound.Core_Bound,24.39,% Slots,,,0.00,5.04,
59.701225348,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
59.701225348,S1-C7-T0,Backend_Bound.Core_Bound.Divider,21.47,% Clocks,,arith.fpu_div_active,0.00,5.31,<==
59.701225348,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
59.701225348,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
59.701225348,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
59.701225348,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
61.212879654,S0-C0,Backend_Bound,39.51,% Slots,,,0.00,5.02,
61.212879654,S0-C0,Backend_Bound.Memory_Bound,30.39,% Slots,,,0.00,5.02,<==
61.212879654,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
61.212879654,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
61.212879654,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
61.212879654,S0-C1,Backend_Bound,35.08,% Slots,,,0.00,5.03,
61.212879654,S0-C1,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.03,
61.212879654,S0-C1,Backend_Bound.Core_Bound,22.85,% Slots,,,0.00,5.03,
61.212879654,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
61.212879654,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.97,% Clocks,,,0.00,5.29,<==
61.212879654,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C2,Frontend_Bound,20.96,% Slots,,,0.00,5.02,
61.212879654,S0-C2,Backend_Bound,36.89,% Slots,,,0.00,5.02,
61.212879654,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.02,
61.212879654,S0-C2,Backend_Bound.Memory_Bound,22.17,% Slots,,,0.00,5.02,
61.212879654,S0-C2,Backend_Bound.Core_Bound,14.72,% Slots,,,0.00,5.02,
61.212879654,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.20,% Core_Clocks,,,0.00,5.29,
61.212879654,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.93,% Core_Clocks,,,0.00,5.3,
61.212879654,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
61.212879654,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.73,% Clocks,,,0.00,5.29,
61.212879654,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
61.212879654,S0-C3,Backend_Bound,35.10,% Slots,,,0.00,5.03,
61.212879654,S0-C3,Backend_Bound.Memory_Bound,20.64,% Slots,,,0.00,5.03,
61.212879654,S0-C3,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.03,
61.212879654,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
61.212879654,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C4,Backend_Bound,39.15,% Slots,,,0.00,5.03,<==
61.212879654,S0-C4,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.03,
61.212879654,S0-C4,Backend_Bound.Core_Bound,21.56,% Slots,,,0.00,5.03,
61.212879654,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
61.212879654,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C5,Bad_Speculation,13.14,% Slots,,,0.00,5.02,
61.212879654,S0-C5,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.02,
61.212879654,S0-C5,Backend_Bound,51.84,% Slots,,,0.00,5.02,
61.212879654,S0-C5,Backend_Bound.Memory_Bound,68.17,% Slots,,,0.00,5.02,
61.212879654,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
61.212879654,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
61.212879654,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
61.212879654,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.03,
61.212879654,S0-C6,Backend_Bound.Memory_Bound,10.11,% Slots,,,0.00,5.03,
61.212879654,S0-C6,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.03,<==
61.212879654,S0-C6,Backend_Bound,25.89,% Slots,,,0.00,5.03,
61.212879654,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.94,% Core_Clocks,,,0.00,5.29,
61.212879654,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
61.212879654,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C7,Backend_Bound,30.67,% Slots,,,0.00,5.03,<==
61.212879654,S0-C7,Backend_Bound.Memory_Bound,12.84,% Slots,,,0.00,5.03,
61.212879654,S0-C7,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.03,
61.212879654,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C0,Frontend_Bound,20.35,% Slots,,,0.00,5.03,
61.212879654,S1-C0,Backend_Bound,22.77,% Slots,,,0.00,5.02,<==
61.212879654,S1-C0,Backend_Bound.Memory_Bound,10.94,% Slots,,,0.00,5.02,
61.212879654,S1-C0,Backend_Bound.Core_Bound,11.84,% Slots,,,0.00,5.02,
61.212879654,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
61.212879654,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.17,% Clocks,,,0.00,5.29,
61.212879654,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
61.212879654,S1-C1,Frontend_Bound,22.52,% Slots,,,0.00,5.29,
61.212879654,S1-C1,Bad_Speculation,10.09,% Slots,,,0.00,5.29,
61.212879654,S1-C1,Backend_Bound,31.08,% Slots,,,0.00,5.29,<==
61.212879654,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.82,% Slots,,,0.00,5.29,
61.212879654,S1-C1,Bad_Speculation.Branch_Mispredicts,9.84,% Slots,,br_misp_retired.all_branches,0.00,5.03,
61.212879654,S1-C1,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.14,
61.212879654,S1-C1,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.14,
61.212879654,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
61.212879654,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
61.212879654,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C2,Frontend_Bound,29.05,% Slots,,,0.00,5.29,<==
61.212879654,S1-C2,Bad_Speculation,10.18,% Slots,,,0.00,5.29,
61.212879654,S1-C2,Backend_Bound,25.34,% Slots,,,0.00,5.29,
61.212879654,S1-C2,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.03,
61.212879654,S1-C2,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.14,
61.212879654,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
61.212879654,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
61.212879654,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C3,Bad_Speculation,13.93,% Slots,,,0.00,5.3,
61.212879654,S1-C3,Bad_Speculation.Branch_Mispredicts,13.81,% Slots,,br_misp_retired.all_branches,0.00,5.03,
61.212879654,S1-C3,Backend_Bound,32.63,% Slots,,,0.00,5.3,
61.212879654,S1-C3,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.13,<==
61.212879654,S1-C3,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.13,
61.212879654,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
61.212879654,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
61.212879654,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.08,% Clocks,,,0.00,5.29,
61.212879654,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C4,Frontend_Bound,23.58,% Slots,,,0.00,5.29,
61.212879654,S1-C4,Bad_Speculation,11.59,% Slots,,,0.00,5.29,
61.212879654,S1-C4,Backend_Bound,27.18,% Slots,,,0.00,5.29,<==
61.212879654,S1-C4,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.29,
61.212879654,S1-C4,Backend_Bound.Memory_Bound,14.13,% Slots,,,0.00,5.13,
61.212879654,S1-C4,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.13,
61.212879654,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
61.212879654,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
61.212879654,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.44,% Clocks,,,0.00,5.29,
61.212879654,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
61.212879654,S1-C5,Backend_Bound,40.41,% Slots,,,0.00,5.29,
61.212879654,S1-C5,Backend_Bound.Memory_Bound,23.00,% Slots,,,0.00,5.14,<==
61.212879654,S1-C5,Backend_Bound.Core_Bound,17.41,% Slots,,,0.00,5.14,
61.212879654,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
61.212879654,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
61.212879654,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.44,% Clocks,,,0.00,5.29,
61.212879654,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C6,Backend_Bound,33.35,% Slots,,,0.00,5.29,<==
61.212879654,S1-C6,Backend_Bound.Memory_Bound,17.69,% Slots,,,0.00,5.14,
61.212879654,S1-C6,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.14,
61.212879654,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
61.212879654,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
61.212879654,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.37,% Clocks,,,0.00,5.29,
61.212879654,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C7,Backend_Bound,34.55,% Slots,,,0.00,5.29,<==
61.212879654,S1-C7,Backend_Bound.Memory_Bound,18.26,% Slots,,,0.00,5.14,
61.212879654,S1-C7,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.14,
61.212879654,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
61.212879654,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.38,% Clocks,,,0.00,5.29,
61.212879654,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
61.212879654,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
61.212879654,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
61.212879654,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
61.212879654,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
61.212879654,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
62.693389412,S0-C0,Frontend_Bound,27.37,% Slots,,,0.00,5.39,
62.693389412,S0-C0,Bad_Speculation,15.28,% Slots,,,0.00,5.39,
62.693389412,S0-C0,Backend_Bound,27.56,% Slots,,,0.00,5.39,
62.693389412,S0-C0,Frontend_Bound.Frontend_Latency,35.80,% Slots,,rs_events.empty_end,0.00,5.39,
62.693389412,S0-C0,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.12,
62.693389412,S0-C0,Backend_Bound.Core_Bound,60.51,% Slots,,,0.00,5.12,<==
62.693389412,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.34,% Clocks,,,0.00,5.13,
62.693389412,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
62.693389412,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
62.693389412,S0-C1,Frontend_Bound,34.61,% Slots,,,0.00,5.4,
62.693389412,S0-C1,Bad_Speculation,14.79,% Slots,,,0.00,5.4,
62.693389412,S0-C1,Backend_Bound,17.61,% Slots,,,0.00,5.4,
62.693389412,S0-C1,Frontend_Bound.Frontend_Latency,26.39,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.4,
62.693389412,S0-C1,Bad_Speculation.Branch_Mispredicts,14.58,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S0-C1,Backend_Bound.Core_Bound,32.14,% Slots,,,0.00,5.12,
62.693389412,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.13,
62.693389412,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.92,% Clocks,,,0.00,5.4,
62.693389412,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
62.693389412,S0-C2,Frontend_Bound,32.39,% Slots,,,0.00,5.4,<==
62.693389412,S0-C2,Bad_Speculation,12.51,% Slots,,,0.00,5.4,
62.693389412,S0-C2,Backend_Bound,27.13,% Slots,,,0.00,5.4,
62.693389412,S0-C2,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S0-C2,Backend_Bound.Memory_Bound,18.83,% Slots,,,0.00,5.12,
62.693389412,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
62.693389412,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
62.693389412,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
62.693389412,S0-C3,Frontend_Bound,32.57,% Slots,,,0.00,5.4,
62.693389412,S0-C3,Bad_Speculation,16.01,% Slots,,,0.00,5.4,
62.693389412,S0-C3,Backend_Bound,21.44,% Slots,,,0.00,5.4,
62.693389412,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.52,% Slots,,,0.00,5.4,
62.693389412,S0-C3,Bad_Speculation.Branch_Mispredicts,15.78,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S0-C3,Backend_Bound.Memory_Bound,36.06,% Slots,,,0.00,5.13,
62.693389412,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.89,% Core_Clocks,,,0.00,5.13,<==
62.693389412,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
62.693389412,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
62.693389412,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S0-C4,Frontend_Bound,34.40,% Slots,,,0.00,5.4,
62.693389412,S0-C4,Bad_Speculation,12.01,% Slots,,,0.00,5.4,
62.693389412,S0-C4,Backend_Bound,28.80,% Slots,,,0.00,5.4,
62.693389412,S0-C4,Frontend_Bound.Frontend_Latency,22.92,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S0-C4,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S0-C4,Backend_Bound.Memory_Bound,29.39,% Slots,,,0.00,5.13,
62.693389412,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.13,
62.693389412,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
62.693389412,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S0-C5,Frontend_Bound,35.80,% Slots,,,0.00,5.39,
62.693389412,S0-C5,Bad_Speculation,10.73,% Slots,,,0.00,5.39,
62.693389412,S0-C5,Backend_Bound,16.39,% Slots,,,0.00,5.39,
62.693389412,S0-C5,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.39,<==
62.693389412,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.39,
62.693389412,S0-C5,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.25,% Clocks,,,0.00,5.13,
62.693389412,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
62.693389412,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.27,% Core_Clocks,,,0.00,5.13,
62.693389412,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.89,% Core_Clocks,,,0.00,5.4,
62.693389412,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S0-C6,Frontend_Bound,26.92,% Slots,,,0.00,5.39,
62.693389412,S0-C6,Bad_Speculation,18.63,% Slots,,,0.00,5.39,
62.693389412,S0-C6,Backend_Bound,25.45,% Slots,,,0.00,5.39,
62.693389412,S0-C6,Frontend_Bound.Frontend_Latency,19.76,% Slots,,rs_events.empty_end,0.00,5.39,
62.693389412,S0-C6,Bad_Speculation.Branch_Mispredicts,18.30,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.13,
62.693389412,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
62.693389412,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
62.693389412,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S0-C7,Frontend_Bound,33.46,% Slots,,,0.00,5.4,
62.693389412,S0-C7,Bad_Speculation,12.33,% Slots,,,0.00,5.4,
62.693389412,S0-C7,Backend_Bound,22.45,% Slots,,,0.00,5.4,
62.693389412,S0-C7,Frontend_Bound.Frontend_Latency,26.23,% Slots,,rs_events.empty_end,0.00,5.4,<==
62.693389412,S0-C7,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S0-C7,Backend_Bound.Memory_Bound,18.18,% Slots,,,0.00,5.13,
62.693389412,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.11,% Clocks,,,0.00,5.13,
62.693389412,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
62.693389412,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
62.693389412,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
62.693389412,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C0,Frontend_Bound,22.06,% Slots,,,0.00,5.4,
62.693389412,S1-C0,Bad_Speculation,13.80,% Slots,,,0.00,5.4,
62.693389412,S1-C0,Backend_Bound,37.53,% Slots,,,0.00,5.4,<==
62.693389412,S1-C0,Frontend_Bound.Frontend_Latency,18.31,% Slots,,rs_events.empty_end,0.00,5.39,
62.693389412,S1-C0,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S1-C0,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.13,
62.693389412,S1-C0,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.13,
62.693389412,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.13,
62.693389412,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
62.693389412,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
62.693389412,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
62.693389412,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C1,Frontend_Bound,37.75,% Slots,,,0.00,5.4,
62.693389412,S1-C1,Bad_Speculation,14.90,% Slots,,,0.00,5.4,
62.693389412,S1-C1,Backend_Bound,23.70,% Slots,,,0.00,5.4,
62.693389412,S1-C1,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.22,% Slots,,,0.00,5.4,
62.693389412,S1-C1,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S1-C1,Backend_Bound.Core_Bound,57.50,% Slots,,,0.00,5.13,
62.693389412,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.13,
62.693389412,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.61,% Core_Clocks,,,0.00,5.14,
62.693389412,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.26,% Clocks,,,0.00,5.4,
62.693389412,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C2,Frontend_Bound,34.71,% Slots,,,0.00,5.4,
62.693389412,S1-C2,Bad_Speculation,15.30,% Slots,,,0.00,5.4,
62.693389412,S1-C2,Backend_Bound,18.65,% Slots,,,0.00,5.4,
62.693389412,S1-C2,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S1-C2,Bad_Speculation.Branch_Mispredicts,15.15,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S1-C2,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.13,
62.693389412,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.13,
62.693389412,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
62.693389412,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
62.693389412,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C3,Frontend_Bound,43.17,% Slots,,,0.00,5.4,
62.693389412,S1-C3,Bad_Speculation,15.31,% Slots,,,0.00,5.4,
62.693389412,S1-C3,Backend_Bound,14.47,% Slots,,,0.00,5.4,
62.693389412,S1-C3,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.74,% Slots,,,0.00,5.4,
62.693389412,S1-C3,Bad_Speculation.Branch_Mispredicts,15.14,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.13,
62.693389412,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.84,% Core_Clocks,,,0.00,5.13,
62.693389412,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C4,Frontend_Bound,33.71,% Slots,,,0.00,5.4,
62.693389412,S1-C4,Bad_Speculation,13.63,% Slots,,,0.00,5.4,
62.693389412,S1-C4,Backend_Bound,19.60,% Slots,,,0.00,5.4,
62.693389412,S1-C4,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.01,% Slots,,,0.00,5.4,
62.693389412,S1-C4,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.12,
62.693389412,S1-C4,Backend_Bound.Core_Bound,75.02,% Slots,,,0.00,5.13,
62.693389412,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.13,
62.693389412,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.49,% Clocks,,,0.00,5.41,
62.693389412,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
62.693389412,S1-C5,Frontend_Bound,39.86,% Slots,,,0.00,5.4,
62.693389412,S1-C5,Bad_Speculation,11.31,% Slots,,,0.00,5.4,
62.693389412,S1-C5,Backend_Bound,24.85,% Slots,,,0.00,5.4,
62.693389412,S1-C5,Frontend_Bound.Frontend_Latency,19.88,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S1-C5,Bad_Speculation.Branch_Mispredicts,11.18,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S1-C5,Backend_Bound.Core_Bound,34.43,% Slots,,,0.00,5.13,
62.693389412,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.13,
62.693389412,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.32,% Clocks,,,0.00,5.4,
62.693389412,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
62.693389412,S1-C6,Frontend_Bound,35.91,% Slots,,,0.00,5.4,
62.693389412,S1-C6,Bad_Speculation,18.08,% Slots,,,0.00,5.4,
62.693389412,S1-C6,Backend_Bound,14.00,% Slots,,,0.00,5.4,
62.693389412,S1-C6,Frontend_Bound.Frontend_Latency,26.04,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S1-C6,Bad_Speculation.Branch_Mispredicts,17.83,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S1-C6,Backend_Bound.Core_Bound,27.21,% Slots,,,0.00,5.13,
62.693389412,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.26,% Clocks,,,0.00,5.13,
62.693389412,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
62.693389412,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.90,% Clocks,,,0.00,5.4,
62.693389412,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
62.693389412,S1-C7,Frontend_Bound,34.74,% Slots,,,0.00,5.4,<==
62.693389412,S1-C7,Bad_Speculation,17.83,% Slots,,,0.00,5.4,
62.693389412,S1-C7,Backend_Bound,12.82,% Slots,,,0.00,5.4,
62.693389412,S1-C7,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.4,
62.693389412,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.94,% Slots,,,0.00,5.4,
62.693389412,S1-C7,Bad_Speculation.Branch_Mispredicts,17.67,% Slots,,br_misp_retired.all_branches,0.00,5.13,
62.693389412,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.13,
62.693389412,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
62.693389412,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.87,% Core_Clocks,,,0.00,5.13,
62.693389412,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
62.693389412,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
62.693389412,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
62.693389412,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
62.693389412,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
62.693389412,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
62.693389412,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
62.693389412,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
62.693389412,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
62.693389412,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
62.693389412,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
62.693389412,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
62.693389412,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
62.693389412,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C0,Frontend_Bound,37.70,% Slots,,,0.00,5.12,
64.254654522,S0-C0,Bad_Speculation,17.62,% Slots,,,0.00,5.12,
64.254654522,S0-C0,Backend_Bound,11.99,% Slots,,,0.00,5.12,
64.254654522,S0-C0,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.12,
64.254654522,S0-C0,Bad_Speculation.Branch_Mispredicts,17.32,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.33,% Core_Clocks,,,0.00,5.38,
64.254654522,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.65,% Core_Clocks,,,0.00,5.12,
64.254654522,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C1,Frontend_Bound,31.46,% Slots,,,0.00,5.12,
64.254654522,S0-C1,Bad_Speculation,16.14,% Slots,,,0.00,5.12,
64.254654522,S0-C1,Backend_Bound,22.60,% Slots,,,0.00,5.12,
64.254654522,S0-C1,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S0-C1,Bad_Speculation.Branch_Mispredicts,15.91,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S0-C1,Backend_Bound.Memory_Bound,12.00,% Slots,,,0.00,5.12,
64.254654522,S0-C1,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.12,
64.254654522,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.38,
64.254654522,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,<==
64.254654522,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
64.254654522,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
64.254654522,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C2,Frontend_Bound,27.72,% Slots,,,0.00,5.12,<==
64.254654522,S0-C2,Bad_Speculation,12.96,% Slots,,,0.00,5.12,
64.254654522,S0-C2,Backend_Bound,25.14,% Slots,,,0.00,5.12,
64.254654522,S0-C2,Frontend_Bound.Frontend_Latency,18.94,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.07,% Slots,,,0.00,5.12,
64.254654522,S0-C2,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S0-C2,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.12,
64.254654522,S0-C2,Backend_Bound.Core_Bound,10.42,% Slots,,,0.00,5.12,
64.254654522,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.38,
64.254654522,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
64.254654522,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.63,% Core_Clocks,,,0.00,5.38,
64.254654522,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.76,% Core_Clocks,,,0.00,5.12,
64.254654522,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
64.254654522,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
64.254654522,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C3,Frontend_Bound,33.17,% Slots,,,0.00,5.12,
64.254654522,S0-C3,Bad_Speculation,15.01,% Slots,,,0.00,5.12,
64.254654522,S0-C3,Backend_Bound,20.22,% Slots,,,0.00,5.12,
64.254654522,S0-C3,Frontend_Bound.Frontend_Latency,23.63,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S0-C3,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S0-C3,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.12,
64.254654522,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.39,
64.254654522,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,<==
64.254654522,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
64.254654522,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
64.254654522,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C4,Frontend_Bound,29.01,% Slots,,,0.00,5.12,
64.254654522,S0-C4,Bad_Speculation,15.59,% Slots,,,0.00,5.12,
64.254654522,S0-C4,Backend_Bound,23.38,% Slots,,,0.00,5.12,
64.254654522,S0-C4,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.04,% Slots,,,0.00,5.12,
64.254654522,S0-C4,Bad_Speculation.Branch_Mispredicts,15.39,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S0-C4,Backend_Bound.Memory_Bound,13.50,% Slots,,,0.00,5.12,
64.254654522,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.38,
64.254654522,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,<==
64.254654522,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.74,% Core_Clocks,,,0.00,5.38,
64.254654522,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
64.254654522,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
64.254654522,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C5,Frontend_Bound,28.41,% Slots,,,0.00,5.12,
64.254654522,S0-C5,Bad_Speculation,15.30,% Slots,,,0.00,5.12,
64.254654522,S0-C5,Backend_Bound,21.46,% Slots,,,0.00,5.12,
64.254654522,S0-C5,Frontend_Bound.Frontend_Latency,18.61,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.12,
64.254654522,S0-C5,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S0-C5,Backend_Bound.Memory_Bound,12.57,% Slots,,,0.00,5.12,
64.254654522,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,<==
64.254654522,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.76,% Core_Clocks,,,0.00,5.38,
64.254654522,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
64.254654522,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C6,Frontend_Bound,31.53,% Slots,,,0.00,5.12,
64.254654522,S0-C6,Bad_Speculation,12.85,% Slots,,,0.00,5.12,
64.254654522,S0-C6,Backend_Bound,20.22,% Slots,,,0.00,5.12,
64.254654522,S0-C6,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,5.12,
64.254654522,S0-C6,Bad_Speculation.Branch_Mispredicts,12.64,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S0-C6,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.12,
64.254654522,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.96,% Core_Clocks,,,0.00,5.38,
64.254654522,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.94,% Core_Clocks,,,0.00,5.12,
64.254654522,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
64.254654522,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
64.254654522,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C7,Frontend_Bound,36.37,% Slots,,,0.00,5.12,
64.254654522,S0-C7,Bad_Speculation,15.41,% Slots,,,0.00,5.12,
64.254654522,S0-C7,Backend_Bound,14.10,% Slots,,,0.00,5.12,
64.254654522,S0-C7,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.12,
64.254654522,S0-C7,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.39,
64.254654522,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,<==
64.254654522,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.58,% Core_Clocks,,,0.00,5.38,
64.254654522,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C0,Frontend_Bound,36.03,% Slots,,,0.00,5.12,
64.254654522,S1-C0,Bad_Speculation,16.47,% Slots,,,0.00,5.12,
64.254654522,S1-C0,Backend_Bound,13.54,% Slots,,,0.00,5.12,
64.254654522,S1-C0,Frontend_Bound.Frontend_Latency,24.42,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S1-C0,Bad_Speculation.Branch_Mispredicts,16.31,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.38,
64.254654522,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C1,Frontend_Bound,31.70,% Slots,,,0.00,5.13,
64.254654522,S1-C1,Bad_Speculation,14.46,% Slots,,,0.00,5.13,
64.254654522,S1-C1,Backend_Bound,23.02,% Slots,,,0.00,5.13,
64.254654522,S1-C1,Frontend_Bound.Frontend_Latency,21.13,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S1-C1,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S1-C1,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.12,
64.254654522,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.38,
64.254654522,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,<==
64.254654522,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
64.254654522,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
64.254654522,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C2,Frontend_Bound,26.34,% Slots,,,0.00,5.12,
64.254654522,S1-C2,Bad_Speculation,17.99,% Slots,,,0.00,5.12,
64.254654522,S1-C2,Backend_Bound,22.47,% Slots,,,0.00,5.12,
64.254654522,S1-C2,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S1-C2,Bad_Speculation.Branch_Mispredicts,17.79,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S1-C2,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.12,
64.254654522,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.38,
64.254654522,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
64.254654522,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
64.254654522,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C3,Frontend_Bound,29.79,% Slots,,,0.00,5.12,
64.254654522,S1-C3,Bad_Speculation,13.80,% Slots,,,0.00,5.12,
64.254654522,S1-C3,Backend_Bound,23.98,% Slots,,,0.00,5.12,
64.254654522,S1-C3,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S1-C3,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S1-C3,Backend_Bound.Memory_Bound,15.86,% Slots,,,0.00,5.12,
64.254654522,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
64.254654522,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
64.254654522,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C4,Frontend_Bound,33.92,% Slots,,,0.00,5.12,
64.254654522,S1-C4,Bad_Speculation,14.25,% Slots,,,0.00,5.12,
64.254654522,S1-C4,Backend_Bound,19.50,% Slots,,,0.00,5.12,
64.254654522,S1-C4,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.14,% Slots,,,0.00,5.12,
64.254654522,S1-C4,Bad_Speculation.Branch_Mispredicts,14.11,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S1-C4,Backend_Bound.Memory_Bound,11.37,% Slots,,,0.00,5.12,
64.254654522,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.38,
64.254654522,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.61,% Core_Clocks,,,0.00,5.38,
64.254654522,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
64.254654522,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
64.254654522,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C5,Frontend_Bound,30.69,% Slots,,,0.00,5.12,
64.254654522,S1-C5,Bad_Speculation,19.04,% Slots,,,0.00,5.12,
64.254654522,S1-C5,Backend_Bound,16.65,% Slots,,,0.00,5.12,
64.254654522,S1-C5,Frontend_Bound.Frontend_Latency,17.98,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.12,
64.254654522,S1-C5,Bad_Speculation.Branch_Mispredicts,18.88,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S1-C5,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,5.12,
64.254654522,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.38,
64.254654522,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.34,% Core_Clocks,,,0.00,5.39,
64.254654522,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
64.254654522,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
64.254654522,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C6,Frontend_Bound,31.82,% Slots,,,0.00,5.12,
64.254654522,S1-C6,Bad_Speculation,16.89,% Slots,,,0.00,5.12,
64.254654522,S1-C6,Backend_Bound,22.64,% Slots,,,0.00,5.12,
64.254654522,S1-C6,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.55,% Slots,,,0.00,5.12,
64.254654522,S1-C6,Bad_Speculation.Branch_Mispredicts,16.72,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S1-C6,Backend_Bound.Memory_Bound,13.47,% Slots,,,0.00,5.12,
64.254654522,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.39,
64.254654522,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.59,% Core_Clocks,,,0.00,5.38,
64.254654522,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
64.254654522,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
64.254654522,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C7,Frontend_Bound,36.20,% Slots,,,0.00,5.12,
64.254654522,S1-C7,Bad_Speculation,13.60,% Slots,,,0.00,5.12,
64.254654522,S1-C7,Backend_Bound,19.30,% Slots,,,0.00,5.12,
64.254654522,S1-C7,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.12,
64.254654522,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.24,% Slots,,,0.00,5.12,
64.254654522,S1-C7,Bad_Speculation.Branch_Mispredicts,13.48,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.254654522,S1-C7,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.12,
64.254654522,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,<==
64.254654522,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.99,% Core_Clocks,,,0.00,5.38,
64.254654522,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
64.254654522,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
64.254654522,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
64.254654522,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
65.877576716,S0-C0,Frontend_Bound,26.14,% Slots,,,0.00,5.32,
65.877576716,S0-C0,Backend_Bound,25.78,% Slots,,,0.00,5.32,
65.877576716,S0-C0,Retiring,39.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
65.877576716,S0-C0,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.34,
65.877576716,S0-C0,Backend_Bound.Memory_Bound,17.81,% Slots,,,0.00,5.17,
65.877576716,S0-C0,Retiring.Microcode_Sequencer,4.03,% Slots,,idq.ms_uops,0.00,5.17,<==
65.877576716,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.58,% Clocks,,idq.ms_switches,0.00,5.17,
65.877576716,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.63,% Core_Clocks,,,0.00,5.18,
65.877576716,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.96,% Core_Clocks,,,0.00,5.42,
65.877576716,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C1,Frontend_Bound,24.92,% Slots,,,0.00,5.33,
65.877576716,S0-C1,Bad_Speculation,15.64,% Slots,,,0.00,5.33,
65.877576716,S0-C1,Backend_Bound,26.28,% Slots,,,0.00,5.33,
65.877576716,S0-C1,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.33,
65.877576716,S0-C1,Bad_Speculation.Branch_Mispredicts,15.41,% Slots,,br_misp_retired.all_branches,0.00,5.17,
65.877576716,S0-C1,Backend_Bound.Memory_Bound,16.64,% Slots,,,0.00,5.17,<==
65.877576716,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
65.877576716,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
65.877576716,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C2,Frontend_Bound,24.23,% Slots,,,0.00,5.32,
65.877576716,S0-C2,Backend_Bound,30.85,% Slots,,,0.00,5.32,
65.877576716,S0-C2,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S0-C2,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.17,
65.877576716,S0-C2,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.17,
65.877576716,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
65.877576716,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
65.877576716,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.44,% Clocks,,,0.00,5.26,
65.877576716,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C3,Frontend_Bound,24.45,% Slots,,,0.00,5.32,
65.877576716,S0-C3,Backend_Bound,26.30,% Slots,,,0.00,5.32,<==
65.877576716,S0-C3,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S0-C3,Backend_Bound.Memory_Bound,15.52,% Slots,,,0.00,5.18,
65.877576716,S0-C3,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.18,
65.877576716,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
65.877576716,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
65.877576716,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
65.877576716,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.66,% Clocks,,,0.00,5.27,
65.877576716,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C4,Frontend_Bound,33.29,% Slots,,,0.00,5.32,
65.877576716,S0-C4,Bad_Speculation,11.46,% Slots,,,0.00,5.32,
65.877576716,S0-C4,Backend_Bound,10.56,% Slots,,,0.00,5.32,
65.877576716,S0-C4,Frontend_Bound.Frontend_Latency,21.59,% Slots,,rs_events.empty_end,0.00,5.32,<==
65.877576716,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.15,% Slots,,,0.00,5.33,
65.877576716,S0-C4,Bad_Speculation.Branch_Mispredicts,11.24,% Slots,,br_misp_retired.all_branches,0.00,5.17,
65.877576716,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.18,
65.877576716,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
65.877576716,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.63,% Core_Clocks,,,0.00,5.18,
65.877576716,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C5,Frontend_Bound,33.81,% Slots,,,0.00,5.32,
65.877576716,S0-C5,Bad_Speculation,16.44,% Slots,,,0.00,5.32,
65.877576716,S0-C5,Backend_Bound,10.81,% Slots,,,0.00,5.32,
65.877576716,S0-C5,Retiring,36.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
65.877576716,S0-C5,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S0-C5,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.18,
65.877576716,S0-C5,Retiring.Microcode_Sequencer,1.48,% Slots,,idq.ms_uops,0.00,5.17,<==
65.877576716,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.18,
65.877576716,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
65.877576716,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.18,
65.877576716,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C6,Frontend_Bound,31.70,% Slots,,,0.00,5.32,
65.877576716,S0-C6,Bad_Speculation,11.68,% Slots,,,0.00,5.32,
65.877576716,S0-C6,Backend_Bound,18.65,% Slots,,,0.00,5.32,
65.877576716,S0-C6,Retiring,31.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
65.877576716,S0-C6,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.32,<==
65.877576716,S0-C6,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.17,
65.877576716,S0-C6,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.17,
65.877576716,S0-C6,Retiring.Microcode_Sequencer,2.09,% Slots,,idq.ms_uops,0.00,5.17,
65.877576716,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
65.877576716,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.56,% Clocks,,idq.ms_switches,0.00,5.18,
65.877576716,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
65.877576716,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C7,Frontend_Bound,31.36,% Slots,,,0.00,5.33,
65.877576716,S0-C7,Bad_Speculation,14.40,% Slots,,,0.00,5.33,
65.877576716,S0-C7,Backend_Bound,22.58,% Slots,,,0.00,5.33,
65.877576716,S0-C7,Retiring,33.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
65.877576716,S0-C7,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.33,
65.877576716,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.73,% Slots,,,0.00,5.33,
65.877576716,S0-C7,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.17,
65.877576716,S0-C7,Backend_Bound.Memory_Bound,20.85,% Slots,,,0.00,5.17,
65.877576716,S0-C7,Retiring.Microcode_Sequencer,1.64,% Slots,,idq.ms_uops,0.00,5.17,<==
65.877576716,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
65.877576716,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.18,
65.877576716,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.45,% Core_Clocks,,,0.00,5.42,
65.877576716,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
65.877576716,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C0,Frontend_Bound,32.32,% Slots,,,0.00,5.33,
65.877576716,S1-C0,Bad_Speculation,12.10,% Slots,,,0.00,5.33,
65.877576716,S1-C0,Backend_Bound,19.24,% Slots,,,0.00,5.33,
65.877576716,S1-C0,Frontend_Bound.Frontend_Latency,22.52,% Slots,,rs_events.empty_end,0.00,5.33,
65.877576716,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.04,% Slots,,,0.00,5.34,
65.877576716,S1-C0,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.17,
65.877576716,S1-C0,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.18,
65.877576716,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,<==
65.877576716,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.81,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
65.877576716,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
65.877576716,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C1,Frontend_Bound,22.09,% Slots,,,0.00,5.32,
65.877576716,S1-C1,Backend_Bound,25.68,% Slots,,,0.00,5.32,
65.877576716,S1-C1,Frontend_Bound.Frontend_Latency,15.88,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.15,% Slots,,,0.00,5.33,
65.877576716,S1-C1,Backend_Bound.Memory_Bound,17.88,% Slots,,,0.00,5.18,
65.877576716,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
65.877576716,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.69,% Core_Clocks,,,0.00,5.18,
65.877576716,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.35,% Core_Clocks,,,0.00,5.42,
65.877576716,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
65.877576716,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C2,Bad_Speculation,11.60,% Slots,,,0.00,5.31,
65.877576716,S1-C2,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.17,
65.877576716,S1-C2,Backend_Bound,35.01,% Slots,,,0.00,5.31,
65.877576716,S1-C2,Backend_Bound.Memory_Bound,21.42,% Slots,,,0.00,5.17,
65.877576716,S1-C2,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.17,
65.877576716,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
65.877576716,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.41,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
65.877576716,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
65.877576716,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C3,Frontend_Bound,25.14,% Slots,,,0.00,5.32,
65.877576716,S1-C3,Bad_Speculation,13.64,% Slots,,,0.00,5.32,
65.877576716,S1-C3,Backend_Bound,27.34,% Slots,,,0.00,5.32,
65.877576716,S1-C3,Retiring,32.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.877576716,S1-C3,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.33,
65.877576716,S1-C3,Bad_Speculation.Branch_Mispredicts,13.47,% Slots,,br_misp_retired.all_branches,0.00,5.17,
65.877576716,S1-C3,Backend_Bound.Memory_Bound,20.08,% Slots,,,0.00,5.17,
65.877576716,S1-C3,Retiring.Microcode_Sequencer,1.71,% Slots,,idq.ms_uops,0.00,5.18,<==
65.877576716,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
65.877576716,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.42,% Clocks,,idq.ms_switches,0.00,5.18,
65.877576716,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.57,% Core_Clocks,,,0.00,5.18,
65.877576716,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.48,% Core_Clocks,,,0.00,5.42,
65.877576716,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C4,Frontend_Bound,32.57,% Slots,,,0.00,5.32,
65.877576716,S1-C4,Bad_Speculation,11.24,% Slots,,,0.00,5.32,
65.877576716,S1-C4,Backend_Bound,23.95,% Slots,,,0.00,5.32,
65.877576716,S1-C4,Retiring,31.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
65.877576716,S1-C4,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.33,
65.877576716,S1-C4,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.17,
65.877576716,S1-C4,Backend_Bound.Memory_Bound,17.76,% Slots,,,0.00,5.17,
65.877576716,S1-C4,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,5.17,
65.877576716,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.18,
65.877576716,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,<==
65.877576716,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.74,% Clocks,,idq.ms_switches,0.00,5.18,
65.877576716,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.40,% Core_Clocks,,,0.00,5.43,
65.877576716,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
65.877576716,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C5,Frontend_Bound,26.36,% Slots,,,0.00,5.32,<==
65.877576716,S1-C5,Bad_Speculation,11.65,% Slots,,,0.00,5.32,
65.877576716,S1-C5,Backend_Bound,21.87,% Slots,,,0.00,5.32,
65.877576716,S1-C5,Frontend_Bound.Frontend_Latency,15.69,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.69,% Slots,,,0.00,5.33,
65.877576716,S1-C5,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.18,
65.877576716,S1-C5,Backend_Bound.Memory_Bound,11.49,% Slots,,,0.00,5.17,
65.877576716,S1-C5,Backend_Bound.Core_Bound,10.38,% Slots,,,0.00,5.17,
65.877576716,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
65.877576716,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.91,% Core_Clocks,,,0.00,5.18,
65.877576716,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
65.877576716,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C6,Frontend_Bound,26.55,% Slots,,,0.00,5.32,
65.877576716,S1-C6,Bad_Speculation,12.38,% Slots,,,0.00,5.32,
65.877576716,S1-C6,Backend_Bound,26.11,% Slots,,,0.00,5.32,
65.877576716,S1-C6,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S1-C6,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.18,
65.877576716,S1-C6,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.18,
65.877576716,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,<==
65.877576716,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C7,Frontend_Bound,23.12,% Slots,,,0.00,5.32,
65.877576716,S1-C7,Backend_Bound,32.92,% Slots,,,0.00,5.32,
65.877576716,S1-C7,Retiring,37.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
65.877576716,S1-C7,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.32,
65.877576716,S1-C7,Backend_Bound.Memory_Bound,17.99,% Slots,,,0.00,5.17,
65.877576716,S1-C7,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.17,
65.877576716,S1-C7,Retiring.Microcode_Sequencer,3.02,% Slots,,idq.ms_uops,0.00,5.17,<==
65.877576716,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
65.877576716,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.77,% Clocks,,idq.ms_switches,0.00,5.18,
65.877576716,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.877576716,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
65.877576716,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
67.356894503,S0-C0,Backend_Bound,26.48,% Slots,,,0.00,5.14,<==
67.356894503,S0-C0,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.14,
67.356894503,S0-C0,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.14,
67.356894503,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
67.356894503,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
67.356894503,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C1,Frontend_Bound,28.34,% Slots,,,0.00,5.14,
67.356894503,S0-C1,Backend_Bound,29.38,% Slots,,,0.00,5.14,
67.356894503,S0-C1,Frontend_Bound.Frontend_Latency,17.91,% Slots,,rs_events.empty_end,0.00,5.14,
67.356894503,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.14,
67.356894503,S0-C1,Backend_Bound.Memory_Bound,37.03,% Slots,,,0.00,5.14,<==
67.356894503,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.41,
67.356894503,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
67.356894503,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.18,% Core_Clocks,,,0.00,5.14,
67.356894503,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C2,Backend_Bound,40.77,% Slots,,,0.00,5.14,
67.356894503,S0-C2,Backend_Bound.Memory_Bound,16.85,% Slots,,,0.00,5.14,
67.356894503,S0-C2,Backend_Bound.Core_Bound,23.93,% Slots,,,0.00,5.14,
67.356894503,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
67.356894503,S0-C2-T0,Backend_Bound.Core_Bound.Divider,23.66,% Clocks,,arith.fpu_div_active,0.00,5.14,
67.356894503,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.20,% Clocks,,,0.00,5.14,<==
67.356894503,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
67.356894503,S0-C3,Backend_Bound,51.38,% Slots,,,0.00,5.14,
67.356894503,S0-C3,Retiring,45.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
67.356894503,S0-C3,Backend_Bound.Memory_Bound,32.58,% Slots,,,0.00,5.14,
67.356894503,S0-C3,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.14,
67.356894503,S0-C3,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.41,
67.356894503,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.95,% Clocks,,idq.ms_switches,0.00,5.41,
67.356894503,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,28.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
67.356894503,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C4,Frontend_Bound,24.21,% Slots,,,0.00,5.14,
67.356894503,S0-C4,Bad_Speculation,13.99,% Slots,,,0.00,5.14,
67.356894503,S0-C4,Backend_Bound,27.33,% Slots,,,0.00,5.14,<==
67.356894503,S0-C4,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.14,
67.356894503,S0-C4,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.356894503,S0-C4,Backend_Bound.Memory_Bound,14.80,% Slots,,,0.00,5.14,
67.356894503,S0-C4,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.14,
67.356894503,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.41,
67.356894503,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
67.356894503,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
67.356894503,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
67.356894503,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
67.356894503,S0-C5,Backend_Bound,29.91,% Slots,,,0.00,5.14,
67.356894503,S0-C5,Backend_Bound.Memory_Bound,18.54,% Slots,,,0.00,5.14,<==
67.356894503,S0-C5,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.14,
67.356894503,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
67.356894503,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
67.356894503,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C6,Frontend_Bound,24.68,% Slots,,,0.00,5.14,<==
67.356894503,S0-C6,Bad_Speculation,11.86,% Slots,,,0.00,5.14,
67.356894503,S0-C6,Backend_Bound,19.89,% Slots,,,0.00,5.14,
67.356894503,S0-C6,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.356894503,S0-C6,Backend_Bound.Memory_Bound,16.09,% Slots,,,0.00,5.14,
67.356894503,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
67.356894503,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C7,Backend_Bound,40.36,% Slots,,,0.00,5.14,
67.356894503,S0-C7,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.14,
67.356894503,S0-C7,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.14,
67.356894503,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,<==
67.356894503,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.92,% Clocks,,,0.00,5.14,
67.356894503,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C0,Backend_Bound,45.06,% Slots,,,0.00,5.14,
67.356894503,S1-C0,Backend_Bound.Memory_Bound,19.06,% Slots,,,0.00,5.14,
67.356894503,S1-C0,Backend_Bound.Core_Bound,26.00,% Slots,,,0.00,5.14,
67.356894503,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
67.356894503,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
67.356894503,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.05,% Clocks,,,0.00,5.14,<==
67.356894503,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
67.356894503,S1-C1,Frontend_Bound,24.21,% Slots,,,0.00,5.23,
67.356894503,S1-C1,Bad_Speculation,13.38,% Slots,,,0.00,5.22,
67.356894503,S1-C1,Backend_Bound,28.48,% Slots,,,0.00,5.22,<==
67.356894503,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.31,% Slots,,,0.00,5.14,
67.356894503,S1-C1,Bad_Speculation.Branch_Mispredicts,12.96,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.356894503,S1-C1,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.14,
67.356894503,S1-C1,Backend_Bound.Core_Bound,15.29,% Slots,,,0.00,5.14,
67.356894503,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.25,% Core_Clocks,,,0.00,5.14,
67.356894503,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.74,% Core_Clocks,,,0.00,5.14,
67.356894503,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
67.356894503,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
67.356894503,S1-C2,Backend_Bound,39.09,% Slots,,,0.00,5.22,<==
67.356894503,S1-C2,Backend_Bound.Memory_Bound,21.78,% Slots,,,0.00,5.14,
67.356894503,S1-C2,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.14,
67.356894503,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
67.356894503,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C3,Backend_Bound,57.55,% Slots,,,0.00,5.22,
67.356894503,S1-C3,Backend_Bound.Memory_Bound,41.28,% Slots,,,0.00,5.14,
67.356894503,S1-C3,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.14,
67.356894503,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,32.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
67.356894503,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.24,% Clocks,,,0.00,5.14,
67.356894503,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C4,Frontend_Bound,22.32,% Slots,,,0.00,5.24,
67.356894503,S1-C4,Backend_Bound,31.95,% Slots,,,0.00,5.22,
67.356894503,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.14,
67.356894503,S1-C4,Backend_Bound.Memory_Bound,20.02,% Slots,,,0.00,5.14,
67.356894503,S1-C4,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.14,
67.356894503,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.41,% Core_Clocks,,,0.00,5.14,
67.356894503,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,27.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
67.356894503,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C5,Backend_Bound,26.17,% Slots,,,0.00,5.22,<==
67.356894503,S1-C5,Backend_Bound.Memory_Bound,14.68,% Slots,,,0.00,5.14,
67.356894503,S1-C5,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.14,
67.356894503,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
67.356894503,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
67.356894503,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
67.356894503,S1-C6,Backend_Bound,33.67,% Slots,,,0.00,5.22,
67.356894503,S1-C6,Backend_Bound.Memory_Bound,21.64,% Slots,,,0.00,5.14,
67.356894503,S1-C6,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.14,
67.356894503,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,<==
67.356894503,S1-C6-T0,Backend_Bound.Core_Bound.Divider,23.74,% Clocks,,arith.fpu_div_active,0.00,5.14,
67.356894503,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.43,% Slots,,,0.00,5.14,
67.356894503,S1-C7,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.14,
67.356894503,S1-C7,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.14,
67.356894503,S1-C7,Backend_Bound,34.37,% Slots,,,0.00,5.22,
67.356894503,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
67.356894503,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
67.356894503,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.96,% Clocks,,,0.00,5.14,
67.356894503,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
67.356894503,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
67.356894503,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
67.356894503,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
67.356894503,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
68.862355481,S0-C0,Backend_Bound,32.55,% Slots,,,0.00,5.32,
68.862355481,S0-C0,Backend_Bound.Memory_Bound,11.50,% Slots,,,0.00,5.05,
68.862355481,S0-C0,Backend_Bound.Core_Bound,21.04,% Slots,,,0.00,5.05,
68.862355481,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
68.862355481,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.29,% Clocks,,,0.00,5.31,<==
68.862355481,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C1,Backend_Bound,56.91,% Slots,,,0.00,5.32,
68.862355481,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
68.862355481,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C2,Backend_Bound,43.37,% Slots,,,0.00,5.32,<==
68.862355481,S0-C2,Backend_Bound.Memory_Bound,20.64,% Slots,,,0.00,5.05,
68.862355481,S0-C2,Backend_Bound.Core_Bound,22.74,% Slots,,,0.00,5.05,
68.862355481,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
68.862355481,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.07,% Clocks,,,0.00,5.32,
68.862355481,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C3,Backend_Bound,46.01,% Slots,,,0.00,5.32,<==
68.862355481,S0-C3,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.05,
68.862355481,S0-C3,Backend_Bound.Core_Bound,20.93,% Slots,,,0.00,5.05,
68.862355481,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
68.862355481,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
68.862355481,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
68.862355481,S0-C4,Backend_Bound,37.17,% Slots,,,0.00,5.32,<==
68.862355481,S0-C4,Backend_Bound.Memory_Bound,17.76,% Slots,,,0.00,5.05,
68.862355481,S0-C4,Backend_Bound.Core_Bound,19.41,% Slots,,,0.00,5.05,
68.862355481,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
68.862355481,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
68.862355481,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.04,% Clocks,,,0.00,5.31,
68.862355481,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
68.862355481,S0-C5,Frontend_Bound,20.26,% Slots,,,0.00,5.32,
68.862355481,S0-C5,Backend_Bound,45.53,% Slots,,,0.00,5.32,
68.862355481,S0-C5,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.32,
68.862355481,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.44,% Slots,,,0.00,5.32,
68.862355481,S0-C5,Backend_Bound.Memory_Bound,37.09,% Slots,,,0.00,5.05,
68.862355481,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.25,
68.862355481,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
68.862355481,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.21,% Core_Clocks,,,0.00,5.31,
68.862355481,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.41,% Core_Clocks,,,0.00,5.32,
68.862355481,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
68.862355481,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.32,
68.862355481,S0-C6,Backend_Bound,50.13,% Slots,,,0.00,5.32,
68.862355481,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.38,% Core_Clocks,,,0.00,5.32,
68.862355481,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C7,Backend_Bound,54.38,% Slots,,,0.00,5.32,
68.862355481,S0-C7,Backend_Bound.Memory_Bound,31.86,% Slots,,,0.00,5.05,<==
68.862355481,S0-C7,Backend_Bound.Core_Bound,22.52,% Slots,,,0.00,5.05,
68.862355481,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
68.862355481,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
68.862355481,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C0,Backend_Bound,45.00,% Slots,,,0.00,5.32,
68.862355481,S1-C0,Backend_Bound.Memory_Bound,38.30,% Slots,,,0.00,5.05,
68.862355481,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
68.862355481,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C1,Backend_Bound,36.48,% Slots,,,0.00,5.32,<==
68.862355481,S1-C1,Backend_Bound.Memory_Bound,18.81,% Slots,,,0.00,5.05,
68.862355481,S1-C1,Backend_Bound.Core_Bound,17.67,% Slots,,,0.00,5.05,
68.862355481,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
68.862355481,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.96,% Clocks,,arith.fpu_div_active,0.00,5.32,
68.862355481,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.25,% Clocks,,,0.00,5.31,
68.862355481,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
68.862355481,S1-C2,Backend_Bound,42.15,% Slots,,,0.00,5.32,
68.862355481,S1-C2,Backend_Bound.Memory_Bound,27.14,% Slots,,,0.00,5.05,<==
68.862355481,S1-C2,Backend_Bound.Core_Bound,15.01,% Slots,,,0.00,5.05,
68.862355481,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
68.862355481,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
68.862355481,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C3,Backend_Bound,32.84,% Slots,,,0.00,5.33,
68.862355481,S1-C3,Backend_Bound.Memory_Bound,21.71,% Slots,,,0.00,5.05,<==
68.862355481,S1-C3,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.05,
68.862355481,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
68.862355481,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
68.862355481,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.09,% Clocks,,,0.00,5.31,
68.862355481,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C4,Backend_Bound,43.70,% Slots,,,0.00,5.32,
68.862355481,S1-C4,Retiring,39.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
68.862355481,S1-C4,Retiring.Microcode_Sequencer,8.65,% Slots,,idq.ms_uops,0.00,5.31,
68.862355481,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.21,% Clocks,,idq.ms_switches,0.00,5.21,
68.862355481,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
68.862355481,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C5,Backend_Bound,56.53,% Slots,,,0.00,5.32,
68.862355481,S1-C5,Backend_Bound.Memory_Bound,36.40,% Slots,,,0.00,5.05,
68.862355481,S1-C5,Backend_Bound.Core_Bound,20.13,% Slots,,,0.00,5.05,
68.862355481,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
68.862355481,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.76,% Clocks,,,0.00,5.31,
68.862355481,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C6,Backend_Bound,40.03,% Slots,,,0.00,5.32,
68.862355481,S1-C6,Retiring,30.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
68.862355481,S1-C6,Backend_Bound.Memory_Bound,26.98,% Slots,,,0.00,5.05,
68.862355481,S1-C6,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.05,
68.862355481,S1-C6,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.05,
68.862355481,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.22,
68.862355481,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
68.862355481,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C7,Backend_Bound,24.32,% Slots,,,0.00,5.32,<==
68.862355481,S1-C7,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.05,
68.862355481,S1-C7,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.05,
68.862355481,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
68.862355481,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
68.862355481,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
70.391497785,S0-C0,Backend_Bound,32.50,% Slots,,,0.00,5.23,
70.391497785,S0-C0,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.22,
70.391497785,S0-C0,Backend_Bound.Core_Bound,19.53,% Slots,,,0.00,5.22,<==
70.391497785,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
70.391497785,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C1,Bad_Speculation,10.64,% Slots,,,0.00,5.23,
70.391497785,S0-C1,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.23,
70.391497785,S0-C1,Backend_Bound,32.02,% Slots,,,0.00,5.23,
70.391497785,S0-C1,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.23,
70.391497785,S0-C1,Backend_Bound.Core_Bound,20.62,% Slots,,,0.00,5.23,<==
70.391497785,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
70.391497785,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C2,Frontend_Bound,28.03,% Slots,,,0.00,5.22,
70.391497785,S0-C2,Backend_Bound,21.88,% Slots,,,0.00,5.22,
70.391497785,S0-C2,Frontend_Bound.Frontend_Latency,16.52,% Slots,,rs_events.empty_end,0.00,5.22,<==
70.391497785,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.22,
70.391497785,S0-C2,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.22,
70.391497785,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.24,
70.391497785,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
70.391497785,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.47,% Core_Clocks,,,0.00,5.23,
70.391497785,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.32,% Core_Clocks,,,0.00,5.23,
70.391497785,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C3,Backend_Bound,38.03,% Slots,,,0.00,5.22,<==
70.391497785,S0-C3,Backend_Bound.Memory_Bound,20.56,% Slots,,,0.00,5.22,
70.391497785,S0-C3,Backend_Bound.Core_Bound,17.47,% Slots,,,0.00,5.22,
70.391497785,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
70.391497785,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C4,Backend_Bound,36.45,% Slots,,,0.00,5.23,
70.391497785,S0-C4,Backend_Bound.Memory_Bound,23.44,% Slots,,,0.00,5.23,
70.391497785,S0-C4,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.23,
70.391497785,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
70.391497785,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
70.391497785,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C5,Backend_Bound,26.24,% Slots,,,0.00,5.23,<==
70.391497785,S0-C5,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.22,
70.391497785,S0-C5,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.22,
70.391497785,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
70.391497785,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.41,% Clocks,,,0.00,5.23,
70.391497785,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C6,Frontend_Bound,21.31,% Slots,,,0.00,5.22,
70.391497785,S0-C6,Bad_Speculation,17.09,% Slots,,,0.00,5.22,
70.391497785,S0-C6,Backend_Bound,32.25,% Slots,,,0.00,5.22,<==
70.391497785,S0-C6,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.22,
70.391497785,S0-C6,Bad_Speculation.Branch_Mispredicts,16.92,% Slots,,br_misp_retired.all_branches,0.00,5.22,
70.391497785,S0-C6,Backend_Bound.Memory_Bound,14.81,% Slots,,,0.00,5.22,
70.391497785,S0-C6,Backend_Bound.Core_Bound,17.45,% Slots,,,0.00,5.22,
70.391497785,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
70.391497785,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C7,Frontend_Bound,25.70,% Slots,,,0.00,5.23,<==
70.391497785,S0-C7,Bad_Speculation,10.19,% Slots,,,0.00,5.23,
70.391497785,S0-C7,Backend_Bound,18.46,% Slots,,,0.00,5.23,
70.391497785,S0-C7,Frontend_Bound.Frontend_Latency,17.44,% Slots,,rs_events.empty_end,0.00,5.22,
70.391497785,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.23,
70.391497785,S0-C7,Bad_Speculation.Branch_Mispredicts,10.02,% Slots,,br_misp_retired.all_branches,0.00,5.23,
70.391497785,S0-C7,Backend_Bound.Memory_Bound,19.17,% Slots,,,0.00,5.22,
70.391497785,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
70.391497785,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.91,% Core_Clocks,,,0.00,5.23,
70.391497785,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.20,% Core_Clocks,,,0.00,5.24,
70.391497785,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.49,
70.391497785,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C0,Bad_Speculation,13.69,% Slots,,,0.00,5.22,
70.391497785,S1-C0,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.22,
70.391497785,S1-C0,Backend_Bound,34.57,% Slots,,,0.00,5.22,<==
70.391497785,S1-C0,Backend_Bound.Memory_Bound,15.95,% Slots,,,0.00,5.22,
70.391497785,S1-C0,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,5.22,
70.391497785,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.52,% Clocks,,,0.00,5.23,
70.391497785,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C1,Backend_Bound,35.32,% Slots,,,0.00,5.23,
70.391497785,S1-C1,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.23,
70.391497785,S1-C1,Backend_Bound.Core_Bound,20.66,% Slots,,,0.00,5.23,
70.391497785,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.49,
70.391497785,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.71,% Clocks,,,0.00,5.23,<==
70.391497785,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C2,Bad_Speculation,20.76,% Slots,,,0.00,5.23,
70.391497785,S1-C2,Bad_Speculation.Branch_Mispredicts,20.52,% Slots,,br_misp_retired.all_branches,0.00,5.23,
70.391497785,S1-C2,Backend_Bound,24.93,% Slots,,,0.00,5.23,
70.391497785,S1-C2,Backend_Bound.Memory_Bound,21.89,% Slots,,,0.00,5.22,
70.391497785,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
70.391497785,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C3,Backend_Bound,49.15,% Slots,,,0.00,5.22,
70.391497785,S1-C3,Backend_Bound.Memory_Bound,30.42,% Slots,,,0.00,5.22,
70.391497785,S1-C3,Backend_Bound.Core_Bound,18.73,% Slots,,,0.00,5.22,
70.391497785,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
70.391497785,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C4,Frontend_Bound,25.40,% Slots,,,0.00,5.24,
70.391497785,S1-C4,Bad_Speculation,15.24,% Slots,,,0.00,5.24,
70.391497785,S1-C4,Backend_Bound,21.24,% Slots,,,0.00,5.24,
70.391497785,S1-C4,Frontend_Bound.Frontend_Latency,15.84,% Slots,,rs_events.empty_end,0.00,5.23,
70.391497785,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.98,% Slots,,,0.00,5.23,
70.391497785,S1-C4,Bad_Speculation.Branch_Mispredicts,15.09,% Slots,,br_misp_retired.all_branches,0.00,5.22,
70.391497785,S1-C4,Backend_Bound.Memory_Bound,10.46,% Slots,,,0.00,5.23,
70.391497785,S1-C4,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.23,
70.391497785,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.23,
70.391497785,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
70.391497785,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.61,% Core_Clocks,,,0.00,5.23,<==
70.391497785,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.09,% Core_Clocks,,,0.00,5.23,
70.391497785,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.49,
70.391497785,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
70.391497785,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.74,% Clocks,,,0.00,5.23,
70.391497785,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C5,Backend_Bound,34.40,% Slots,,,0.00,5.23,
70.391497785,S1-C5,Backend_Bound.Memory_Bound,21.56,% Slots,,,0.00,5.23,
70.391497785,S1-C5,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.23,
70.391497785,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.49,<==
70.391497785,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C6,Backend_Bound,32.15,% Slots,,,0.00,5.23,
70.391497785,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.49,<==
70.391497785,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
70.391497785,S1-C7,Backend_Bound,41.62,% Slots,,,0.00,5.22,
70.391497785,S1-C7,Backend_Bound.Memory_Bound,18.19,% Slots,,,0.00,5.22,
70.391497785,S1-C7,Backend_Bound.Core_Bound,23.43,% Slots,,,0.00,5.22,<==
70.391497785,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
70.391497785,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
70.391497785,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
70.391497785,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
70.391497785,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
70.391497785,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
70.391497785,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
70.391497785,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
70.391497785,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
70.391497785,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
78.04346118,S0-C0,Frontend_Bound,29.62,% Slots,,,0.00,5.27,
78.04346118,S0-C0,Backend_Bound,25.56,% Slots,,,0.00,5.27,
78.04346118,S0-C0,Frontend_Bound.Frontend_Latency,17.48,% Slots,,rs_events.empty_end,0.00,5.27,<==
78.04346118,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.26,% Slots,,,0.00,5.27,
78.04346118,S0-C0,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.27,
78.04346118,S0-C0,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.27,
78.04346118,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.23,
78.04346118,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
78.04346118,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.48,% Core_Clocks,,,0.00,5.28,
78.04346118,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
78.04346118,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C1,Frontend_Bound,39.03,% Slots,,,0.00,5.27,
78.04346118,S0-C1,Backend_Bound,24.57,% Slots,,,0.00,5.27,
78.04346118,S0-C1,Retiring,22.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.04346118,S0-C1,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.27,<==
78.04346118,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,0.00,5.28,
78.04346118,S0-C1,Backend_Bound.Memory_Bound,17.43,% Slots,,,0.00,5.27,
78.04346118,S0-C1,Retiring.Microcode_Sequencer,3.45,% Slots,,idq.ms_uops,0.00,5.23,
78.04346118,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.23,
78.04346118,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
78.04346118,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.64,% Clocks,,idq.ms_switches,0.00,5.23,
78.04346118,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.94,% Core_Clocks,,,0.00,5.28,
78.04346118,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C2,Backend_Bound,32.92,% Slots,,,0.00,5.27,
78.04346118,S0-C2,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.27,
78.04346118,S0-C2,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.27,
78.04346118,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
78.04346118,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C3,Backend_Bound,35.88,% Slots,,,0.00,5.27,
78.04346118,S0-C3,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.27,
78.04346118,S0-C3,Backend_Bound.Core_Bound,20.77,% Slots,,,0.00,5.27,
78.04346118,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.98,% Clocks,,,0.00,5.28,<==
78.04346118,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C4,Bad_Speculation,13.55,% Slots,,,0.00,5.27,
78.04346118,S0-C4,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.04346118,S0-C4,Backend_Bound,39.35,% Slots,,,0.00,5.27,
78.04346118,S0-C4,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.27,
78.04346118,S0-C4,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.27,
78.04346118,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
78.04346118,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C5,Backend_Bound,36.59,% Slots,,,0.00,5.27,
78.04346118,S0-C5,Backend_Bound.Memory_Bound,23.43,% Slots,,,0.00,5.27,
78.04346118,S0-C5,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.27,
78.04346118,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
78.04346118,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.27,% Clocks,,,0.00,5.28,
78.04346118,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C6,Frontend_Bound,36.89,% Slots,,,0.00,5.27,<==
78.04346118,S0-C6,Bad_Speculation,11.19,% Slots,,,0.00,5.27,
78.04346118,S0-C6,Backend_Bound,29.72,% Slots,,,0.00,5.27,
78.04346118,S0-C6,Retiring,29.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.04346118,S0-C6,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.04346118,S0-C6,Backend_Bound.Memory_Bound,10.61,% Slots,,,0.00,5.27,
78.04346118,S0-C6,Backend_Bound.Core_Bound,19.11,% Slots,,,0.00,5.27,
78.04346118,S0-C6,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.23,
78.04346118,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.23,
78.04346118,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C7,Frontend_Bound,30.22,% Slots,,,0.00,5.27,
78.04346118,S0-C7,Backend_Bound,19.03,% Slots,,,0.00,5.27,
78.04346118,S0-C7,Frontend_Bound.Frontend_Bandwidth,22.15,% Slots,,,0.00,5.28,
78.04346118,S0-C7,Backend_Bound.Memory_Bound,11.25,% Slots,,,0.00,5.27,
78.04346118,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.16,% Core_Clocks,,,0.00,5.28,<==
78.04346118,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C0,Frontend_Bound,22.31,% Slots,,,0.00,5.27,
78.04346118,S1-C0,Backend_Bound,33.51,% Slots,,,0.00,5.27,<==
78.04346118,S1-C0,Backend_Bound.Memory_Bound,18.95,% Slots,,,0.00,5.27,
78.04346118,S1-C0,Backend_Bound.Core_Bound,14.56,% Slots,,,0.00,5.27,
78.04346118,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C1,Backend_Bound,32.82,% Slots,,,0.00,5.27,
78.04346118,S1-C1,Backend_Bound.Memory_Bound,20.59,% Slots,,,0.00,5.27,
78.04346118,S1-C1,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,5.27,
78.04346118,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
78.04346118,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C2,Frontend_Bound,29.90,% Slots,,,0.00,5.27,
78.04346118,S1-C2,Backend_Bound,33.84,% Slots,,,0.00,5.27,
78.04346118,S1-C2,Retiring,40.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.04346118,S1-C2,Frontend_Bound.Frontend_Latency,20.53,% Slots,,rs_events.empty_end,0.00,5.27,
78.04346118,S1-C2,Backend_Bound.Memory_Bound,31.99,% Slots,,,0.00,5.27,
78.04346118,S1-C2,Retiring.Microcode_Sequencer,4.84,% Slots,,idq.ms_uops,0.00,5.23,<==
78.04346118,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.28,% Clocks,,,0.00,5.23,
78.04346118,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
78.04346118,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.23,
78.04346118,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
78.04346118,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C3,Backend_Bound,44.63,% Slots,,,0.00,5.27,
78.04346118,S1-C3,Backend_Bound.Memory_Bound,42.48,% Slots,,,0.00,5.27,
78.04346118,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
78.04346118,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C4,Frontend_Bound,26.57,% Slots,,,0.00,5.27,
78.04346118,S1-C4,Bad_Speculation,16.86,% Slots,,,0.00,5.27,
78.04346118,S1-C4,Backend_Bound,30.60,% Slots,,,0.00,5.27,
78.04346118,S1-C4,Retiring,33.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.04346118,S1-C4,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.27,
78.04346118,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.75,% Slots,,,0.00,5.28,
78.04346118,S1-C4,Bad_Speculation.Branch_Mispredicts,16.49,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.04346118,S1-C4,Backend_Bound.Memory_Bound,21.28,% Slots,,,0.00,5.27,
78.04346118,S1-C4,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.23,<==
78.04346118,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
78.04346118,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.23,
78.04346118,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.26,% Core_Clocks,,,0.00,5.28,
78.04346118,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C5,Backend_Bound,36.25,% Slots,,,0.00,5.27,
78.04346118,S1-C5,Backend_Bound.Memory_Bound,21.12,% Slots,,,0.00,5.27,
78.04346118,S1-C5,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.27,
78.04346118,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
78.04346118,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.70,% Clocks,,,0.00,5.24,
78.04346118,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C6,Frontend_Bound,32.92,% Slots,,,0.00,5.27,
78.04346118,S1-C6,Backend_Bound,36.96,% Slots,,,0.00,5.27,
78.04346118,S1-C6,Retiring,19.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.04346118,S1-C6,Frontend_Bound.Frontend_Latency,43.60,% Slots,,rs_events.empty_end,0.00,5.27,
78.04346118,S1-C6,Backend_Bound.Memory_Bound,27.43,% Slots,,,0.00,5.27,<==
78.04346118,S1-C6,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.23,
78.04346118,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.23,
78.04346118,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
78.04346118,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.23,
78.04346118,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
78.04346118,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C7,Frontend_Bound,21.09,% Slots,,,0.00,5.27,
78.04346118,S1-C7,Bad_Speculation,10.46,% Slots,,,0.00,5.27,
78.04346118,S1-C7,Backend_Bound,36.08,% Slots,,,0.00,5.27,
78.04346118,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.28,
78.04346118,S1-C7,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.27,
78.04346118,S1-C7,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.27,
78.04346118,S1-C7,Backend_Bound.Core_Bound,20.77,% Slots,,,0.00,5.27,<==
78.04346118,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.16,% Core_Clocks,,,0.00,5.28,
78.04346118,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
78.04346118,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
78.04346118,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
78.04346118,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
78.04346118,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
78.04346118,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
80.099597647,S0-C0,Frontend_Bound,37.11,% Slots,,,0.00,5.24,
80.099597647,S0-C0,Bad_Speculation,11.37,% Slots,,,0.00,5.24,
80.099597647,S0-C0,Backend_Bound,18.83,% Slots,,,0.00,5.24,
80.099597647,S0-C0,Frontend_Bound.Frontend_Latency,24.20,% Slots,,rs_events.empty_end,0.00,5.24,<==
80.099597647,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.24,
80.099597647,S0-C0,Bad_Speculation.Branch_Mispredicts,11.18,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S0-C0,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.24,
80.099597647,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.25,
80.099597647,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
80.099597647,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.52,% Core_Clocks,,,0.00,5.24,
80.099597647,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
80.099597647,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C1,Frontend_Bound,32.26,% Slots,,,0.00,5.24,
80.099597647,S0-C1,Bad_Speculation,15.87,% Slots,,,0.00,5.24,
80.099597647,S0-C1,Backend_Bound,22.04,% Slots,,,0.00,5.24,
80.099597647,S0-C1,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S0-C1,Bad_Speculation.Branch_Mispredicts,15.73,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S0-C1,Backend_Bound.Memory_Bound,67.33,% Slots,,,0.00,5.24,
80.099597647,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.25,
80.099597647,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
80.099597647,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C2,Frontend_Bound,39.15,% Slots,,,0.00,5.24,
80.099597647,S0-C2,Bad_Speculation,15.16,% Slots,,,0.00,5.24,
80.099597647,S0-C2,Backend_Bound,20.13,% Slots,,,0.00,5.24,
80.099597647,S0-C2,Frontend_Bound.Frontend_Latency,29.70,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.24,
80.099597647,S0-C2,Bad_Speculation.Branch_Mispredicts,15.01,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S0-C2,Backend_Bound.Memory_Bound,21.33,% Slots,,,0.00,5.24,
80.099597647,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.24,
80.099597647,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.18,% Core_Clocks,,,0.00,5.24,
80.099597647,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
80.099597647,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
80.099597647,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C3,Frontend_Bound,37.34,% Slots,,,0.00,5.24,
80.099597647,S0-C3,Bad_Speculation,12.12,% Slots,,,0.00,5.24,
80.099597647,S0-C3,Backend_Bound,25.65,% Slots,,,0.00,5.24,
80.099597647,S0-C3,Frontend_Bound.Frontend_Latency,30.45,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.24,
80.099597647,S0-C3,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S0-C3,Backend_Bound.Memory_Bound,34.59,% Slots,,,0.00,5.24,
80.099597647,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.18,% Clocks,,,0.00,5.24,
80.099597647,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.11,% Core_Clocks,,,0.00,5.24,
80.099597647,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
80.099597647,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C4,Frontend_Bound,31.87,% Slots,,,0.00,5.24,
80.099597647,S0-C4,Bad_Speculation,17.29,% Slots,,,0.00,5.24,
80.099597647,S0-C4,Backend_Bound,20.58,% Slots,,,0.00,5.24,
80.099597647,S0-C4,Frontend_Bound.Frontend_Latency,29.15,% Slots,,rs_events.empty_end,0.00,5.24,<==
80.099597647,S0-C4,Bad_Speculation.Branch_Mispredicts,17.04,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S0-C4,Backend_Bound.Memory_Bound,14.90,% Slots,,,0.00,5.24,
80.099597647,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.45,% Clocks,,,0.00,5.24,
80.099597647,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
80.099597647,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
80.099597647,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C5,Frontend_Bound,44.70,% Slots,,,0.00,5.24,
80.099597647,S0-C5,Bad_Speculation,16.72,% Slots,,,0.00,5.24,
80.099597647,S0-C5,Frontend_Bound.Frontend_Latency,26.37,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.24,
80.099597647,S0-C5,Bad_Speculation.Branch_Mispredicts,16.49,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.24,
80.099597647,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.84,% Core_Clocks,,,0.00,5.24,
80.099597647,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.46,% Core_Clocks,,,0.00,5.24,
80.099597647,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C6,Frontend_Bound,27.35,% Slots,,,0.00,5.24,
80.099597647,S0-C6,Bad_Speculation,13.16,% Slots,,,0.00,5.24,
80.099597647,S0-C6,Backend_Bound,36.07,% Slots,,,0.00,5.24,
80.099597647,S0-C6,Frontend_Bound.Frontend_Latency,28.15,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S0-C6,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S0-C6,Backend_Bound.Memory_Bound,53.22,% Slots,,,0.00,5.24,
80.099597647,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.24,
80.099597647,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
80.099597647,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
80.099597647,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C7,Frontend_Bound,40.97,% Slots,,,0.00,5.24,
80.099597647,S0-C7,Bad_Speculation,16.88,% Slots,,,0.00,5.24,
80.099597647,S0-C7,Frontend_Bound.Frontend_Latency,29.11,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.25,
80.099597647,S0-C7,Bad_Speculation.Branch_Mispredicts,16.65,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.49,% Clocks,,,0.00,5.24,
80.099597647,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.12,% Core_Clocks,,,0.00,5.24,
80.099597647,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.54,% Core_Clocks,,,0.00,5.25,
80.099597647,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C0,Frontend_Bound,35.99,% Slots,,,0.00,5.24,
80.099597647,S1-C0,Bad_Speculation,15.95,% Slots,,,0.00,5.24,
80.099597647,S1-C0,Backend_Bound,19.50,% Slots,,,0.00,5.24,
80.099597647,S1-C0,Frontend_Bound.Frontend_Latency,32.00,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S1-C0,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S1-C0,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.24,
80.099597647,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.41,% Clocks,,,0.00,5.24,
80.099597647,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C1,Frontend_Bound,33.81,% Slots,,,0.00,5.24,
80.099597647,S1-C1,Bad_Speculation,16.14,% Slots,,,0.00,5.24,
80.099597647,S1-C1,Backend_Bound,18.58,% Slots,,,0.00,5.24,
80.099597647,S1-C1,Frontend_Bound.Frontend_Latency,29.09,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S1-C1,Bad_Speculation.Branch_Mispredicts,15.89,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S1-C1,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.24,
80.099597647,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.24,
80.099597647,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C2,Frontend_Bound,34.98,% Slots,,,0.00,5.25,
80.099597647,S1-C2,Bad_Speculation,16.76,% Slots,,,0.00,5.25,
80.099597647,S1-C2,Backend_Bound,14.17,% Slots,,,0.00,5.25,
80.099597647,S1-C2,Frontend_Bound.Frontend_Latency,29.88,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.65,% Slots,,,0.00,5.24,
80.099597647,S1-C2,Bad_Speculation.Branch_Mispredicts,16.59,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S1-C2,Backend_Bound.Memory_Bound,29.41,% Slots,,,0.00,5.24,
80.099597647,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.24,
80.099597647,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.36,% Core_Clocks,,,0.00,5.24,
80.099597647,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.07,% Core_Clocks,,,0.00,5.24,
80.099597647,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C3,Frontend_Bound,39.16,% Slots,,,0.00,5.24,
80.099597647,S1-C3,Bad_Speculation,14.55,% Slots,,,0.00,5.24,
80.099597647,S1-C3,Backend_Bound,20.69,% Slots,,,0.00,5.24,
80.099597647,S1-C3,Frontend_Bound.Frontend_Latency,23.26,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.39,% Slots,,,0.00,5.24,
80.099597647,S1-C3,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S1-C3,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.24,
80.099597647,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.24,
80.099597647,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
80.099597647,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.96,% Core_Clocks,,,0.00,5.24,
80.099597647,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C4,Frontend_Bound,29.08,% Slots,,,0.00,5.24,
80.099597647,S1-C4,Bad_Speculation,19.19,% Slots,,,0.00,5.24,
80.099597647,S1-C4,Backend_Bound,18.05,% Slots,,,0.00,5.24,
80.099597647,S1-C4,Frontend_Bound.Frontend_Latency,15.04,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S1-C4,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S1-C4,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.24,
80.099597647,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.57,% Clocks,,,0.00,5.24,
80.099597647,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C5,Frontend_Bound,35.11,% Slots,,,0.00,5.24,
80.099597647,S1-C5,Bad_Speculation,13.77,% Slots,,,0.00,5.24,
80.099597647,S1-C5,Backend_Bound,17.92,% Slots,,,0.00,5.24,
80.099597647,S1-C5,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S1-C5,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S1-C5,Backend_Bound.Memory_Bound,12.64,% Slots,,,0.00,5.24,
80.099597647,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.24,
80.099597647,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
80.099597647,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C6,Frontend_Bound,33.06,% Slots,,,0.00,5.24,
80.099597647,S1-C6,Bad_Speculation,16.96,% Slots,,,0.00,5.24,
80.099597647,S1-C6,Backend_Bound,18.30,% Slots,,,0.00,5.24,
80.099597647,S1-C6,Frontend_Bound.Frontend_Latency,27.29,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S1-C6,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S1-C6,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.24,
80.099597647,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.24,
80.099597647,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
80.099597647,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C7,Frontend_Bound,32.81,% Slots,,,0.00,5.24,
80.099597647,S1-C7,Bad_Speculation,16.39,% Slots,,,0.00,5.24,
80.099597647,S1-C7,Backend_Bound,17.44,% Slots,,,0.00,5.24,
80.099597647,S1-C7,Frontend_Bound.Frontend_Latency,27.97,% Slots,,rs_events.empty_end,0.00,5.24,
80.099597647,S1-C7,Bad_Speculation.Branch_Mispredicts,16.25,% Slots,,br_misp_retired.all_branches,0.00,5.24,
80.099597647,S1-C7,Backend_Bound.Memory_Bound,14.88,% Slots,,,0.00,5.24,
80.099597647,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
80.099597647,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
80.099597647,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
80.099597647,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
80.099597647,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
80.099597647,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
81.560810811,S0-C0,Frontend_Bound,28.10,% Slots,,,0.00,5.2,
81.560810811,S0-C0,Bad_Speculation,10.41,% Slots,,,0.00,5.2,
81.560810811,S0-C0,Backend_Bound,26.32,% Slots,,,0.00,5.2,
81.560810811,S0-C0,Frontend_Bound.Frontend_Latency,18.05,% Slots,,rs_events.empty_end,0.00,5.2,<==
81.560810811,S0-C0,Bad_Speculation.Branch_Mispredicts,10.24,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S0-C0,Backend_Bound.Memory_Bound,18.90,% Slots,,,0.00,5.2,
81.560810811,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.48,
81.560810811,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
81.560810811,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C1,Frontend_Bound,29.78,% Slots,,,0.00,5.2,
81.560810811,S0-C1,Bad_Speculation,13.19,% Slots,,,0.00,5.2,
81.560810811,S0-C1,Backend_Bound,17.82,% Slots,,,0.00,5.2,
81.560810811,S0-C1,Frontend_Bound.Frontend_Latency,23.25,% Slots,,rs_events.empty_end,0.00,5.2,<==
81.560810811,S0-C1,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S0-C1,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.2,
81.560810811,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.47,
81.560810811,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
81.560810811,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C2,Frontend_Bound,27.08,% Slots,,,0.00,5.2,
81.560810811,S0-C2,Bad_Speculation,13.72,% Slots,,,0.00,5.2,
81.560810811,S0-C2,Backend_Bound,20.29,% Slots,,,0.00,5.2,
81.560810811,S0-C2,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S0-C2,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S0-C2,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.2,
81.560810811,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.48,
81.560810811,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C3,Frontend_Bound,31.90,% Slots,,,0.00,5.2,
81.560810811,S0-C3,Bad_Speculation,14.19,% Slots,,,0.00,5.2,
81.560810811,S0-C3,Backend_Bound,17.04,% Slots,,,0.00,5.2,
81.560810811,S0-C3,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.22,% Slots,,,0.00,5.2,
81.560810811,S0-C3,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S0-C3,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.2,
81.560810811,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.48,
81.560810811,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.27,% Core_Clocks,,,0.00,5.2,
81.560810811,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
81.560810811,S0-C4,Frontend_Bound,23.87,% Slots,,,0.00,5.2,
81.560810811,S0-C4,Bad_Speculation,13.96,% Slots,,,0.00,5.2,
81.560810811,S0-C4,Backend_Bound,21.67,% Slots,,,0.00,5.2,
81.560810811,S0-C4,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S0-C4,Bad_Speculation.Branch_Mispredicts,13.81,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S0-C4,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.2,
81.560810811,S0-C4,Backend_Bound.Core_Bound,10.04,% Slots,,,0.00,5.2,
81.560810811,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.48,
81.560810811,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
81.560810811,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.11,% Clocks,,,0.00,5.2,
81.560810811,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
81.560810811,S0-C5,Frontend_Bound,41.19,% Slots,,,0.00,5.2,
81.560810811,S0-C5,Bad_Speculation,16.94,% Slots,,,0.00,5.2,
81.560810811,S0-C5,Frontend_Bound.Frontend_Latency,27.23,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.60,% Slots,,,0.00,5.2,
81.560810811,S0-C5,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.48,
81.560810811,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.80,% Core_Clocks,,,0.00,5.2,
81.560810811,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C6,Frontend_Bound,29.43,% Slots,,,0.00,5.2,
81.560810811,S0-C6,Bad_Speculation,10.79,% Slots,,,0.00,5.2,
81.560810811,S0-C6,Backend_Bound,32.26,% Slots,,,0.00,5.2,
81.560810811,S0-C6,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S0-C6,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S0-C6,Backend_Bound.Memory_Bound,22.78,% Slots,,,0.00,5.2,<==
81.560810811,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.47,
81.560810811,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
81.560810811,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
81.560810811,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C7,Frontend_Bound,32.65,% Slots,,,0.00,5.2,
81.560810811,S0-C7,Bad_Speculation,14.97,% Slots,,,0.00,5.2,
81.560810811,S0-C7,Backend_Bound,20.28,% Slots,,,0.00,5.2,
81.560810811,S0-C7,Frontend_Bound.Frontend_Latency,20.96,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.86,% Slots,,,0.00,5.2,
81.560810811,S0-C7,Bad_Speculation.Branch_Mispredicts,14.84,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S0-C7,Backend_Bound.Memory_Bound,13.30,% Slots,,,0.00,5.2,
81.560810811,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.48,
81.560810811,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.15,% Core_Clocks,,,0.00,5.21,
81.560810811,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C0,Frontend_Bound,31.65,% Slots,,,0.00,5.2,
81.560810811,S1-C0,Bad_Speculation,13.43,% Slots,,,0.00,5.2,
81.560810811,S1-C0,Backend_Bound,20.48,% Slots,,,0.00,5.2,
81.560810811,S1-C0,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S1-C0,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S1-C0,Backend_Bound.Memory_Bound,12.17,% Slots,,,0.00,5.2,
81.560810811,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,<==
81.560810811,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C1,Frontend_Bound,30.63,% Slots,,,0.00,5.2,
81.560810811,S1-C1,Bad_Speculation,10.63,% Slots,,,0.00,5.2,
81.560810811,S1-C1,Backend_Bound,25.99,% Slots,,,0.00,5.2,
81.560810811,S1-C1,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S1-C1,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S1-C1,Backend_Bound.Memory_Bound,15.65,% Slots,,,0.00,5.2,
81.560810811,S1-C1,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.2,
81.560810811,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.48,
81.560810811,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.33,% Clocks,,,0.00,5.2,
81.560810811,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C2,Frontend_Bound,26.60,% Slots,,,0.00,5.2,
81.560810811,S1-C2,Bad_Speculation,11.86,% Slots,,,0.00,5.2,
81.560810811,S1-C2,Backend_Bound,25.02,% Slots,,,0.00,5.2,
81.560810811,S1-C2,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S1-C2,Bad_Speculation.Branch_Mispredicts,11.72,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S1-C2,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.2,
81.560810811,S1-C2,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.2,
81.560810811,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.42,% Clocks,,,0.00,5.2,
81.560810811,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C3,Frontend_Bound,25.69,% Slots,,,0.00,5.2,
81.560810811,S1-C3,Bad_Speculation,12.95,% Slots,,,0.00,5.2,
81.560810811,S1-C3,Backend_Bound,26.92,% Slots,,,0.00,5.2,<==
81.560810811,S1-C3,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S1-C3,Bad_Speculation.Branch_Mispredicts,12.82,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S1-C3,Backend_Bound.Memory_Bound,15.53,% Slots,,,0.00,5.2,
81.560810811,S1-C3,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.2,
81.560810811,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.48,
81.560810811,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
81.560810811,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.58,% Clocks,,,0.00,5.2,
81.560810811,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C4,Frontend_Bound,35.66,% Slots,,,0.00,5.2,
81.560810811,S1-C4,Bad_Speculation,15.73,% Slots,,,0.00,5.2,
81.560810811,S1-C4,Backend_Bound,18.49,% Slots,,,0.00,5.2,
81.560810811,S1-C4,Frontend_Bound.Frontend_Latency,22.90,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.2,
81.560810811,S1-C4,Bad_Speculation.Branch_Mispredicts,15.59,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S1-C4,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.2,
81.560810811,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.48,
81.560810811,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.40,% Core_Clocks,,,0.00,5.21,
81.560810811,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
81.560810811,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C5,Frontend_Bound,28.88,% Slots,,,0.00,5.2,
81.560810811,S1-C5,Bad_Speculation,13.63,% Slots,,,0.00,5.2,
81.560810811,S1-C5,Backend_Bound,23.05,% Slots,,,0.00,5.2,
81.560810811,S1-C5,Frontend_Bound.Frontend_Latency,21.10,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S1-C5,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S1-C5,Backend_Bound.Memory_Bound,20.02,% Slots,,,0.00,5.2,
81.560810811,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.48,
81.560810811,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
81.560810811,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C6,Frontend_Bound,27.09,% Slots,,,0.00,5.2,
81.560810811,S1-C6,Bad_Speculation,11.49,% Slots,,,0.00,5.2,
81.560810811,S1-C6,Backend_Bound,26.27,% Slots,,,0.00,5.2,
81.560810811,S1-C6,Frontend_Bound.Frontend_Latency,16.93,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S1-C6,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S1-C6,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.2,
81.560810811,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.48,
81.560810811,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
81.560810811,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C7,Frontend_Bound,28.05,% Slots,,,0.00,5.2,
81.560810811,S1-C7,Bad_Speculation,13.41,% Slots,,,0.00,5.2,
81.560810811,S1-C7,Backend_Bound,22.77,% Slots,,,0.00,5.2,
81.560810811,S1-C7,Frontend_Bound.Frontend_Latency,21.11,% Slots,,rs_events.empty_end,0.00,5.2,
81.560810811,S1-C7,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.2,
81.560810811,S1-C7,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.2,
81.560810811,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,<==
81.560810811,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
81.560810811,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
81.560810811,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
81.560810811,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
81.560810811,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
83.107183034,S0-C0,Frontend_Bound,28.10,% Slots,,,0.00,5.18,
83.107183034,S0-C0,Bad_Speculation,13.15,% Slots,,,0.00,5.18,
83.107183034,S0-C0,Backend_Bound,22.20,% Slots,,,0.00,5.18,
83.107183034,S0-C0,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.18,
83.107183034,S0-C0,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.17,
83.107183034,S0-C0,Backend_Bound.Memory_Bound,12.99,% Slots,,,0.00,5.18,
83.107183034,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.18,
83.107183034,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,<==
83.107183034,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
83.107183034,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
83.107183034,S0-C1,Frontend_Bound,22.84,% Slots,,,0.00,5.18,
83.107183034,S0-C1,Bad_Speculation,10.79,% Slots,,,0.00,5.18,
83.107183034,S0-C1,Backend_Bound,23.01,% Slots,,,0.00,5.18,
83.107183034,S0-C1,Bad_Speculation.Branch_Mispredicts,10.64,% Slots,,br_misp_retired.all_branches,0.00,5.17,
83.107183034,S0-C1,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.18,
83.107183034,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
83.107183034,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C2,Frontend_Bound,26.95,% Slots,,,0.00,5.18,
83.107183034,S0-C2,Backend_Bound,21.72,% Slots,,,0.00,5.18,
83.107183034,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.18,
83.107183034,S0-C2,Backend_Bound.Memory_Bound,13.50,% Slots,,,0.00,5.18,
83.107183034,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.35,% Core_Clocks,,,0.00,5.43,<==
83.107183034,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.89,% Core_Clocks,,,0.00,5.17,
83.107183034,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
83.107183034,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C3,Frontend_Bound,24.82,% Slots,,,0.00,5.18,
83.107183034,S0-C3,Bad_Speculation,12.62,% Slots,,,0.00,5.18,
83.107183034,S0-C3,Backend_Bound,26.48,% Slots,,,0.00,5.18,<==
83.107183034,S0-C3,Frontend_Bound.Frontend_Latency,20.38,% Slots,,rs_events.empty_end,0.00,5.18,
83.107183034,S0-C3,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.17,
83.107183034,S0-C3,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.18,
83.107183034,S0-C3,Backend_Bound.Core_Bound,11.42,% Slots,,,0.00,5.18,
83.107183034,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.17,
83.107183034,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
83.107183034,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
83.107183034,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
83.107183034,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.39,% Clocks,,,0.00,5.17,
83.107183034,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
83.107183034,S0-C4,Frontend_Bound,24.46,% Slots,,,0.00,5.18,
83.107183034,S0-C4,Backend_Bound,40.96,% Slots,,,0.00,5.17,
83.107183034,S0-C4,Retiring,34.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
83.107183034,S0-C4,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.18,
83.107183034,S0-C4,Backend_Bound.Memory_Bound,27.84,% Slots,,,0.00,5.17,<==
83.107183034,S0-C4,Backend_Bound.Core_Bound,13.13,% Slots,,,0.00,5.17,
83.107183034,S0-C4,Retiring.Microcode_Sequencer,2.98,% Slots,,idq.ms_uops,0.00,5.17,
83.107183034,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.17,
83.107183034,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
83.107183034,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.17,
83.107183034,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
83.107183034,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
83.107183034,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.56,% Clocks,,,0.00,5.18,
83.107183034,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C5,Frontend_Bound,32.77,% Slots,,,0.00,5.18,
83.107183034,S0-C5,Bad_Speculation,12.20,% Slots,,,0.00,5.18,
83.107183034,S0-C5,Backend_Bound,17.84,% Slots,,,0.00,5.18,
83.107183034,S0-C5,Frontend_Bound.Frontend_Latency,24.37,% Slots,,rs_events.empty_end,0.00,5.18,
83.107183034,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.18,
83.107183034,S0-C5,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.17,
83.107183034,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,<==
83.107183034,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.90,% Core_Clocks,,,0.00,5.43,
83.107183034,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C6,Frontend_Bound,28.68,% Slots,,,0.00,5.18,
83.107183034,S0-C6,Bad_Speculation,13.41,% Slots,,,0.00,5.18,
83.107183034,S0-C6,Backend_Bound,21.96,% Slots,,,0.00,5.18,
83.107183034,S0-C6,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.18,<==
83.107183034,S0-C6,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.17,
83.107183034,S0-C6,Backend_Bound.Memory_Bound,12.88,% Slots,,,0.00,5.18,
83.107183034,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.17,
83.107183034,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
83.107183034,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
83.107183034,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C7,Frontend_Bound,28.49,% Slots,,,0.00,5.18,
83.107183034,S0-C7,Bad_Speculation,10.11,% Slots,,,0.00,5.18,
83.107183034,S0-C7,Backend_Bound,27.28,% Slots,,,0.00,5.18,
83.107183034,S0-C7,Frontend_Bound.Frontend_Latency,23.34,% Slots,,rs_events.empty_end,0.00,5.18,<==
83.107183034,S0-C7,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.17,
83.107183034,S0-C7,Backend_Bound.Memory_Bound,16.38,% Slots,,,0.00,5.18,
83.107183034,S0-C7,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.18,
83.107183034,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.18,
83.107183034,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
83.107183034,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
83.107183034,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
83.107183034,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.51,% Clocks,,,0.00,5.17,
83.107183034,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C0,Frontend_Bound,24.05,% Slots,,,0.00,5.18,
83.107183034,S1-C0,Backend_Bound,32.59,% Slots,,,0.00,5.18,
83.107183034,S1-C0,Retiring,34.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
83.107183034,S1-C0,Frontend_Bound.Frontend_Latency,15.61,% Slots,,rs_events.empty_end,0.00,5.18,
83.107183034,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.55,% Slots,,,0.00,5.18,
83.107183034,S1-C0,Backend_Bound.Memory_Bound,19.77,% Slots,,,0.00,5.18,
83.107183034,S1-C0,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.18,
83.107183034,S1-C0,Retiring.Microcode_Sequencer,3.52,% Slots,,idq.ms_uops,0.00,5.17,<==
83.107183034,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
83.107183034,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.41,% Clocks,,idq.ms_switches,0.00,5.17,
83.107183034,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
83.107183034,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
83.107183034,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C1,Frontend_Bound,26.15,% Slots,,,0.00,5.18,
83.107183034,S1-C1,Bad_Speculation,11.96,% Slots,,,0.00,5.18,
83.107183034,S1-C1,Backend_Bound,29.38,% Slots,,,0.00,5.18,
83.107183034,S1-C1,Frontend_Bound.Frontend_Latency,19.11,% Slots,,rs_events.empty_end,0.00,5.18,
83.107183034,S1-C1,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.17,
83.107183034,S1-C1,Backend_Bound.Memory_Bound,17.35,% Slots,,,0.00,5.18,
83.107183034,S1-C1,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.18,
83.107183034,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
83.107183034,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
83.107183034,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
83.107183034,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.71,% Clocks,,,0.00,5.17,
83.107183034,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C2,Frontend_Bound,24.65,% Slots,,,0.00,5.18,<==
83.107183034,S1-C2,Bad_Speculation,13.67,% Slots,,,0.00,5.18,
83.107183034,S1-C2,Backend_Bound,24.27,% Slots,,,0.00,5.18,
83.107183034,S1-C2,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.17,
83.107183034,S1-C2,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.18,
83.107183034,S1-C2,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.18,
83.107183034,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
83.107183034,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.97,% Clocks,,,0.00,5.17,
83.107183034,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C3,Frontend_Bound,24.41,% Slots,,,0.00,5.18,
83.107183034,S1-C3,Backend_Bound,27.76,% Slots,,,0.00,5.18,
83.107183034,S1-C3,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.18,
83.107183034,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.63,% Slots,,,0.00,5.18,
83.107183034,S1-C3,Backend_Bound.Memory_Bound,16.57,% Slots,,,0.00,5.18,
83.107183034,S1-C3,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.18,
83.107183034,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
83.107183034,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.45,% Core_Clocks,,,0.00,5.43,
83.107183034,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
83.107183034,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C4,Frontend_Bound,25.93,% Slots,,,0.00,5.18,
83.107183034,S1-C4,Backend_Bound,30.37,% Slots,,,0.00,5.18,
83.107183034,S1-C4,Frontend_Bound.Frontend_Latency,15.71,% Slots,,rs_events.empty_end,0.00,5.18,
83.107183034,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.17,
83.107183034,S1-C4,Backend_Bound.Memory_Bound,19.08,% Slots,,,0.00,5.18,
83.107183034,S1-C4,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.18,
83.107183034,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.18,
83.107183034,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
83.107183034,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
83.107183034,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
83.107183034,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.30,% Clocks,,,0.00,5.17,
83.107183034,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C5,Frontend_Bound,25.75,% Slots,,,0.00,5.18,
83.107183034,S1-C5,Backend_Bound,28.41,% Slots,,,0.00,5.18,
83.107183034,S1-C5,Retiring,40.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
83.107183034,S1-C5,Frontend_Bound.Frontend_Latency,15.81,% Slots,,rs_events.empty_end,0.00,5.17,
83.107183034,S1-C5,Backend_Bound.Memory_Bound,15.64,% Slots,,,0.00,5.17,
83.107183034,S1-C5,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.17,
83.107183034,S1-C5,Retiring.Microcode_Sequencer,2.42,% Slots,,idq.ms_uops,0.00,5.17,<==
83.107183034,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
83.107183034,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.16,% Clocks,,idq.ms_switches,0.00,5.18,
83.107183034,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
83.107183034,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.66,% Clocks,,,0.00,5.16,
83.107183034,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
83.107183034,S1-C6,Frontend_Bound,26.12,% Slots,,,0.00,5.18,
83.107183034,S1-C6,Bad_Speculation,11.06,% Slots,,,0.00,5.18,
83.107183034,S1-C6,Backend_Bound,30.64,% Slots,,,0.00,5.18,
83.107183034,S1-C6,Frontend_Bound.Frontend_Latency,20.95,% Slots,,rs_events.empty_end,0.00,5.17,
83.107183034,S1-C6,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.18,
83.107183034,S1-C6,Backend_Bound.Memory_Bound,24.60,% Slots,,,0.00,5.17,
83.107183034,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
83.107183034,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,<==
83.107183034,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C7,Bad_Speculation,11.32,% Slots,,,0.00,5.18,
83.107183034,S1-C7,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.18,
83.107183034,S1-C7,Backend_Bound,36.95,% Slots,,,0.00,5.18,
83.107183034,S1-C7,Backend_Bound.Memory_Bound,21.40,% Slots,,,0.00,5.17,
83.107183034,S1-C7,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.17,
83.107183034,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
83.107183034,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.62,% Clocks,,,0.00,5.17,
83.107183034,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
83.107183034,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
83.107183034,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
83.107183034,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
83.107183034,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
83.107183034,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
84.556588573,S0-C0,Frontend_Bound,21.98,% Slots,,,0.00,5.25,
84.556588573,S0-C0,Bad_Speculation,10.82,% Slots,,,0.00,5.25,
84.556588573,S0-C0,Backend_Bound,28.20,% Slots,,,0.00,5.25,
84.556588573,S0-C0,Frontend_Bound.Frontend_Latency,15.41,% Slots,,rs_events.empty_end,0.00,5.25,
84.556588573,S0-C0,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.24,
84.556588573,S0-C0,Backend_Bound.Memory_Bound,25.82,% Slots,,,0.00,5.24,
84.556588573,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
84.556588573,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
84.556588573,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C1,Backend_Bound,36.41,% Slots,,,0.00,5.25,
84.556588573,S0-C1,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.24,
84.556588573,S0-C1,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.24,
84.556588573,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
84.556588573,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.65,% Clocks,,,0.00,5.24,
84.556588573,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C2,Frontend_Bound,22.63,% Slots,,,0.00,5.25,
84.556588573,S0-C2,Backend_Bound,31.36,% Slots,,,0.00,5.25,
84.556588573,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.15,% Slots,,,0.00,5.25,
84.556588573,S0-C2,Backend_Bound.Memory_Bound,19.44,% Slots,,,0.00,5.24,
84.556588573,S0-C2,Backend_Bound.Core_Bound,11.93,% Slots,,,0.00,5.24,
84.556588573,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.53,% Core_Clocks,,,0.00,5.25,
84.556588573,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.57,% Core_Clocks,,,0.00,5.25,
84.556588573,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,31.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
84.556588573,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C3,Backend_Bound,30.02,% Slots,,,0.00,5.25,
84.556588573,S0-C3,Backend_Bound.Memory_Bound,17.53,% Slots,,,0.00,5.24,
84.556588573,S0-C3,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.24,
84.556588573,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
84.556588573,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.20,% Clocks,,,0.00,5.24,
84.556588573,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C4,Backend_Bound,45.62,% Slots,,,0.00,5.25,
84.556588573,S0-C4,Backend_Bound.Memory_Bound,34.81,% Slots,,,0.00,5.24,
84.556588573,S0-C4,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.24,
84.556588573,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
84.556588573,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.06,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
84.556588573,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
84.556588573,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.46,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
84.556588573,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.52,% Clocks,,,0.00,5.24,
84.556588573,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C5,Frontend_Bound,30.83,% Slots,,,0.00,5.24,
84.556588573,S0-C5,Backend_Bound,23.68,% Slots,,,0.00,5.24,
84.556588573,S0-C5,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.24,<==
84.556588573,S0-C5,Backend_Bound.Memory_Bound,10.94,% Slots,,,0.00,5.24,
84.556588573,S0-C5,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.24,
84.556588573,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.25,
84.556588573,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
84.556588573,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C6,Backend_Bound,34.51,% Slots,,,0.00,5.25,
84.556588573,S0-C6,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.24,
84.556588573,S0-C6,Backend_Bound.Core_Bound,21.29,% Slots,,,0.00,5.24,
84.556588573,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
84.556588573,S0-C6-T0,Backend_Bound.Core_Bound.Divider,25.68,% Clocks,,arith.fpu_div_active,0.00,5.24,<==
84.556588573,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C7,Bad_Speculation,13.94,% Slots,,,0.00,5.24,
84.556588573,S0-C7,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.24,
84.556588573,S0-C7,Backend_Bound,51.81,% Slots,,,0.00,5.24,
84.556588573,S0-C7,Backend_Bound.Memory_Bound,29.72,% Slots,,,0.00,5.24,<==
84.556588573,S0-C7,Backend_Bound.Core_Bound,22.09,% Slots,,,0.00,5.24,
84.556588573,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.91,% Clocks,,,0.00,5.24,
84.556588573,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C0,Backend_Bound,32.60,% Slots,,,0.00,5.24,
84.556588573,S1-C0,Backend_Bound.Memory_Bound,30.69,% Slots,,,0.00,5.24,
84.556588573,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
84.556588573,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C1,Bad_Speculation,18.70,% Slots,,,0.00,5.25,
84.556588573,S1-C1,Bad_Speculation.Branch_Mispredicts,18.55,% Slots,,br_misp_retired.all_branches,0.00,5.25,
84.556588573,S1-C1,Backend_Bound,24.69,% Slots,,,0.00,5.25,
84.556588573,S1-C1,Backend_Bound.Memory_Bound,50.26,% Slots,,,0.00,5.24,
84.556588573,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
84.556588573,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C2,Backend_Bound,38.90,% Slots,,,0.00,5.25,
84.556588573,S1-C2,Backend_Bound.Memory_Bound,33.75,% Slots,,,0.00,5.24,<==
84.556588573,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
84.556588573,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
84.556588573,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C3,Bad_Speculation,12.99,% Slots,,,0.00,5.24,
84.556588573,S1-C3,Bad_Speculation.Branch_Mispredicts,12.82,% Slots,,br_misp_retired.all_branches,0.00,5.24,
84.556588573,S1-C3,Backend_Bound,33.03,% Slots,,,0.00,5.24,
84.556588573,S1-C3,Backend_Bound.Memory_Bound,19.70,% Slots,,,0.00,5.24,
84.556588573,S1-C3,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.24,
84.556588573,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,33.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
84.556588573,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.89,% Clocks,,,0.00,5.25,
84.556588573,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C4,Backend_Bound,29.73,% Slots,,,0.00,5.25,<==
84.556588573,S1-C4,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.25,
84.556588573,S1-C4,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.25,
84.556588573,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
84.556588573,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C5,Backend_Bound,52.62,% Slots,,,0.00,5.25,
84.556588573,S1-C5,Backend_Bound.Memory_Bound,33.97,% Slots,,,0.00,5.23,
84.556588573,S1-C5,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.23,
84.556588573,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,26.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
84.556588573,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.53,% Clocks,,,0.00,5.25,
84.556588573,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
84.556588573,S1-C6,Backend_Bound,31.86,% Slots,,,0.00,5.24,<==
84.556588573,S1-C6,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.24,
84.556588573,S1-C6,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.24,
84.556588573,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
84.556588573,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.34,% Clocks,,,0.00,5.25,
84.556588573,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C7,Backend_Bound,19.37,% Slots,,,0.00,5.24,
84.556588573,S1-C7,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.24,
84.556588573,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
84.556588573,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
84.556588573,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
84.556588573,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
86.064851728,S0-C0,Backend_Bound,52.56,% Slots,,,0.00,5.05,
86.064851728,S0-C0,Backend_Bound.Memory_Bound,30.74,% Slots,,,0.00,5.04,<==
86.064851728,S0-C0,Backend_Bound.Core_Bound,21.82,% Slots,,,0.00,5.04,
86.064851728,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
86.064851728,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C1,Backend_Bound,39.44,% Slots,,,0.00,5.04,
86.064851728,S0-C1,Retiring,39.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
86.064851728,S0-C1,Backend_Bound.Memory_Bound,32.92,% Slots,,,0.00,5.04,
86.064851728,S0-C1,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.3,<==
86.064851728,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.85,% Clocks,,idq.ms_switches,0.00,5.31,
86.064851728,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
86.064851728,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C2,Backend_Bound,45.54,% Slots,,,0.00,5.04,
86.064851728,S0-C2,Backend_Bound.Memory_Bound,28.46,% Slots,,,0.00,5.04,<==
86.064851728,S0-C2,Backend_Bound.Core_Bound,17.08,% Slots,,,0.00,5.04,
86.064851728,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
86.064851728,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C3,Backend_Bound,36.67,% Slots,,,0.00,5.05,<==
86.064851728,S0-C3,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.04,
86.064851728,S0-C3,Backend_Bound.Core_Bound,19.40,% Slots,,,0.00,5.04,
86.064851728,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
86.064851728,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.04,% Clocks,,,0.00,5.3,
86.064851728,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
86.064851728,S0-C4,Backend_Bound,27.14,% Slots,,,0.00,5.05,
86.064851728,S0-C4,Backend_Bound.Core_Bound,17.86,% Slots,,,0.00,5.04,
86.064851728,S0-C4-T0,Backend_Bound.Core_Bound.Divider,22.37,% Clocks,,arith.fpu_div_active,0.00,5.31,
86.064851728,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.75,% Clocks,,,0.00,5.3,<==
86.064851728,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C5,Frontend_Bound,34.91,% Slots,,,0.00,5.04,
86.064851728,S0-C5,Backend_Bound,16.81,% Slots,,,0.00,5.04,
86.064851728,S0-C5,Frontend_Bound.Frontend_Latency,20.71,% Slots,,rs_events.empty_end,0.00,5.04,<==
86.064851728,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.04,
86.064851728,S0-C5,Backend_Bound.Memory_Bound,14.59,% Slots,,,0.00,5.04,
86.064851728,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.31,
86.064851728,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
86.064851728,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.21,% Core_Clocks,,,0.00,5.31,
86.064851728,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C6,Frontend_Bound,30.96,% Slots,,,0.00,5.05,
86.064851728,S0-C6,Backend_Bound,45.32,% Slots,,,0.00,5.05,
86.064851728,S0-C6,Retiring,25.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
86.064851728,S0-C6,Frontend_Bound.Frontend_Latency,79.57,% Slots,,rs_events.empty_end,0.00,5.04,
86.064851728,S0-C6,Backend_Bound.Memory_Bound,58.13,% Slots,,,0.00,5.04,
86.064851728,S0-C6,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.31,
86.064851728,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.31,
86.064851728,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.31,
86.064851728,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
86.064851728,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C7,Frontend_Bound,40.45,% Slots,,,0.00,5.04,
86.064851728,S0-C7,Backend_Bound,27.52,% Slots,,,0.00,5.04,
86.064851728,S0-C7,Retiring,28.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
86.064851728,S0-C7,Frontend_Bound.Frontend_Latency,37.45,% Slots,,rs_events.empty_end,0.00,5.04,<==
86.064851728,S0-C7,Backend_Bound.Core_Bound,18.92,% Slots,,,0.00,5.04,
86.064851728,S0-C7,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.31,
86.064851728,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.04,% Clocks,,,0.00,5.31,
86.064851728,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.19,% Clocks,,idq.ms_switches,0.00,5.31,
86.064851728,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C0,Backend_Bound,33.81,% Slots,,,0.00,5.04,<==
86.064851728,S1-C0,Backend_Bound.Memory_Bound,16.47,% Slots,,,0.00,5.04,
86.064851728,S1-C0,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.04,
86.064851728,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
86.064851728,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.79,% Clocks,,,0.00,5.3,
86.064851728,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C1,Frontend_Bound,38.43,% Slots,,,0.00,5.31,
86.064851728,S1-C1,Bad_Speculation,11.33,% Slots,,,0.00,5.31,
86.064851728,S1-C1,Backend_Bound,30.25,% Slots,,,0.00,5.31,
86.064851728,S1-C1,Retiring,7.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
86.064851728,S1-C1,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.05,<==
86.064851728,S1-C1,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.05,
86.064851728,S1-C1,Backend_Bound.Core_Bound,20.26,% Slots,,,0.00,5.05,
86.064851728,S1-C1,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.05,
86.064851728,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.31,
86.064851728,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
86.064851728,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.09,% Clocks,,idq.ms_switches,0.00,5.31,
86.064851728,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
86.064851728,S1-C2,Backend_Bound,43.55,% Slots,,,0.00,5.31,<==
86.064851728,S1-C2,Backend_Bound.Memory_Bound,20.91,% Slots,,,0.00,5.04,
86.064851728,S1-C2,Backend_Bound.Core_Bound,22.64,% Slots,,,0.00,5.04,
86.064851728,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
86.064851728,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.16,% Clocks,,,0.00,5.3,
86.064851728,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C3,Backend_Bound,37.27,% Slots,,,0.00,5.31,
86.064851728,S1-C3,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.04,
86.064851728,S1-C3,Backend_Bound.Core_Bound,22.57,% Slots,,,0.00,5.04,
86.064851728,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.59,% Clocks,,,0.00,5.3,<==
86.064851728,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C4,Frontend_Bound,24.29,% Slots,,,0.00,5.32,
86.064851728,S1-C4,Bad_Speculation,11.11,% Slots,,,0.00,5.32,
86.064851728,S1-C4,Backend_Bound,36.44,% Slots,,,0.00,5.32,
86.064851728,S1-C4,Retiring,30.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
86.064851728,S1-C4,Frontend_Bound.Frontend_Latency,15.63,% Slots,,rs_events.empty_end,0.00,5.04,
86.064851728,S1-C4,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.3,
86.064851728,S1-C4,Backend_Bound.Memory_Bound,27.62,% Slots,,,0.00,5.04,<==
86.064851728,S1-C4,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.04,
86.064851728,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.3,
86.064851728,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
86.064851728,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
86.064851728,S1-C5,Backend_Bound,31.91,% Slots,,,0.00,5.3,
86.064851728,S1-C5,Backend_Bound.Memory_Bound,11.50,% Slots,,,0.00,5.05,
86.064851728,S1-C5,Backend_Bound.Core_Bound,20.41,% Slots,,,0.00,5.05,<==
86.064851728,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
86.064851728,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C6,Backend_Bound,56.80,% Slots,,,0.00,5.32,<==
86.064851728,S1-C6,Retiring,34.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
86.064851728,S1-C6,Backend_Bound.Memory_Bound,28.84,% Slots,,,0.00,5.04,
86.064851728,S1-C6,Backend_Bound.Core_Bound,27.96,% Slots,,,0.00,5.04,
86.064851728,S1-C6,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.31,
86.064851728,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.72,% Clocks,,idq.ms_switches,0.00,5.3,
86.064851728,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
86.064851728,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.35,% Clocks,,,0.00,5.31,
86.064851728,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C7,Backend_Bound,53.06,% Slots,,,0.00,5.31,<==
86.064851728,S1-C7,Retiring,34.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
86.064851728,S1-C7,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.05,
86.064851728,S1-C7,Backend_Bound.Core_Bound,27.49,% Slots,,,0.00,5.05,
86.064851728,S1-C7,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.31,
86.064851728,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.3,
86.064851728,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
86.064851728,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
86.064851728,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.26,% Clocks,,,0.00,5.3,
86.064851728,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
86.064851728,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
86.064851728,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
86.064851728,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
86.064851728,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
86.064851728,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
86.064851728,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
87.569579223,S0-C0,Bad_Speculation,12.96,% Slots,,,0.00,5.31,
87.569579223,S0-C0,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.31,
87.569579223,S0-C0,Backend_Bound,40.79,% Slots,,,0.00,5.31,
87.569579223,S0-C0,Backend_Bound.Memory_Bound,41.64,% Slots,,,0.00,5.05,
87.569579223,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
87.569579223,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S0-C1,Backend_Bound,27.86,% Slots,,,0.00,5.31,<==
87.569579223,S0-C1,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.05,
87.569579223,S0-C1,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.05,
87.569579223,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
87.569579223,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S0-C2,Bad_Speculation,11.19,% Slots,,,0.00,5.31,
87.569579223,S0-C2,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.31,
87.569579223,S0-C2,Backend_Bound,28.98,% Slots,,,0.00,5.31,<==
87.569579223,S0-C2,Backend_Bound.Memory_Bound,12.74,% Slots,,,0.00,5.04,
87.569579223,S0-C2,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.04,
87.569579223,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.68,% Clocks,,,0.00,5.32,
87.569579223,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C3,Backend_Bound,37.18,% Slots,,,0.00,5.31,
87.569579223,S0-C3,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.04,
87.569579223,S0-C3,Backend_Bound.Core_Bound,21.34,% Slots,,,0.00,5.04,<==
87.569579223,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
87.569579223,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C4,Backend_Bound,45.67,% Slots,,,0.00,5.31,<==
87.569579223,S0-C4,Backend_Bound.Memory_Bound,24.86,% Slots,,,0.00,5.05,
87.569579223,S0-C4,Backend_Bound.Core_Bound,20.80,% Slots,,,0.00,5.05,
87.569579223,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
87.569579223,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
87.569579223,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.69,% Clocks,,,0.00,5.31,
87.569579223,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S0-C5,Frontend_Bound,21.26,% Slots,,,0.00,5.31,
87.569579223,S0-C5,Backend_Bound,30.10,% Slots,,,0.00,5.31,<==
87.569579223,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.63,% Slots,,,0.00,5.31,
87.569579223,S0-C5,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.04,
87.569579223,S0-C5,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.04,
87.569579223,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.53,% Core_Clocks,,,0.00,5.05,
87.569579223,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.16,% Core_Clocks,,,0.00,5.31,
87.569579223,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
87.569579223,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.22,% Clocks,,,0.00,5.32,
87.569579223,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C6,Bad_Speculation,14.72,% Slots,,,0.00,5.31,
87.569579223,S0-C6,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.31,
87.569579223,S0-C6,Backend_Bound,42.99,% Slots,,,0.00,5.31,
87.569579223,S0-C6,Backend_Bound.Memory_Bound,25.68,% Slots,,,0.00,5.16,
87.569579223,S0-C6,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.16,
87.569579223,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
87.569579223,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.81,% Clocks,,,0.00,5.32,
87.569579223,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C7,Frontend_Bound,30.17,% Slots,,,0.00,5.31,
87.569579223,S0-C7,Bad_Speculation,15.42,% Slots,,,0.00,5.31,
87.569579223,S0-C7,Backend_Bound,23.95,% Slots,,,0.00,5.31,
87.569579223,S0-C7,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.31,
87.569579223,S0-C7,Bad_Speculation.Branch_Mispredicts,15.27,% Slots,,br_misp_retired.all_branches,0.00,5.31,
87.569579223,S0-C7,Backend_Bound.Memory_Bound,14.54,% Slots,,,0.00,5.17,
87.569579223,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,<==
87.569579223,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C0,Bad_Speculation,11.92,% Slots,,,0.00,5.31,
87.569579223,S1-C0,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.31,
87.569579223,S1-C0,Backend_Bound,27.75,% Slots,,,0.00,5.31,
87.569579223,S1-C0,Backend_Bound.Memory_Bound,17.50,% Slots,,,0.00,5.17,
87.569579223,S1-C0,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.17,
87.569579223,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
87.569579223,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C1,Backend_Bound,38.68,% Slots,,,0.00,5.32,<==
87.569579223,S1-C1,Backend_Bound.Memory_Bound,18.26,% Slots,,,0.00,5.16,
87.569579223,S1-C1,Backend_Bound.Core_Bound,20.42,% Slots,,,0.00,5.16,
87.569579223,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
87.569579223,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
87.569579223,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S1-C2,Backend_Bound,33.32,% Slots,,,0.00,5.31,<==
87.569579223,S1-C2,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.16,
87.569579223,S1-C2,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.16,
87.569579223,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
87.569579223,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C3,Backend_Bound,37.83,% Slots,,,0.00,5.31,
87.569579223,S1-C3,Backend_Bound.Memory_Bound,23.86,% Slots,,,0.00,5.17,<==
87.569579223,S1-C3,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.17,
87.569579223,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
87.569579223,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
87.569579223,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S1-C4,Backend_Bound,33.72,% Slots,,,0.00,5.31,<==
87.569579223,S1-C4,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.16,
87.569579223,S1-C4,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.16,
87.569579223,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
87.569579223,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.19,% Clocks,,,0.00,5.32,
87.569579223,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S1-C5,Backend_Bound,28.41,% Slots,,,0.00,5.31,
87.569579223,S1-C5,Backend_Bound.Memory_Bound,21.38,% Slots,,,0.00,5.17,
87.569579223,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,<==
87.569579223,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S1-C6,Frontend_Bound,27.26,% Slots,,,0.00,5.31,
87.569579223,S1-C6,Bad_Speculation,14.49,% Slots,,,0.00,5.31,
87.569579223,S1-C6,Backend_Bound,21.87,% Slots,,,0.00,5.31,
87.569579223,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.76,% Slots,,,0.00,5.31,
87.569579223,S1-C6,Bad_Speculation.Branch_Mispredicts,14.42,% Slots,,br_misp_retired.all_branches,0.00,5.06,
87.569579223,S1-C6,Backend_Bound.Memory_Bound,19.43,% Slots,,,0.00,5.17,
87.569579223,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.17,% Core_Clocks,,,0.00,5.32,<==
87.569579223,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S1-C7,Frontend_Bound,21.67,% Slots,,,0.00,5.31,
87.569579223,S1-C7,Bad_Speculation,18.00,% Slots,,,0.00,5.31,
87.569579223,S1-C7,Backend_Bound,24.81,% Slots,,,0.00,5.31,<==
87.569579223,S1-C7,Bad_Speculation.Branch_Mispredicts,17.68,% Slots,,br_misp_retired.all_branches,0.00,5.05,
87.569579223,S1-C7,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.17,
87.569579223,S1-C7,Backend_Bound.Core_Bound,13.23,% Slots,,,0.00,5.17,
87.569579223,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
87.569579223,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
87.569579223,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.85,% Clocks,,,0.00,5.31,
87.569579223,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
87.569579223,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
87.569579223,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
87.569579223,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
87.569579223,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
87.569579223,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
87.569579223,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
89.047741018,S0-C0,Frontend_Bound,28.61,% Slots,,,0.00,5.15,
89.047741018,S0-C0,Backend_Bound,43.49,% Slots,,,0.00,5.15,<==
89.047741018,S0-C0,Retiring,26.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.047741018,S0-C0,Frontend_Bound.Frontend_Latency,19.56,% Slots,,rs_events.empty_end,0.00,5.15,
89.047741018,S0-C0,Frontend_Bound.Frontend_Bandwidth,60.66,% Slots,,,0.00,5.15,
89.047741018,S0-C0,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.15,
89.047741018,S0-C0,Backend_Bound.Core_Bound,22.15,% Slots,,,0.00,5.15,
89.047741018,S0-C0,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.15,
89.047741018,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.88,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.047741018,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.72,% Clocks,,,0.00,5.14,
89.047741018,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C1,Backend_Bound,26.71,% Slots,,,0.00,5.15,
89.047741018,S0-C1,Backend_Bound.Memory_Bound,10.64,% Slots,,,0.00,5.15,
89.047741018,S0-C1,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.15,<==
89.047741018,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.047741018,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C2,Backend_Bound,36.92,% Slots,,,0.00,5.15,
89.047741018,S0-C2,Backend_Bound.Memory_Bound,14.95,% Slots,,,0.00,5.15,
89.047741018,S0-C2,Backend_Bound.Core_Bound,21.98,% Slots,,,0.00,5.15,
89.047741018,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.047741018,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.76,% Clocks,,,0.00,5.14,<==
89.047741018,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C3,Frontend_Bound,34.17,% Slots,,,0.00,5.15,
89.047741018,S0-C3,Backend_Bound,31.41,% Slots,,,0.00,5.15,
89.047741018,S0-C3,Retiring,34.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.047741018,S0-C3,Frontend_Bound.Frontend_Bandwidth,61.87,% Slots,,,0.00,5.15,<==
89.047741018,S0-C3,Backend_Bound.Core_Bound,25.55,% Slots,,,0.00,5.15,
89.047741018,S0-C3,Retiring.Microcode_Sequencer,11.96,% Slots,,idq.ms_uops,0.00,5.15,
89.047741018,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.43,% Clocks,,,0.00,5.14,
89.047741018,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C4,Frontend_Bound,35.68,% Slots,,,0.00,5.16,<==
89.047741018,S0-C4,Backend_Bound,11.04,% Slots,,,0.00,5.16,
89.047741018,S0-C4,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.16,
89.047741018,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.16,% Slots,,,0.00,5.16,
89.047741018,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.14,
89.047741018,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
89.047741018,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.37,% Core_Clocks,,,0.00,5.41,
89.047741018,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C5,Backend_Bound,38.48,% Slots,,,0.00,5.15,
89.047741018,S0-C5,Retiring,54.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.047741018,S0-C5,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.15,
89.047741018,S0-C5,Backend_Bound.Core_Bound,27.51,% Slots,,,0.00,5.15,
89.047741018,S0-C5,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.15,<==
89.047741018,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.047741018,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.84,% Clocks,,,0.00,5.14,
89.047741018,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C6,Backend_Bound,65.02,% Slots,,,0.00,5.15,
89.047741018,S0-C6,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
89.047741018,S0-C6,Backend_Bound.Memory_Bound,15.83,% Slots,,,0.00,5.15,
89.047741018,S0-C6,Backend_Bound.Core_Bound,49.19,% Slots,,,0.00,5.15,
89.047741018,S0-C6,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.14,
89.047741018,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.68,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
89.047741018,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.35,% Clocks,,,0.00,5.14,<==
89.047741018,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C7,Frontend_Bound,41.10,% Slots,,,0.00,5.16,
89.047741018,S0-C7,Backend_Bound,15.60,% Slots,,,0.00,5.16,
89.047741018,S0-C7,Retiring,24.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.047741018,S0-C7,Frontend_Bound.Frontend_Latency,24.88,% Slots,,rs_events.empty_end,0.00,5.16,
89.047741018,S0-C7,Frontend_Bound.Frontend_Bandwidth,51.24,% Slots,,,0.00,5.16,<==
89.047741018,S0-C7,Backend_Bound.Core_Bound,12.21,% Slots,,,0.00,5.16,
89.047741018,S0-C7,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.15,
89.047741018,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
89.047741018,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.36,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C0,Backend_Bound,38.88,% Slots,,,0.00,5.15,
89.047741018,S1-C0,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.15,
89.047741018,S1-C0,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,5.15,
89.047741018,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
89.047741018,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.50,% Clocks,,,0.00,5.14,<==
89.047741018,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C1,Backend_Bound,36.79,% Slots,,,0.00,5.15,
89.047741018,S1-C1,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.15,
89.047741018,S1-C1,Backend_Bound.Core_Bound,25.86,% Slots,,,0.00,5.15,
89.047741018,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
89.047741018,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.98,% Clocks,,,0.00,5.14,<==
89.047741018,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C2,Frontend_Bound,20.63,% Slots,,,0.00,5.15,
89.047741018,S1-C2,Backend_Bound,56.26,% Slots,,,0.00,5.15,
89.047741018,S1-C2,Retiring,30.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.047741018,S1-C2,Backend_Bound.Core_Bound,46.46,% Slots,,,0.00,5.15,<==
89.047741018,S1-C2,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.15,
89.047741018,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.14,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C3,Backend_Bound,37.25,% Slots,,,0.00,5.15,
89.047741018,S1-C3,Backend_Bound.Core_Bound,27.59,% Slots,,,0.00,5.15,
89.047741018,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.70,% Clocks,,,0.00,5.14,<==
89.047741018,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C4,Frontend_Bound,26.18,% Slots,,,0.00,5.16,
89.047741018,S1-C4,Backend_Bound,38.55,% Slots,,,0.00,5.15,
89.047741018,S1-C4,Retiring,29.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
89.047741018,S1-C4,Backend_Bound.Core_Bound,30.30,% Slots,,,0.00,5.15,<==
89.047741018,S1-C4,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.14,
89.047741018,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.37,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C5,Frontend_Bound,21.10,% Slots,,,0.00,5.16,
89.047741018,S1-C5,Backend_Bound,54.89,% Slots,,,0.00,5.16,
89.047741018,S1-C5,Retiring,37.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.047741018,S1-C5,Backend_Bound.Core_Bound,45.60,% Slots,,,0.00,5.16,<==
89.047741018,S1-C5,Retiring.Microcode_Sequencer,13.63,% Slots,,idq.ms_uops,0.00,5.15,
89.047741018,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.59,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
89.047741018,S1-C6,Frontend_Bound,24.88,% Slots,,,0.00,5.15,
89.047741018,S1-C6,Backend_Bound,52.22,% Slots,,,0.00,5.15,
89.047741018,S1-C6,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.047741018,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.84,% Slots,,,0.00,5.15,
89.047741018,S1-C6,Backend_Bound.Core_Bound,43.66,% Slots,,,0.00,5.15,
89.047741018,S1-C6,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.15,
89.047741018,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.15,% Clocks,,idq.ms_switches,0.00,5.15,
89.047741018,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.14,% Clocks,,,0.00,5.14,<==
89.047741018,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C7,Backend_Bound,52.41,% Slots,,,0.00,5.15,<==
89.047741018,S1-C7,Retiring,24.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
89.047741018,S1-C7,Backend_Bound.Memory_Bound,24.09,% Slots,,,0.00,5.15,
89.047741018,S1-C7,Backend_Bound.Core_Bound,28.33,% Slots,,,0.00,5.15,
89.047741018,S1-C7,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.15,
89.047741018,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.34,% Clocks,,idq.ms_switches,0.00,5.14,
89.047741018,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
89.047741018,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
89.047741018,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.76,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,
89.047741018,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
89.047741018,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
89.047741018,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
89.047741018,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
89.047741018,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
89.047741018,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
90.54871216,S0-C0,Frontend_Bound,23.64,% Slots,,,0.00,5.08,
90.54871216,S0-C0,Backend_Bound,45.12,% Slots,,,0.00,5.08,<==
90.54871216,S0-C0,Retiring,27.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
90.54871216,S0-C0,Backend_Bound.Memory_Bound,23.91,% Slots,,,0.00,5.07,
90.54871216,S0-C0,Backend_Bound.Core_Bound,21.21,% Slots,,,0.00,5.07,
90.54871216,S0-C0,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.33,
90.54871216,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.78,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
90.54871216,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C1,Backend_Bound,82.53,% Slots,,,0.00,5.07,
90.54871216,S0-C1,Retiring,24.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
90.54871216,S0-C1,Backend_Bound.Memory_Bound,31.03,% Slots,,,0.00,5.07,
90.54871216,S0-C1,Backend_Bound.Core_Bound,51.50,% Slots,,,0.00,5.07,
90.54871216,S0-C1,Retiring.Microcode_Sequencer,9.81,% Slots,,idq.ms_uops,0.00,5.33,
90.54871216,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.14,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
90.54871216,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
90.54871216,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.81,% Clocks,,,0.00,5.33,<==
90.54871216,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
90.54871216,S0-C2,Backend_Bound,80.00,% Slots,,,0.00,5.07,
90.54871216,S0-C2,Retiring,28.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
90.54871216,S0-C2,Backend_Bound.Memory_Bound,29.80,% Slots,,,0.00,5.07,
90.54871216,S0-C2,Backend_Bound.Core_Bound,50.20,% Slots,,,0.00,5.07,<==
90.54871216,S0-C2,Retiring.Microcode_Sequencer,11.69,% Slots,,idq.ms_uops,0.00,5.33,
90.54871216,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.69,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
90.54871216,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C3,Frontend_Bound,20.81,% Slots,,,0.00,5.07,
90.54871216,S0-C3,Backend_Bound,50.29,% Slots,,,0.00,5.07,
90.54871216,S0-C3,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
90.54871216,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.54,% Slots,,,0.00,5.07,
90.54871216,S0-C3,Backend_Bound.Memory_Bound,33.03,% Slots,,,0.00,5.07,
90.54871216,S0-C3,Backend_Bound.Core_Bound,17.26,% Slots,,,0.00,5.07,
90.54871216,S0-C3,Retiring.Microcode_Sequencer,7.49,% Slots,,idq.ms_uops,0.00,5.33,
90.54871216,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.60,% Core_Clocks,,,0.00,5.21,
90.54871216,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
90.54871216,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
90.54871216,S0-C4,Frontend_Bound,33.44,% Slots,,,0.00,5.07,<==
90.54871216,S0-C4,Backend_Bound,19.19,% Slots,,,0.00,5.07,
90.54871216,S0-C4,Frontend_Bound.Frontend_Latency,18.65,% Slots,,rs_events.empty_end,0.00,5.07,
90.54871216,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.80,% Slots,,,0.00,5.07,
90.54871216,S0-C4,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.07,
90.54871216,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.35,
90.54871216,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
90.54871216,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.82,% Core_Clocks,,,0.00,5.21,
90.54871216,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C5,Frontend_Bound,22.19,% Slots,,,0.00,5.07,
90.54871216,S0-C5,Backend_Bound,47.06,% Slots,,,0.00,5.07,
90.54871216,S0-C5,Retiring,29.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
90.54871216,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.07,
90.54871216,S0-C5,Backend_Bound.Memory_Bound,17.36,% Slots,,,0.00,5.07,
90.54871216,S0-C5,Backend_Bound.Core_Bound,29.70,% Slots,,,0.00,5.07,<==
90.54871216,S0-C5,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.34,
90.54871216,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.05,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.04,% Core_Clocks,,,0.00,5.21,
90.54871216,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
90.54871216,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
90.54871216,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C6,Backend_Bound,59.79,% Slots,,,0.00,5.07,
90.54871216,S0-C6,Retiring,28.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
90.54871216,S0-C6,Backend_Bound.Memory_Bound,53.41,% Slots,,,0.00,5.07,
90.54871216,S0-C6,Retiring.Microcode_Sequencer,9.49,% Slots,,idq.ms_uops,0.00,5.34,
90.54871216,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.45,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
90.54871216,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
90.54871216,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C7,Backend_Bound,81.97,% Slots,,,0.00,5.07,
90.54871216,S0-C7,Retiring,26.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
90.54871216,S0-C7,Backend_Bound.Memory_Bound,30.23,% Slots,,,0.00,5.07,
90.54871216,S0-C7,Backend_Bound.Core_Bound,51.74,% Slots,,,0.00,5.07,<==
90.54871216,S0-C7,Retiring.Microcode_Sequencer,9.43,% Slots,,idq.ms_uops,0.00,5.33,
90.54871216,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.93,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
90.54871216,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
90.54871216,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C0,Backend_Bound,75.35,% Slots,,,0.00,5.07,
90.54871216,S1-C0,Backend_Bound.Memory_Bound,31.97,% Slots,,,0.00,5.07,
90.54871216,S1-C0,Backend_Bound.Core_Bound,43.38,% Slots,,,0.00,5.07,<==
90.54871216,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
90.54871216,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
90.54871216,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C1,Frontend_Bound,22.31,% Slots,,,0.00,5.33,
90.54871216,S1-C1,Backend_Bound,46.07,% Slots,,,0.00,5.33,
90.54871216,S1-C1,Backend_Bound.Memory_Bound,19.02,% Slots,,,0.00,5.07,
90.54871216,S1-C1,Backend_Bound.Core_Bound,27.04,% Slots,,,0.00,5.07,<==
90.54871216,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
90.54871216,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C2,Frontend_Bound,40.12,% Slots,,,0.00,5.33,
90.54871216,S1-C2,Bad_Speculation,16.30,% Slots,,,0.00,5.33,
90.54871216,S1-C2,Backend_Bound,14.63,% Slots,,,0.00,5.33,
90.54871216,S1-C2,Retiring,13.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
90.54871216,S1-C2,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.08,
90.54871216,S1-C2,Frontend_Bound.Frontend_Bandwidth,100.23,% Slots,,,0.00,5.15,<==
90.54871216,S1-C2,Bad_Speculation.Branch_Mispredicts,16.00,% Slots,,br_misp_retired.all_branches,0.00,5.07,
90.54871216,S1-C2,Retiring.Microcode_Sequencer,1.83,% Slots,,idq.ms_uops,0.00,5.07,
90.54871216,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
90.54871216,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.85,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
90.54871216,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.68,% Slots,,,0.00,5.15,
90.54871216,S1-C3,Backend_Bound.Memory_Bound,20.07,% Slots,,,0.00,5.07,
90.54871216,S1-C3,Backend_Bound.Core_Bound,29.13,% Slots,,,0.00,5.07,
90.54871216,S1-C3,Retiring.Microcode_Sequencer,11.74,% Slots,,idq.ms_uops,0.00,5.08,
90.54871216,S1-C3,Backend_Bound,49.20,% Slots,,,0.00,5.33,
90.54871216,S1-C3,Retiring,42.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
90.54871216,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.62,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.86,% Core_Clocks,,,0.00,5.22,
90.54871216,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.28,% Core_Clocks,,,0.00,5.07,
90.54871216,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
90.54871216,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.56,% Clocks,,,0.00,5.33,<==
90.54871216,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
90.54871216,S1-C4,Frontend_Bound,22.84,% Slots,,,0.00,5.34,
90.54871216,S1-C4,Bad_Speculation,10.09,% Slots,,,0.00,5.34,
90.54871216,S1-C4,Backend_Bound,35.77,% Slots,,,0.00,5.34,
90.54871216,S1-C4,Frontend_Bound.Frontend_Bandwidth,62.86,% Slots,,,0.00,5.15,
90.54871216,S1-C4,Bad_Speculation.Branch_Mispredicts,9.48,% Slots,,br_misp_retired.all_branches,0.00,5.08,
90.54871216,S1-C4,Backend_Bound.Memory_Bound,21.97,% Slots,,,0.00,5.08,<==
90.54871216,S1-C4,Backend_Bound.Core_Bound,13.80,% Slots,,,0.00,5.08,
90.54871216,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.15,% Core_Clocks,,,0.00,5.23,
90.54871216,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
90.54871216,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
90.54871216,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.63,% Clocks,,,0.00,5.33,
90.54871216,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C5,Frontend_Bound,35.00,% Slots,,,0.00,5.34,
90.54871216,S1-C5,Backend_Bound,39.66,% Slots,,,0.00,5.34,
90.54871216,S1-C5,Retiring,11.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
90.54871216,S1-C5,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.07,
90.54871216,S1-C5,Frontend_Bound.Frontend_Bandwidth,29.02,% Slots,,,0.00,5.07,
90.54871216,S1-C5,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.07,
90.54871216,S1-C5,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.07,
90.54871216,S1-C5,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.34,
90.54871216,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.08,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.66,% Core_Clocks,,,0.00,5.22,
90.54871216,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
90.54871216,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
90.54871216,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
90.54871216,S1-C6,Frontend_Bound,35.78,% Slots,,,0.00,5.33,
90.54871216,S1-C6,Bad_Speculation,10.35,% Slots,,,0.00,5.33,
90.54871216,S1-C6,Backend_Bound,35.19,% Slots,,,0.00,5.33,
90.54871216,S1-C6,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
90.54871216,S1-C6,Frontend_Bound.Frontend_Bandwidth,48.85,% Slots,,,0.00,5.07,
90.54871216,S1-C6,Bad_Speculation.Branch_Mispredicts,9.55,% Slots,,br_misp_retired.all_branches,0.00,5.07,
90.54871216,S1-C6,Backend_Bound.Memory_Bound,22.29,% Slots,,,0.00,5.07,
90.54871216,S1-C6,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.07,
90.54871216,S1-C6,Retiring.Microcode_Sequencer,13.38,% Slots,,idq.ms_uops,0.00,5.34,
90.54871216,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.43,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.50,% Core_Clocks,,,0.00,5.23,<==
90.54871216,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
90.54871216,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
90.54871216,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C7,Frontend_Bound,20.44,% Slots,,,0.00,5.33,
90.54871216,S1-C7,Backend_Bound,54.15,% Slots,,,0.00,5.33,
90.54871216,S1-C7,Retiring,26.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
90.54871216,S1-C7,Backend_Bound.Memory_Bound,46.04,% Slots,,,0.00,5.07,
90.54871216,S1-C7,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.33,
90.54871216,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.35,
90.54871216,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
90.54871216,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.68,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.34,
90.54871216,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
90.54871216,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,29.35,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
90.54871216,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
90.54871216,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
90.54871216,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
90.54871216,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
90.54871216,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
90.54871216,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
90.54871216,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
90.54871216,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
92.04935033,S0-C0,Frontend_Bound,22.16,% Slots,,,0.00,5.32,
92.04935033,S0-C0,Backend_Bound,60.64,% Slots,,,0.00,5.32,
92.04935033,S0-C0,Retiring,15.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
92.04935033,S0-C0,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S0-C0,Backend_Bound.Memory_Bound,36.43,% Slots,,,0.00,5.05,
92.04935033,S0-C0,Backend_Bound.Core_Bound,24.21,% Slots,,,0.00,5.05,
92.04935033,S0-C0,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.13,
92.04935033,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.32,
92.04935033,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
92.04935033,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.08,% Clocks,,,0.00,5.33,
92.04935033,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C1,Frontend_Bound,25.81,% Slots,,,0.00,5.32,
92.04935033,S0-C1,Backend_Bound,48.73,% Slots,,,0.00,5.32,<==
92.04935033,S0-C1,Retiring,21.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
92.04935033,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.07,% Slots,,,0.00,5.32,
92.04935033,S0-C1,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.14,
92.04935033,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.73,% Core_Clocks,,,0.00,5.1,
92.04935033,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C2,Frontend_Bound,32.40,% Slots,,,0.00,5.33,
92.04935033,S0-C2,Backend_Bound,44.56,% Slots,,,0.00,5.33,
92.04935033,S0-C2,Retiring,33.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
92.04935033,S0-C2,Frontend_Bound.Frontend_Latency,45.44,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S0-C2,Backend_Bound.Memory_Bound,30.44,% Slots,,,0.00,5.05,<==
92.04935033,S0-C2,Backend_Bound.Core_Bound,14.12,% Slots,,,0.00,5.05,
92.04935033,S0-C2,Retiring.Microcode_Sequencer,5.84,% Slots,,idq.ms_uops,0.00,5.14,
92.04935033,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.66,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
92.04935033,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
92.04935033,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C3,Frontend_Bound,58.58,% Slots,,,0.00,5.33,
92.04935033,S0-C3,Bad_Speculation,11.82,% Slots,,,0.00,5.33,
92.04935033,S0-C3,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
92.04935033,S0-C3,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S0-C3,Frontend_Bound.Frontend_Bandwidth,54.68,% Slots,,,0.00,5.33,
92.04935033,S0-C3,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.26,
92.04935033,S0-C3,Retiring.Microcode_Sequencer,12.02,% Slots,,idq.ms_uops,0.00,5.14,
92.04935033,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.79,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.08,% Core_Clocks,,,0.00,5.09,<==
92.04935033,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C4,Frontend_Bound,33.95,% Slots,,,0.00,5.32,<==
92.04935033,S0-C4,Backend_Bound,15.06,% Slots,,,0.00,5.32,
92.04935033,S0-C4,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.33,% Slots,,,0.00,5.32,
92.04935033,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.32,
92.04935033,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
92.04935033,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.24,% Core_Clocks,,,0.00,5.09,
92.04935033,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C5,Frontend_Bound,36.33,% Slots,,,0.00,5.32,
92.04935033,S0-C5,Backend_Bound,39.20,% Slots,,,0.00,5.32,
92.04935033,S0-C5,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
92.04935033,S0-C5,Frontend_Bound.Frontend_Latency,28.84,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S0-C5,Backend_Bound.Memory_Bound,30.47,% Slots,,,0.00,5.05,<==
92.04935033,S0-C5,Retiring.Microcode_Sequencer,12.95,% Slots,,idq.ms_uops,0.00,5.15,
92.04935033,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.32,
92.04935033,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
92.04935033,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
92.04935033,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C6,Frontend_Bound,41.37,% Slots,,,0.00,5.33,
92.04935033,S0-C6,Backend_Bound,14.72,% Slots,,,0.00,5.33,
92.04935033,S0-C6,Retiring,29.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
92.04935033,S0-C6,Frontend_Bound.Frontend_Bandwidth,48.37,% Slots,,,0.00,5.33,<==
92.04935033,S0-C6,Backend_Bound.Memory_Bound,35.11,% Slots,,,0.00,5.05,
92.04935033,S0-C6,Retiring.Microcode_Sequencer,10.74,% Slots,,idq.ms_uops,0.00,5.15,
92.04935033,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.88,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
92.04935033,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
92.04935033,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C7,Frontend_Bound,40.50,% Slots,,,0.00,5.32,
92.04935033,S0-C7,Bad_Speculation,10.24,% Slots,,,0.00,5.32,
92.04935033,S0-C7,Backend_Bound,23.21,% Slots,,,0.00,5.32,
92.04935033,S0-C7,Retiring,19.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
92.04935033,S0-C7,Frontend_Bound.Frontend_Latency,16.06,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S0-C7,Frontend_Bound.Frontend_Bandwidth,103.69,% Slots,,,0.00,5.32,
92.04935033,S0-C7,Bad_Speculation.Branch_Mispredicts,9.84,% Slots,,br_misp_retired.all_branches,0.00,5.25,
92.04935033,S0-C7,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.15,
92.04935033,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.32,
92.04935033,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.87,% Core_Clocks,,,0.00,5.09,<==
92.04935033,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
92.04935033,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
92.04935033,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C0,Frontend_Bound,32.30,% Slots,,,0.00,5.33,
92.04935033,S1-C0,Backend_Bound,46.15,% Slots,,,0.00,5.33,<==
92.04935033,S1-C0,Retiring,14.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
92.04935033,S1-C0,Frontend_Bound.Frontend_Latency,28.40,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S1-C0,Backend_Bound.Memory_Bound,24.28,% Slots,,,0.00,5.05,
92.04935033,S1-C0,Backend_Bound.Core_Bound,21.87,% Slots,,,0.00,5.05,
92.04935033,S1-C0,Retiring.Microcode_Sequencer,11.33,% Slots,,idq.ms_uops,0.00,5.32,
92.04935033,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.32,
92.04935033,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.91,% Clocks,,,0.00,5.33,
92.04935033,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C1,Frontend_Bound,30.65,% Slots,,,0.00,5.33,
92.04935033,S1-C1,Backend_Bound,34.88,% Slots,,,0.00,5.33,
92.04935033,S1-C1,Retiring,40.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
92.04935033,S1-C1,Frontend_Bound.Frontend_Latency,28.12,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S1-C1,Backend_Bound.Core_Bound,41.28,% Slots,,,0.00,5.05,
92.04935033,S1-C1,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.32,<==
92.04935033,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.32,
92.04935033,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C2,Frontend_Bound,29.27,% Slots,,,0.00,5.33,
92.04935033,S1-C2,Backend_Bound,45.96,% Slots,,,0.00,5.33,
92.04935033,S1-C2,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
92.04935033,S1-C2,Frontend_Bound.Frontend_Latency,84.36,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S1-C2,Backend_Bound.Core_Bound,88.66,% Slots,,,0.00,5.05,
92.04935033,S1-C2,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.32,
92.04935033,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.32,
92.04935033,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.55,% Clocks,,,0.00,5.33,<==
92.04935033,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C3,Frontend_Bound,31.49,% Slots,,,0.00,5.33,
92.04935033,S1-C3,Backend_Bound,42.93,% Slots,,,0.00,5.33,
92.04935033,S1-C3,Retiring,24.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
92.04935033,S1-C3,Frontend_Bound.Frontend_Latency,49.47,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S1-C3,Backend_Bound.Memory_Bound,37.78,% Slots,,,0.00,5.05,
92.04935033,S1-C3,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.32,
92.04935033,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.31,
92.04935033,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.08,% Clocks,,idq.ms_switches,0.00,5.31,
92.04935033,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
92.04935033,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C4,Frontend_Bound,25.74,% Slots,,,0.00,5.33,
92.04935033,S1-C4,Backend_Bound,46.77,% Slots,,,0.00,5.33,
92.04935033,S1-C4,Retiring,27.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
92.04935033,S1-C4,Frontend_Bound.Frontend_Latency,40.40,% Slots,,rs_events.empty_end,0.00,5.32,
92.04935033,S1-C4,Backend_Bound.Memory_Bound,53.41,% Slots,,,0.00,5.05,
92.04935033,S1-C4,Retiring.Microcode_Sequencer,9.33,% Slots,,idq.ms_uops,0.00,5.32,
92.04935033,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.93,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
92.04935033,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
92.04935033,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C5,Frontend_Bound,34.89,% Slots,,,0.00,5.33,
92.04935033,S1-C5,Backend_Bound,40.87,% Slots,,,0.00,5.33,
92.04935033,S1-C5,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
92.04935033,S1-C5,Frontend_Bound.Frontend_Latency,80.65,% Slots,,rs_events.empty_end,0.00,5.31,
92.04935033,S1-C5,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.13,
92.04935033,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.31,
92.04935033,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.31,
92.04935033,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
92.04935033,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
92.04935033,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C6,Frontend_Bound,33.03,% Slots,,,0.00,5.33,
92.04935033,S1-C6,Backend_Bound,40.06,% Slots,,,0.00,5.33,
92.04935033,S1-C6,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
92.04935033,S1-C6,Frontend_Bound.Frontend_Latency,22.97,% Slots,,rs_events.empty_end,0.00,5.31,
92.04935033,S1-C6,Backend_Bound.Memory_Bound,30.10,% Slots,,,0.00,5.05,<==
92.04935033,S1-C6,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.13,
92.04935033,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.32,
92.04935033,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
92.04935033,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
92.04935033,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C7,Frontend_Bound,33.27,% Slots,,,0.00,5.33,
92.04935033,S1-C7,Backend_Bound,43.38,% Slots,,,0.00,5.33,
92.04935033,S1-C7,Retiring,19.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
92.04935033,S1-C7,Frontend_Bound.Frontend_Latency,27.36,% Slots,,rs_events.empty_end,0.00,5.31,
92.04935033,S1-C7,Backend_Bound.Memory_Bound,28.99,% Slots,,,0.00,5.05,
92.04935033,S1-C7,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.05,
92.04935033,S1-C7,Retiring.Microcode_Sequencer,14.98,% Slots,,idq.ms_uops,0.00,5.13,
92.04935033,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.32,
92.04935033,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
92.04935033,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.32,
92.04935033,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
92.04935033,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
92.04935033,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.21,% Clocks,,,0.00,5.33,
92.04935033,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
92.04935033,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
93.828615472,S0-C0,Frontend_Bound,25.93,% Slots,,,0.00,5.18,
93.828615472,S0-C0,Bad_Speculation,10.69,% Slots,,,0.00,5.18,
93.828615472,S0-C0,Backend_Bound,26.20,% Slots,,,0.00,5.18,
93.828615472,S0-C0,Retiring,32.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
93.828615472,S0-C0,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.18,
93.828615472,S0-C0,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.18,
93.828615472,S0-C0,Backend_Bound.Memory_Bound,17.22,% Slots,,,0.00,5.18,
93.828615472,S0-C0,Retiring.Microcode_Sequencer,2.56,% Slots,,idq.ms_uops,0.00,5.17,<==
93.828615472,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.17,
93.828615472,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.10,% Clocks,,idq.ms_switches,0.00,5.17,
93.828615472,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
93.828615472,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
93.828615472,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
93.828615472,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C1,Frontend_Bound,33.18,% Slots,,,0.00,5.18,
93.828615472,S0-C1,Bad_Speculation,11.56,% Slots,,,0.00,5.18,
93.828615472,S0-C1,Backend_Bound,27.15,% Slots,,,0.00,5.18,
93.828615472,S0-C1,Retiring,46.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
93.828615472,S0-C1,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.18,
93.828615472,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.18,
93.828615472,S0-C1,Bad_Speculation.Branch_Mispredicts,11.34,% Slots,,br_misp_retired.all_branches,0.00,5.18,
93.828615472,S0-C1,Backend_Bound.Memory_Bound,30.74,% Slots,,,0.00,5.18,
93.828615472,S0-C1,Retiring.Microcode_Sequencer,2.82,% Slots,,idq.ms_uops,0.00,5.17,<==
93.828615472,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.42,% Clocks,,idq.ms_switches,0.00,5.17,
93.828615472,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.13,% Core_Clocks,,,0.00,5.4,
93.828615472,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
93.828615472,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
93.828615472,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
93.828615472,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C2,Frontend_Bound,31.02,% Slots,,,0.00,5.18,
93.828615472,S0-C2,Bad_Speculation,16.32,% Slots,,,0.00,5.18,
93.828615472,S0-C2,Backend_Bound,10.88,% Slots,,,0.00,5.18,
93.828615472,S0-C2,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.18,
93.828615472,S0-C2,Bad_Speculation.Branch_Mispredicts,16.11,% Slots,,br_misp_retired.all_branches,0.00,5.18,
93.828615472,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.73,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
93.828615472,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,<==
93.828615472,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C3,Frontend_Bound,43.57,% Slots,,,0.00,5.18,
93.828615472,S0-C3,Backend_Bound,27.29,% Slots,,,0.00,5.18,
93.828615472,S0-C3,Frontend_Bound.Frontend_Latency,81.74,% Slots,,rs_events.empty_end,0.00,5.18,
93.828615472,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.17,
93.828615472,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,<==
93.828615472,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C4,Frontend_Bound,28.91,% Slots,,,0.00,5.18,
93.828615472,S0-C4,Bad_Speculation,10.31,% Slots,,,0.00,5.18,
93.828615472,S0-C4,Backend_Bound,26.16,% Slots,,,0.00,5.18,
93.828615472,S0-C4,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.18,<==
93.828615472,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.18,
93.828615472,S0-C4,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.18,
93.828615472,S0-C4,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.18,
93.828615472,S0-C4,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.18,
93.828615472,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.17,
93.828615472,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.15,% Core_Clocks,,,0.00,5.39,
93.828615472,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C5,Backend_Bound,59.89,% Slots,,,0.00,5.18,
93.828615472,S0-C5,Retiring,31.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
93.828615472,S0-C5,Backend_Bound.Memory_Bound,46.69,% Slots,,,0.00,5.18,
93.828615472,S0-C5,Backend_Bound.Core_Bound,13.20,% Slots,,,0.00,5.18,
93.828615472,S0-C5,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.17,
93.828615472,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.45,% Clocks,,idq.ms_switches,0.00,5.17,
93.828615472,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
93.828615472,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,<==
93.828615472,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.42,% Clocks,,,0.00,5.17,
93.828615472,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C6,Frontend_Bound,33.06,% Slots,,,0.00,5.18,
93.828615472,S0-C6,Backend_Bound,34.09,% Slots,,,0.00,5.18,
93.828615472,S0-C6,Frontend_Bound.Frontend_Latency,26.38,% Slots,,rs_events.empty_end,0.00,5.18,
93.828615472,S0-C6,Backend_Bound.Memory_Bound,24.51,% Slots,,,0.00,5.18,
93.828615472,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
93.828615472,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
93.828615472,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
93.828615472,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
93.828615472,S0-C7,Frontend_Bound,37.94,% Slots,,,0.00,5.18,
93.828615472,S0-C7,Bad_Speculation,27.93,% Slots,,,0.00,5.18,
93.828615472,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.95,% Slots,,,0.00,5.18,
93.828615472,S0-C7,Bad_Speculation.Branch_Mispredicts,26.79,% Slots,,br_misp_retired.all_branches,0.00,5.18,
93.828615472,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.95,% Core_Clocks,,,0.00,5.4,<==
93.828615472,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
93.828615472,S1-C0,Frontend_Bound,37.43,% Slots,,,0.00,5.18,
93.828615472,S1-C0,Backend_Bound,31.00,% Slots,,,0.00,5.18,
93.828615472,S1-C0,Retiring,33.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
93.828615472,S1-C0,Frontend_Bound.Frontend_Latency,34.91,% Slots,,rs_events.empty_end,0.00,5.18,<==
93.828615472,S1-C0,Backend_Bound.Memory_Bound,29.50,% Slots,,,0.00,5.18,
93.828615472,S1-C0,Retiring.Microcode_Sequencer,3.67,% Slots,,idq.ms_uops,0.00,5.17,
93.828615472,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.17,
93.828615472,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.17,
93.828615472,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
93.828615472,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
93.828615472,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C1,Frontend_Bound,28.77,% Slots,,,0.00,5.18,
93.828615472,S1-C1,Backend_Bound,33.66,% Slots,,,0.00,5.17,
93.828615472,S1-C1,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,0.00,5.18,
93.828615472,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.18,
93.828615472,S1-C1,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.17,<==
93.828615472,S1-C1,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.17,
93.828615472,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.17,
93.828615472,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.61,% Core_Clocks,,,0.00,5.39,
93.828615472,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
93.828615472,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
93.828615472,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C2,Bad_Speculation,12.52,% Slots,,,0.00,5.17,
93.828615472,S1-C2,Bad_Speculation.Branch_Mispredicts,12.14,% Slots,,br_misp_retired.all_branches,0.00,5.17,
93.828615472,S1-C2,Backend_Bound,36.79,% Slots,,,0.00,5.17,<==
93.828615472,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C3,Frontend_Bound,36.63,% Slots,,,0.00,5.18,
93.828615472,S1-C3,Backend_Bound,29.10,% Slots,,,0.00,5.18,
93.828615472,S1-C3,Frontend_Bound.Frontend_Latency,28.79,% Slots,,rs_events.empty_end,0.00,5.18,
93.828615472,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,<==
93.828615472,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
93.828615472,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
93.828615472,S1-C4,Frontend_Bound,25.24,% Slots,,,0.00,5.18,<==
93.828615472,S1-C4,Bad_Speculation,19.55,% Slots,,,0.00,5.18,
93.828615472,S1-C4,Backend_Bound,20.10,% Slots,,,0.00,5.18,
93.828615472,S1-C4,Frontend_Bound.Frontend_Latency,15.31,% Slots,,rs_events.empty_end,0.00,5.18,
93.828615472,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.37,% Slots,,,0.00,5.18,
93.828615472,S1-C4,Bad_Speculation.Branch_Mispredicts,19.19,% Slots,,br_misp_retired.all_branches,0.00,5.18,
93.828615472,S1-C4,Backend_Bound.Memory_Bound,25.41,% Slots,,,0.00,5.18,
93.828615472,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.17,
93.828615472,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.37,% Core_Clocks,,,0.00,5.4,
93.828615472,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
93.828615472,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C5,Frontend_Bound,20.94,% Slots,,,0.00,5.18,
93.828615472,S1-C5,Bad_Speculation,15.19,% Slots,,,0.00,5.18,
93.828615472,S1-C5,Backend_Bound,28.76,% Slots,,,0.00,5.18,
93.828615472,S1-C5,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.17,
93.828615472,S1-C5,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.18,
93.828615472,S1-C5,Backend_Bound.Memory_Bound,28.18,% Slots,,,0.00,5.17,<==
93.828615472,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
93.828615472,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
93.828615472,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
93.828615472,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C6,Frontend_Bound,26.87,% Slots,,,0.00,5.17,
93.828615472,S1-C6,Backend_Bound,36.81,% Slots,,,0.00,5.17,
93.828615472,S1-C6,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.17,
93.828615472,S1-C6,Backend_Bound.Memory_Bound,34.81,% Slots,,,0.00,5.17,<==
93.828615472,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.17,
93.828615472,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
93.828615472,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
93.828615472,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C7,Frontend_Bound,26.71,% Slots,,,0.00,5.18,
93.828615472,S1-C7,Bad_Speculation,10.66,% Slots,,,0.00,5.17,
93.828615472,S1-C7,Backend_Bound,32.63,% Slots,,,0.00,5.17,
93.828615472,S1-C7,Retiring,25.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
93.828615472,S1-C7,Frontend_Bound.Frontend_Latency,25.60,% Slots,,rs_events.empty_end,0.00,5.17,
93.828615472,S1-C7,Bad_Speculation.Branch_Mispredicts,10.49,% Slots,,br_misp_retired.all_branches,0.00,5.17,
93.828615472,S1-C7,Backend_Bound.Core_Bound,84.84,% Slots,,,0.00,5.17,<==
93.828615472,S1-C7,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.17,
93.828615472,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.84,% Clocks,,,0.00,5.17,
93.828615472,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
93.828615472,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.70,% Clocks,,idq.ms_switches,0.00,5.17,
93.828615472,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
93.828615472,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
93.828615472,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
93.828615472,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
93.828615472,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
93.828615472,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
95.33685265,S0-C0,Backend_Bound,53.51,% Slots,,,0.00,5.13,
95.33685265,S0-C0,Retiring,24.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S0-C0,Backend_Bound.Memory_Bound,86.74,% Slots,,,0.00,5.11,
95.33685265,S0-C0,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.3,
95.33685265,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
95.33685265,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S0-C1,Frontend_Bound,34.47,% Slots,,,0.00,5.18,<==
95.33685265,S0-C1,Bad_Speculation,10.23,% Slots,,,0.00,5.12,
95.33685265,S0-C1,Backend_Bound,16.11,% Slots,,,0.00,5.12,
95.33685265,S0-C1,Frontend_Bound.Frontend_Latency,19.24,% Slots,,rs_events.empty_end,0.00,5.17,
95.33685265,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.18,
95.33685265,S0-C1,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.03,
95.33685265,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.31,
95.33685265,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.17,% Core_Clocks,,,0.00,5.3,
95.33685265,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S0-C2,Frontend_Bound,32.02,% Slots,,,0.00,5.18,
95.33685265,S0-C2,Backend_Bound,46.76,% Slots,,,0.00,5.12,
95.33685265,S0-C2,Retiring,12.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S0-C2,Frontend_Bound.Frontend_Latency,27.20,% Slots,,rs_events.empty_end,0.00,5.17,
95.33685265,S0-C2,Backend_Bound.Memory_Bound,35.30,% Slots,,,0.00,5.11,
95.33685265,S0-C2,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.11,
95.33685265,S0-C2,Retiring.Microcode_Sequencer,9.03,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.31,
95.33685265,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
95.33685265,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
95.33685265,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S0-C3,Frontend_Bound,23.97,% Slots,,,0.00,5.18,
95.33685265,S0-C3,Backend_Bound,58.35,% Slots,,,0.00,5.12,
95.33685265,S0-C3,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S0-C3,Frontend_Bound.Frontend_Latency,24.27,% Slots,,rs_events.empty_end,0.00,5.16,
95.33685265,S0-C3,Backend_Bound.Memory_Bound,47.07,% Slots,,,0.00,5.1,
95.33685265,S0-C3,Backend_Bound.Core_Bound,11.28,% Slots,,,0.00,5.1,
95.33685265,S0-C3,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.31,
95.33685265,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
95.33685265,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.81,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
95.33685265,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
95.33685265,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S0-C4,Frontend_Bound,30.46,% Slots,,,0.00,5.18,
95.33685265,S0-C4,Backend_Bound,48.24,% Slots,,,0.00,5.11,
95.33685265,S0-C4,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S0-C4,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.16,
95.33685265,S0-C4,Backend_Bound.Memory_Bound,35.74,% Slots,,,0.00,5.1,
95.33685265,S0-C4,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.1,
95.33685265,S0-C4,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.31,% Clocks,,,0.00,5.31,
95.33685265,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.28,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
95.33685265,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
95.33685265,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.08,% Slots,,,0.00,5.18,
95.33685265,S0-C5,Backend_Bound.Memory_Bound,38.83,% Slots,,,0.00,5.1,
95.33685265,S0-C5,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.1,
95.33685265,S0-C5,Backend_Bound,55.19,% Slots,,,0.00,5.11,
95.33685265,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
95.33685265,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S0-C6,Frontend_Bound,36.96,% Slots,,,0.00,5.17,
95.33685265,S0-C6,Backend_Bound,41.38,% Slots,,,0.00,5.1,
95.33685265,S0-C6,Retiring,13.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S0-C6,Frontend_Bound.Frontend_Latency,34.74,% Slots,,rs_events.empty_end,0.00,5.16,
95.33685265,S0-C6,Backend_Bound.Memory_Bound,41.87,% Slots,,,0.00,5.1,
95.33685265,S0-C6,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.94,% Clocks,,,0.00,5.3,
95.33685265,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.3,
95.33685265,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
95.33685265,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S0-C7,Frontend_Bound,38.43,% Slots,,,0.00,5.17,
95.33685265,S0-C7,Backend_Bound,38.63,% Slots,,,0.00,5.11,<==
95.33685265,S0-C7,Retiring,22.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S0-C7,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.15,
95.33685265,S0-C7,Backend_Bound.Memory_Bound,21.74,% Slots,,,0.00,5.09,
95.33685265,S0-C7,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.09,
95.33685265,S0-C7,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.37,% Clocks,,,0.00,5.31,
95.33685265,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.62,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
95.33685265,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
95.33685265,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C0,Frontend_Bound,22.44,% Slots,,,0.00,5.17,
95.33685265,S1-C0,Backend_Bound,38.72,% Slots,,,0.00,5.11,<==
95.33685265,S1-C0,Retiring,22.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S1-C0,Frontend_Bound.Frontend_Bandwidth,23.76,% Slots,,,0.00,5.17,
95.33685265,S1-C0,Backend_Bound.Memory_Bound,17.55,% Slots,,,0.00,5.09,
95.33685265,S1-C0,Backend_Bound.Core_Bound,21.17,% Slots,,,0.00,5.09,
95.33685265,S1-C0,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.16,% Clocks,,idq.ms_switches,0.00,5.3,
95.33685265,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.38,% Core_Clocks,,,0.00,5.31,
95.33685265,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
95.33685265,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C1,Frontend_Bound,35.32,% Slots,,,0.00,5.29,
95.33685265,S1-C1,Backend_Bound,34.72,% Slots,,,0.00,5.29,
95.33685265,S1-C1,Retiring,43.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
95.33685265,S1-C1,Frontend_Bound.Frontend_Bandwidth,37.83,% Slots,,,0.00,5.29,
95.33685265,S1-C1,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.09,
95.33685265,S1-C1,Backend_Bound.Core_Bound,22.47,% Slots,,,0.00,5.09,
95.33685265,S1-C1,Retiring.Microcode_Sequencer,5.84,% Slots,,idq.ms_uops,0.00,5.07,<==
95.33685265,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.95,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
95.33685265,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
95.33685265,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C2,Frontend_Bound,38.01,% Slots,,,0.00,5.29,
95.33685265,S1-C2,Bad_Speculation,12.01,% Slots,,,0.00,5.29,
95.33685265,S1-C2,Backend_Bound,30.07,% Slots,,,0.00,5.29,
95.33685265,S1-C2,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
95.33685265,S1-C2,Frontend_Bound.Frontend_Bandwidth,60.10,% Slots,,,0.00,5.29,
95.33685265,S1-C2,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.03,
95.33685265,S1-C2,Backend_Bound.Memory_Bound,20.74,% Slots,,,0.00,5.09,
95.33685265,S1-C2,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.07,
95.33685265,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.39,% Core_Clocks,,,0.00,5.31,<==
95.33685265,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
95.33685265,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C3,Frontend_Bound,33.68,% Slots,,,0.00,5.29,
95.33685265,S1-C3,Backend_Bound,44.11,% Slots,,,0.00,5.29,
95.33685265,S1-C3,Retiring,7.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
95.33685265,S1-C3,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.14,
95.33685265,S1-C3,Frontend_Bound.Frontend_Bandwidth,27.86,% Slots,,,0.00,5.29,
95.33685265,S1-C3,Backend_Bound.Core_Bound,35.50,% Slots,,,0.00,5.08,<==
95.33685265,S1-C3,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.07,
95.33685265,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.31,
95.33685265,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.47,% Core_Clocks,,,0.00,5.31,
95.33685265,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C4,Frontend_Bound,36.51,% Slots,,,0.00,5.29,
95.33685265,S1-C4,Backend_Bound,41.17,% Slots,,,0.00,5.29,
95.33685265,S1-C4,Retiring,15.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
95.33685265,S1-C4,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.14,
95.33685265,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.19,% Slots,,,0.00,5.29,
95.33685265,S1-C4,Backend_Bound.Memory_Bound,28.69,% Slots,,,0.00,5.08,
95.33685265,S1-C4,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.08,
95.33685265,S1-C4,Retiring.Microcode_Sequencer,12.39,% Slots,,idq.ms_uops,0.00,5.07,
95.33685265,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.58,% Clocks,,,0.00,5.31,
95.33685265,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.94,% Core_Clocks,,,0.00,5.31,
95.33685265,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
95.33685265,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C5,Frontend_Bound,37.28,% Slots,,,0.00,5.29,
95.33685265,S1-C5,Backend_Bound,40.04,% Slots,,,0.00,5.29,
95.33685265,S1-C5,Retiring,7.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S1-C5,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.17,
95.33685265,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.42,% Slots,,,0.00,5.29,
95.33685265,S1-C5,Backend_Bound.Memory_Bound,10.09,% Slots,,,0.00,5.11,
95.33685265,S1-C5,Backend_Bound.Core_Bound,29.96,% Slots,,,0.00,5.11,<==
95.33685265,S1-C5,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.74,% Clocks,,,0.00,5.3,
95.33685265,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.93,% Clocks,,idq.ms_switches,0.00,5.3,
95.33685265,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
95.33685265,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
95.33685265,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.05,% Slots,,,0.00,5.28,
95.33685265,S1-C6,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.03,
95.33685265,S1-C6,Backend_Bound.Core_Bound,25.90,% Slots,,,0.00,5.11,<==
95.33685265,S1-C6,Bad_Speculation,12.67,% Slots,,,0.00,5.28,
95.33685265,S1-C6,Backend_Bound,35.20,% Slots,,,0.00,5.28,
95.33685265,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.30,% Core_Clocks,,,0.00,5.31,
95.33685265,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
95.33685265,S1-C7,Frontend_Bound,42.75,% Slots,,,0.00,5.29,
95.33685265,S1-C7,Bad_Speculation,10.64,% Slots,,,0.00,5.29,
95.33685265,S1-C7,Backend_Bound,27.94,% Slots,,,0.00,5.29,
95.33685265,S1-C7,Retiring,7.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.33685265,S1-C7,Frontend_Bound.Frontend_Latency,21.34,% Slots,,rs_events.empty_end,0.00,5.17,
95.33685265,S1-C7,Frontend_Bound.Frontend_Bandwidth,40.95,% Slots,,,0.00,5.28,
95.33685265,S1-C7,Bad_Speculation.Branch_Mispredicts,9.74,% Slots,,br_misp_retired.all_branches,0.00,5.03,
95.33685265,S1-C7,Backend_Bound.Memory_Bound,19.34,% Slots,,,0.00,5.11,
95.33685265,S1-C7,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.29,
95.33685265,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.31,
95.33685265,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
95.33685265,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.31,
95.33685265,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.65,% Core_Clocks,,,0.00,5.31,<==
95.33685265,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
95.33685265,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
95.33685265,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
95.33685265,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
95.33685265,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
95.33685265,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
95.33685265,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
96.845012611,S0-C0,Frontend_Bound,42.16,% Slots,,,0.00,5.31,
96.845012611,S0-C0,Backend_Bound,14.35,% Slots,,,0.00,5.31,
96.845012611,S0-C0,Retiring,10.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
96.845012611,S0-C0,Frontend_Bound.Frontend_Latency,23.07,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S0-C0,Frontend_Bound.Frontend_Bandwidth,29.56,% Slots,,,0.00,5.31,
96.845012611,S0-C0,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.3,
96.845012611,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.3,
96.845012611,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.16,% Core_Clocks,,,0.00,5.03,<==
96.845012611,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C1,Frontend_Bound,34.35,% Slots,,,0.00,5.31,<==
96.845012611,S0-C1,Backend_Bound,15.48,% Slots,,,0.00,5.31,
96.845012611,S0-C1,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.34,% Slots,,,0.00,5.31,
96.845012611,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.3,
96.845012611,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.46,% Core_Clocks,,,0.00,5.04,
96.845012611,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
96.845012611,S0-C2,Backend_Bound,54.91,% Slots,,,0.00,5.31,
96.845012611,S0-C2,Retiring,22.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S0-C2,Backend_Bound.Memory_Bound,43.36,% Slots,,,0.00,5.05,
96.845012611,S0-C2,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.05,
96.845012611,S0-C2,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.71,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
96.845012611,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.79,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.3,
96.845012611,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
96.845012611,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,28.06,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
96.845012611,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C3,Frontend_Bound,27.28,% Slots,,,0.00,5.31,
96.845012611,S0-C3,Backend_Bound,51.12,% Slots,,,0.00,5.31,
96.845012611,S0-C3,Retiring,36.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S0-C3,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S0-C3,Backend_Bound.Memory_Bound,35.22,% Slots,,,0.00,5.04,<==
96.845012611,S0-C3,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.04,
96.845012611,S0-C3,Retiring.Microcode_Sequencer,11.70,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.3,
96.845012611,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
96.845012611,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
96.845012611,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.66,% Clocks,,,0.00,5.31,
96.845012611,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
96.845012611,S0-C4,Backend_Bound,76.30,% Slots,,,0.00,5.31,
96.845012611,S0-C4,Retiring,29.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S0-C4,Backend_Bound.Memory_Bound,34.36,% Slots,,,0.00,5.04,
96.845012611,S0-C4,Backend_Bound.Core_Bound,41.94,% Slots,,,0.00,5.04,<==
96.845012611,S0-C4,Retiring.Microcode_Sequencer,15.96,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.31,
96.845012611,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
96.845012611,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
96.845012611,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
96.845012611,S0-C5,Frontend_Bound,29.58,% Slots,,,0.00,5.31,
96.845012611,S0-C5,Backend_Bound,48.44,% Slots,,,0.00,5.31,<==
96.845012611,S0-C5,Retiring,14.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S0-C5,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S0-C5,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.04,
96.845012611,S0-C5,Backend_Bound.Core_Bound,24.40,% Slots,,,0.00,5.04,
96.845012611,S0-C5,Retiring.Microcode_Sequencer,11.51,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
96.845012611,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
96.845012611,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.06,% Clocks,,,0.00,5.3,
96.845012611,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
96.845012611,S0-C6,Frontend_Bound,29.88,% Slots,,,0.00,5.31,
96.845012611,S0-C6,Backend_Bound,48.35,% Slots,,,0.00,5.31,
96.845012611,S0-C6,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S0-C6,Frontend_Bound.Frontend_Latency,28.18,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S0-C6,Backend_Bound.Memory_Bound,28.97,% Slots,,,0.00,5.09,
96.845012611,S0-C6,Backend_Bound.Core_Bound,19.38,% Slots,,,0.00,5.09,
96.845012611,S0-C6,Retiring.Microcode_Sequencer,12.40,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.58,% Clocks,,,0.00,5.3,
96.845012611,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.71,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
96.845012611,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
96.845012611,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
96.845012611,S0-C7,Frontend_Bound,27.31,% Slots,,,0.00,5.31,
96.845012611,S0-C7,Backend_Bound,53.22,% Slots,,,0.00,5.31,<==
96.845012611,S0-C7,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S0-C7,Frontend_Bound.Frontend_Latency,40.54,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S0-C7,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.3,
96.845012611,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
96.845012611,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
96.845012611,S1-C0,Frontend_Bound,21.73,% Slots,,,0.00,5.31,
96.845012611,S1-C0,Backend_Bound,41.64,% Slots,,,0.00,5.31,
96.845012611,S1-C0,Retiring,28.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.31,
96.845012611,S1-C0,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.09,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.15,% Core_Clocks,,,0.00,5.04,
96.845012611,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.97,% Core_Clocks,,,0.00,5.3,
96.845012611,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
96.845012611,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
96.845012611,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C1,Frontend_Bound,30.81,% Slots,,,0.00,5.31,
96.845012611,S1-C1,Backend_Bound,35.34,% Slots,,,0.00,5.31,
96.845012611,S1-C1,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S1-C1,Backend_Bound.Memory_Bound,26.91,% Slots,,,0.00,5.1,
96.845012611,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.53,% Clocks,,,0.00,5.3,
96.845012611,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
96.845012611,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C2,Frontend_Bound,37.65,% Slots,,,0.00,5.31,
96.845012611,S1-C2,Backend_Bound,39.96,% Slots,,,0.00,5.31,<==
96.845012611,S1-C2,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S1-C2,Frontend_Bound.Frontend_Latency,19.24,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S1-C2,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.11,
96.845012611,S1-C2,Backend_Bound.Core_Bound,21.75,% Slots,,,0.00,5.11,
96.845012611,S1-C2,Retiring.Microcode_Sequencer,15.08,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.3,
96.845012611,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
96.845012611,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C3,Frontend_Bound,33.58,% Slots,,,0.00,5.31,
96.845012611,S1-C3,Backend_Bound,42.13,% Slots,,,0.00,5.31,
96.845012611,S1-C3,Retiring,16.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S1-C3,Frontend_Bound.Frontend_Latency,32.55,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S1-C3,Backend_Bound.Memory_Bound,23.79,% Slots,,,0.00,5.11,
96.845012611,S1-C3,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.11,
96.845012611,S1-C3,Retiring.Microcode_Sequencer,13.75,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.31,
96.845012611,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
96.845012611,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.60,% Clocks,,idq.ms_switches,0.00,5.31,
96.845012611,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
96.845012611,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
96.845012611,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.92,% Clocks,,,0.00,5.3,
96.845012611,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C4,Frontend_Bound,33.93,% Slots,,,0.00,5.31,
96.845012611,S1-C4,Backend_Bound,42.29,% Slots,,,0.00,5.31,<==
96.845012611,S1-C4,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S1-C4,Frontend_Bound.Frontend_Latency,29.85,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S1-C4,Backend_Bound.Memory_Bound,23.64,% Slots,,,0.00,5.1,
96.845012611,S1-C4,Backend_Bound.Core_Bound,18.65,% Slots,,,0.00,5.1,
96.845012611,S1-C4,Retiring.Microcode_Sequencer,14.73,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.3,
96.845012611,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
96.845012611,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.02,% Clocks,,,0.00,5.3,
96.845012611,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C5,Frontend_Bound,33.53,% Slots,,,0.00,5.31,
96.845012611,S1-C5,Backend_Bound,42.06,% Slots,,,0.00,5.31,
96.845012611,S1-C5,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S1-C5,Frontend_Bound.Frontend_Latency,37.75,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S1-C5,Backend_Bound.Memory_Bound,24.18,% Slots,,,0.00,5.11,
96.845012611,S1-C5,Backend_Bound.Core_Bound,17.88,% Slots,,,0.00,5.11,
96.845012611,S1-C5,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.31,
96.845012611,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.31,
96.845012611,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
96.845012611,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.60,% Clocks,,,0.00,5.3,
96.845012611,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C6,Backend_Bound,48.72,% Slots,,,0.00,5.32,<==
96.845012611,S1-C6,Retiring,34.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
96.845012611,S1-C6,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.3,
96.845012611,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.26,% Clocks,,idq.ms_switches,0.00,5.31,
96.845012611,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C7,Frontend_Bound,37.99,% Slots,,,0.00,5.32,
96.845012611,S1-C7,Backend_Bound,38.38,% Slots,,,0.00,5.32,
96.845012611,S1-C7,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.845012611,S1-C7,Frontend_Bound.Frontend_Latency,26.94,% Slots,,rs_events.empty_end,0.00,5.3,
96.845012611,S1-C7,Backend_Bound.Memory_Bound,23.43,% Slots,,,0.00,5.11,<==
96.845012611,S1-C7,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.11,
96.845012611,S1-C7,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.31,
96.845012611,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,0.00,5.3,
96.845012611,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
96.845012611,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.3,
96.845012611,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
96.845012611,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
96.845012611,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.60,% Clocks,,,0.00,5.31,
96.845012611,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
96.845012611,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
96.845012611,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
96.845012611,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
98.357324723,S0-C0,Frontend_Bound,21.27,% Slots,,,0.00,5.28,
98.357324723,S0-C0,Backend_Bound,59.64,% Slots,,,0.00,5.28,<==
98.357324723,S0-C0,Retiring,14.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
98.357324723,S0-C0,Frontend_Bound.Frontend_Latency,29.30,% Slots,,rs_events.empty_end,0.00,5.28,
98.357324723,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.01,% Slots,,,0.00,5.28,
98.357324723,S0-C0,Retiring.Microcode_Sequencer,9.29,% Slots,,idq.ms_uops,0.00,5.17,
98.357324723,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
98.357324723,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.29,
98.357324723,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.50,% Core_Clocks,,,0.00,5.29,
98.357324723,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C1,Frontend_Bound,34.29,% Slots,,,0.00,5.28,<==
98.357324723,S0-C1,Backend_Bound,14.75,% Slots,,,0.00,5.28,
98.357324723,S0-C1,Frontend_Bound.Frontend_Latency,18.50,% Slots,,rs_events.empty_end,0.00,5.28,
98.357324723,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.87,% Slots,,,0.00,5.28,
98.357324723,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.29,
98.357324723,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
98.357324723,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.46,% Core_Clocks,,,0.00,5.29,
98.357324723,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C2,Frontend_Bound,23.26,% Slots,,,0.00,5.28,
98.357324723,S0-C2,Backend_Bound,49.93,% Slots,,,0.00,5.28,
98.357324723,S0-C2,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
98.357324723,S0-C2,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.28,
98.357324723,S0-C2,Frontend_Bound.Frontend_Bandwidth,34.12,% Slots,,,0.00,5.28,
98.357324723,S0-C2,Backend_Bound.Memory_Bound,69.31,% Slots,,,0.00,5.06,
98.357324723,S0-C2,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.18,
98.357324723,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.29,
98.357324723,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
98.357324723,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.29,
98.357324723,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.76,% Core_Clocks,,,0.00,5.29,
98.357324723,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
98.357324723,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
98.357324723,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C3,Backend_Bound,58.08,% Slots,,,0.00,5.28,
98.357324723,S0-C3,Retiring,24.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
98.357324723,S0-C3,Backend_Bound.Memory_Bound,43.48,% Slots,,,0.00,5.05,
98.357324723,S0-C3,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.05,
98.357324723,S0-C3,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.18,
98.357324723,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.29,
98.357324723,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
98.357324723,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
98.357324723,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,29.20,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,<==
98.357324723,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C4,Backend_Bound,77.88,% Slots,,,0.00,5.28,<==
98.357324723,S0-C4,Retiring,41.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
98.357324723,S0-C4,Retiring.Microcode_Sequencer,10.88,% Slots,,idq.ms_uops,0.00,5.18,
98.357324723,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.29,
98.357324723,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C5,Frontend_Bound,33.38,% Slots,,,0.00,5.28,
98.357324723,S0-C5,Backend_Bound,43.76,% Slots,,,0.00,5.28,<==
98.357324723,S0-C5,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
98.357324723,S0-C5,Frontend_Bound.Frontend_Latency,29.24,% Slots,,rs_events.empty_end,0.00,5.28,
98.357324723,S0-C5,Frontend_Bound.Frontend_Bandwidth,87.20,% Slots,,,0.00,5.28,
98.357324723,S0-C5,Backend_Bound.Memory_Bound,21.60,% Slots,,,0.00,5.05,
98.357324723,S0-C5,Backend_Bound.Core_Bound,22.16,% Slots,,,0.00,5.05,
98.357324723,S0-C5,Retiring.Microcode_Sequencer,12.09,% Slots,,idq.ms_uops,0.00,5.19,
98.357324723,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.29,
98.357324723,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
98.357324723,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.55,% Clocks,,idq.ms_switches,0.00,5.29,
98.357324723,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.33,% Core_Clocks,,,0.00,5.29,
98.357324723,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
98.357324723,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
98.357324723,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C6,Frontend_Bound,31.07,% Slots,,,0.00,5.28,
98.357324723,S0-C6,Backend_Bound,50.81,% Slots,,,0.00,5.28,
98.357324723,S0-C6,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
98.357324723,S0-C6,Frontend_Bound.Frontend_Latency,63.63,% Slots,,rs_events.empty_end,0.00,5.28,
98.357324723,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.57,% Slots,,,0.00,5.28,
98.357324723,S0-C6,Backend_Bound.Memory_Bound,97.57,% Slots,,,0.00,5.05,
98.357324723,S0-C6,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.19,
98.357324723,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.29,
98.357324723,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
98.357324723,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.29,
98.357324723,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.65,% Core_Clocks,,,0.00,5.29,
98.357324723,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
98.357324723,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
98.357324723,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C7,Frontend_Bound,52.57,% Slots,,,0.00,5.28,
98.357324723,S0-C7,Bad_Speculation,11.27,% Slots,,,0.00,5.28,
98.357324723,S0-C7,Backend_Bound,18.97,% Slots,,,0.00,5.28,
98.357324723,S0-C7,Retiring,15.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
98.357324723,S0-C7,Frontend_Bound.Frontend_Latency,91.74,% Slots,,rs_events.empty_end,0.00,5.28,<==
98.357324723,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.14,% Slots,,,0.00,5.28,
98.357324723,S0-C7,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.27,
98.357324723,S0-C7,Backend_Bound.Memory_Bound,31.56,% Slots,,,0.00,5.05,
98.357324723,S0-C7,Retiring.Microcode_Sequencer,9.89,% Slots,,idq.ms_uops,0.00,5.19,
98.357324723,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.29,
98.357324723,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
98.357324723,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.90,% Clocks,,idq.ms_switches,0.00,5.29,
98.357324723,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.86,% Core_Clocks,,,0.00,5.29,
98.357324723,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
98.357324723,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
98.357324723,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S1-C0,Frontend_Bound,22.69,% Slots,,,0.00,5.28,
98.357324723,S1-C0,Backend_Bound,55.48,% Slots,,,0.00,5.28,<==
98.357324723,S1-C0,Retiring,37.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
98.357324723,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.28,
98.357324723,S1-C0,Backend_Bound.Memory_Bound,25.75,% Slots,,,0.00,5.04,
98.357324723,S1-C0,Backend_Bound.Core_Bound,29.74,% Slots,,,0.00,5.04,
98.357324723,S1-C0,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.28,
98.357324723,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.95,% Clocks,,idq.ms_switches,0.00,5.28,
98.357324723,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.81,% Core_Clocks,,,0.00,5.29,
98.357324723,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
98.357324723,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S1-C1,Frontend_Bound,24.43,% Slots,,,0.00,5.28,
98.357324723,S1-C1,Backend_Bound,42.36,% Slots,,,0.00,5.28,
98.357324723,S1-C1,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,0.00,5.28,
98.357324723,S1-C1,Backend_Bound.Memory_Bound,70.05,% Slots,,,0.00,5.04,
98.357324723,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.77,% Clocks,,,0.00,5.28,
98.357324723,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
98.357324723,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,<==
98.357324723,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
98.357324723,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.18,% Slots,,,0.00,5.28,
98.357324723,S1-C2,Backend_Bound.Core_Bound,97.89,% Slots,,,0.00,5.04,<==
98.357324723,S1-C2,Retiring.Microcode_Sequencer,13.15,% Slots,,idq.ms_uops,0.00,5.27,
98.357324723,S1-C2,Backend_Bound,57.55,% Slots,,,0.00,5.28,
98.357324723,S1-C2,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
98.357324723,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.28,
98.357324723,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.72,% Core_Clocks,,,0.00,5.29,
98.357324723,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
98.357324723,S1-C3,Frontend_Bound.Frontend_Bandwidth,43.72,% Slots,,,0.00,5.27,
98.357324723,S1-C3,Backend_Bound.Memory_Bound,22.40,% Slots,,,0.00,5.04,
98.357324723,S1-C3,Backend_Bound.Core_Bound,37.94,% Slots,,,0.00,5.04,<==
98.357324723,S1-C3,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.28,
98.357324723,S1-C3,Backend_Bound,60.34,% Slots,,,0.00,5.29,
98.357324723,S1-C3,Retiring,40.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
98.357324723,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.59,% Clocks,,idq.ms_switches,0.00,5.28,
98.357324723,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.95,% Core_Clocks,,,0.00,5.29,
98.357324723,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
98.357324723,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
98.357324723,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
98.357324723,S1-C4,Frontend_Bound.Frontend_Bandwidth,63.67,% Slots,,,0.00,5.28,
98.357324723,S1-C4,Backend_Bound.Memory_Bound,26.59,% Slots,,,0.00,5.04,
98.357324723,S1-C4,Backend_Bound.Core_Bound,40.31,% Slots,,,0.00,5.04,
98.357324723,S1-C4,Retiring.Microcode_Sequencer,10.38,% Slots,,idq.ms_uops,0.00,5.28,
98.357324723,S1-C4,Backend_Bound,66.90,% Slots,,,0.00,5.28,
98.357324723,S1-C4,Retiring,13.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
98.357324723,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.17,% Clocks,,idq.ms_switches,0.00,5.28,
98.357324723,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.83,% Core_Clocks,,,0.00,5.29,
98.357324723,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
98.357324723,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
98.357324723,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.80,% Clocks,,,0.00,5.29,<==
98.357324723,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S1-C5,Frontend_Bound.Frontend_Bandwidth,29.15,% Slots,,,0.00,5.28,
98.357324723,S1-C5,Backend_Bound.Memory_Bound,40.77,% Slots,,,0.00,5.03,<==
98.357324723,S1-C5,Backend_Bound.Core_Bound,21.38,% Slots,,,0.00,5.03,
98.357324723,S1-C5,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.17,
98.357324723,S1-C5,Backend_Bound,62.15,% Slots,,,0.00,5.28,
98.357324723,S1-C5,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
98.357324723,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.28,
98.357324723,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.73,% Core_Clocks,,,0.00,5.29,
98.357324723,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
98.357324723,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
98.357324723,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.99,% Clocks,,,0.00,5.29,
98.357324723,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
98.357324723,S1-C6,Frontend_Bound.Frontend_Bandwidth,54.42,% Slots,,,0.00,5.28,
98.357324723,S1-C6,Backend_Bound.Memory_Bound,23.66,% Slots,,,0.00,5.03,
98.357324723,S1-C6,Backend_Bound.Core_Bound,33.19,% Slots,,,0.00,5.03,
98.357324723,S1-C6,Retiring.Microcode_Sequencer,8.96,% Slots,,idq.ms_uops,0.00,5.18,<==
98.357324723,S1-C6,Backend_Bound,56.84,% Slots,,,0.00,5.28,
98.357324723,S1-C6,Retiring,61.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
98.357324723,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.28,
98.357324723,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.68,% Core_Clocks,,,0.00,5.29,
98.357324723,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,26.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
98.357324723,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
98.357324723,S1-C7,Frontend_Bound,23.91,% Slots,,,0.00,5.28,
98.357324723,S1-C7,Backend_Bound,44.00,% Slots,,,0.00,5.28,
98.357324723,S1-C7,Retiring,37.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
98.357324723,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.77,% Slots,,,0.00,5.28,
98.357324723,S1-C7,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.03,
98.357324723,S1-C7,Backend_Bound.Core_Bound,15.25,% Slots,,,0.00,5.03,
98.357324723,S1-C7,Retiring.Microcode_Sequencer,10.39,% Slots,,idq.ms_uops,0.00,5.18,
98.357324723,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.36,% Clocks,,idq.ms_switches,0.00,5.28,
98.357324723,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.44,% Core_Clocks,,,0.00,5.29,
98.357324723,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
98.357324723,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
98.357324723,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
98.357324723,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
98.357324723,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
98.357324723,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
98.357324723,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
98.357324723,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
98.357324723,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
98.357324723,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
98.357324723,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
98.357324723,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
98.357324723,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
98.357324723,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
98.357324723,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
98.357324723,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
98.357324723,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
99.86543762,S0-C0,Frontend_Bound,30.88,% Slots,,,0.00,5.31,
99.86543762,S0-C0,Backend_Bound,44.36,% Slots,,,0.00,5.31,<==
99.86543762,S0-C0,Retiring,12.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
99.86543762,S0-C0,Frontend_Bound.Frontend_Latency,36.37,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S0-C0,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.31,
99.86543762,S0-C0,Backend_Bound.Core_Bound,23.28,% Slots,,,0.00,5.31,
99.86543762,S0-C0,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.06,
99.86543762,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
99.86543762,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.53,% Clocks,,idq.ms_switches,0.00,5.05,
99.86543762,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
99.86543762,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.01,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
99.86543762,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C1,Frontend_Bound,34.15,% Slots,,,0.00,5.31,<==
99.86543762,S0-C1,Backend_Bound,14.42,% Slots,,,0.00,5.31,
99.86543762,S0-C1,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.78,% Slots,,,0.00,5.31,
99.86543762,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.04,
99.86543762,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
99.86543762,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.07,% Core_Clocks,,,0.00,5.31,
99.86543762,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C2,Frontend_Bound,40.77,% Slots,,,0.00,5.3,
99.86543762,S0-C2,Backend_Bound,31.49,% Slots,,,0.00,5.3,
99.86543762,S0-C2,Retiring,19.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
99.86543762,S0-C2,Frontend_Bound.Frontend_Latency,29.65,% Slots,,rs_events.empty_end,0.00,5.3,<==
99.86543762,S0-C2,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.3,
99.86543762,S0-C2,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.05,
99.86543762,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.04,
99.86543762,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
99.86543762,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
99.86543762,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C3,Frontend_Bound,41.43,% Slots,,,0.00,5.3,
99.86543762,S0-C3,Backend_Bound,16.74,% Slots,,,0.00,5.3,
99.86543762,S0-C3,Retiring,9.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
99.86543762,S0-C3,Frontend_Bound.Frontend_Latency,31.38,% Slots,,rs_events.empty_end,0.00,5.3,
99.86543762,S0-C3,Backend_Bound.Memory_Bound,10.67,% Slots,,,0.00,5.3,
99.86543762,S0-C3,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.06,
99.86543762,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.09,% Clocks,,idq.ms_switches,0.00,5.04,<==
99.86543762,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,29.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
99.86543762,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C4,Frontend_Bound,38.58,% Slots,,,0.00,5.3,
99.86543762,S0-C4,Backend_Bound,26.96,% Slots,,,0.00,5.3,
99.86543762,S0-C4,Retiring,15.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
99.86543762,S0-C4,Frontend_Bound.Frontend_Latency,30.86,% Slots,,rs_events.empty_end,0.00,5.3,<==
99.86543762,S0-C4,Backend_Bound.Memory_Bound,16.80,% Slots,,,0.00,5.3,
99.86543762,S0-C4,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.3,
99.86543762,S0-C4,Retiring.Microcode_Sequencer,10.74,% Slots,,idq.ms_uops,0.00,5.05,
99.86543762,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
99.86543762,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
99.86543762,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.23,% Clocks,,,0.00,5.31,
99.86543762,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C5,Frontend_Bound,32.85,% Slots,,,0.00,5.31,
99.86543762,S0-C5,Backend_Bound,45.26,% Slots,,,0.00,5.31,
99.86543762,S0-C5,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
99.86543762,S0-C5,Frontend_Bound.Frontend_Latency,33.37,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S0-C5,Backend_Bound.Memory_Bound,32.30,% Slots,,,0.00,5.31,
99.86543762,S0-C5,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.31,
99.86543762,S0-C5,Retiring.Microcode_Sequencer,12.78,% Slots,,idq.ms_uops,0.00,5.05,
99.86543762,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.04,
99.86543762,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
99.86543762,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.64,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
99.86543762,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C6,Frontend_Bound,30.93,% Slots,,,0.00,5.31,
99.86543762,S0-C6,Backend_Bound,47.88,% Slots,,,0.00,5.31,
99.86543762,S0-C6,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
99.86543762,S0-C6,Frontend_Bound.Frontend_Latency,27.45,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S0-C6,Backend_Bound.Memory_Bound,33.18,% Slots,,,0.00,5.31,
99.86543762,S0-C6,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.31,
99.86543762,S0-C6,Retiring.Microcode_Sequencer,12.23,% Slots,,idq.ms_uops,0.00,5.05,
99.86543762,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.04,
99.86543762,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
99.86543762,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C7,Frontend_Bound,31.88,% Slots,,,0.00,5.31,
99.86543762,S0-C7,Backend_Bound,45.60,% Slots,,,0.00,5.31,
99.86543762,S0-C7,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
99.86543762,S0-C7,Frontend_Bound.Frontend_Latency,37.47,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S0-C7,Backend_Bound.Memory_Bound,28.94,% Slots,,,0.00,5.31,
99.86543762,S0-C7,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.31,
99.86543762,S0-C7,Retiring.Microcode_Sequencer,11.29,% Slots,,idq.ms_uops,0.00,5.05,
99.86543762,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.04,
99.86543762,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
99.86543762,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C0,Frontend_Bound,28.25,% Slots,,,0.00,5.31,
99.86543762,S1-C0,Backend_Bound,41.76,% Slots,,,0.00,5.31,
99.86543762,S1-C0,Retiring,8.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
99.86543762,S1-C0,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S1-C0,Backend_Bound.Memory_Bound,26.00,% Slots,,,0.00,5.31,
99.86543762,S1-C0,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.31,
99.86543762,S1-C0,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.12,
99.86543762,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
99.86543762,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.85,% Clocks,,idq.ms_switches,0.00,5.05,
99.86543762,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
99.86543762,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C1,Frontend_Bound,35.80,% Slots,,,0.00,5.31,
99.86543762,S1-C1,Backend_Bound,40.59,% Slots,,,0.00,5.31,
99.86543762,S1-C1,Retiring,13.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
99.86543762,S1-C1,Frontend_Bound.Frontend_Latency,40.81,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S1-C1,Backend_Bound.Memory_Bound,28.45,% Slots,,,0.00,5.31,
99.86543762,S1-C1,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.31,
99.86543762,S1-C1,Retiring.Microcode_Sequencer,10.78,% Slots,,idq.ms_uops,0.00,5.12,
99.86543762,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.05,
99.86543762,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
99.86543762,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.05,
99.86543762,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C2,Frontend_Bound,35.72,% Slots,,,0.00,5.31,
99.86543762,S1-C2,Backend_Bound,40.95,% Slots,,,0.00,5.31,
99.86543762,S1-C2,Retiring,12.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
99.86543762,S1-C2,Frontend_Bound.Frontend_Latency,32.83,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S1-C2,Backend_Bound.Memory_Bound,32.51,% Slots,,,0.00,5.31,
99.86543762,S1-C2,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.13,
99.86543762,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.04,
99.86543762,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
99.86543762,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
99.86543762,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C3,Frontend_Bound,33.98,% Slots,,,0.00,5.31,
99.86543762,S1-C3,Backend_Bound,42.32,% Slots,,,0.00,5.31,
99.86543762,S1-C3,Retiring,10.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
99.86543762,S1-C3,Frontend_Bound.Frontend_Latency,39.48,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S1-C3,Backend_Bound.Memory_Bound,32.51,% Slots,,,0.00,5.31,
99.86543762,S1-C3,Retiring.Microcode_Sequencer,7.76,% Slots,,idq.ms_uops,0.00,5.13,
99.86543762,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.05,
99.86543762,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
99.86543762,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.05,
99.86543762,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
99.86543762,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C4,Frontend_Bound,33.88,% Slots,,,0.00,5.31,
99.86543762,S1-C4,Backend_Bound,40.11,% Slots,,,0.00,5.31,
99.86543762,S1-C4,Retiring,12.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
99.86543762,S1-C4,Frontend_Bound.Frontend_Latency,34.62,% Slots,,rs_events.empty_end,0.00,5.3,
99.86543762,S1-C4,Backend_Bound.Memory_Bound,14.60,% Slots,,,0.00,5.3,
99.86543762,S1-C4,Backend_Bound.Core_Bound,25.52,% Slots,,,0.00,5.3,<==
99.86543762,S1-C4,Retiring.Microcode_Sequencer,9.83,% Slots,,idq.ms_uops,0.00,5.13,
99.86543762,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.04,
99.86543762,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
99.86543762,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,23.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
99.86543762,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C5,Frontend_Bound,35.24,% Slots,,,0.00,5.31,
99.86543762,S1-C5,Backend_Bound,41.55,% Slots,,,0.00,5.31,
99.86543762,S1-C5,Retiring,16.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
99.86543762,S1-C5,Frontend_Bound.Frontend_Latency,35.49,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S1-C5,Backend_Bound.Memory_Bound,35.39,% Slots,,,0.00,5.31,
99.86543762,S1-C5,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.06,
99.86543762,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.04,
99.86543762,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
99.86543762,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C6,Backend_Bound,52.68,% Slots,,,0.00,5.31,
99.86543762,S1-C6,Retiring,15.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
99.86543762,S1-C6,Backend_Bound.Memory_Bound,34.37,% Slots,,,0.00,5.31,
99.86543762,S1-C6,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.31,
99.86543762,S1-C6,Retiring.Microcode_Sequencer,9.40,% Slots,,idq.ms_uops,0.00,5.07,
99.86543762,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.82,% Clocks,,idq.ms_switches,0.00,5.04,
99.86543762,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.49,% Clocks,,,0.00,5.31,
99.86543762,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C7,Frontend_Bound,34.04,% Slots,,,0.00,5.31,
99.86543762,S1-C7,Backend_Bound,41.62,% Slots,,,0.00,5.31,
99.86543762,S1-C7,Retiring,9.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
99.86543762,S1-C7,Frontend_Bound.Frontend_Latency,42.05,% Slots,,rs_events.empty_end,0.00,5.31,
99.86543762,S1-C7,Backend_Bound.Memory_Bound,27.87,% Slots,,,0.00,5.31,
99.86543762,S1-C7,Backend_Bound.Core_Bound,13.75,% Slots,,,0.00,5.31,
99.86543762,S1-C7,Retiring.Microcode_Sequencer,8.45,% Slots,,idq.ms_uops,0.00,5.07,
99.86543762,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.05,
99.86543762,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
99.86543762,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.48,% Clocks,,idq.ms_switches,0.00,5.05,
99.86543762,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
99.86543762,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
99.86543762,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
99.86543762,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C0,Frontend_Bound,31.30,% Slots,,,0.00,5.04,
101.366883273,S0-C0,Bad_Speculation,10.88,% Slots,,,0.00,5.04,
101.366883273,S0-C0,Backend_Bound,25.72,% Slots,,,0.00,5.04,
101.366883273,S0-C0,Frontend_Bound.Frontend_Latency,19.07,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S0-C0,Bad_Speculation.Branch_Mispredicts,10.72,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S0-C0,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.04,
101.366883273,S0-C0,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.04,
101.366883273,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.32,
101.366883273,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
101.366883273,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C1,Frontend_Bound,25.48,% Slots,,,0.00,5.04,
101.366883273,S0-C1,Backend_Bound,19.46,% Slots,,,0.00,5.04,
101.366883273,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.41,% Slots,,,0.00,5.04,
101.366883273,S0-C1,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.04,
101.366883273,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.29,% Core_Clocks,,,0.00,5.32,<==
101.366883273,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.96,% Core_Clocks,,,0.00,5.32,
101.366883273,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C2,Frontend_Bound,25.88,% Slots,,,0.00,5.04,
101.366883273,S0-C2,Bad_Speculation,12.75,% Slots,,,0.00,5.04,
101.366883273,S0-C2,Backend_Bound,38.62,% Slots,,,0.00,5.04,
101.366883273,S0-C2,Frontend_Bound.Frontend_Latency,21.59,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S0-C2,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S0-C2,Backend_Bound.Memory_Bound,31.60,% Slots,,,0.00,5.04,
101.366883273,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.31,
101.366883273,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
101.366883273,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
101.366883273,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
101.366883273,S0-C3,Frontend_Bound,38.21,% Slots,,,0.00,5.04,
101.366883273,S0-C3,Bad_Speculation,12.80,% Slots,,,0.00,5.04,
101.366883273,S0-C3,Backend_Bound,21.70,% Slots,,,0.00,5.04,
101.366883273,S0-C3,Frontend_Bound.Frontend_Latency,27.60,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S0-C3,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S0-C3,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.04,
101.366883273,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.31,
101.366883273,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
101.366883273,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
101.366883273,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C4,Frontend_Bound,31.37,% Slots,,,0.00,5.04,
101.366883273,S0-C4,Bad_Speculation,13.43,% Slots,,,0.00,5.04,
101.366883273,S0-C4,Backend_Bound,26.22,% Slots,,,0.00,5.04,
101.366883273,S0-C4,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.22,% Slots,,,0.00,5.04,
101.366883273,S0-C4,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S0-C4,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.04,
101.366883273,S0-C4,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.04,
101.366883273,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.31,
101.366883273,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,<==
101.366883273,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.61,% Core_Clocks,,,0.00,5.32,
101.366883273,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
101.366883273,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C5,Frontend_Bound,36.30,% Slots,,,0.00,5.04,
101.366883273,S0-C5,Bad_Speculation,18.06,% Slots,,,0.00,5.04,
101.366883273,S0-C5,Backend_Bound,10.26,% Slots,,,0.00,5.04,
101.366883273,S0-C5,Frontend_Bound.Frontend_Latency,21.33,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.86,% Slots,,,0.00,5.04,
101.366883273,S0-C5,Bad_Speculation.Branch_Mispredicts,17.84,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.31,
101.366883273,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
101.366883273,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.64,% Core_Clocks,,,0.00,5.32,
101.366883273,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.41,% Core_Clocks,,,0.00,5.32,
101.366883273,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C6,Frontend_Bound,38.51,% Slots,,,0.00,5.04,<==
101.366883273,S0-C6,Bad_Speculation,26.97,% Slots,,,0.00,5.04,
101.366883273,S0-C6,Frontend_Bound.Frontend_Latency,22.13,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.23,% Slots,,,0.00,5.04,
101.366883273,S0-C6,Bad_Speculation.Branch_Mispredicts,26.60,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.31,
101.366883273,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,
101.366883273,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.04,% Core_Clocks,,,0.00,5.32,
101.366883273,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C7,Frontend_Bound,32.80,% Slots,,,0.00,5.04,
101.366883273,S0-C7,Bad_Speculation,16.56,% Slots,,,0.00,5.04,
101.366883273,S0-C7,Backend_Bound,15.24,% Slots,,,0.00,5.04,
101.366883273,S0-C7,Frontend_Bound.Frontend_Latency,20.36,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S0-C7,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S0-C7,Backend_Bound.Memory_Bound,13.57,% Slots,,,0.00,5.04,
101.366883273,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.31,
101.366883273,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.13,<==
101.366883273,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
101.366883273,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C0,Frontend_Bound,34.74,% Slots,,,0.00,5.04,
101.366883273,S1-C0,Bad_Speculation,13.67,% Slots,,,0.00,5.04,
101.366883273,S1-C0,Backend_Bound,24.73,% Slots,,,0.00,5.04,
101.366883273,S1-C0,Frontend_Bound.Frontend_Latency,31.27,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S1-C0,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S1-C0,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.04,
101.366883273,S1-C0,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.04,
101.366883273,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.31,
101.366883273,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
101.366883273,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.78,% Clocks,,,0.00,5.06,
101.366883273,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
101.366883273,S1-C1,Frontend_Bound,28.78,% Slots,,,0.00,5.04,
101.366883273,S1-C1,Bad_Speculation,10.15,% Slots,,,0.00,5.04,
101.366883273,S1-C1,Backend_Bound,27.81,% Slots,,,0.00,5.04,
101.366883273,S1-C1,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S1-C1,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S1-C1,Backend_Bound.Memory_Bound,14.95,% Slots,,,0.00,5.04,
101.366883273,S1-C1,Backend_Bound.Core_Bound,12.86,% Slots,,,0.00,5.04,
101.366883273,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.32,
101.366883273,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
101.366883273,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
101.366883273,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C2,Frontend_Bound,30.68,% Slots,,,0.00,5.05,<==
101.366883273,S1-C2,Bad_Speculation,16.88,% Slots,,,0.00,5.05,
101.366883273,S1-C2,Backend_Bound,23.19,% Slots,,,0.00,5.05,
101.366883273,S1-C2,Frontend_Bound.Frontend_Latency,19.64,% Slots,,rs_events.empty_end,0.00,5.05,
101.366883273,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.43,% Slots,,,0.00,5.05,
101.366883273,S1-C2,Bad_Speculation.Branch_Mispredicts,16.70,% Slots,,br_misp_retired.all_branches,0.00,5.05,
101.366883273,S1-C2,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.05,
101.366883273,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.32,
101.366883273,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
101.366883273,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.26,% Core_Clocks,,,0.00,5.32,
101.366883273,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
101.366883273,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
101.366883273,S1-C3,Frontend_Bound,23.40,% Slots,,,0.00,5.04,
101.366883273,S1-C3,Bad_Speculation,13.61,% Slots,,,0.00,5.04,
101.366883273,S1-C3,Backend_Bound,31.21,% Slots,,,0.00,5.04,
101.366883273,S1-C3,Frontend_Bound.Frontend_Latency,15.12,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S1-C3,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S1-C3,Backend_Bound.Memory_Bound,10.99,% Slots,,,0.00,5.04,
101.366883273,S1-C3,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.04,<==
101.366883273,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.32,
101.366883273,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
101.366883273,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
101.366883273,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C4,Frontend_Bound,23.05,% Slots,,,0.00,5.04,
101.366883273,S1-C4,Bad_Speculation,11.93,% Slots,,,0.00,5.04,
101.366883273,S1-C4,Backend_Bound,37.93,% Slots,,,0.00,5.04,<==
101.366883273,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.04,
101.366883273,S1-C4,Bad_Speculation.Branch_Mispredicts,11.80,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S1-C4,Backend_Bound.Memory_Bound,16.87,% Slots,,,0.00,5.04,
101.366883273,S1-C4,Backend_Bound.Core_Bound,21.05,% Slots,,,0.00,5.04,
101.366883273,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.09,% Clocks,,,0.00,5.06,
101.366883273,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C5,Frontend_Bound,34.19,% Slots,,,0.00,5.04,
101.366883273,S1-C5,Bad_Speculation,11.23,% Slots,,,0.00,5.04,
101.366883273,S1-C5,Backend_Bound,27.15,% Slots,,,0.00,5.04,
101.366883273,S1-C5,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.03,% Slots,,,0.00,5.04,
101.366883273,S1-C5,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S1-C5,Backend_Bound.Memory_Bound,13.21,% Slots,,,0.00,5.04,
101.366883273,S1-C5,Backend_Bound.Core_Bound,13.94,% Slots,,,0.00,5.04,
101.366883273,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.31,
101.366883273,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,<==
101.366883273,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.74,% Core_Clocks,,,0.00,5.32,
101.366883273,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
101.366883273,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.79,% Clocks,,,0.00,5.07,
101.366883273,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C6,Frontend_Bound,26.26,% Slots,,,0.00,5.05,
101.366883273,S1-C6,Backend_Bound,37.24,% Slots,,,0.00,5.05,
101.366883273,S1-C6,Backend_Bound.Memory_Bound,25.89,% Slots,,,0.00,5.05,<==
101.366883273,S1-C6,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.05,
101.366883273,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
101.366883273,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.75,% Clocks,,,0.00,5.06,
101.366883273,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
101.366883273,S1-C7,Frontend_Bound,36.13,% Slots,,,0.00,5.04,<==
101.366883273,S1-C7,Bad_Speculation,12.56,% Slots,,,0.00,5.04,
101.366883273,S1-C7,Backend_Bound,19.23,% Slots,,,0.00,5.04,
101.366883273,S1-C7,Frontend_Bound.Frontend_Latency,15.70,% Slots,,rs_events.empty_end,0.00,5.04,
101.366883273,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.54,% Slots,,,0.00,5.04,
101.366883273,S1-C7,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.04,
101.366883273,S1-C7,Backend_Bound.Memory_Bound,11.35,% Slots,,,0.00,5.04,
101.366883273,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.31,
101.366883273,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
101.366883273,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.47,% Core_Clocks,,,0.00,5.32,
101.366883273,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.40,% Core_Clocks,,,0.00,5.32,
101.366883273,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
101.366883273,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
101.366883273,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
101.366883273,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
101.366883273,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
101.366883273,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
102.907430881,S0-C0,Frontend_Bound,26.11,% Slots,,,0.00,5.19,
102.907430881,S0-C0,Bad_Speculation,11.37,% Slots,,,0.00,5.19,
102.907430881,S0-C0,Backend_Bound,33.82,% Slots,,,0.00,5.19,
102.907430881,S0-C0,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.19,
102.907430881,S0-C0,Bad_Speculation.Branch_Mispredicts,11.23,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S0-C0,Backend_Bound.Memory_Bound,21.95,% Slots,,,0.00,5.19,<==
102.907430881,S0-C0,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.19,
102.907430881,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,
102.907430881,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.12,% Core_Clocks,,,0.00,5.2,
102.907430881,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.907430881,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.23,% Clocks,,,0.00,5.19,
102.907430881,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C1,Frontend_Bound,22.61,% Slots,,,0.00,5.19,
102.907430881,S0-C1,Bad_Speculation,13.52,% Slots,,,0.00,5.19,
102.907430881,S0-C1,Backend_Bound,23.33,% Slots,,,0.00,5.19,
102.907430881,S0-C1,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S0-C1,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.19,<==
102.907430881,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.907430881,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C2,Frontend_Bound,28.89,% Slots,,,0.00,5.19,
102.907430881,S0-C2,Bad_Speculation,12.77,% Slots,,,0.00,5.19,
102.907430881,S0-C2,Backend_Bound,24.24,% Slots,,,0.00,5.19,
102.907430881,S0-C2,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.19,<==
102.907430881,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.17,% Slots,,,0.00,5.19,
102.907430881,S0-C2,Bad_Speculation.Branch_Mispredicts,12.60,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S0-C2,Backend_Bound.Memory_Bound,11.99,% Slots,,,0.00,5.19,
102.907430881,S0-C2,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.19,
102.907430881,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.3,
102.907430881,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.91,
102.907430881,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.74,% Core_Clocks,,,0.00,5.19,
102.907430881,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
102.907430881,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C3,Frontend_Bound,32.24,% Slots,,,0.00,5.19,
102.907430881,S0-C3,Bad_Speculation,15.83,% Slots,,,0.00,5.19,
102.907430881,S0-C3,Backend_Bound,18.70,% Slots,,,0.00,5.19,
102.907430881,S0-C3,Frontend_Bound.Frontend_Latency,24.76,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.11,% Slots,,,0.00,5.19,
102.907430881,S0-C3,Bad_Speculation.Branch_Mispredicts,15.68,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S0-C3,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.19,
102.907430881,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,<==
102.907430881,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.29,% Core_Clocks,,,0.00,5.19,
102.907430881,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.907430881,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
102.907430881,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
102.907430881,S0-C4,Frontend_Bound,32.18,% Slots,,,0.00,5.19,
102.907430881,S0-C4,Bad_Speculation,19.94,% Slots,,,0.00,5.19,
102.907430881,S0-C4,Frontend_Bound.Frontend_Latency,22.97,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.79,% Slots,,,0.00,5.19,
102.907430881,S0-C4,Bad_Speculation.Branch_Mispredicts,19.75,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,<==
102.907430881,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.02,% Core_Clocks,,,0.00,5.19,
102.907430881,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C5,Frontend_Bound,25.13,% Slots,,,0.00,5.19,
102.907430881,S0-C5,Bad_Speculation,15.46,% Slots,,,0.00,5.19,
102.907430881,S0-C5,Backend_Bound,27.50,% Slots,,,0.00,5.19,
102.907430881,S0-C5,Frontend_Bound.Frontend_Latency,20.15,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S0-C5,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S0-C5,Backend_Bound.Memory_Bound,18.15,% Slots,,,0.00,5.19,<==
102.907430881,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,
102.907430881,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
102.907430881,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C6,Frontend_Bound,28.19,% Slots,,,0.00,5.19,
102.907430881,S0-C6,Bad_Speculation,12.82,% Slots,,,0.00,5.19,
102.907430881,S0-C6,Backend_Bound,27.39,% Slots,,,0.00,5.19,
102.907430881,S0-C6,Frontend_Bound.Frontend_Latency,20.37,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.19,
102.907430881,S0-C6,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S0-C6,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.19,
102.907430881,S0-C6,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.19,
102.907430881,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.3,
102.907430881,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.91,<==
102.907430881,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.72,% Core_Clocks,,,0.00,5.2,
102.907430881,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
102.907430881,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.00,% Clocks,,,0.00,5.19,
102.907430881,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C7,Frontend_Bound,35.26,% Slots,,,0.00,5.19,
102.907430881,S0-C7,Bad_Speculation,17.67,% Slots,,,0.00,5.19,
102.907430881,S0-C7,Frontend_Bound.Frontend_Latency,25.99,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.64,% Slots,,,0.00,5.19,
102.907430881,S0-C7,Bad_Speculation.Branch_Mispredicts,17.50,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,<==
102.907430881,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.09,% Core_Clocks,,,0.00,5.19,
102.907430881,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C0,Frontend_Bound,34.02,% Slots,,,0.00,5.19,
102.907430881,S1-C0,Bad_Speculation,13.16,% Slots,,,0.00,5.19,
102.907430881,S1-C0,Backend_Bound,20.26,% Slots,,,0.00,5.19,
102.907430881,S1-C0,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.19,
102.907430881,S1-C0,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S1-C0,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.19,
102.907430881,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.3,
102.907430881,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,<==
102.907430881,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.66,% Core_Clocks,,,0.00,5.2,
102.907430881,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.907430881,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
102.907430881,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
102.907430881,S1-C1,Frontend_Bound,31.23,% Slots,,,0.00,5.45,
102.907430881,S1-C1,Bad_Speculation,15.22,% Slots,,,0.00,5.43,
102.907430881,S1-C1,Backend_Bound,20.27,% Slots,,,0.00,5.43,
102.907430881,S1-C1,Frontend_Bound.Frontend_Latency,23.99,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S1-C1,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S1-C1,Backend_Bound.Memory_Bound,16.22,% Slots,,,0.00,5.19,
102.907430881,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.3,
102.907430881,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,<==
102.907430881,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C2,Frontend_Bound,29.40,% Slots,,,0.00,5.45,
102.907430881,S1-C2,Bad_Speculation,12.76,% Slots,,,0.00,5.43,
102.907430881,S1-C2,Backend_Bound,25.27,% Slots,,,0.00,5.43,
102.907430881,S1-C2,Frontend_Bound.Frontend_Latency,22.33,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S1-C2,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S1-C2,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.19,
102.907430881,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.3,
102.907430881,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,<==
102.907430881,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
102.907430881,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C3,Frontend_Bound,31.88,% Slots,,,0.00,5.45,
102.907430881,S1-C3,Bad_Speculation,14.50,% Slots,,,0.00,5.44,
102.907430881,S1-C3,Backend_Bound,22.71,% Slots,,,0.00,5.44,
102.907430881,S1-C3,Frontend_Bound.Frontend_Latency,22.12,% Slots,,rs_events.empty_end,0.00,5.2,<==
102.907430881,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.19,
102.907430881,S1-C3,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S1-C3,Backend_Bound.Memory_Bound,18.87,% Slots,,,0.00,5.19,
102.907430881,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.3,
102.907430881,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,
102.907430881,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.17,% Core_Clocks,,,0.00,5.19,
102.907430881,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.907430881,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C4,Frontend_Bound,26.04,% Slots,,,0.00,5.45,
102.907430881,S1-C4,Bad_Speculation,16.94,% Slots,,,0.00,5.44,
102.907430881,S1-C4,Backend_Bound,23.97,% Slots,,,0.00,5.44,
102.907430881,S1-C4,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S1-C4,Bad_Speculation.Branch_Mispredicts,16.73,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S1-C4,Backend_Bound.Memory_Bound,16.91,% Slots,,,0.00,5.19,
102.907430881,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,<==
102.907430881,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
102.907430881,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
102.907430881,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C5,Frontend_Bound,27.31,% Slots,,,0.00,5.45,
102.907430881,S1-C5,Backend_Bound,22.68,% Slots,,,0.00,5.43,
102.907430881,S1-C5,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.19,<==
102.907430881,S1-C5,Backend_Bound.Memory_Bound,14.05,% Slots,,,0.00,5.19,
102.907430881,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.3,
102.907430881,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,
102.907430881,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
102.907430881,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C6,Frontend_Bound,26.93,% Slots,,,0.00,5.45,
102.907430881,S1-C6,Bad_Speculation,14.15,% Slots,,,0.00,5.43,
102.907430881,S1-C6,Backend_Bound,27.31,% Slots,,,0.00,5.43,
102.907430881,S1-C6,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.19,
102.907430881,S1-C6,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,5.19,
102.907430881,S1-C6,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.19,<==
102.907430881,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.3,
102.907430881,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,
102.907430881,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.41,% Core_Clocks,,,0.00,5.2,
102.907430881,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
102.907430881,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
102.907430881,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C7,Frontend_Bound,28.43,% Slots,,,0.00,5.45,
102.907430881,S1-C7,Backend_Bound,21.81,% Slots,,,0.00,5.43,
102.907430881,S1-C7,Frontend_Bound.Frontend_Latency,16.74,% Slots,,rs_events.empty_end,0.00,5.19,
102.907430881,S1-C7,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.19,
102.907430881,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,<==
102.907430881,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
102.907430881,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
102.907430881,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
102.907430881,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
102.907430881,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
104.402588761,S0-C0,Frontend_Bound,21.71,% Slots,,,0.00,5.08,
104.402588761,S0-C0,Backend_Bound,43.71,% Slots,,,0.00,5.08,
104.402588761,S0-C0,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.08,
104.402588761,S0-C0,Backend_Bound.Memory_Bound,26.03,% Slots,,,0.00,5.08,
104.402588761,S0-C0,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.08,
104.402588761,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
104.402588761,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
104.402588761,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
104.402588761,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C1,Frontend_Bound,23.21,% Slots,,,0.00,5.09,
104.402588761,S0-C1,Backend_Bound,27.25,% Slots,,,0.00,5.09,<==
104.402588761,S0-C1,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.09,
104.402588761,S0-C1,Backend_Bound.Core_Bound,13.61,% Slots,,,0.00,5.09,
104.402588761,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
104.402588761,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.36,% Clocks,,,0.00,5.08,
104.402588761,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C2,Frontend_Bound,27.42,% Slots,,,0.00,5.08,
104.402588761,S0-C2,Bad_Speculation,12.08,% Slots,,,0.00,5.08,
104.402588761,S0-C2,Backend_Bound,26.48,% Slots,,,0.00,5.08,
104.402588761,S0-C2,Retiring,35.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
104.402588761,S0-C2,Frontend_Bound.Frontend_Latency,20.16,% Slots,,rs_events.empty_end,0.00,5.08,
104.402588761,S0-C2,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.08,
104.402588761,S0-C2,Backend_Bound.Memory_Bound,14.45,% Slots,,,0.00,5.08,
104.402588761,S0-C2,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.08,
104.402588761,S0-C2,Retiring.Microcode_Sequencer,2.11,% Slots,,idq.ms_uops,0.00,5.08,<==
104.402588761,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
104.402588761,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.23,
104.402588761,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
104.402588761,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
104.402588761,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C3,Frontend_Bound,22.63,% Slots,,,0.00,5.09,
104.402588761,S0-C3,Bad_Speculation,16.12,% Slots,,,0.00,5.09,
104.402588761,S0-C3,Backend_Bound,29.49,% Slots,,,0.00,5.09,
104.402588761,S0-C3,Retiring,37.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
104.402588761,S0-C3,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.09,
104.402588761,S0-C3,Bad_Speculation.Branch_Mispredicts,15.97,% Slots,,br_misp_retired.all_branches,0.00,5.09,
104.402588761,S0-C3,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.09,
104.402588761,S0-C3,Backend_Bound.Core_Bound,15.29,% Slots,,,0.00,5.09,
104.402588761,S0-C3,Retiring.Microcode_Sequencer,2.97,% Slots,,idq.ms_uops,0.00,5.08,<==
104.402588761,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
104.402588761,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.62,% Clocks,,idq.ms_switches,0.00,5.23,
104.402588761,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
104.402588761,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
104.402588761,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C4,Frontend_Bound,23.35,% Slots,,,0.00,5.08,
104.402588761,S0-C4,Bad_Speculation,13.53,% Slots,,,0.00,5.08,
104.402588761,S0-C4,Backend_Bound,29.98,% Slots,,,0.00,5.08,<==
104.402588761,S0-C4,Frontend_Bound.Frontend_Latency,16.97,% Slots,,rs_events.empty_end,0.00,5.08,
104.402588761,S0-C4,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.08,
104.402588761,S0-C4,Backend_Bound.Memory_Bound,17.42,% Slots,,,0.00,5.08,
104.402588761,S0-C4,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.08,
104.402588761,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.18,
104.402588761,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
104.402588761,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
104.402588761,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C5,Frontend_Bound,20.42,% Slots,,,0.00,5.08,
104.402588761,S0-C5,Backend_Bound,28.16,% Slots,,,0.00,5.08,<==
104.402588761,S0-C5,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.08,
104.402588761,S0-C5,Backend_Bound.Core_Bound,13.76,% Slots,,,0.00,5.08,
104.402588761,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
104.402588761,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
104.402588761,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.15,% Clocks,,,0.00,5.08,
104.402588761,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C6,Frontend_Bound,30.98,% Slots,,,0.00,5.08,
104.402588761,S0-C6,Bad_Speculation,14.20,% Slots,,,0.00,5.08,
104.402588761,S0-C6,Backend_Bound,14.06,% Slots,,,0.00,5.08,
104.402588761,S0-C6,Retiring,34.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
104.402588761,S0-C6,Frontend_Bound.Frontend_Latency,20.81,% Slots,,rs_events.empty_end,0.00,5.08,
104.402588761,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.08,
104.402588761,S0-C6,Bad_Speculation.Branch_Mispredicts,13.97,% Slots,,br_misp_retired.all_branches,0.00,5.08,
104.402588761,S0-C6,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.08,<==
104.402588761,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
104.402588761,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.86,% Clocks,,idq.ms_switches,0.00,5.23,
104.402588761,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.87,% Core_Clocks,,,0.00,5.35,
104.402588761,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C7,Frontend_Bound,32.65,% Slots,,,0.00,5.08,
104.402588761,S0-C7,Backend_Bound,23.96,% Slots,,,0.00,5.08,
104.402588761,S0-C7,Frontend_Bound.Frontend_Latency,21.13,% Slots,,rs_events.empty_end,0.00,5.08,<==
104.402588761,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.03,% Slots,,,0.00,5.08,
104.402588761,S0-C7,Backend_Bound.Memory_Bound,13.20,% Slots,,,0.00,5.08,
104.402588761,S0-C7,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.08,
104.402588761,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.23,
104.402588761,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
104.402588761,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.66,% Core_Clocks,,,0.00,5.36,
104.402588761,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
104.402588761,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
104.402588761,S1-C0,Frontend_Bound,27.02,% Slots,,,0.00,5.09,<==
104.402588761,S1-C0,Backend_Bound,21.84,% Slots,,,0.00,5.09,
104.402588761,S1-C0,Frontend_Bound.Frontend_Latency,15.06,% Slots,,rs_events.empty_end,0.00,5.09,
104.402588761,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.35,% Slots,,,0.00,5.09,
104.402588761,S1-C0,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.09,
104.402588761,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
104.402588761,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.42,% Core_Clocks,,,0.00,5.36,
104.402588761,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.07,% Core_Clocks,,,0.00,5.35,
104.402588761,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
104.402588761,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C1,Frontend_Bound,28.55,% Slots,,,0.00,5.08,
104.402588761,S1-C1,Backend_Bound,26.93,% Slots,,,0.00,5.08,
104.402588761,S1-C1,Retiring,28.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
104.402588761,S1-C1,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.08,
104.402588761,S1-C1,Backend_Bound.Memory_Bound,16.91,% Slots,,,0.00,5.08,
104.402588761,S1-C1,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.08,
104.402588761,S1-C1,Retiring.Microcode_Sequencer,3.21,% Slots,,idq.ms_uops,0.00,5.09,<==
104.402588761,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.23,
104.402588761,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
104.402588761,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.13,% Clocks,,idq.ms_switches,0.00,5.23,
104.402588761,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
104.402588761,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
104.402588761,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
104.402588761,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C2,Frontend_Bound,23.67,% Slots,,,0.00,5.09,
104.402588761,S1-C2,Backend_Bound,28.29,% Slots,,,0.00,5.09,<==
104.402588761,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.09,
104.402588761,S1-C2,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.09,
104.402588761,S1-C2,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.09,
104.402588761,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
104.402588761,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
104.402588761,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.47,% Clocks,,,0.00,5.08,
104.402588761,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C3,Frontend_Bound,26.00,% Slots,,,0.00,5.09,
104.402588761,S1-C3,Backend_Bound,29.12,% Slots,,,0.00,5.09,
104.402588761,S1-C3,Frontend_Bound.Frontend_Latency,16.13,% Slots,,rs_events.empty_end,0.00,5.09,
104.402588761,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.65,% Slots,,,0.00,5.09,
104.402588761,S1-C3,Backend_Bound.Memory_Bound,17.86,% Slots,,,0.00,5.09,
104.402588761,S1-C3,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.09,
104.402588761,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.22,
104.402588761,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
104.402588761,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
104.402588761,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
104.402588761,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C4,Frontend_Bound,21.79,% Slots,,,0.00,5.08,
104.402588761,S1-C4,Bad_Speculation,13.74,% Slots,,,0.00,5.08,
104.402588761,S1-C4,Backend_Bound,27.59,% Slots,,,0.00,5.08,<==
104.402588761,S1-C4,Bad_Speculation.Branch_Mispredicts,13.60,% Slots,,br_misp_retired.all_branches,0.00,5.08,
104.402588761,S1-C4,Backend_Bound.Memory_Bound,16.22,% Slots,,,0.00,5.08,
104.402588761,S1-C4,Backend_Bound.Core_Bound,11.37,% Slots,,,0.00,5.08,
104.402588761,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
104.402588761,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,7.66,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.35,
104.402588761,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
104.402588761,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C5,Frontend_Bound,25.18,% Slots,,,0.00,5.08,
104.402588761,S1-C5,Bad_Speculation,13.67,% Slots,,,0.00,5.08,
104.402588761,S1-C5,Backend_Bound,25.89,% Slots,,,0.00,5.08,<==
104.402588761,S1-C5,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.08,
104.402588761,S1-C5,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.08,
104.402588761,S1-C5,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.08,
104.402588761,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
104.402588761,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C6,Frontend_Bound,21.53,% Slots,,,0.00,5.08,
104.402588761,S1-C6,Bad_Speculation,15.47,% Slots,,,0.00,5.08,
104.402588761,S1-C6,Backend_Bound,25.98,% Slots,,,0.00,5.08,
104.402588761,S1-C6,Frontend_Bound.Frontend_Latency,19.59,% Slots,,rs_events.empty_end,0.00,5.08,
104.402588761,S1-C6,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.08,
104.402588761,S1-C6,Backend_Bound.Memory_Bound,17.89,% Slots,,,0.00,5.08,<==
104.402588761,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.18,
104.402588761,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
104.402588761,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
104.402588761,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C7,Frontend_Bound,25.69,% Slots,,,0.00,5.08,
104.402588761,S1-C7,Backend_Bound,27.53,% Slots,,,0.00,5.08,<==
104.402588761,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.08,
104.402588761,S1-C7,Backend_Bound.Memory_Bound,15.76,% Slots,,,0.00,5.08,
104.402588761,S1-C7,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.08,
104.402588761,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.43,% Core_Clocks,,,0.00,5.36,
104.402588761,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
104.402588761,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.84,% Clocks,,,0.00,5.08,
104.402588761,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
104.402588761,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
104.402588761,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
104.402588761,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
105.836793412,S0-C0,Bad_Speculation,15.17,% Slots,,,0.00,5.29,
105.836793412,S0-C0,Bad_Speculation.Branch_Mispredicts,15.01,% Slots,,br_misp_retired.all_branches,0.00,5.29,
105.836793412,S0-C0,Backend_Bound,40.85,% Slots,,,0.00,5.29,<==
105.836793412,S0-C0,Backend_Bound.Memory_Bound,20.14,% Slots,,,0.00,5.29,
105.836793412,S0-C0,Backend_Bound.Core_Bound,20.71,% Slots,,,0.00,5.29,
105.836793412,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
105.836793412,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.26,% Clocks,,,0.00,5.14,
105.836793412,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C1,Backend_Bound,41.82,% Slots,,,0.00,5.3,
105.836793412,S0-C1,Backend_Bound.Memory_Bound,28.20,% Slots,,,0.00,5.3,
105.836793412,S0-C1,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.3,
105.836793412,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
105.836793412,S0-C1-T0,Backend_Bound.Core_Bound.Divider,22.22,% Clocks,,arith.fpu_div_active,0.00,5.3,
105.836793412,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C2,Backend_Bound,30.89,% Slots,,,0.00,5.3,
105.836793412,S0-C2,Backend_Bound.Memory_Bound,11.76,% Slots,,,0.00,5.3,
105.836793412,S0-C2,Backend_Bound.Core_Bound,19.12,% Slots,,,0.00,5.3,
105.836793412,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
105.836793412,S0-C2-T0,Backend_Bound.Core_Bound.Divider,24.57,% Clocks,,arith.fpu_div_active,0.00,5.3,
105.836793412,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.32,% Clocks,,,0.00,5.13,<==
105.836793412,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
105.836793412,S0-C3,Backend_Bound,32.66,% Slots,,,0.00,5.3,<==
105.836793412,S0-C3,Backend_Bound.Memory_Bound,15.03,% Slots,,,0.00,5.29,
105.836793412,S0-C3,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.29,
105.836793412,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
105.836793412,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.27,% Clocks,,,0.00,5.14,
105.836793412,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
105.836793412,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.94,% Slots,,,0.00,5.3,
105.836793412,S0-C4,Bad_Speculation.Branch_Mispredicts,16.20,% Slots,,br_misp_retired.all_branches,0.00,5.3,
105.836793412,S0-C4,Backend_Bound.Core_Bound,56.25,% Slots,,,0.00,5.3,
105.836793412,S0-C4,Bad_Speculation,16.31,% Slots,,,0.00,5.3,
105.836793412,S0-C4,Backend_Bound,22.55,% Slots,,,0.00,5.3,
105.836793412,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.39,% Core_Clocks,,,0.00,5.29,
105.836793412,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.17,% Core_Clocks,,,0.00,5.02,
105.836793412,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.46,% Clocks,,,0.00,5.14,<==
105.836793412,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C5,Backend_Bound,34.97,% Slots,,,0.00,5.29,
105.836793412,S0-C5,Backend_Bound.Memory_Bound,11.60,% Slots,,,0.00,5.29,
105.836793412,S0-C5,Backend_Bound.Core_Bound,23.37,% Slots,,,0.00,5.29,<==
105.836793412,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
105.836793412,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C6,Bad_Speculation,16.50,% Slots,,,0.00,5.3,
105.836793412,S0-C6,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.3,
105.836793412,S0-C6,Backend_Bound,35.08,% Slots,,,0.00,5.3,
105.836793412,S0-C6,Backend_Bound.Memory_Bound,58.03,% Slots,,,0.00,5.29,
105.836793412,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
105.836793412,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C7,Frontend_Bound,35.75,% Slots,,,0.00,5.3,<==
105.836793412,S0-C7,Bad_Speculation,10.66,% Slots,,,0.00,5.3,
105.836793412,S0-C7,Backend_Bound,11.73,% Slots,,,0.00,5.3,
105.836793412,S0-C7,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.29,
105.836793412,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.3,
105.836793412,S0-C7,Bad_Speculation.Branch_Mispredicts,10.24,% Slots,,br_misp_retired.all_branches,0.00,5.3,
105.836793412,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.3,
105.836793412,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
105.836793412,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.54,% Core_Clocks,,,0.00,5.3,
105.836793412,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C0,Backend_Bound,44.60,% Slots,,,0.00,5.3,
105.836793412,S1-C0,Backend_Bound.Memory_Bound,30.42,% Slots,,,0.00,5.3,
105.836793412,S1-C0,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.3,
105.836793412,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
105.836793412,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C1,Bad_Speculation,11.87,% Slots,,,0.00,5.3,
105.836793412,S1-C1,Bad_Speculation.Branch_Mispredicts,11.68,% Slots,,br_misp_retired.all_branches,0.00,5.29,
105.836793412,S1-C1,Backend_Bound,32.86,% Slots,,,0.00,5.3,
105.836793412,S1-C1,Backend_Bound.Memory_Bound,10.86,% Slots,,,0.00,5.29,
105.836793412,S1-C1,Backend_Bound.Core_Bound,22.00,% Slots,,,0.00,5.29,
105.836793412,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
105.836793412,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.89,% Clocks,,,0.00,5.14,<==
105.836793412,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C2,Frontend_Bound,22.96,% Slots,,,0.00,5.3,
105.836793412,S1-C2,Backend_Bound,26.40,% Slots,,,0.00,5.3,
105.836793412,S1-C2,Retiring,44.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
105.836793412,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.02,
105.836793412,S1-C2,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.29,
105.836793412,S1-C2,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.3,<==
105.836793412,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.19,% Clocks,,idq.ms_switches,0.00,5.3,
105.836793412,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.84,% Core_Clocks,,,0.00,5.02,
105.836793412,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.05,% Clocks,,,0.00,5.14,
105.836793412,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C3,Backend_Bound,39.58,% Slots,,,0.00,5.3,
105.836793412,S1-C3,Retiring,37.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.836793412,S1-C3,Backend_Bound.Memory_Bound,15.70,% Slots,,,0.00,5.29,
105.836793412,S1-C3,Backend_Bound.Core_Bound,23.87,% Slots,,,0.00,5.29,
105.836793412,S1-C3,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.29,
105.836793412,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,0.60,% Clocks,,idq.ms_switches,0.00,5.3,
105.836793412,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
105.836793412,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.11,% Clocks,,,0.00,5.14,<==
105.836793412,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.99,% Slots,,,0.00,5.02,
105.836793412,S1-C4,Backend_Bound.Memory_Bound,22.20,% Slots,,,0.00,5.29,
105.836793412,S1-C4,Backend_Bound.Core_Bound,20.42,% Slots,,,0.00,5.29,
105.836793412,S1-C4,Backend_Bound,42.61,% Slots,,,0.00,5.3,<==
105.836793412,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.08,% Core_Clocks,,,0.00,5.3,
105.836793412,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.51,% Core_Clocks,,,0.00,5.02,
105.836793412,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
105.836793412,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
105.836793412,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.72,% Clocks,,,0.00,5.14,
105.836793412,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C5,Backend_Bound,28.55,% Slots,,,0.00,5.3,
105.836793412,S1-C5,Backend_Bound.Core_Bound,20.12,% Slots,,,0.00,5.02,
105.836793412,S1-C5-T0,Backend_Bound.Core_Bound.Divider,25.13,% Clocks,,arith.fpu_div_active,0.00,5.3,
105.836793412,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.99,% Clocks,,,0.00,5.14,<==
105.836793412,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C6,Backend_Bound,33.16,% Slots,,,0.00,5.3,<==
105.836793412,S1-C6,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.02,
105.836793412,S1-C6,Backend_Bound.Core_Bound,18.93,% Slots,,,0.00,5.02,
105.836793412,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
105.836793412,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
105.836793412,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C7,Backend_Bound,52.24,% Slots,,,0.00,5.3,
105.836793412,S1-C7,Retiring,35.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.836793412,S1-C7,Backend_Bound.Memory_Bound,30.21,% Slots,,,0.00,5.02,<==
105.836793412,S1-C7,Backend_Bound.Core_Bound,22.03,% Slots,,,0.00,5.02,
105.836793412,S1-C7,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.29,
105.836793412,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.44,% Clocks,,idq.ms_switches,0.00,5.3,
105.836793412,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
105.836793412,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
105.836793412,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.33,% Clocks,,,0.00,5.14,
105.836793412,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
105.836793412,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
105.836793412,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
105.836793412,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
105.836793412,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
105.836793412,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C0,Frontend_Bound,30.90,% Slots,,,0.00,5.18,<==
107.352484475,S0-C0,Backend_Bound,19.77,% Slots,,,0.00,5.18,
107.352484475,S0-C0,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,0.00,5.09,
107.352484475,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.19,
107.352484475,S0-C0,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,5.05,
107.352484475,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.27,
107.352484475,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
107.352484475,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.77,% Core_Clocks,,,0.00,5.28,
107.352484475,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.49,% Core_Clocks,,,0.00,5.28,
107.352484475,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C1,Backend_Bound,53.03,% Slots,,,0.00,5.18,
107.352484475,S0-C1,Backend_Bound.Memory_Bound,32.00,% Slots,,,0.00,5.11,<==
107.352484475,S0-C1,Backend_Bound.Core_Bound,21.03,% Slots,,,0.00,5.11,
107.352484475,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
107.352484475,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S0-C2,Backend_Bound,46.88,% Slots,,,0.00,5.17,
107.352484475,S0-C2,Retiring,32.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
107.352484475,S0-C2,Backend_Bound.Memory_Bound,19.51,% Slots,,,0.00,5.12,
107.352484475,S0-C2,Backend_Bound.Core_Bound,27.37,% Slots,,,0.00,5.12,
107.352484475,S0-C2,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.28,
107.352484475,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,0.00,5.28,
107.352484475,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
107.352484475,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.77,% Clocks,,,0.00,5.28,<==
107.352484475,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C3,Frontend_Bound,32.20,% Slots,,,0.00,5.18,
107.352484475,S0-C3,Bad_Speculation,13.09,% Slots,,,0.00,5.18,
107.352484475,S0-C3,Backend_Bound,35.95,% Slots,,,0.00,5.18,<==
107.352484475,S0-C3,Retiring,14.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
107.352484475,S0-C3,Frontend_Bound.Frontend_Latency,28.77,% Slots,,rs_events.empty_end,0.00,5.09,
107.352484475,S0-C3,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.18,
107.352484475,S0-C3,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.05,
107.352484475,S0-C3,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.05,
107.352484475,S0-C3,Retiring.Microcode_Sequencer,2.07,% Slots,,idq.ms_uops,0.00,5.29,
107.352484475,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
107.352484475,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.32,% Clocks,,idq.ms_switches,0.00,5.28,
107.352484475,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.21,% Clocks,,,0.00,5.28,
107.352484475,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S0-C4,Frontend_Bound,22.05,% Slots,,,0.00,5.18,
107.352484475,S0-C4,Backend_Bound,42.25,% Slots,,,0.00,5.18,
107.352484475,S0-C4,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.06,<==
107.352484475,S0-C4,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.06,
107.352484475,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
107.352484475,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C5,Backend_Bound,33.58,% Slots,,,0.00,5.18,
107.352484475,S0-C5,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.12,
107.352484475,S0-C5,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.12,
107.352484475,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.33,% Clocks,,,0.00,5.28,<==
107.352484475,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S0-C6,Frontend_Bound,38.67,% Slots,,,0.00,5.18,
107.352484475,S0-C6,Backend_Bound,23.18,% Slots,,,0.00,5.18,
107.352484475,S0-C6,Retiring,33.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
107.352484475,S0-C6,Frontend_Bound.Frontend_Latency,27.36,% Slots,,rs_events.empty_end,0.00,5.1,
107.352484475,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.78,% Slots,,,0.00,5.19,
107.352484475,S0-C6,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.06,
107.352484475,S0-C6,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.28,
107.352484475,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
107.352484475,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.28,<==
107.352484475,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.03,% Core_Clocks,,,0.00,5.29,
107.352484475,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.24,% Core_Clocks,,,0.00,5.29,
107.352484475,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S0-C7,Frontend_Bound,33.13,% Slots,,,0.00,5.18,
107.352484475,S0-C7,Bad_Speculation,14.82,% Slots,,,0.00,5.18,
107.352484475,S0-C7,Backend_Bound,19.30,% Slots,,,0.00,5.18,
107.352484475,S0-C7,Retiring,23.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
107.352484475,S0-C7,Frontend_Bound.Frontend_Latency,15.98,% Slots,,rs_events.empty_end,0.00,5.1,
107.352484475,S0-C7,Bad_Speculation.Branch_Mispredicts,14.43,% Slots,,br_misp_retired.all_branches,0.00,5.18,
107.352484475,S0-C7,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.07,
107.352484475,S0-C7,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.28,
107.352484475,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
107.352484475,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.54,% Clocks,,idq.ms_switches,0.00,5.28,<==
107.352484475,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.85,% Clocks,,,0.00,5.27,
107.352484475,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C0,Backend_Bound,28.46,% Slots,,,0.00,5.19,
107.352484475,S1-C0,Backend_Bound.Memory_Bound,21.07,% Slots,,,0.00,5.12,
107.352484475,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
107.352484475,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C1,Backend_Bound,43.33,% Slots,,,0.00,5.29,<==
107.352484475,S1-C1,Backend_Bound.Memory_Bound,23.67,% Slots,,,0.00,5.11,
107.352484475,S1-C1,Backend_Bound.Core_Bound,19.65,% Slots,,,0.00,5.11,
107.352484475,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
107.352484475,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.04,% Clocks,,,0.00,5.28,
107.352484475,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C2,Backend_Bound,34.68,% Slots,,,0.00,5.29,
107.352484475,S1-C2,Retiring,44.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
107.352484475,S1-C2,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.12,
107.352484475,S1-C2,Backend_Bound.Core_Bound,19.24,% Slots,,,0.00,5.12,
107.352484475,S1-C2,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.21,<==
107.352484475,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.71,% Clocks,,idq.ms_switches,0.00,5.28,
107.352484475,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.15,% Clocks,,,0.00,5.27,
107.352484475,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
107.352484475,S1-C3,Backend_Bound,33.26,% Slots,,,0.00,5.29,<==
107.352484475,S1-C3,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.11,
107.352484475,S1-C3,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.11,
107.352484475,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.06,% Clocks,,,0.00,5.28,
107.352484475,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.36,% Slots,,,0.00,5.29,
107.352484475,S1-C4,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.12,<==
107.352484475,S1-C4,Backend_Bound,29.46,% Slots,,,0.00,5.29,
107.352484475,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C5,Backend_Bound,49.22,% Slots,,,0.00,5.29,<==
107.352484475,S1-C5,Backend_Bound.Memory_Bound,26.66,% Slots,,,0.00,5.12,
107.352484475,S1-C5,Backend_Bound.Core_Bound,22.56,% Slots,,,0.00,5.12,
107.352484475,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
107.352484475,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C6,Backend_Bound,53.82,% Slots,,,0.00,5.29,<==
107.352484475,S1-C6,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.12,
107.352484475,S1-C6,Backend_Bound.Core_Bound,27.30,% Slots,,,0.00,5.12,
107.352484475,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C7,Backend_Bound,38.41,% Slots,,,0.00,5.29,
107.352484475,S1-C7,Retiring,42.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
107.352484475,S1-C7,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.11,
107.352484475,S1-C7,Backend_Bound.Core_Bound,20.84,% Slots,,,0.00,5.11,
107.352484475,S1-C7,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.29,<==
107.352484475,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.28,
107.352484475,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
107.352484475,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
107.352484475,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
107.352484475,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
107.352484475,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
107.352484475,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
107.352484475,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
108.921830475,S0-C0,Backend_Bound,23.34,% Slots,,,0.00,5.17,
108.921830475,S0-C0,Backend_Bound.Core_Bound,16.92,% Slots,,,0.00,5.09,<==
108.921830475,S0-C0-T0,Backend_Bound.Core_Bound.Divider,31.65,% Clocks,,arith.fpu_div_active,0.00,5.1,
108.921830475,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.31,% Clocks,,,0.00,5.35,
108.921830475,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
108.921830475,S0-C1,Backend_Bound,31.07,% Slots,,,0.00,5.17,
108.921830475,S0-C1,Backend_Bound.Memory_Bound,11.90,% Slots,,,0.00,5.09,
108.921830475,S0-C1,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.09,<==
108.921830475,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
108.921830475,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C2,Backend_Bound,30.37,% Slots,,,0.00,5.17,<==
108.921830475,S0-C2,Backend_Bound.Memory_Bound,14.54,% Slots,,,0.00,5.09,
108.921830475,S0-C2,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.09,
108.921830475,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
108.921830475,S0-C2-T0,Backend_Bound.Core_Bound.Divider,21.47,% Clocks,,arith.fpu_div_active,0.00,5.1,
108.921830475,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.28,% Clocks,,,0.00,5.35,
108.921830475,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C3,Frontend_Bound,23.93,% Slots,,,0.00,5.18,
108.921830475,S0-C3,Backend_Bound,48.71,% Slots,,,0.00,5.17,
108.921830475,S0-C3,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
108.921830475,S0-C3,Frontend_Bound.Frontend_Latency,15.30,% Slots,,rs_events.empty_end,0.00,5.19,
108.921830475,S0-C3,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.09,
108.921830475,S0-C3,Backend_Bound.Core_Bound,37.49,% Slots,,,0.00,5.09,
108.921830475,S0-C3,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.34,
108.921830475,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.35,
108.921830475,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
108.921830475,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.84,% Clocks,,idq.ms_switches,0.00,5.35,
108.921830475,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
108.921830475,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.88,% Clocks,,,0.00,5.35,<==
108.921830475,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C4,Backend_Bound,31.93,% Slots,,,0.00,5.17,
108.921830475,S0-C4,Backend_Bound.Core_Bound,23.00,% Slots,,,0.00,5.09,
108.921830475,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.41,% Clocks,,,0.00,5.35,<==
108.921830475,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C5,Backend_Bound,29.80,% Slots,,,0.00,5.17,
108.921830475,S0-C5,Backend_Bound.Core_Bound,22.74,% Slots,,,0.00,5.09,
108.921830475,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.20,% Clocks,,,0.00,5.35,<==
108.921830475,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C6,Frontend_Bound,35.57,% Slots,,,0.00,5.18,
108.921830475,S0-C6,Backend_Bound,34.16,% Slots,,,0.00,5.17,
108.921830475,S0-C6,Retiring,34.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
108.921830475,S0-C6,Frontend_Bound.Frontend_Latency,27.22,% Slots,,rs_events.empty_end,0.00,5.19,
108.921830475,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.01,% Slots,,,0.00,5.18,
108.921830475,S0-C6,Backend_Bound.Core_Bound,27.69,% Slots,,,0.00,5.1,
108.921830475,S0-C6,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.35,
108.921830475,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.72,% Clocks,,,0.00,5.35,
108.921830475,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
108.921830475,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.77,% Clocks,,idq.ms_switches,0.00,5.35,
108.921830475,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
108.921830475,S0-C7,Frontend_Bound,20.74,% Slots,,,0.00,5.18,
108.921830475,S0-C7,Backend_Bound,45.97,% Slots,,,0.00,5.17,
108.921830475,S0-C7,Retiring,15.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
108.921830475,S0-C7,Frontend_Bound.Frontend_Latency,32.24,% Slots,,rs_events.empty_end,0.00,5.19,
108.921830475,S0-C7,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.09,
108.921830475,S0-C7,Backend_Bound.Core_Bound,33.26,% Slots,,,0.00,5.09,<==
108.921830475,S0-C7,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.34,
108.921830475,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.35,
108.921830475,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
108.921830475,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.11,% Clocks,,idq.ms_switches,0.00,5.35,
108.921830475,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
108.921830475,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C0,Frontend_Bound,31.43,% Slots,,,0.00,5.18,
108.921830475,S1-C0,Backend_Bound,38.77,% Slots,,,0.00,5.17,
108.921830475,S1-C0,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.19,
108.921830475,S1-C0,Backend_Bound.Memory_Bound,13.88,% Slots,,,0.00,5.09,
108.921830475,S1-C0,Backend_Bound.Core_Bound,24.89,% Slots,,,0.00,5.09,<==
108.921830475,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.67,% Clocks,,,0.00,5.35,
108.921830475,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
108.921830475,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C1,Backend_Bound,28.16,% Slots,,,0.00,5.35,
108.921830475,S1-C1,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.09,
108.921830475,S1-C1,Backend_Bound.Core_Bound,16.61,% Slots,,,0.00,5.09,
108.921830475,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
108.921830475,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.98,% Clocks,,arith.fpu_div_active,0.00,5.1,
108.921830475,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.20,% Clocks,,,0.00,5.35,<==
108.921830475,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C2,Backend_Bound,35.68,% Slots,,,0.00,5.35,<==
108.921830475,S1-C2,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.1,
108.921830475,S1-C2,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.1,
108.921830475,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.31,% Clocks,,,0.00,5.35,
108.921830475,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C3,Frontend_Bound,37.59,% Slots,,,0.00,5.35,
108.921830475,S1-C3,Backend_Bound,38.92,% Slots,,,0.00,5.35,
108.921830475,S1-C3,Retiring,10.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
108.921830475,S1-C3,Frontend_Bound.Frontend_Latency,71.87,% Slots,,rs_events.empty_end,0.00,5.26,
108.921830475,S1-C3,Backend_Bound.Core_Bound,30.11,% Slots,,,0.00,5.1,<==
108.921830475,S1-C3,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.15,
108.921830475,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.35,
108.921830475,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
108.921830475,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.35,
108.921830475,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
108.921830475,S1-C4,Backend_Bound,24.25,% Slots,,,0.00,5.35,<==
108.921830475,S1-C4,Backend_Bound.Memory_Bound,13.14,% Slots,,,0.00,5.1,
108.921830475,S1-C4,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.1,
108.921830475,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
108.921830475,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
108.921830475,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.49,% Clocks,,,0.00,5.35,
108.921830475,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C5,Frontend_Bound,31.43,% Slots,,,0.00,5.35,
108.921830475,S1-C5,Backend_Bound,43.50,% Slots,,,0.00,5.35,<==
108.921830475,S1-C5,Retiring,11.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
108.921830475,S1-C5,Frontend_Bound.Frontend_Latency,54.33,% Slots,,rs_events.empty_end,0.00,5.27,
108.921830475,S1-C5,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.34,
108.921830475,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.56,% Clocks,,,0.00,5.36,
108.921830475,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
108.921830475,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.67,% Clocks,,idq.ms_switches,0.00,5.36,
108.921830475,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C6,Backend_Bound,40.71,% Slots,,,0.00,5.35,
108.921830475,S1-C6,Backend_Bound.Memory_Bound,24.82,% Slots,,,0.00,5.09,<==
108.921830475,S1-C6,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.09,
108.921830475,S1-C6-T0,Backend_Bound.Core_Bound.Divider,26.22,% Clocks,,arith.fpu_div_active,0.00,5.1,
108.921830475,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C7,Backend_Bound,34.92,% Slots,,,0.00,5.35,<==
108.921830475,S1-C7,Backend_Bound.Memory_Bound,15.56,% Slots,,,0.00,5.09,
108.921830475,S1-C7,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.09,
108.921830475,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
108.921830475,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
108.921830475,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
108.921830475,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
108.921830475,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
110.418652569,S0-C0,Backend_Bound,49.10,% Slots,,,0.00,5.23,<==
110.418652569,S0-C0,Backend_Bound.Memory_Bound,23.13,% Slots,,,0.00,5.23,
110.418652569,S0-C0,Backend_Bound.Core_Bound,25.97,% Slots,,,0.00,5.23,
110.418652569,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
110.418652569,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C1,Frontend_Bound,32.01,% Slots,,,0.00,5.23,<==
110.418652569,S0-C1,Bad_Speculation,11.75,% Slots,,,0.00,5.23,
110.418652569,S0-C1,Backend_Bound,13.68,% Slots,,,0.00,5.23,
110.418652569,S0-C1,Frontend_Bound.Frontend_Latency,17.36,% Slots,,rs_events.empty_end,0.00,5.23,
110.418652569,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.26,
110.418652569,S0-C1,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.08,
110.418652569,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.09,
110.418652569,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
110.418652569,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.16,% Core_Clocks,,,0.00,5.36,
110.418652569,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C2,Backend_Bound,38.07,% Slots,,,0.00,5.23,<==
110.418652569,S0-C2,Backend_Bound.Memory_Bound,18.41,% Slots,,,0.00,5.23,
110.418652569,S0-C2,Backend_Bound.Core_Bound,19.66,% Slots,,,0.00,5.23,
110.418652569,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
110.418652569,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.58,% Clocks,,,0.00,5.35,
110.418652569,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C3,Frontend_Bound,27.00,% Slots,,,0.00,5.23,
110.418652569,S0-C3,Bad_Speculation,18.03,% Slots,,,0.00,5.23,
110.418652569,S0-C3,Backend_Bound,18.56,% Slots,,,0.00,5.23,
110.418652569,S0-C3,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.23,
110.418652569,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.26,
110.418652569,S0-C3,Bad_Speculation.Branch_Mispredicts,17.83,% Slots,,br_misp_retired.all_branches,0.00,5.09,
110.418652569,S0-C3,Backend_Bound.Memory_Bound,30.44,% Slots,,,0.00,5.23,
110.418652569,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,<==
110.418652569,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.86,% Core_Clocks,,,0.00,5.36,
110.418652569,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.89,% Core_Clocks,,,0.00,5.35,
110.418652569,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
110.418652569,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C4,Bad_Speculation,13.92,% Slots,,,0.00,5.23,
110.418652569,S0-C4,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.09,
110.418652569,S0-C4,Backend_Bound,29.70,% Slots,,,0.00,5.23,<==
110.418652569,S0-C4,Backend_Bound.Memory_Bound,15.48,% Slots,,,0.00,5.23,
110.418652569,S0-C4,Backend_Bound.Core_Bound,14.21,% Slots,,,0.00,5.23,
110.418652569,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
110.418652569,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
110.418652569,S0-C5,Frontend_Bound,24.16,% Slots,,,0.00,5.23,
110.418652569,S0-C5,Bad_Speculation,21.05,% Slots,,,0.00,5.23,
110.418652569,S0-C5,Backend_Bound,25.28,% Slots,,,0.00,5.23,
110.418652569,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.56,% Slots,,,0.00,5.26,
110.418652569,S0-C5,Bad_Speculation.Branch_Mispredicts,20.70,% Slots,,br_misp_retired.all_branches,0.00,5.08,
110.418652569,S0-C5,Backend_Bound.Memory_Bound,16.71,% Slots,,,0.00,5.23,
110.418652569,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.86,% Core_Clocks,,,0.00,5.35,
110.418652569,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
110.418652569,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
110.418652569,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C6,Frontend_Bound,34.97,% Slots,,,0.00,5.23,
110.418652569,S0-C6,Bad_Speculation,23.27,% Slots,,,0.00,5.23,
110.418652569,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.10,% Slots,,,0.00,5.26,
110.418652569,S0-C6,Bad_Speculation.Branch_Mispredicts,23.01,% Slots,,br_misp_retired.all_branches,0.00,5.08,
110.418652569,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.42,% Core_Clocks,,,0.00,5.37,<==
110.418652569,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C7,Frontend_Bound,29.62,% Slots,,,0.00,5.24,
110.418652569,S0-C7,Bad_Speculation,21.39,% Slots,,,0.00,5.24,
110.418652569,S0-C7,Backend_Bound,16.27,% Slots,,,0.00,5.24,
110.418652569,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.27,
110.418652569,S0-C7,Bad_Speculation.Branch_Mispredicts,20.93,% Slots,,br_misp_retired.all_branches,0.00,5.08,
110.418652569,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.73,% Core_Clocks,,,0.00,5.36,<==
110.418652569,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C0,Bad_Speculation,11.12,% Slots,,,0.00,5.24,
110.418652569,S1-C0,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.08,
110.418652569,S1-C0,Backend_Bound,26.05,% Slots,,,0.00,5.24,
110.418652569,S1-C0,Backend_Bound.Memory_Bound,18.31,% Slots,,,0.00,5.24,<==
110.418652569,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C1,Backend_Bound,42.58,% Slots,,,0.00,5.22,
110.418652569,S1-C1,Backend_Bound.Memory_Bound,24.62,% Slots,,,0.00,5.22,
110.418652569,S1-C1,Backend_Bound.Core_Bound,17.97,% Slots,,,0.00,5.22,
110.418652569,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
110.418652569,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
110.418652569,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.49,% Clocks,,,0.00,5.35,
110.418652569,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C2,Backend_Bound,34.67,% Slots,,,0.00,5.22,<==
110.418652569,S1-C2,Backend_Bound.Memory_Bound,16.97,% Slots,,,0.00,5.22,
110.418652569,S1-C2,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.22,
110.418652569,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
110.418652569,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.54,% Clocks,,,0.00,5.35,
110.418652569,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C3,Backend_Bound,38.69,% Slots,,,0.00,5.22,<==
110.418652569,S1-C3,Backend_Bound.Memory_Bound,19.94,% Slots,,,0.00,5.22,
110.418652569,S1-C3,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.22,
110.418652569,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
110.418652569,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
110.418652569,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C4,Backend_Bound,42.26,% Slots,,,0.00,5.22,
110.418652569,S1-C4,Backend_Bound.Memory_Bound,35.13,% Slots,,,0.00,5.22,
110.418652569,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
110.418652569,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
110.418652569,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C5,Backend_Bound,31.92,% Slots,,,0.00,5.22,
110.418652569,S1-C5,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.22,
110.418652569,S1-C5,Backend_Bound.Core_Bound,19.21,% Slots,,,0.00,5.22,<==
110.418652569,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
110.418652569,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C6,Backend_Bound,36.00,% Slots,,,0.00,5.23,
110.418652569,S1-C6,Backend_Bound.Memory_Bound,22.23,% Slots,,,0.00,5.23,
110.418652569,S1-C6,Backend_Bound.Core_Bound,13.76,% Slots,,,0.00,5.23,
110.418652569,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
110.418652569,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C7,Backend_Bound,27.46,% Slots,,,0.00,5.22,<==
110.418652569,S1-C7,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.22,
110.418652569,S1-C7,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.22,
110.418652569,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.26,% Clocks,,,0.00,5.15,
110.418652569,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
110.418652569,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
110.418652569,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
110.418652569,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
110.418652569,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
111.928212853,S0-C0,Backend_Bound,47.02,% Slots,,,0.00,5.04,
111.928212853,S0-C0,Backend_Bound.Core_Bound,82.84,% Slots,,,0.00,5.04,
111.928212853,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.89,% Clocks,,,0.00,5.03,<==
111.928212853,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S0-C1,Frontend_Bound,35.01,% Slots,,,0.00,5.13,
111.928212853,S0-C1,Backend_Bound,13.42,% Slots,,,0.00,5.04,
111.928212853,S0-C1,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.16,<==
111.928212853,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.66,% Slots,,,0.00,5.13,
111.928212853,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.3,
111.928212853,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
111.928212853,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.76,% Core_Clocks,,,0.00,5.3,
111.928212853,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.18,% Core_Clocks,,,0.00,5.3,
111.928212853,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S0-C2,Backend_Bound,34.62,% Slots,,,0.00,5.04,
111.928212853,S0-C2,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.04,
111.928212853,S0-C2,Backend_Bound.Core_Bound,22.96,% Slots,,,0.00,5.04,
111.928212853,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
111.928212853,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.54,% Clocks,,,0.00,5.03,<==
111.928212853,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S0-C3,Backend_Bound,65.77,% Slots,,,0.00,5.03,
111.928212853,S0-C3,Backend_Bound.Memory_Bound,51.25,% Slots,,,0.00,5.03,<==
111.928212853,S0-C3,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.03,
111.928212853,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
111.928212853,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,20.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
111.928212853,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
111.928212853,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
111.928212853,S0-C4,Frontend_Bound,20.25,% Slots,,,0.00,5.12,
111.928212853,S0-C4,Backend_Bound,40.09,% Slots,,,0.00,5.04,
111.928212853,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.52,% Slots,,,0.00,5.12,
111.928212853,S0-C4,Backend_Bound.Memory_Bound,16.97,% Slots,,,0.00,5.04,
111.928212853,S0-C4,Backend_Bound.Core_Bound,23.11,% Slots,,,0.00,5.04,
111.928212853,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.63,% Core_Clocks,,,0.00,5.3,
111.928212853,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.93,% Core_Clocks,,,0.00,5.3,
111.928212853,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
111.928212853,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
111.928212853,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
111.928212853,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.77,% Clocks,,,0.00,5.03,<==
111.928212853,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S0-C5,Frontend_Bound,21.87,% Slots,,,0.00,5.12,
111.928212853,S0-C5,Backend_Bound,33.91,% Slots,,,0.00,5.04,
111.928212853,S0-C5,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
111.928212853,S0-C5,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.15,
111.928212853,S0-C5,Backend_Bound.Memory_Bound,48.62,% Slots,,,0.00,5.04,
111.928212853,S0-C5,Retiring.Microcode_Sequencer,3.78,% Slots,,idq.ms_uops,0.00,5.3,
111.928212853,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
111.928212853,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.29,
111.928212853,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
111.928212853,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
111.928212853,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.53,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
111.928212853,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S0-C6,Frontend_Bound,30.39,% Slots,,,0.00,5.12,
111.928212853,S0-C6,Bad_Speculation,10.79,% Slots,,,0.00,5.04,
111.928212853,S0-C6,Backend_Bound,16.81,% Slots,,,0.00,5.04,
111.928212853,S0-C6,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.15,<==
111.928212853,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.12,
111.928212853,S0-C6,Bad_Speculation.Branch_Mispredicts,10.44,% Slots,,br_misp_retired.all_branches,0.00,5.04,
111.928212853,S0-C6,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.04,
111.928212853,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.3,
111.928212853,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
111.928212853,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.22,% Core_Clocks,,,0.00,5.3,
111.928212853,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.08,% Core_Clocks,,,0.00,5.3,
111.928212853,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
111.928212853,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S0-C7,Backend_Bound,37.27,% Slots,,,0.00,5.03,
111.928212853,S0-C7,Backend_Bound.Memory_Bound,68.97,% Slots,,,0.00,5.03,
111.928212853,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
111.928212853,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S1-C0,Backend_Bound,39.23,% Slots,,,0.00,5.04,
111.928212853,S1-C0,Backend_Bound.Memory_Bound,26.10,% Slots,,,0.00,5.04,<==
111.928212853,S1-C0,Backend_Bound.Core_Bound,13.13,% Slots,,,0.00,5.04,
111.928212853,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
111.928212853,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
111.928212853,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.80,% Clocks,,,0.00,5.02,
111.928212853,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
111.928212853,S1-C1,Backend_Bound,38.56,% Slots,,,0.00,5.04,<==
111.928212853,S1-C1,Backend_Bound.Memory_Bound,21.36,% Slots,,,0.00,5.04,
111.928212853,S1-C1,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.04,
111.928212853,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
111.928212853,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.57,% Clocks,,,0.00,5.02,
111.928212853,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
111.928212853,S1-C2,Backend_Bound,40.91,% Slots,,,0.00,5.04,
111.928212853,S1-C2,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.04,
111.928212853,S1-C2,Backend_Bound.Core_Bound,24.18,% Slots,,,0.00,5.04,
111.928212853,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
111.928212853,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
111.928212853,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.42,% Clocks,,,0.00,5.03,<==
111.928212853,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S1-C3,Backend_Bound,38.20,% Slots,,,0.00,5.04,
111.928212853,S1-C3,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.04,
111.928212853,S1-C3,Backend_Bound.Core_Bound,23.23,% Slots,,,0.00,5.04,<==
111.928212853,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
111.928212853,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S1-C4,Frontend_Bound,24.23,% Slots,,,0.00,5.11,
111.928212853,S1-C4,Backend_Bound,32.38,% Slots,,,0.00,5.04,
111.928212853,S1-C4,Frontend_Bound.Frontend_Latency,18.12,% Slots,,rs_events.empty_end,0.00,5.15,
111.928212853,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.41,% Slots,,,0.00,5.11,
111.928212853,S1-C4,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.04,
111.928212853,S1-C4,Backend_Bound.Core_Bound,11.30,% Slots,,,0.00,5.04,
111.928212853,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.29,
111.928212853,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
111.928212853,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.28,% Core_Clocks,,,0.00,5.3,
111.928212853,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.36,% Core_Clocks,,,0.00,5.3,
111.928212853,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
111.928212853,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
111.928212853,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.19,% Clocks,,,0.00,5.03,
111.928212853,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
111.928212853,S1-C5,Backend_Bound,35.75,% Slots,,,0.00,5.04,
111.928212853,S1-C5,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.04,
111.928212853,S1-C5,Backend_Bound.Core_Bound,12.07,% Slots,,,0.00,5.04,
111.928212853,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
111.928212853,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
111.928212853,S1-C6,Backend_Bound,60.15,% Slots,,,0.00,5.04,<==
111.928212853,S1-C6,Backend_Bound.Memory_Bound,30.86,% Slots,,,0.00,5.04,
111.928212853,S1-C6,Backend_Bound.Core_Bound,29.29,% Slots,,,0.00,5.04,
111.928212853,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
111.928212853,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.41,% Clocks,,,0.00,5.13,
111.928212853,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
111.928212853,S1-C7,Backend_Bound,57.09,% Slots,,,0.00,5.04,
111.928212853,S1-C7,Retiring,26.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
111.928212853,S1-C7,Backend_Bound.Memory_Bound,34.33,% Slots,,,0.00,5.04,
111.928212853,S1-C7,Backend_Bound.Core_Bound,22.76,% Slots,,,0.00,5.04,
111.928212853,S1-C7,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.3,
111.928212853,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.29,
111.928212853,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
111.928212853,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
111.928212853,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.32,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
111.928212853,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.93,% Clocks,,,0.00,5.13,
111.928212853,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
111.928212853,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
111.928212853,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
111.928212853,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
111.928212853,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
113.50075792,S0-C0,Backend_Bound,30.96,% Slots,,,0.00,5.09,
113.50075792,S0-C0,Backend_Bound.Core_Bound,22.12,% Slots,,,0.00,5.09,
113.50075792,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.06,% Clocks,,,0.00,5.15,<==
113.50075792,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C1,Frontend_Bound,31.81,% Slots,,,0.00,5.09,<==
113.50075792,S0-C1,Backend_Bound,22.82,% Slots,,,0.00,5.09,
113.50075792,S0-C1,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.09,
113.50075792,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.48,% Slots,,,0.00,5.09,
113.50075792,S0-C1,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.09,
113.50075792,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.36,
113.50075792,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
113.50075792,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.31,% Core_Clocks,,,0.00,5.21,
113.50075792,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C2,Backend_Bound,35.45,% Slots,,,0.00,5.09,
113.50075792,S0-C2,Backend_Bound.Memory_Bound,11.09,% Slots,,,0.00,5.09,
113.50075792,S0-C2,Backend_Bound.Core_Bound,24.35,% Slots,,,0.00,5.09,<==
113.50075792,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
113.50075792,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C3,Backend_Bound,29.18,% Slots,,,0.00,5.09,
113.50075792,S0-C3,Backend_Bound.Core_Bound,20.03,% Slots,,,0.00,5.09,
113.50075792,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.32,% Clocks,,,0.00,5.09,<==
113.50075792,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
113.50075792,S0-C4,Frontend_Bound,28.40,% Slots,,,0.00,5.1,
113.50075792,S0-C4,Backend_Bound,36.16,% Slots,,,0.00,5.1,
113.50075792,S0-C4,Retiring,27.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
113.50075792,S0-C4,Frontend_Bound.Frontend_Latency,29.11,% Slots,,rs_events.empty_end,0.00,5.1,
113.50075792,S0-C4,Backend_Bound.Memory_Bound,10.14,% Slots,,,0.00,5.1,
113.50075792,S0-C4,Backend_Bound.Core_Bound,26.02,% Slots,,,0.00,5.1,<==
113.50075792,S0-C4,Retiring.Microcode_Sequencer,12.21,% Slots,,idq.ms_uops,0.00,5.35,
113.50075792,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.35,
113.50075792,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
113.50075792,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.40,% Clocks,,idq.ms_switches,0.00,5.35,
113.50075792,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
113.50075792,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
113.50075792,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
113.50075792,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
113.50075792,S0-C5,Frontend_Bound,28.35,% Slots,,,0.00,5.1,
113.50075792,S0-C5,Backend_Bound,42.90,% Slots,,,0.00,5.1,
113.50075792,S0-C5,Retiring,27.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
113.50075792,S0-C5,Frontend_Bound.Frontend_Latency,26.09,% Slots,,rs_events.empty_end,0.00,5.1,
113.50075792,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.1,
113.50075792,S0-C5,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.1,
113.50075792,S0-C5,Backend_Bound.Core_Bound,30.75,% Slots,,,0.00,5.1,<==
113.50075792,S0-C5,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.35,
113.50075792,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
113.50075792,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.26,% Clocks,,idq.ms_switches,0.00,5.35,
113.50075792,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.32,% Core_Clocks,,,0.00,5.22,
113.50075792,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
113.50075792,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C6,Frontend_Bound,22.25,% Slots,,,0.00,5.09,
113.50075792,S0-C6,Backend_Bound,63.37,% Slots,,,0.00,5.09,
113.50075792,S0-C6,Retiring,33.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
113.50075792,S0-C6,Frontend_Bound.Frontend_Latency,56.82,% Slots,,rs_events.empty_end,0.00,5.09,
113.50075792,S0-C6,Retiring.Microcode_Sequencer,14.33,% Slots,,idq.ms_uops,0.00,5.35,
113.50075792,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
113.50075792,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.35,
113.50075792,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
113.50075792,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
113.50075792,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
113.50075792,S0-C7,Backend_Bound,67.45,% Slots,,,0.00,5.1,
113.50075792,S0-C7,Retiring,29.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
113.50075792,S0-C7,Backend_Bound.Memory_Bound,103.69,% Slots,,,0.00,5.1,
113.50075792,S0-C7,Retiring.Microcode_Sequencer,10.21,% Slots,,idq.ms_uops,0.00,5.35,
113.50075792,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.32,% Clocks,,idq.ms_switches,0.00,5.35,
113.50075792,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
113.50075792,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C0,Frontend_Bound,40.79,% Slots,,,0.00,5.1,
113.50075792,S1-C0,Backend_Bound,13.89,% Slots,,,0.00,5.1,
113.50075792,S1-C0,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.1,<==
113.50075792,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.11,% Slots,,,0.00,5.1,
113.50075792,S1-C0,Backend_Bound.Core_Bound,32.39,% Slots,,,0.00,5.1,
113.50075792,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.36,
113.50075792,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
113.50075792,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.46,% Core_Clocks,,,0.00,5.21,
113.50075792,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C1,Backend_Bound,58.32,% Slots,,,0.00,5.35,
113.50075792,S1-C1,Retiring,22.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
113.50075792,S1-C1,Backend_Bound.Memory_Bound,54.65,% Slots,,,0.00,5.1,
113.50075792,S1-C1,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.09,
113.50075792,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.35,
113.50075792,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
113.50075792,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.40,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.35,
113.50075792,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
113.50075792,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
113.50075792,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,28.45,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
113.50075792,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S1-C2,Frontend_Bound,32.69,% Slots,,,0.00,5.35,
113.50075792,S1-C2,Backend_Bound,36.92,% Slots,,,0.00,5.35,
113.50075792,S1-C2,Retiring,22.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
113.50075792,S1-C2,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.1,
113.50075792,S1-C2,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.1,<==
113.50075792,S1-C2,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.1,
113.50075792,S1-C2,Retiring.Microcode_Sequencer,8.30,% Slots,,idq.ms_uops,0.00,5.09,
113.50075792,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.36,
113.50075792,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
113.50075792,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.62,% Clocks,,idq.ms_switches,0.00,5.36,
113.50075792,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
113.50075792,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
113.50075792,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.96,% Clocks,,,0.00,5.14,
113.50075792,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C3,Frontend_Bound,27.22,% Slots,,,0.00,5.35,
113.50075792,S1-C3,Bad_Speculation,21.76,% Slots,,,0.00,5.35,
113.50075792,S1-C3,Backend_Bound,26.41,% Slots,,,0.00,5.35,
113.50075792,S1-C3,Retiring,8.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
113.50075792,S1-C3,Frontend_Bound.Frontend_Bandwidth,96.89,% Slots,,,0.00,5.1,
113.50075792,S1-C3,Bad_Speculation.Branch_Mispredicts,20.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
113.50075792,S1-C3,Backend_Bound.Core_Bound,17.20,% Slots,,,0.00,5.1,
113.50075792,S1-C3,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.1,
113.50075792,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.99,% Clocks,,idq.ms_switches,0.00,5.36,
113.50075792,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.96,% Core_Clocks,,,0.00,5.22,<==
113.50075792,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S1-C4,Frontend_Bound,38.87,% Slots,,,0.00,5.35,<==
113.50075792,S1-C4,Backend_Bound,35.43,% Slots,,,0.00,5.35,
113.50075792,S1-C4,Backend_Bound.Core_Bound,29.94,% Slots,,,0.00,5.1,
113.50075792,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S1-C5,Frontend_Bound,22.40,% Slots,,,0.00,5.35,
113.50075792,S1-C5,Bad_Speculation,18.75,% Slots,,,0.00,5.35,
113.50075792,S1-C5,Backend_Bound,28.16,% Slots,,,0.00,5.35,
113.50075792,S1-C5,Retiring,16.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
113.50075792,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.03,% Slots,,,0.00,5.1,
113.50075792,S1-C5,Bad_Speculation.Branch_Mispredicts,17.82,% Slots,,br_misp_retired.all_branches,0.00,5.09,
113.50075792,S1-C5,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.1,
113.50075792,S1-C5,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.1,<==
113.50075792,S1-C5,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.35,
113.50075792,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.35,
113.50075792,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
113.50075792,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
113.50075792,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S1-C6,Frontend_Bound,38.68,% Slots,,,0.00,5.35,
113.50075792,S1-C6,Bad_Speculation,11.09,% Slots,,,0.00,5.35,
113.50075792,S1-C6,Backend_Bound,30.81,% Slots,,,0.00,5.35,
113.50075792,S1-C6,Retiring,36.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
113.50075792,S1-C6,Frontend_Bound.Frontend_Latency,20.69,% Slots,,rs_events.empty_end,0.00,5.1,<==
113.50075792,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.05,% Slots,,,0.00,5.1,
113.50075792,S1-C6,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.09,
113.50075792,S1-C6,Backend_Bound.Core_Bound,39.86,% Slots,,,0.00,5.1,
113.50075792,S1-C6,Retiring.Microcode_Sequencer,3.89,% Slots,,idq.ms_uops,0.00,5.35,
113.50075792,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.36,
113.50075792,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
113.50075792,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.36,
113.50075792,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C7,Frontend_Bound,41.68,% Slots,,,0.00,5.35,
113.50075792,S1-C7,Bad_Speculation,10.90,% Slots,,,0.00,5.35,
113.50075792,S1-C7,Backend_Bound,29.84,% Slots,,,0.00,5.35,
113.50075792,S1-C7,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
113.50075792,S1-C7,Frontend_Bound.Frontend_Bandwidth,82.43,% Slots,,,0.00,5.1,
113.50075792,S1-C7,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.09,
113.50075792,S1-C7,Backend_Bound.Memory_Bound,16.43,% Slots,,,0.00,5.1,
113.50075792,S1-C7,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.1,
113.50075792,S1-C7,Retiring.Microcode_Sequencer,13.09,% Slots,,idq.ms_uops,0.00,5.35,
113.50075792,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.35,
113.50075792,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.49,% Core_Clocks,,,0.00,5.23,<==
113.50075792,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
113.50075792,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
113.50075792,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
113.50075792,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
113.50075792,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
113.50075792,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
113.50075792,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
113.50075792,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
113.50075792,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
115.056017508,S0-C0,Backend_Bound,38.40,% Slots,,,0.00,5.23,
115.056017508,S0-C0,Backend_Bound.Memory_Bound,22.62,% Slots,,,0.00,5.14,
115.056017508,S0-C0,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.14,
115.056017508,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
115.056017508,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.75,% Clocks,,,0.00,5.4,
115.056017508,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C1,Frontend_Bound,42.74,% Slots,,,0.00,5.23,
115.056017508,S0-C1,Backend_Bound,20.77,% Slots,,,0.00,5.23,
115.056017508,S0-C1,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S0-C1,Frontend_Bound.Frontend_Latency,52.08,% Slots,,rs_events.empty_end,0.00,5.23,<==
115.056017508,S0-C1,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.14,
115.056017508,S0-C1,Retiring.Microcode_Sequencer,13.78,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.14,
115.056017508,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.98,% Clocks,,,0.00,5.41,
115.056017508,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C2,Frontend_Bound,43.77,% Slots,,,0.00,5.23,
115.056017508,S0-C2,Backend_Bound,19.55,% Slots,,,0.00,5.23,
115.056017508,S0-C2,Retiring,19.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S0-C2,Frontend_Bound.Frontend_Latency,44.44,% Slots,,rs_events.empty_end,0.00,5.23,<==
115.056017508,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.73,% Slots,,,0.00,5.28,
115.056017508,S0-C2,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.13,
115.056017508,S0-C2,Retiring.Microcode_Sequencer,15.75,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.91,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.99,% Core_Clocks,,,0.00,5.18,
115.056017508,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.48,% Core_Clocks,,,0.00,5.41,
115.056017508,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.65,% Clocks,,,0.00,5.4,
115.056017508,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S0-C3,Frontend_Bound,34.08,% Slots,,,0.00,5.23,
115.056017508,S0-C3,Backend_Bound,21.41,% Slots,,,0.00,5.23,
115.056017508,S0-C3,Frontend_Bound.Frontend_Latency,19.62,% Slots,,rs_events.empty_end,0.00,5.23,<==
115.056017508,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.28,
115.056017508,S0-C3,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.14,
115.056017508,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.14,
115.056017508,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.92,% Core_Clocks,,,0.00,5.18,
115.056017508,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.50,% Core_Clocks,,,0.00,5.41,
115.056017508,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C4,Frontend_Bound,35.13,% Slots,,,0.00,5.24,
115.056017508,S0-C4,Backend_Bound,35.63,% Slots,,,0.00,5.24,
115.056017508,S0-C4,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S0-C4,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.24,
115.056017508,S0-C4,Backend_Bound.Memory_Bound,13.36,% Slots,,,0.00,5.14,
115.056017508,S0-C4,Backend_Bound.Core_Bound,22.27,% Slots,,,0.00,5.14,
115.056017508,S0-C4,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.14,
115.056017508,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
115.056017508,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.73,% Clocks,,,0.00,5.41,<==
115.056017508,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S0-C5,Frontend_Bound,56.81,% Slots,,,0.00,5.24,
115.056017508,S0-C5,Backend_Bound,15.36,% Slots,,,0.00,5.24,
115.056017508,S0-C5,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S0-C5,Frontend_Bound.Frontend_Latency,49.79,% Slots,,rs_events.empty_end,0.00,5.24,<==
115.056017508,S0-C5,Retiring.Microcode_Sequencer,14.20,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C6,Frontend_Bound,23.10,% Slots,,,0.00,5.24,
115.056017508,S0-C6,Backend_Bound,54.50,% Slots,,,0.00,5.24,
115.056017508,S0-C6,Retiring,68.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S0-C6,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.24,
115.056017508,S0-C6,Backend_Bound.Core_Bound,90.38,% Slots,,,0.00,5.14,
115.056017508,S0-C6,Retiring.Base,60.70,% Slots,,inst_retired.prec_dist:pp,0.00,5.14,
115.056017508,S0-C6,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.60,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S0-C6-T0,Retiring.Base.Other,99.86,% Uops,,,0.00,5.15,<==
115.056017508,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C7,Frontend_Bound,49.52,% Slots,,,0.00,5.24,
115.056017508,S0-C7,Retiring,18.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S0-C7,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.24,
115.056017508,S0-C7,Frontend_Bound.Frontend_Bandwidth,30.78,% Slots,,,0.00,5.28,
115.056017508,S0-C7,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.02,% Core_Clocks,,,0.00,5.17,
115.056017508,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.27,% Core_Clocks,,,0.00,5.41,<==
115.056017508,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C0,Frontend_Bound,31.93,% Slots,,,0.00,5.24,<==
115.056017508,S1-C0,Backend_Bound,14.93,% Slots,,,0.00,5.24,
115.056017508,S1-C0,Frontend_Bound.Frontend_Latency,15.25,% Slots,,rs_events.empty_end,0.00,5.24,
115.056017508,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.48,% Slots,,,0.00,5.29,
115.056017508,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.14,
115.056017508,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.15,% Core_Clocks,,,0.00,5.17,
115.056017508,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.33,% Core_Clocks,,,0.00,5.41,
115.056017508,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C1,Frontend_Bound,37.05,% Slots,,,0.00,5.22,
115.056017508,S1-C1,Backend_Bound,34.91,% Slots,,,0.00,5.22,
115.056017508,S1-C1,Retiring,24.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
115.056017508,S1-C1,Frontend_Bound.Frontend_Latency,70.21,% Slots,,rs_events.empty_end,0.00,5.22,<==
115.056017508,S1-C1,Backend_Bound.Memory_Bound,93.59,% Slots,,,0.00,5.13,
115.056017508,S1-C1,Retiring.Microcode_Sequencer,10.15,% Slots,,idq.ms_uops,0.00,5.13,
115.056017508,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.14,
115.056017508,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.79,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
115.056017508,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C2,Frontend_Bound,36.93,% Slots,,,0.00,5.22,
115.056017508,S1-C2,Backend_Bound,34.89,% Slots,,,0.00,5.22,
115.056017508,S1-C2,Retiring,22.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S1-C2,Frontend_Bound.Frontend_Latency,75.91,% Slots,,rs_events.empty_end,0.00,5.22,<==
115.056017508,S1-C2,Backend_Bound.Memory_Bound,45.04,% Slots,,,0.00,5.13,
115.056017508,S1-C2,Retiring.Microcode_Sequencer,9.69,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.14,
115.056017508,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
115.056017508,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C3,Frontend_Bound,35.77,% Slots,,,0.00,5.22,
115.056017508,S1-C3,Backend_Bound,34.48,% Slots,,,0.00,5.22,
115.056017508,S1-C3,Retiring,33.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S1-C3,Frontend_Bound.Frontend_Latency,71.54,% Slots,,rs_events.empty_end,0.00,5.22,<==
115.056017508,S1-C3,Backend_Bound.Memory_Bound,16.62,% Slots,,,0.00,5.13,
115.056017508,S1-C3,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.13,
115.056017508,S1-C3,Retiring.Microcode_Sequencer,9.79,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.14,
115.056017508,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
115.056017508,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.25,% Clocks,,,0.00,5.41,
115.056017508,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C4,Frontend_Bound,35.37,% Slots,,,0.00,5.22,
115.056017508,S1-C4,Backend_Bound,36.99,% Slots,,,0.00,5.22,
115.056017508,S1-C4,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
115.056017508,S1-C4,Frontend_Bound.Frontend_Latency,95.83,% Slots,,rs_events.empty_end,0.00,5.22,
115.056017508,S1-C4,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.14,
115.056017508,S1-C4,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.14,
115.056017508,S1-C4,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.14,
115.056017508,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.14,
115.056017508,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
115.056017508,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.35,% Clocks,,,0.00,5.4,
115.056017508,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
115.056017508,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.17,% Slots,,,0.00,5.27,
115.056017508,S1-C5,Backend_Bound.Memory_Bound,22.18,% Slots,,,0.00,5.13,
115.056017508,S1-C5,Backend_Bound.Core_Bound,25.32,% Slots,,,0.00,5.13,
115.056017508,S1-C5,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.13,
115.056017508,S1-C5,Backend_Bound,47.50,% Slots,,,0.00,5.22,<==
115.056017508,S1-C5,Retiring,37.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
115.056017508,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.71,% Clocks,,idq.ms_switches,0.00,5.13,
115.056017508,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.70,% Core_Clocks,,,0.00,5.17,
115.056017508,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.34,% Core_Clocks,,,0.00,5.41,
115.056017508,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
115.056017508,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.44,% Clocks,,,0.00,5.28,
115.056017508,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C6,Frontend_Bound,34.87,% Slots,,,0.00,5.23,
115.056017508,S1-C6,Backend_Bound,35.65,% Slots,,,0.00,5.23,<==
115.056017508,S1-C6,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
115.056017508,S1-C6,Frontend_Bound.Frontend_Latency,69.26,% Slots,,rs_events.empty_end,0.00,5.23,
115.056017508,S1-C6,Retiring.Microcode_Sequencer,12.55,% Slots,,idq.ms_uops,0.00,5.13,
115.056017508,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.14,
115.056017508,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.65,% Clocks,,idq.ms_switches,0.00,5.14,
115.056017508,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C7,Frontend_Bound,29.93,% Slots,,,0.00,5.23,
115.056017508,S1-C7,Backend_Bound,36.84,% Slots,,,0.00,5.23,
115.056017508,S1-C7,Frontend_Bound.Frontend_Latency,32.75,% Slots,,rs_events.empty_end,0.00,5.23,
115.056017508,S1-C7,Backend_Bound.Memory_Bound,33.89,% Slots,,,0.00,5.14,
115.056017508,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.82,% Clocks,,,0.00,5.13,
115.056017508,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
115.056017508,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
115.056017508,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
115.056017508,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
115.056017508,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
115.056017508,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
115.056017508,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
116.469863987,S0-C0,Frontend_Bound,36.07,% Slots,,,0.00,5.07,
116.469863987,S0-C0,Bad_Speculation,10.87,% Slots,,,0.00,5.07,
116.469863987,S0-C0,Backend_Bound,12.31,% Slots,,,0.00,5.07,
116.469863987,S0-C0,Retiring,45.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S0-C0,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.07,
116.469863987,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.83,% Slots,,,0.00,5.08,
116.469863987,S0-C0,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.07,
116.469863987,S0-C0,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.36,<==
116.469863987,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.36,
116.469863987,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
116.469863987,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S0-C1,Frontend_Bound,32.26,% Slots,,,0.00,5.08,
116.469863987,S0-C1,Backend_Bound,46.06,% Slots,,,0.00,5.08,
116.469863987,S0-C1,Retiring,24.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S0-C1,Frontend_Bound.Frontend_Latency,34.86,% Slots,,rs_events.empty_end,0.00,5.08,
116.469863987,S0-C1,Backend_Bound.Memory_Bound,37.76,% Slots,,,0.00,5.08,
116.469863987,S0-C1,Retiring.Microcode_Sequencer,10.51,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.36,
116.469863987,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
116.469863987,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
116.469863987,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
116.469863987,S0-C2,Frontend_Bound,36.47,% Slots,,,0.00,5.08,
116.469863987,S0-C2,Backend_Bound,40.10,% Slots,,,0.00,5.08,
116.469863987,S0-C2,Retiring,35.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S0-C2,Frontend_Bound.Frontend_Latency,25.22,% Slots,,rs_events.empty_end,0.00,5.08,
116.469863987,S0-C2,Backend_Bound.Memory_Bound,25.00,% Slots,,,0.00,5.08,
116.469863987,S0-C2,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.08,
116.469863987,S0-C2,Retiring.Microcode_Sequencer,9.75,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
116.469863987,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
116.469863987,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S0-C3,Frontend_Bound,34.77,% Slots,,,0.00,5.08,
116.469863987,S0-C3,Backend_Bound,42.43,% Slots,,,0.00,5.08,
116.469863987,S0-C3,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S0-C3,Frontend_Bound.Frontend_Latency,28.23,% Slots,,rs_events.empty_end,0.00,5.08,
116.469863987,S0-C3,Backend_Bound.Memory_Bound,27.88,% Slots,,,0.00,5.08,
116.469863987,S0-C3,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.08,
116.469863987,S0-C3,Retiring.Microcode_Sequencer,15.32,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.36,
116.469863987,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
116.469863987,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
116.469863987,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.65,% Clocks,,,0.00,5.08,
116.469863987,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
116.469863987,S0-C4,Frontend_Bound,38.71,% Slots,,,0.00,5.08,
116.469863987,S0-C4,Backend_Bound,37.57,% Slots,,,0.00,5.08,
116.469863987,S0-C4,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S0-C4,Frontend_Bound.Frontend_Latency,25.80,% Slots,,rs_events.empty_end,0.00,5.08,<==
116.469863987,S0-C4,Backend_Bound.Memory_Bound,21.71,% Slots,,,0.00,5.08,
116.469863987,S0-C4,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.08,
116.469863987,S0-C4,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.36,
116.469863987,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
116.469863987,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S0-C5,Frontend_Bound,40.52,% Slots,,,0.00,5.07,
116.469863987,S0-C5,Backend_Bound,36.32,% Slots,,,0.00,5.07,
116.469863987,S0-C5,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S0-C5,Frontend_Bound.Frontend_Latency,31.20,% Slots,,rs_events.empty_end,0.00,5.07,<==
116.469863987,S0-C5,Backend_Bound.Memory_Bound,28.78,% Slots,,,0.00,5.07,
116.469863987,S0-C5,Retiring.Microcode_Sequencer,14.67,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.36,
116.469863987,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
116.469863987,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S0-C6,Frontend_Bound,37.20,% Slots,,,0.00,5.08,
116.469863987,S0-C6,Backend_Bound,40.02,% Slots,,,0.00,5.08,<==
116.469863987,S0-C6,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S0-C6,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.08,
116.469863987,S0-C6,Backend_Bound.Memory_Bound,22.35,% Slots,,,0.00,5.08,
116.469863987,S0-C6,Backend_Bound.Core_Bound,17.67,% Slots,,,0.00,5.08,
116.469863987,S0-C6,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.36,
116.469863987,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
116.469863987,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
116.469863987,S0-C7,Backend_Bound,73.74,% Slots,,,0.00,5.07,
116.469863987,S0-C7,Retiring,33.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S0-C7,Backend_Bound.Memory_Bound,20.50,% Slots,,,0.00,5.07,
116.469863987,S0-C7,Backend_Bound.Core_Bound,53.24,% Slots,,,0.00,5.07,<==
116.469863987,S0-C7,Retiring.Microcode_Sequencer,11.51,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S1-C0,Backend_Bound,78.31,% Slots,,,0.00,5.08,
116.469863987,S1-C0,Backend_Bound.Memory_Bound,27.01,% Slots,,,0.00,5.08,
116.469863987,S1-C0,Backend_Bound.Core_Bound,51.30,% Slots,,,0.00,5.08,<==
116.469863987,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
116.469863987,S1-C1,Frontend_Bound,32.80,% Slots,,,0.00,5.19,
116.469863987,S1-C1,Backend_Bound,39.48,% Slots,,,0.00,5.08,
116.469863987,S1-C1,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
116.469863987,S1-C1,Frontend_Bound.Frontend_Bandwidth,70.91,% Slots,,,0.00,5.08,
116.469863987,S1-C1,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.08,
116.469863987,S1-C1,Backend_Bound.Core_Bound,25.72,% Slots,,,0.00,5.08,<==
116.469863987,S1-C1,Retiring.Microcode_Sequencer,12.06,% Slots,,idq.ms_uops,0.00,5.11,
116.469863987,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.59,% Core_Clocks,,,0.00,5.36,
116.469863987,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
116.469863987,S1-C2,Frontend_Bound,35.19,% Slots,,,0.00,5.19,
116.469863987,S1-C2,Backend_Bound,45.51,% Slots,,,0.00,5.08,
116.469863987,S1-C2,Retiring,6.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
116.469863987,S1-C2,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.08,
116.469863987,S1-C2,Backend_Bound.Memory_Bound,32.44,% Slots,,,0.00,5.08,
116.469863987,S1-C2,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.08,
116.469863987,S1-C2,Retiring.Microcode_Sequencer,4.84,% Slots,,idq.ms_uops,0.00,5.11,
116.469863987,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.36,
116.469863987,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
116.469863987,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
116.469863987,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S1-C3,Frontend_Bound,28.81,% Slots,,,0.00,5.19,
116.469863987,S1-C3,Bad_Speculation,12.42,% Slots,,,0.00,5.09,
116.469863987,S1-C3,Backend_Bound,31.84,% Slots,,,0.00,5.09,
116.469863987,S1-C3,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
116.469863987,S1-C3,Frontend_Bound.Frontend_Bandwidth,51.58,% Slots,,,0.00,5.08,
116.469863987,S1-C3,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.09,
116.469863987,S1-C3,Backend_Bound.Memory_Bound,11.24,% Slots,,,0.00,5.08,
116.469863987,S1-C3,Backend_Bound.Core_Bound,20.60,% Slots,,,0.00,5.08,<==
116.469863987,S1-C3,Retiring.Microcode_Sequencer,13.03,% Slots,,idq.ms_uops,0.00,5.11,
116.469863987,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.70,% Core_Clocks,,,0.00,5.36,
116.469863987,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S1-C4,Frontend_Bound,39.73,% Slots,,,0.00,5.19,<==
116.469863987,S1-C4,Backend_Bound,37.88,% Slots,,,0.00,5.09,
116.469863987,S1-C4,Retiring,12.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
116.469863987,S1-C4,Frontend_Bound.Frontend_Latency,16.51,% Slots,,rs_events.empty_end,0.00,5.08,
116.469863987,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.07,% Slots,,,0.00,5.07,
116.469863987,S1-C4,Backend_Bound.Memory_Bound,25.21,% Slots,,,0.00,5.08,
116.469863987,S1-C4,Backend_Bound.Core_Bound,12.66,% Slots,,,0.00,5.08,
116.469863987,S1-C4,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.12,
116.469863987,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.36,
116.469863987,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
116.469863987,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.95,% Core_Clocks,,,0.00,5.36,
116.469863987,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.69,% Slots,,,0.00,5.08,
116.469863987,S1-C5,Backend_Bound.Core_Bound,67.33,% Slots,,,0.00,5.08,
116.469863987,S1-C5,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S1-C5,Backend_Bound,43.22,% Slots,,,0.00,5.09,
116.469863987,S1-C5,Retiring,38.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.78,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.56,% Core_Clocks,,,0.00,5.35,
116.469863987,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.03,% Clocks,,,0.00,5.08,<==
116.469863987,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
116.469863987,S1-C6,Frontend_Bound,41.62,% Slots,,,0.00,5.18,
116.469863987,S1-C6,Backend_Bound,38.20,% Slots,,,0.00,5.08,
116.469863987,S1-C6,Retiring,15.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
116.469863987,S1-C6,Frontend_Bound.Frontend_Latency,15.24,% Slots,,rs_events.empty_end,0.00,5.08,
116.469863987,S1-C6,Frontend_Bound.Frontend_Bandwidth,45.65,% Slots,,,0.00,5.08,
116.469863987,S1-C6,Backend_Bound.Memory_Bound,23.66,% Slots,,,0.00,5.08,
116.469863987,S1-C6,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.08,
116.469863987,S1-C6,Retiring.Microcode_Sequencer,12.13,% Slots,,idq.ms_uops,0.00,5.37,
116.469863987,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.36,
116.469863987,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
116.469863987,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.95,% Core_Clocks,,,0.00,5.36,<==
116.469863987,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.31,% Clocks,,,0.00,5.08,
116.469863987,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
116.469863987,S1-C7,Frontend_Bound,39.50,% Slots,,,0.00,5.18,
116.469863987,S1-C7,Backend_Bound,39.02,% Slots,,,0.00,5.08,
116.469863987,S1-C7,Retiring,11.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
116.469863987,S1-C7,Frontend_Bound.Frontend_Bandwidth,28.21,% Slots,,,0.00,5.08,
116.469863987,S1-C7,Backend_Bound.Memory_Bound,24.73,% Slots,,,0.00,5.08,
116.469863987,S1-C7,Backend_Bound.Core_Bound,14.29,% Slots,,,0.00,5.08,
116.469863987,S1-C7,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.36,
116.469863987,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.36,
116.469863987,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.35,% Core_Clocks,,,0.00,5.36,<==
116.469863987,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
116.469863987,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
116.469863987,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.87,% Clocks,,,0.00,5.09,
116.469863987,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
116.469863987,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
116.469863987,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
116.469863987,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
116.469863987,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
116.469863987,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
116.469863987,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
116.469863987,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
116.469863987,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
116.469863987,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
116.469863987,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
116.469863987,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
116.469863987,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
116.469863987,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
116.469863987,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
116.469863987,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
116.469863987,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
117.971813528,S0-C0,Backend_Bound,67.77,% Slots,,,0.00,5.3,
117.971813528,S0-C0,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.07,
117.971813528,S0-C0,Backend_Bound.Core_Bound,50.45,% Slots,,,0.00,5.07,<==
117.971813528,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
117.971813528,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C1,Frontend_Bound,33.01,% Slots,,,0.00,5.32,<==
117.971813528,S0-C1,Backend_Bound,19.24,% Slots,,,0.00,5.31,
117.971813528,S0-C1,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.32,
117.971813528,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.32,
117.971813528,S0-C1,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.06,
117.971813528,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.32,
117.971813528,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
117.971813528,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.61,% Core_Clocks,,,0.00,5.06,
117.971813528,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C2,Backend_Bound,31.86,% Slots,,,0.00,5.31,
117.971813528,S0-C2,Backend_Bound.Core_Bound,22.03,% Slots,,,0.00,5.06,
117.971813528,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.81,% Clocks,,,0.00,5.33,<==
117.971813528,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.32,
117.971813528,S0-C3,Backend_Bound.Memory_Bound,15.19,% Slots,,,0.00,5.06,
117.971813528,S0-C3,Backend_Bound.Core_Bound,47.27,% Slots,,,0.00,5.06,<==
117.971813528,S0-C3,Retiring.Microcode_Sequencer,10.26,% Slots,,idq.ms_uops,0.00,5.32,
117.971813528,S0-C3,Backend_Bound,62.46,% Slots,,,0.00,5.31,
117.971813528,S0-C3,Retiring,26.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
117.971813528,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.48,% Clocks,,idq.ms_switches,0.00,5.33,
117.971813528,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.17,% Core_Clocks,,,0.00,5.06,
117.971813528,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
117.971813528,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.32,
117.971813528,S0-C4,Backend_Bound.Memory_Bound,18.40,% Slots,,,0.00,5.06,
117.971813528,S0-C4,Backend_Bound.Core_Bound,59.91,% Slots,,,0.00,5.06,
117.971813528,S0-C4,Retiring.Microcode_Sequencer,12.91,% Slots,,idq.ms_uops,0.00,5.31,
117.971813528,S0-C4,Backend_Bound,78.32,% Slots,,,0.00,5.3,
117.971813528,S0-C4,Retiring,32.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
117.971813528,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.37,% Clocks,,idq.ms_switches,0.00,5.33,
117.971813528,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.02,% Core_Clocks,,,0.00,5.06,
117.971813528,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.71,% Clocks,,,0.00,5.33,<==
117.971813528,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C5,Backend_Bound,48.88,% Slots,,,0.00,5.31,
117.971813528,S0-C5,Retiring,28.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
117.971813528,S0-C5,Backend_Bound.Core_Bound,40.77,% Slots,,,0.00,5.06,<==
117.971813528,S0-C5,Retiring.Microcode_Sequencer,12.25,% Slots,,idq.ms_uops,0.00,5.32,
117.971813528,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.33,
117.971813528,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C6,Backend_Bound,79.70,% Slots,,,0.00,5.3,
117.971813528,S0-C6,Retiring,36.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
117.971813528,S0-C6,Backend_Bound.Memory_Bound,26.93,% Slots,,,0.00,5.3,
117.971813528,S0-C6,Backend_Bound.Core_Bound,52.77,% Slots,,,0.00,5.3,
117.971813528,S0-C6,Retiring.Microcode_Sequencer,14.68,% Slots,,idq.ms_uops,0.00,5.32,
117.971813528,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.58,% Clocks,,idq.ms_switches,0.00,5.33,
117.971813528,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
117.971813528,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
117.971813528,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.97,% Clocks,,,0.00,5.33,<==
117.971813528,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C7,Backend_Bound,53.20,% Slots,,,0.00,5.3,
117.971813528,S0-C7,Retiring,36.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
117.971813528,S0-C7,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.3,
117.971813528,S0-C7,Backend_Bound.Core_Bound,38.22,% Slots,,,0.00,5.3,<==
117.971813528,S0-C7,Retiring.Microcode_Sequencer,11.60,% Slots,,idq.ms_uops,0.00,5.32,
117.971813528,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.30,% Clocks,,idq.ms_switches,0.00,5.33,
117.971813528,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
117.971813528,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C0,Backend_Bound,77.16,% Slots,,,0.00,5.3,
117.971813528,S1-C0,Retiring,26.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
117.971813528,S1-C0,Backend_Bound.Memory_Bound,23.10,% Slots,,,0.00,5.3,
117.971813528,S1-C0,Backend_Bound.Core_Bound,54.05,% Slots,,,0.00,5.3,
117.971813528,S1-C0,Retiring.Microcode_Sequencer,9.07,% Slots,,idq.ms_uops,0.00,5.32,
117.971813528,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.02,% Clocks,,idq.ms_switches,0.00,5.33,
117.971813528,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
117.971813528,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.77,% Clocks,,,0.00,5.32,<==
117.971813528,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C1,Frontend_Bound,36.46,% Slots,,,0.00,5.32,
117.971813528,S1-C1,Backend_Bound,23.76,% Slots,,,0.00,5.32,
117.971813528,S1-C1,Retiring,28.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
117.971813528,S1-C1,Frontend_Bound.Frontend_Latency,28.38,% Slots,,rs_events.empty_end,0.00,5.32,
117.971813528,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.71,% Slots,,,0.00,5.32,
117.971813528,S1-C1,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.32,
117.971813528,S1-C1,Retiring.Microcode_Sequencer,2.74,% Slots,,idq.ms_uops,0.00,5.25,
117.971813528,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.32,
117.971813528,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
117.971813528,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.32,
117.971813528,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.41,% Clocks,,,0.00,5.32,
117.971813528,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C2,Frontend_Bound,22.30,% Slots,,,0.00,5.32,<==
117.971813528,S1-C2,Bad_Speculation,18.23,% Slots,,,0.00,5.32,
117.971813528,S1-C2,Backend_Bound,16.81,% Slots,,,0.00,5.32,
117.971813528,S1-C2,Bad_Speculation.Branch_Mispredicts,17.97,% Slots,,br_misp_retired.all_branches,0.00,5.19,
117.971813528,S1-C2,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.32,
117.971813528,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C3,Frontend_Bound,23.32,% Slots,,,0.00,5.32,
117.971813528,S1-C3,Bad_Speculation,14.17,% Slots,,,0.00,5.32,
117.971813528,S1-C3,Backend_Bound,33.69,% Slots,,,0.00,5.32,
117.971813528,S1-C3,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.32,
117.971813528,S1-C3,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.19,
117.971813528,S1-C3,Backend_Bound.Core_Bound,23.92,% Slots,,,0.00,5.32,<==
117.971813528,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.32,
117.971813528,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
117.971813528,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C4,Frontend_Bound,27.22,% Slots,,,0.00,5.32,
117.971813528,S1-C4,Bad_Speculation,16.28,% Slots,,,0.00,5.32,
117.971813528,S1-C4,Backend_Bound,25.22,% Slots,,,0.00,5.32,
117.971813528,S1-C4,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.32,
117.971813528,S1-C4,Bad_Speculation.Branch_Mispredicts,16.03,% Slots,,br_misp_retired.all_branches,0.00,5.06,
117.971813528,S1-C4,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.32,
117.971813528,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.32,
117.971813528,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
117.971813528,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C5,Frontend_Bound,21.49,% Slots,,,0.00,5.32,
117.971813528,S1-C5,Backend_Bound,32.81,% Slots,,,0.00,5.32,
117.971813528,S1-C5,Frontend_Bound.Frontend_Latency,26.11,% Slots,,rs_events.empty_end,0.00,5.32,
117.971813528,S1-C5,Backend_Bound.Memory_Bound,12.53,% Slots,,,0.00,5.32,
117.971813528,S1-C5,Backend_Bound.Core_Bound,20.28,% Slots,,,0.00,5.32,
117.971813528,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.32,
117.971813528,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
117.971813528,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
117.971813528,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.00,% Clocks,,,0.00,5.33,<==
117.971813528,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C6,Backend_Bound,56.87,% Slots,,,0.00,5.32,
117.971813528,S1-C6,Retiring,9.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
117.971813528,S1-C6,Backend_Bound.Memory_Bound,21.79,% Slots,,,0.00,5.32,
117.971813528,S1-C6,Backend_Bound.Core_Bound,35.08,% Slots,,,0.00,5.32,<==
117.971813528,S1-C6,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.32,
117.971813528,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.94,% Clocks,,idq.ms_switches,0.00,5.32,
117.971813528,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
117.971813528,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C7,Frontend_Bound,25.81,% Slots,,,0.00,5.32,
117.971813528,S1-C7,Backend_Bound,34.37,% Slots,,,0.00,5.32,
117.971813528,S1-C7,Frontend_Bound.Frontend_Latency,21.86,% Slots,,rs_events.empty_end,0.00,5.32,
117.971813528,S1-C7,Backend_Bound.Memory_Bound,25.65,% Slots,,,0.00,5.32,<==
117.971813528,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.78,% Clocks,,,0.00,5.33,
117.971813528,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
117.971813528,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
117.971813528,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
119.56073192,S0-C0,Frontend_Bound,30.14,% Slots,,,0.00,5.28,<==
119.56073192,S0-C0,Bad_Speculation,13.63,% Slots,,,0.00,5.28,
119.56073192,S0-C0,Backend_Bound,15.62,% Slots,,,0.00,5.28,
119.56073192,S0-C0,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.04,% Slots,,,0.00,5.28,
119.56073192,S0-C0,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S0-C0,Backend_Bound.Memory_Bound,10.68,% Slots,,,0.00,5.03,
119.56073192,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
119.56073192,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C1,Frontend_Bound,25.08,% Slots,,,0.00,5.29,
119.56073192,S0-C1,Bad_Speculation,13.77,% Slots,,,0.00,5.29,
119.56073192,S0-C1,Backend_Bound,35.36,% Slots,,,0.00,5.29,
119.56073192,S0-C1,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.29,
119.56073192,S0-C1,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S0-C1,Backend_Bound.Memory_Bound,31.79,% Slots,,,0.00,5.03,
119.56073192,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
119.56073192,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.06,% Core_Clocks,,,0.00,5.29,
119.56073192,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,<==
119.56073192,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C2,Backend_Bound,32.56,% Slots,,,0.00,5.28,<==
119.56073192,S0-C2,Backend_Bound.Memory_Bound,15.81,% Slots,,,0.00,5.03,
119.56073192,S0-C2,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.03,
119.56073192,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.83,% Clocks,,,0.00,5.29,
119.56073192,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C3,Frontend_Bound,28.94,% Slots,,,0.00,5.28,
119.56073192,S0-C3,Bad_Speculation,13.48,% Slots,,,0.00,5.28,
119.56073192,S0-C3,Backend_Bound,30.25,% Slots,,,0.00,5.28,
119.56073192,S0-C3,Frontend_Bound.Frontend_Latency,22.03,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S0-C3,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S0-C3,Backend_Bound.Memory_Bound,20.62,% Slots,,,0.00,5.03,
119.56073192,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.28,
119.56073192,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
119.56073192,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
119.56073192,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C4,Frontend_Bound,29.04,% Slots,,,0.00,5.29,<==
119.56073192,S0-C4,Bad_Speculation,14.18,% Slots,,,0.00,5.29,
119.56073192,S0-C4,Backend_Bound,17.45,% Slots,,,0.00,5.29,
119.56073192,S0-C4,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.48,% Slots,,,0.00,5.29,
119.56073192,S0-C4,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,5.29,
119.56073192,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.28,
119.56073192,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
119.56073192,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.41,% Core_Clocks,,,0.00,5.29,
119.56073192,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
119.56073192,S0-C5,Frontend_Bound,35.62,% Slots,,,0.00,5.28,
119.56073192,S0-C5,Bad_Speculation,17.79,% Slots,,,0.00,5.28,
119.56073192,S0-C5,Frontend_Bound.Frontend_Latency,24.37,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.28,
119.56073192,S0-C5,Bad_Speculation.Branch_Mispredicts,17.53,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.28,
119.56073192,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
119.56073192,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.84,% Core_Clocks,,,0.00,5.28,
119.56073192,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C6,Frontend_Bound,33.79,% Slots,,,0.00,5.29,
119.56073192,S0-C6,Bad_Speculation,14.44,% Slots,,,0.00,5.29,
119.56073192,S0-C6,Backend_Bound,20.75,% Slots,,,0.00,5.29,
119.56073192,S0-C6,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.14,% Slots,,,0.00,5.29,
119.56073192,S0-C6,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S0-C6,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.04,
119.56073192,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.24,% Clocks,,,0.00,5.28,
119.56073192,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
119.56073192,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.21,% Core_Clocks,,,0.00,5.29,
119.56073192,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
119.56073192,S0-C7,Frontend_Bound,36.43,% Slots,,,0.00,5.29,
119.56073192,S0-C7,Bad_Speculation,14.33,% Slots,,,0.00,5.29,
119.56073192,S0-C7,Backend_Bound,19.30,% Slots,,,0.00,5.29,
119.56073192,S0-C7,Frontend_Bound.Frontend_Latency,21.47,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.92,% Slots,,,0.00,5.29,
119.56073192,S0-C7,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S0-C7,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.03,
119.56073192,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.28,
119.56073192,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
119.56073192,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C0,Frontend_Bound,36.35,% Slots,,,0.00,5.29,
119.56073192,S1-C0,Bad_Speculation,13.12,% Slots,,,0.00,5.29,
119.56073192,S1-C0,Backend_Bound,18.10,% Slots,,,0.00,5.29,
119.56073192,S1-C0,Frontend_Bound.Frontend_Latency,28.27,% Slots,,rs_events.empty_end,0.00,5.29,
119.56073192,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.63,% Slots,,,0.00,5.29,
119.56073192,S1-C0,Bad_Speculation.Branch_Mispredicts,12.96,% Slots,,br_misp_retired.all_branches,0.00,5.29,
119.56073192,S1-C0,Backend_Bound.Memory_Bound,10.23,% Slots,,,0.00,5.03,
119.56073192,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.28,
119.56073192,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,<==
119.56073192,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.55,% Core_Clocks,,,0.00,5.29,
119.56073192,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C1,Frontend_Bound,26.76,% Slots,,,0.00,5.28,
119.56073192,S1-C1,Bad_Speculation,19.62,% Slots,,,0.00,5.28,
119.56073192,S1-C1,Backend_Bound,19.00,% Slots,,,0.00,5.28,
119.56073192,S1-C1,Frontend_Bound.Frontend_Latency,17.56,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S1-C1,Bad_Speculation.Branch_Mispredicts,19.42,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S1-C1,Backend_Bound.Memory_Bound,17.68,% Slots,,,0.00,5.03,
119.56073192,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.28,
119.56073192,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
119.56073192,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C2,Frontend_Bound,30.76,% Slots,,,0.00,5.28,
119.56073192,S1-C2,Bad_Speculation,17.92,% Slots,,,0.00,5.28,
119.56073192,S1-C2,Backend_Bound,16.43,% Slots,,,0.00,5.28,
119.56073192,S1-C2,Frontend_Bound.Frontend_Latency,19.76,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.28,
119.56073192,S1-C2,Bad_Speculation.Branch_Mispredicts,17.72,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S1-C2,Backend_Bound.Memory_Bound,10.03,% Slots,,,0.00,5.03,
119.56073192,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.28,
119.56073192,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
119.56073192,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.29,% Core_Clocks,,,0.00,5.29,
119.56073192,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.68,% Core_Clocks,,,0.00,5.29,
119.56073192,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C3,Frontend_Bound,30.95,% Slots,,,0.00,5.28,
119.56073192,S1-C3,Bad_Speculation,12.54,% Slots,,,0.00,5.28,
119.56073192,S1-C3,Backend_Bound,26.68,% Slots,,,0.00,5.28,
119.56073192,S1-C3,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.84,% Slots,,,0.00,5.28,
119.56073192,S1-C3,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S1-C3,Backend_Bound.Memory_Bound,14.63,% Slots,,,0.00,5.03,
119.56073192,S1-C3,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.03,
119.56073192,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.28,
119.56073192,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
119.56073192,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C4,Frontend_Bound,27.23,% Slots,,,0.00,5.28,
119.56073192,S1-C4,Bad_Speculation,13.92,% Slots,,,0.00,5.28,
119.56073192,S1-C4,Backend_Bound,28.72,% Slots,,,0.00,5.28,<==
119.56073192,S1-C4,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S1-C4,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S1-C4,Backend_Bound.Memory_Bound,14.21,% Slots,,,0.00,5.03,
119.56073192,S1-C4,Backend_Bound.Core_Bound,14.51,% Slots,,,0.00,5.03,
119.56073192,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.28,
119.56073192,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
119.56073192,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.28,% Clocks,,,0.00,5.28,
119.56073192,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C5,Frontend_Bound,29.98,% Slots,,,0.00,5.29,
119.56073192,S1-C5,Bad_Speculation,19.70,% Slots,,,0.00,5.29,
119.56073192,S1-C5,Backend_Bound,16.10,% Slots,,,0.00,5.29,
119.56073192,S1-C5,Frontend_Bound.Frontend_Latency,18.96,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S1-C5,Bad_Speculation.Branch_Mispredicts,19.45,% Slots,,br_misp_retired.all_branches,0.00,5.29,
119.56073192,S1-C5,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.03,
119.56073192,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.28,
119.56073192,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
119.56073192,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C6,Frontend_Bound,25.75,% Slots,,,0.00,5.28,<==
119.56073192,S1-C6,Bad_Speculation,18.53,% Slots,,,0.00,5.28,
119.56073192,S1-C6,Backend_Bound,18.73,% Slots,,,0.00,5.28,
119.56073192,S1-C6,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.28,
119.56073192,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.28,
119.56073192,S1-C6,Bad_Speculation.Branch_Mispredicts,18.34,% Slots,,br_misp_retired.all_branches,0.00,5.28,
119.56073192,S1-C6,Backend_Bound.Memory_Bound,11.51,% Slots,,,0.00,5.04,
119.56073192,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.29,
119.56073192,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
119.56073192,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.59,% Core_Clocks,,,0.00,5.29,
119.56073192,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
119.56073192,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
119.56073192,S1-C7,Frontend_Bound,31.79,% Slots,,,0.00,5.29,
119.56073192,S1-C7,Bad_Speculation,15.37,% Slots,,,0.00,5.29,
119.56073192,S1-C7,Backend_Bound,21.23,% Slots,,,0.00,5.29,
119.56073192,S1-C7,Frontend_Bound.Frontend_Latency,24.24,% Slots,,rs_events.empty_end,0.00,5.29,
119.56073192,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.50,% Slots,,,0.00,5.28,
119.56073192,S1-C7,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.29,
119.56073192,S1-C7,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.03,
119.56073192,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
119.56073192,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.78,% Core_Clocks,,,0.00,5.29,
119.56073192,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
119.56073192,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
119.56073192,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
119.56073192,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
119.56073192,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
119.56073192,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
121.058533659,S0-C0,Frontend_Bound,26.00,% Slots,,,0.00,5.25,
121.058533659,S0-C0,Backend_Bound,28.69,% Slots,,,0.00,5.25,<==
121.058533659,S0-C0,Frontend_Bound.Frontend_Latency,15.33,% Slots,,rs_events.empty_end,0.00,5.25,
121.058533659,S0-C0,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.25,
121.058533659,S0-C0,Backend_Bound.Core_Bound,12.62,% Slots,,,0.00,5.25,
121.058533659,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
121.058533659,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
121.058533659,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.77,% Clocks,,,0.00,5.35,
121.058533659,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S0-C1,Frontend_Bound,31.20,% Slots,,,0.00,5.26,
121.058533659,S0-C1,Bad_Speculation,11.41,% Slots,,,0.00,5.26,
121.058533659,S0-C1,Backend_Bound,26.30,% Slots,,,0.00,5.26,
121.058533659,S0-C1,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.26,<==
121.058533659,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.06,% Slots,,,0.00,5.27,
121.058533659,S0-C1,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.08,
121.058533659,S0-C1,Backend_Bound.Memory_Bound,18.93,% Slots,,,0.00,5.26,
121.058533659,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.09,
121.058533659,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
121.058533659,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
121.058533659,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S0-C2,Backend_Bound,30.71,% Slots,,,0.00,5.27,<==
121.058533659,S0-C2,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.27,
121.058533659,S0-C2,Backend_Bound.Core_Bound,17.47,% Slots,,,0.00,5.27,
121.058533659,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
121.058533659,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.27,% Clocks,,,0.00,5.35,
121.058533659,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
121.058533659,S0-C3,Frontend_Bound,20.83,% Slots,,,0.00,5.27,
121.058533659,S0-C3,Bad_Speculation,11.56,% Slots,,,0.00,5.27,
121.058533659,S0-C3,Backend_Bound,38.61,% Slots,,,0.00,5.27,
121.058533659,S0-C3,Frontend_Bound.Frontend_Latency,15.46,% Slots,,rs_events.empty_end,0.00,5.27,
121.058533659,S0-C3,Bad_Speculation.Branch_Mispredicts,11.42,% Slots,,br_misp_retired.all_branches,0.00,5.09,
121.058533659,S0-C3,Backend_Bound.Memory_Bound,21.84,% Slots,,,0.00,5.27,
121.058533659,S0-C3,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.27,
121.058533659,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.08,
121.058533659,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
121.058533659,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
121.058533659,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.60,% Clocks,,,0.00,5.35,
121.058533659,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S0-C4,Frontend_Bound,28.22,% Slots,,,0.00,5.26,
121.058533659,S0-C4,Bad_Speculation,13.66,% Slots,,,0.00,5.26,
121.058533659,S0-C4,Backend_Bound,20.07,% Slots,,,0.00,5.26,
121.058533659,S0-C4,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.26,
121.058533659,S0-C4,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.09,
121.058533659,S0-C4,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.26,
121.058533659,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.09,
121.058533659,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,<==
121.058533659,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
121.058533659,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
121.058533659,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
121.058533659,S0-C5,Frontend_Bound,31.47,% Slots,,,0.00,5.27,
121.058533659,S0-C5,Bad_Speculation,10.15,% Slots,,,0.00,5.27,
121.058533659,S0-C5,Backend_Bound,15.66,% Slots,,,0.00,5.27,
121.058533659,S0-C5,Retiring,32.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
121.058533659,S0-C5,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.27,
121.058533659,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.93,% Slots,,,0.00,5.27,
121.058533659,S0-C5,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.09,
121.058533659,S0-C5,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.27,
121.058533659,S0-C5,Retiring.Microcode_Sequencer,3.72,% Slots,,idq.ms_uops,0.00,5.09,<==
121.058533659,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.40,% Clocks,,idq.ms_switches,0.00,5.08,
121.058533659,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.47,% Core_Clocks,,,0.00,5.35,
121.058533659,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,19.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
121.058533659,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S0-C6,Frontend_Bound,32.93,% Slots,,,0.00,5.26,
121.058533659,S0-C6,Bad_Speculation,15.60,% Slots,,,0.00,5.26,
121.058533659,S0-C6,Backend_Bound,12.03,% Slots,,,0.00,5.26,
121.058533659,S0-C6,Retiring,30.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
121.058533659,S0-C6,Frontend_Bound.Frontend_Latency,20.94,% Slots,,rs_events.empty_end,0.00,5.26,<==
121.058533659,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.27,
121.058533659,S0-C6,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.09,
121.058533659,S0-C6,Retiring.Microcode_Sequencer,1.67,% Slots,,idq.ms_uops,0.00,5.09,
121.058533659,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.72,% Clocks,,idq.ms_switches,0.00,5.09,
121.058533659,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.20,% Core_Clocks,,,0.00,5.35,
121.058533659,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.07,% Core_Clocks,,,0.00,5.35,
121.058533659,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S0-C7,Frontend_Bound,26.08,% Slots,,,0.00,5.27,
121.058533659,S0-C7,Bad_Speculation,10.34,% Slots,,,0.00,5.27,
121.058533659,S0-C7,Backend_Bound,27.88,% Slots,,,0.00,5.27,
121.058533659,S0-C7,Frontend_Bound.Frontend_Latency,16.96,% Slots,,rs_events.empty_end,0.00,5.27,
121.058533659,S0-C7,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.08,
121.058533659,S0-C7,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.27,<==
121.058533659,S0-C7,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,5.27,
121.058533659,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
121.058533659,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
121.058533659,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.01,% Clocks,,,0.00,5.34,
121.058533659,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C0,Frontend_Bound,31.60,% Slots,,,0.00,5.27,
121.058533659,S1-C0,Bad_Speculation,14.17,% Slots,,,0.00,5.27,
121.058533659,S1-C0,Backend_Bound,18.36,% Slots,,,0.00,5.27,
121.058533659,S1-C0,Retiring,34.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
121.058533659,S1-C0,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.27,
121.058533659,S1-C0,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.09,
121.058533659,S1-C0,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.27,
121.058533659,S1-C0,Retiring.Microcode_Sequencer,2.19,% Slots,,idq.ms_uops,0.00,5.08,<==
121.058533659,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.53,% Clocks,,idq.ms_switches,0.00,5.08,
121.058533659,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
121.058533659,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
121.058533659,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C1,Frontend_Bound,23.67,% Slots,,,0.00,5.25,
121.058533659,S1-C1,Backend_Bound,29.55,% Slots,,,0.00,5.25,
121.058533659,S1-C1,Frontend_Bound.Frontend_Latency,16.98,% Slots,,rs_events.empty_end,0.00,5.25,
121.058533659,S1-C1,Backend_Bound.Memory_Bound,20.35,% Slots,,,0.00,5.25,
121.058533659,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
121.058533659,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C2,Frontend_Bound,24.67,% Slots,,,0.00,5.25,
121.058533659,S1-C2,Backend_Bound,28.37,% Slots,,,0.00,5.25,<==
121.058533659,S1-C2,Frontend_Bound.Frontend_Latency,16.82,% Slots,,rs_events.empty_end,0.00,5.25,
121.058533659,S1-C2,Backend_Bound.Memory_Bound,15.21,% Slots,,,0.00,5.25,
121.058533659,S1-C2,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.25,
121.058533659,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
121.058533659,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
121.058533659,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.03,% Clocks,,,0.00,5.35,
121.058533659,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C3,Frontend_Bound,25.39,% Slots,,,0.00,5.25,
121.058533659,S1-C3,Bad_Speculation,13.49,% Slots,,,0.00,5.25,
121.058533659,S1-C3,Backend_Bound,24.29,% Slots,,,0.00,5.25,
121.058533659,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.25,% Slots,,,0.00,5.27,
121.058533659,S1-C3,Bad_Speculation.Branch_Mispredicts,13.36,% Slots,,br_misp_retired.all_branches,0.00,5.09,
121.058533659,S1-C3,Backend_Bound.Memory_Bound,13.35,% Slots,,,0.00,5.25,
121.058533659,S1-C3,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.25,
121.058533659,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.79,% Core_Clocks,,,0.00,5.36,<==
121.058533659,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
121.058533659,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.22,% Clocks,,,0.00,5.34,
121.058533659,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C4,Frontend_Bound,25.86,% Slots,,,0.00,5.26,
121.058533659,S1-C4,Bad_Speculation,13.50,% Slots,,,0.00,5.26,
121.058533659,S1-C4,Backend_Bound,30.39,% Slots,,,0.00,5.26,
121.058533659,S1-C4,Retiring,30.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
121.058533659,S1-C4,Frontend_Bound.Frontend_Latency,22.88,% Slots,,rs_events.empty_end,0.00,5.26,
121.058533659,S1-C4,Bad_Speculation.Branch_Mispredicts,13.35,% Slots,,br_misp_retired.all_branches,0.00,5.09,
121.058533659,S1-C4,Backend_Bound.Memory_Bound,19.46,% Slots,,,0.00,5.26,
121.058533659,S1-C4,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.26,
121.058533659,S1-C4,Retiring.Microcode_Sequencer,1.17,% Slots,,idq.ms_uops,0.00,5.09,
121.058533659,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
121.058533659,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.70,% Clocks,,idq.ms_switches,0.00,5.08,
121.058533659,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,<==
121.058533659,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
121.058533659,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.84,% Clocks,,,0.00,5.35,
121.058533659,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C5,Frontend_Bound,27.82,% Slots,,,0.00,5.26,
121.058533659,S1-C5,Bad_Speculation,11.68,% Slots,,,0.00,5.26,
121.058533659,S1-C5,Backend_Bound,28.60,% Slots,,,0.00,5.26,<==
121.058533659,S1-C5,Retiring,27.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
121.058533659,S1-C5,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,0.00,5.26,
121.058533659,S1-C5,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.26,
121.058533659,S1-C5,Backend_Bound.Memory_Bound,16.15,% Slots,,,0.00,5.26,
121.058533659,S1-C5,Backend_Bound.Core_Bound,12.45,% Slots,,,0.00,5.26,
121.058533659,S1-C5,Retiring.Microcode_Sequencer,1.84,% Slots,,idq.ms_uops,0.00,5.08,
121.058533659,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.08,
121.058533659,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.08,
121.058533659,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
121.058533659,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
121.058533659,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.65,% Clocks,,,0.00,5.11,
121.058533659,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C6,Frontend_Bound,22.99,% Slots,,,0.00,5.26,
121.058533659,S1-C6,Backend_Bound,25.17,% Slots,,,0.00,5.26,<==
121.058533659,S1-C6,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.26,
121.058533659,S1-C6,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.26,
121.058533659,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,18.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
121.058533659,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.82,% Clocks,,,0.00,5.11,
121.058533659,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
121.058533659,S1-C7,Frontend_Bound,27.67,% Slots,,,0.00,5.25,
121.058533659,S1-C7,Bad_Speculation,12.17,% Slots,,,0.00,5.25,
121.058533659,S1-C7,Backend_Bound,28.59,% Slots,,,0.00,5.25,
121.058533659,S1-C7,Frontend_Bound.Frontend_Latency,17.92,% Slots,,rs_events.empty_end,0.00,5.25,
121.058533659,S1-C7,Bad_Speculation.Branch_Mispredicts,12.03,% Slots,,br_misp_retired.all_branches,0.00,5.25,
121.058533659,S1-C7,Backend_Bound.Memory_Bound,19.27,% Slots,,,0.00,5.25,<==
121.058533659,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.08,
121.058533659,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
121.058533659,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
121.058533659,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
121.058533659,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
121.058533659,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
121.058533659,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
121.058533659,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
121.058533659,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
121.058533659,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
121.058533659,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
121.058533659,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
121.058533659,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
122.609217769,S0-C0,Frontend_Bound,32.72,% Slots,,,0.00,5.16,
122.609217769,S0-C0,Backend_Bound,18.39,% Slots,,,0.00,5.16,
122.609217769,S0-C0,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.16,<==
122.609217769,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.16,
122.609217769,S0-C0,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.16,
122.609217769,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.41,
122.609217769,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
122.609217769,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.02,% Core_Clocks,,,0.00,5.15,
122.609217769,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
122.609217769,S0-C1,Backend_Bound,35.14,% Slots,,,0.00,5.16,
122.609217769,S0-C1,Backend_Bound.Memory_Bound,14.53,% Slots,,,0.00,5.15,
122.609217769,S0-C1,Backend_Bound.Core_Bound,20.61,% Slots,,,0.00,5.15,<==
122.609217769,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C2,Backend_Bound,34.29,% Slots,,,0.00,5.16,
122.609217769,S0-C2,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.15,
122.609217769,S0-C2,Backend_Bound.Core_Bound,23.31,% Slots,,,0.00,5.15,
122.609217769,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.10,% Clocks,,,0.00,5.15,<==
122.609217769,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C3,Frontend_Bound,25.41,% Slots,,,0.00,5.16,<==
122.609217769,S0-C3,Bad_Speculation,14.95,% Slots,,,0.00,5.16,
122.609217769,S0-C3,Backend_Bound,20.37,% Slots,,,0.00,5.16,
122.609217769,S0-C3,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.15,
122.609217769,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.33,% Slots,,,0.00,5.16,
122.609217769,S0-C3,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.16,
122.609217769,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.41,
122.609217769,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
122.609217769,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.78,% Core_Clocks,,,0.00,5.15,
122.609217769,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.01,% Core_Clocks,,,0.00,5.15,
122.609217769,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
122.609217769,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C4,Frontend_Bound,22.51,% Slots,,,0.00,5.16,
122.609217769,S0-C4,Bad_Speculation,16.32,% Slots,,,0.00,5.16,
122.609217769,S0-C4,Backend_Bound,31.66,% Slots,,,0.00,5.16,
122.609217769,S0-C4,Frontend_Bound.Frontend_Latency,16.83,% Slots,,rs_events.empty_end,0.00,5.16,
122.609217769,S0-C4,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.16,
122.609217769,S0-C4,Backend_Bound.Memory_Bound,40.74,% Slots,,,0.00,5.16,
122.609217769,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.41,
122.609217769,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
122.609217769,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
122.609217769,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
122.609217769,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C5,Backend_Bound,36.85,% Slots,,,0.00,5.16,
122.609217769,S0-C5,Retiring,44.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
122.609217769,S0-C5,Backend_Bound.Memory_Bound,21.32,% Slots,,,0.00,5.16,
122.609217769,S0-C5,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.16,
122.609217769,S0-C5,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.42,<==
122.609217769,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.71,% Clocks,,idq.ms_switches,0.00,5.41,
122.609217769,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C6,Frontend_Bound,24.85,% Slots,,,0.00,5.16,
122.609217769,S0-C6,Bad_Speculation,11.21,% Slots,,,0.00,5.16,
122.609217769,S0-C6,Backend_Bound,27.32,% Slots,,,0.00,5.16,
122.609217769,S0-C6,Bad_Speculation.Branch_Mispredicts,10.87,% Slots,,br_misp_retired.all_branches,0.00,5.16,
122.609217769,S0-C6,Backend_Bound.Memory_Bound,20.98,% Slots,,,0.00,5.16,<==
122.609217769,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C7,Backend_Bound,40.24,% Slots,,,0.00,5.15,
122.609217769,S0-C7,Retiring,43.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
122.609217769,S0-C7,Backend_Bound.Memory_Bound,32.12,% Slots,,,0.00,5.15,
122.609217769,S0-C7,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.42,<==
122.609217769,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.59,% Clocks,,idq.ms_switches,0.00,5.41,
122.609217769,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C0,Backend_Bound,33.65,% Slots,,,0.00,5.17,<==
122.609217769,S1-C0,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.16,
122.609217769,S1-C0,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.16,
122.609217769,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.64,% Clocks,,,0.00,5.15,
122.609217769,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
122.609217769,S1-C1,Frontend_Bound,22.40,% Slots,,,0.00,5.24,
122.609217769,S1-C1,Bad_Speculation,13.65,% Slots,,,0.00,5.22,
122.609217769,S1-C1,Backend_Bound,27.33,% Slots,,,0.00,5.22,
122.609217769,S1-C1,Frontend_Bound.Frontend_Latency,19.43,% Slots,,rs_events.empty_end,0.00,5.16,
122.609217769,S1-C1,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.16,
122.609217769,S1-C1,Backend_Bound.Memory_Bound,20.96,% Slots,,,0.00,5.16,<==
122.609217769,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.41,
122.609217769,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
122.609217769,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
122.609217769,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
122.609217769,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.17,
122.609217769,S1-C2,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.16,
122.609217769,S1-C2,Backend_Bound.Core_Bound,22.24,% Slots,,,0.00,5.16,
122.609217769,S1-C2,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.16,<==
122.609217769,S1-C2,Backend_Bound,35.16,% Slots,,,0.00,5.22,
122.609217769,S1-C2,Retiring,41.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
122.609217769,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.36,% Clocks,,idq.ms_switches,0.00,5.41,
122.609217769,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C3,Bad_Speculation,12.47,% Slots,,,0.00,5.22,
122.609217769,S1-C3,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.17,
122.609217769,S1-C3,Backend_Bound,39.56,% Slots,,,0.00,5.22,
122.609217769,S1-C3,Backend_Bound.Memory_Bound,31.03,% Slots,,,0.00,5.15,
122.609217769,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
122.609217769,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
122.609217769,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C4,Frontend_Bound,21.70,% Slots,,,0.00,5.24,
122.609217769,S1-C4,Backend_Bound,42.75,% Slots,,,0.00,5.22,
122.609217769,S1-C4,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.16,
122.609217769,S1-C4,Backend_Bound.Memory_Bound,64.14,% Slots,,,0.00,5.16,
122.609217769,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.42,
122.609217769,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
122.609217769,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
122.609217769,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
122.609217769,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C5,Bad_Speculation,10.81,% Slots,,,0.00,5.22,
122.609217769,S1-C5,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.16,
122.609217769,S1-C5,Backend_Bound,37.75,% Slots,,,0.00,5.22,<==
122.609217769,S1-C5,Backend_Bound.Memory_Bound,18.24,% Slots,,,0.00,5.16,
122.609217769,S1-C5,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.16,
122.609217769,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
122.609217769,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.34,% Clocks,,,0.00,5.15,
122.609217769,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C6,Frontend_Bound,25.88,% Slots,,,0.00,5.24,
122.609217769,S1-C6,Bad_Speculation,10.07,% Slots,,,0.00,5.22,
122.609217769,S1-C6,Backend_Bound,34.40,% Slots,,,0.00,5.22,
122.609217769,S1-C6,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.16,
122.609217769,S1-C6,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.16,
122.609217769,S1-C6,Backend_Bound.Memory_Bound,38.53,% Slots,,,0.00,5.16,<==
122.609217769,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.41,
122.609217769,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
122.609217769,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
122.609217769,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
122.609217769,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
122.609217769,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C7,Frontend_Bound,28.28,% Slots,,,0.00,5.24,
122.609217769,S1-C7,Bad_Speculation,10.62,% Slots,,,0.00,5.22,
122.609217769,S1-C7,Backend_Bound,37.35,% Slots,,,0.00,5.22,
122.609217769,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.68,% Slots,,,0.00,5.17,
122.609217769,S1-C7,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.16,
122.609217769,S1-C7,Backend_Bound.Core_Bound,64.88,% Slots,,,0.00,5.15,<==
122.609217769,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.25,% Core_Clocks,,,0.00,5.15,
122.609217769,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.35,% Core_Clocks,,,0.00,5.15,
122.609217769,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
122.609217769,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
122.609217769,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
122.609217769,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
122.609217769,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
124.152714947,S0-C0,Backend_Bound,55.83,% Slots,,,0.00,5.18,<==
124.152714947,S0-C0,Retiring,48.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S0-C0,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.26,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C1,Frontend_Bound,22.29,% Slots,,,0.00,5.18,
124.152714947,S0-C1,Backend_Bound,62.86,% Slots,,,0.00,5.18,
124.152714947,S0-C1,Retiring,13.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S0-C1,Frontend_Bound.Frontend_Latency,36.91,% Slots,,rs_events.empty_end,0.00,5.18,
124.152714947,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.18,
124.152714947,S0-C1,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.12,% Clocks,,,0.00,5.19,
124.152714947,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.57,% Clocks,,idq.ms_switches,0.00,5.19,
124.152714947,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.82,% Core_Clocks,,,0.00,5.45,
124.152714947,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
124.152714947,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
124.152714947,S0-C2,Backend_Bound,26.33,% Slots,,,0.00,5.18,
124.152714947,S0-C2,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.18,
124.152714947,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.48,% Clocks,,,0.00,5.18,<==
124.152714947,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C3,Frontend_Bound,27.32,% Slots,,,0.00,5.18,
124.152714947,S0-C3,Bad_Speculation,11.24,% Slots,,,0.00,5.18,
124.152714947,S0-C3,Backend_Bound,36.52,% Slots,,,0.00,5.18,
124.152714947,S0-C3,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S0-C3,Frontend_Bound.Frontend_Bandwidth,36.97,% Slots,,,0.00,5.18,
124.152714947,S0-C3,Bad_Speculation.Branch_Mispredicts,10.46,% Slots,,br_misp_retired.all_branches,0.00,5.18,
124.152714947,S0-C3,Backend_Bound.Core_Bound,96.78,% Slots,,,0.00,5.18,<==
124.152714947,S0-C3,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.55,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.32,% Core_Clocks,,,0.00,5.44,
124.152714947,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C4,Frontend_Bound,39.99,% Slots,,,0.00,5.18,
124.152714947,S0-C4,Bad_Speculation,14.19,% Slots,,,0.00,5.18,
124.152714947,S0-C4,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S0-C4,Frontend_Bound.Frontend_Bandwidth,83.37,% Slots,,,0.00,5.18,
124.152714947,S0-C4,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.18,
124.152714947,S0-C4,Retiring.Microcode_Sequencer,12.78,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.42,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.14,% Core_Clocks,,,0.00,5.44,<==
124.152714947,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C5,Backend_Bound,70.77,% Slots,,,0.00,5.18,<==
124.152714947,S0-C5,Retiring,18.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
124.152714947,S0-C5,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.19,
124.152714947,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.38,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C6,Frontend_Bound,26.02,% Slots,,,0.00,5.18,
124.152714947,S0-C6,Backend_Bound,39.70,% Slots,,,0.00,5.18,
124.152714947,S0-C6,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S0-C6,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.18,
124.152714947,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.40,% Slots,,,0.00,5.18,
124.152714947,S0-C6,Backend_Bound.Memory_Bound,29.61,% Slots,,,0.00,5.18,<==
124.152714947,S0-C6,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.18,
124.152714947,S0-C6,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.02,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.70,% Core_Clocks,,,0.00,5.44,
124.152714947,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
124.152714947,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
124.152714947,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.80,% Clocks,,,0.00,5.18,
124.152714947,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C7,Frontend_Bound,34.37,% Slots,,,0.00,5.18,
124.152714947,S0-C7,Backend_Bound,16.21,% Slots,,,0.00,5.18,
124.152714947,S0-C7,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.18,<==
124.152714947,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.18,
124.152714947,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.19,
124.152714947,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
124.152714947,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.82,% Core_Clocks,,,0.00,5.45,
124.152714947,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C0,Frontend_Bound,36.50,% Slots,,,0.00,5.18,
124.152714947,S1-C0,Backend_Bound,19.62,% Slots,,,0.00,5.18,
124.152714947,S1-C0,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.18,<==
124.152714947,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.03,% Slots,,,0.00,5.18,
124.152714947,S1-C0,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.18,
124.152714947,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.18,
124.152714947,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
124.152714947,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.78,% Core_Clocks,,,0.00,5.44,
124.152714947,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C1,Frontend_Bound,31.86,% Slots,,,0.00,5.18,
124.152714947,S1-C1,Backend_Bound,42.37,% Slots,,,0.00,5.18,
124.152714947,S1-C1,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S1-C1,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,0.00,5.18,
124.152714947,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.93,% Slots,,,0.00,5.18,
124.152714947,S1-C1,Backend_Bound.Memory_Bound,40.82,% Slots,,,0.00,5.18,
124.152714947,S1-C1,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
124.152714947,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.04,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.07,% Core_Clocks,,,0.00,5.44,
124.152714947,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
124.152714947,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
124.152714947,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C2,Frontend_Bound,31.35,% Slots,,,0.00,5.18,
124.152714947,S1-C2,Bad_Speculation,10.65,% Slots,,,0.00,5.18,
124.152714947,S1-C2,Backend_Bound,39.58,% Slots,,,0.00,5.18,
124.152714947,S1-C2,Retiring,22.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S1-C2,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,0.00,5.18,
124.152714947,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.10,% Slots,,,0.00,5.18,
124.152714947,S1-C2,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.17,
124.152714947,S1-C2,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.18,
124.152714947,S1-C2,Backend_Bound.Core_Bound,23.06,% Slots,,,0.00,5.18,<==
124.152714947,S1-C2,Retiring.Microcode_Sequencer,9.75,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.03,% Clocks,,,0.00,5.18,
124.152714947,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
124.152714947,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.71,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.87,% Core_Clocks,,,0.00,5.44,
124.152714947,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
124.152714947,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
124.152714947,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
124.152714947,S1-C3,Frontend_Bound,24.97,% Slots,,,0.00,5.18,
124.152714947,S1-C3,Backend_Bound,49.99,% Slots,,,0.00,5.18,
124.152714947,S1-C3,Retiring,13.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S1-C3,Frontend_Bound.Frontend_Latency,15.59,% Slots,,rs_events.empty_end,0.00,5.18,
124.152714947,S1-C3,Frontend_Bound.Frontend_Bandwidth,30.62,% Slots,,,0.00,5.18,
124.152714947,S1-C3,Backend_Bound.Memory_Bound,63.55,% Slots,,,0.00,5.18,
124.152714947,S1-C3,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.18,
124.152714947,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
124.152714947,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.13,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.07,% Core_Clocks,,,0.00,5.44,
124.152714947,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
124.152714947,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
124.152714947,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C4,Backend_Bound,34.30,% Slots,,,0.00,5.18,
124.152714947,S1-C4,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.18,
124.152714947,S1-C4,Backend_Bound.Core_Bound,23.95,% Slots,,,0.00,5.18,
124.152714947,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
124.152714947,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.46,% Clocks,,,0.00,5.18,<==
124.152714947,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C5,Frontend_Bound,23.44,% Slots,,,0.00,5.18,
124.152714947,S1-C5,Backend_Bound,43.47,% Slots,,,0.00,5.18,
124.152714947,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.71,% Slots,,,0.00,5.18,
124.152714947,S1-C5,Backend_Bound.Memory_Bound,15.76,% Slots,,,0.00,5.18,
124.152714947,S1-C5,Backend_Bound.Core_Bound,27.71,% Slots,,,0.00,5.18,<==
124.152714947,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.90,% Core_Clocks,,,0.00,5.44,
124.152714947,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
124.152714947,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
124.152714947,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C6,Frontend_Bound,29.66,% Slots,,,0.00,5.18,
124.152714947,S1-C6,Backend_Bound,46.16,% Slots,,,0.00,5.18,<==
124.152714947,S1-C6,Retiring,19.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S1-C6,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.18,
124.152714947,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.07,% Slots,,,0.00,5.18,
124.152714947,S1-C6,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.18,
124.152714947,S1-C6,Backend_Bound.Core_Bound,23.67,% Slots,,,0.00,5.18,
124.152714947,S1-C6,Retiring.Microcode_Sequencer,15.01,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.18,
124.152714947,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
124.152714947,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.18,
124.152714947,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.48,% Core_Clocks,,,0.00,5.44,
124.152714947,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
124.152714947,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
124.152714947,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.80,% Clocks,,,0.00,5.18,
124.152714947,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C7,Frontend_Bound,21.60,% Slots,,,0.00,5.18,
124.152714947,S1-C7,Backend_Bound,54.97,% Slots,,,0.00,5.18,
124.152714947,S1-C7,Retiring,19.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
124.152714947,S1-C7,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.18,
124.152714947,S1-C7,Backend_Bound.Memory_Bound,23.46,% Slots,,,0.00,5.18,
124.152714947,S1-C7,Backend_Bound.Core_Bound,31.51,% Slots,,,0.00,5.18,
124.152714947,S1-C7,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.18,
124.152714947,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.19,
124.152714947,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
124.152714947,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.19,
124.152714947,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
124.152714947,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
124.152714947,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.77,% Clocks,,,0.00,5.18,<==
124.152714947,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
124.152714947,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
124.152714947,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
125.676364762,S0-C0,Frontend_Bound,20.66,% Slots,,,0.00,5.24,
125.676364762,S0-C0,Backend_Bound,28.24,% Slots,,,0.00,5.24,<==
125.676364762,S0-C0,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.24,
125.676364762,S0-C0,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.24,
125.676364762,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
125.676364762,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.50,% Clocks,,,0.00,5.25,
125.676364762,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C1,Frontend_Bound,20.47,% Slots,,,0.00,5.23,
125.676364762,S0-C1,Backend_Bound,37.04,% Slots,,,0.00,5.23,
125.676364762,S0-C1,Frontend_Bound.Frontend_Latency,18.12,% Slots,,rs_events.empty_end,0.00,5.23,
125.676364762,S0-C1,Backend_Bound.Memory_Bound,10.44,% Slots,,,0.00,5.23,
125.676364762,S0-C1,Backend_Bound.Core_Bound,26.60,% Slots,,,0.00,5.23,<==
125.676364762,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.25,
125.676364762,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
125.676364762,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
125.676364762,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C2,Frontend_Bound,29.49,% Slots,,,0.00,5.24,
125.676364762,S0-C2,Bad_Speculation,27.09,% Slots,,,0.00,5.24,
125.676364762,S0-C2,Frontend_Bound.Frontend_Bandwidth,32.37,% Slots,,,0.00,5.24,<==
125.676364762,S0-C2,Bad_Speculation.Branch_Mispredicts,26.86,% Slots,,br_misp_retired.all_branches,0.00,5.24,
125.676364762,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C3,Bad_Speculation,15.94,% Slots,,,0.00,5.24,
125.676364762,S0-C3,Bad_Speculation.Branch_Mispredicts,15.60,% Slots,,br_misp_retired.all_branches,0.00,5.24,
125.676364762,S0-C3,Backend_Bound,21.53,% Slots,,,0.00,5.24,
125.676364762,S0-C3,Backend_Bound.Core_Bound,11.90,% Slots,,,0.00,5.24,<==
125.676364762,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C4,Frontend_Bound,38.50,% Slots,,,0.00,5.24,
125.676364762,S0-C4,Bad_Speculation,18.38,% Slots,,,0.00,5.24,
125.676364762,S0-C4,Retiring,53.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
125.676364762,S0-C4,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.24,
125.676364762,S0-C4,Frontend_Bound.Frontend_Bandwidth,32.84,% Slots,,,0.00,5.24,
125.676364762,S0-C4,Bad_Speculation.Branch_Mispredicts,17.91,% Slots,,br_misp_retired.all_branches,0.00,5.24,
125.676364762,S0-C4,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.23,<==
125.676364762,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
125.676364762,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.75,% Clocks,,idq.ms_switches,0.00,5.25,
125.676364762,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.27,% Core_Clocks,,,0.00,5.25,
125.676364762,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.11,% Core_Clocks,,,0.00,5.29,
125.676364762,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
125.676364762,S0-C5,Backend_Bound,54.94,% Slots,,,0.00,5.24,
125.676364762,S0-C5,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.24,
125.676364762,S0-C5,Backend_Bound.Core_Bound,41.97,% Slots,,,0.00,5.24,
125.676364762,S0-C5-T0,Backend_Bound.Core_Bound.Divider,21.31,% Clocks,,arith.fpu_div_active,0.00,5.25,<==
125.676364762,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C6,Frontend_Bound,26.95,% Slots,,,0.00,5.24,
125.676364762,S0-C6,Bad_Speculation,11.03,% Slots,,,0.00,5.24,
125.676364762,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.21,% Slots,,,0.00,5.24,
125.676364762,S0-C6,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.24,
125.676364762,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.18,% Core_Clocks,,,0.00,5.26,
125.676364762,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.97,% Core_Clocks,,,0.00,5.29,<==
125.676364762,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
125.676364762,S0-C7,Bad_Speculation,15.32,% Slots,,,0.00,5.24,
125.676364762,S0-C7,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.24,
125.676364762,S0-C7,Backend_Bound,43.40,% Slots,,,0.00,5.24,<==
125.676364762,S0-C7,Backend_Bound.Memory_Bound,20.43,% Slots,,,0.00,5.24,
125.676364762,S0-C7,Backend_Bound.Core_Bound,22.97,% Slots,,,0.00,5.24,
125.676364762,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
125.676364762,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C0,Frontend_Bound,20.35,% Slots,,,0.00,5.24,<==
125.676364762,S1-C0,Backend_Bound,19.86,% Slots,,,0.00,5.24,
125.676364762,S1-C0,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.24,
125.676364762,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C1,Bad_Speculation,22.46,% Slots,,,0.00,5.24,
125.676364762,S1-C1,Bad_Speculation.Branch_Mispredicts,22.25,% Slots,,br_misp_retired.all_branches,0.00,5.24,
125.676364762,S1-C1,Backend_Bound,22.82,% Slots,,,0.00,5.24,
125.676364762,S1-C1,Backend_Bound.Memory_Bound,37.61,% Slots,,,0.00,5.24,
125.676364762,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
125.676364762,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
125.676364762,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C2,Bad_Speculation,11.39,% Slots,,,0.00,5.24,
125.676364762,S1-C2,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.24,
125.676364762,S1-C2,Backend_Bound,48.56,% Slots,,,0.00,5.24,
125.676364762,S1-C2,Backend_Bound.Memory_Bound,20.01,% Slots,,,0.00,5.24,
125.676364762,S1-C2,Backend_Bound.Core_Bound,28.56,% Slots,,,0.00,5.24,<==
125.676364762,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
125.676364762,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C3,Backend_Bound,36.89,% Slots,,,0.00,5.24,
125.676364762,S1-C3,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.24,
125.676364762,S1-C3,Backend_Bound.Core_Bound,13.33,% Slots,,,0.00,5.24,
125.676364762,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
125.676364762,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C4,Backend_Bound,26.89,% Slots,,,0.00,5.24,<==
125.676364762,S1-C4,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.24,
125.676364762,S1-C4,Backend_Bound.Core_Bound,15.82,% Slots,,,0.00,5.24,
125.676364762,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
125.676364762,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C5,Frontend_Bound,21.08,% Slots,,,0.00,5.24,<==
125.676364762,S1-C5,Backend_Bound,11.74,% Slots,,,0.00,5.24,
125.676364762,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C6,Frontend_Bound,28.84,% Slots,,,0.00,5.24,
125.676364762,S1-C6,Bad_Speculation,13.73,% Slots,,,0.00,5.24,
125.676364762,S1-C6,Backend_Bound,22.17,% Slots,,,0.00,5.24,
125.676364762,S1-C6,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.24,
125.676364762,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.24,
125.676364762,S1-C6,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.24,
125.676364762,S1-C6,Backend_Bound.Core_Bound,16.92,% Slots,,,0.00,5.24,
125.676364762,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,<==
125.676364762,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.29,% Core_Clocks,,,0.00,5.25,
125.676364762,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C7,Backend_Bound,28.63,% Slots,,,0.00,5.24,
125.676364762,S1-C7,Backend_Bound.Memory_Bound,19.32,% Slots,,,0.00,5.24,
125.676364762,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
125.676364762,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
125.676364762,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
125.676364762,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
127.192617744,S0-C0,Backend_Bound,31.27,% Slots,,,0.00,5.27,
127.192617744,S0-C0,Backend_Bound.Memory_Bound,10.13,% Slots,,,0.00,5.27,
127.192617744,S0-C0,Backend_Bound.Core_Bound,21.14,% Slots,,,0.00,5.27,
127.192617744,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
127.192617744,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.31,% Clocks,,,0.00,5.27,<==
127.192617744,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
127.192617744,S0-C1,Frontend_Bound,20.32,% Slots,,,0.00,5.27,
127.192617744,S0-C1,Backend_Bound,31.34,% Slots,,,0.00,5.27,<==
127.192617744,S0-C1,Backend_Bound.Memory_Bound,16.28,% Slots,,,0.00,5.27,
127.192617744,S0-C1,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.27,
127.192617744,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.25,% Clocks,,,0.00,5.27,
127.192617744,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
127.192617744,S0-C2,Frontend_Bound,20.74,% Slots,,,0.00,5.26,
127.192617744,S0-C2,Backend_Bound,42.90,% Slots,,,0.00,5.26,
127.192617744,S0-C2,Retiring,34.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
127.192617744,S0-C2,Frontend_Bound.Frontend_Latency,23.76,% Slots,,rs_events.empty_end,0.00,5.26,
127.192617744,S0-C2,Backend_Bound.Memory_Bound,56.02,% Slots,,,0.00,5.26,
127.192617744,S0-C2,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.26,
127.192617744,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
127.192617744,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,0.00,5.27,
127.192617744,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
127.192617744,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
127.192617744,S0-C3,Frontend_Bound,23.77,% Slots,,,0.00,5.26,
127.192617744,S0-C3,Backend_Bound,51.48,% Slots,,,0.00,5.26,
127.192617744,S0-C3,Retiring,8.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
127.192617744,S0-C3,Frontend_Bound.Frontend_Latency,41.50,% Slots,,rs_events.empty_end,0.00,5.26,
127.192617744,S0-C3,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.26,
127.192617744,S0-C3,Backend_Bound.Core_Bound,33.43,% Slots,,,0.00,5.26,<==
127.192617744,S0-C3,Retiring.Microcode_Sequencer,4.05,% Slots,,idq.ms_uops,0.00,5.27,
127.192617744,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
127.192617744,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.31,% Clocks,,idq.ms_switches,0.00,5.27,
127.192617744,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
127.192617744,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
127.192617744,S0-C4,Bad_Speculation,15.95,% Slots,,,0.00,5.27,
127.192617744,S0-C4,Bad_Speculation.Branch_Mispredicts,15.74,% Slots,,br_misp_retired.all_branches,0.00,5.27,
127.192617744,S0-C4,Backend_Bound,44.45,% Slots,,,0.00,5.27,
127.192617744,S0-C4,Backend_Bound.Memory_Bound,36.18,% Slots,,,0.00,5.26,<==
127.192617744,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
127.192617744,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
127.192617744,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
127.192617744,S0-C5,Backend_Bound,42.61,% Slots,,,0.00,5.27,<==
127.192617744,S0-C5,Backend_Bound.Memory_Bound,21.55,% Slots,,,0.00,5.26,
127.192617744,S0-C5,Backend_Bound.Core_Bound,21.07,% Slots,,,0.00,5.26,
127.192617744,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
127.192617744,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
127.192617744,S0-C5-T0,Backend_Bound.Core_Bound.Divider,29.58,% Clocks,,arith.fpu_div_active,0.00,5.27,
127.192617744,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
127.192617744,S0-C6,Backend_Bound,48.13,% Slots,,,0.00,5.27,<==
127.192617744,S0-C6,Backend_Bound.Memory_Bound,22.23,% Slots,,,0.00,5.26,
127.192617744,S0-C6,Backend_Bound.Core_Bound,25.90,% Slots,,,0.00,5.26,
127.192617744,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
127.192617744,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.16,% Clocks,,,0.00,5.28,
127.192617744,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
127.192617744,S0-C7,Frontend_Bound,27.44,% Slots,,,0.00,5.27,
127.192617744,S0-C7,Bad_Speculation,12.25,% Slots,,,0.00,5.27,
127.192617744,S0-C7,Backend_Bound,29.92,% Slots,,,0.00,5.27,<==
127.192617744,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.27,
127.192617744,S0-C7,Bad_Speculation.Branch_Mispredicts,12.03,% Slots,,br_misp_retired.all_branches,0.00,5.27,
127.192617744,S0-C7,Backend_Bound.Memory_Bound,16.53,% Slots,,,0.00,5.26,
127.192617744,S0-C7,Backend_Bound.Core_Bound,13.39,% Slots,,,0.00,5.26,
127.192617744,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.52,% Core_Clocks,,,0.00,5.27,
127.192617744,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.08,% Core_Clocks,,,0.00,5.14,
127.192617744,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
127.192617744,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
127.192617744,S1-C0,Backend_Bound,49.62,% Slots,,,0.00,5.27,
127.192617744,S1-C0,Backend_Bound.Core_Bound,96.02,% Slots,,,0.00,5.27,
127.192617744,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.99,% Clocks,,,0.00,5.27,<==
127.192617744,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
127.192617744,S1-C1,Backend_Bound,54.48,% Slots,,,0.00,5.27,
127.192617744,S1-C1,Backend_Bound.Memory_Bound,47.60,% Slots,,,0.00,5.27,
127.192617744,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
127.192617744,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
127.192617744,S1-C2,Backend_Bound,40.08,% Slots,,,0.00,5.27,<==
127.192617744,S1-C2,Backend_Bound.Memory_Bound,21.93,% Slots,,,0.00,5.27,
127.192617744,S1-C2,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.27,
127.192617744,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
127.192617744,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
127.192617744,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
127.192617744,S1-C3,Backend_Bound,63.16,% Slots,,,0.00,5.27,
127.192617744,S1-C3,Retiring,8.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
127.192617744,S1-C3,Backend_Bound.Memory_Bound,24.02,% Slots,,,0.00,5.27,
127.192617744,S1-C3,Backend_Bound.Core_Bound,39.15,% Slots,,,0.00,5.27,
127.192617744,S1-C3,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.27,
127.192617744,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.27,
127.192617744,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
127.192617744,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.61,% Clocks,,,0.00,5.27,<==
127.192617744,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
127.192617744,S1-C4,Backend_Bound,34.60,% Slots,,,0.00,5.27,<==
127.192617744,S1-C4,Backend_Bound.Memory_Bound,19.28,% Slots,,,0.00,5.27,
127.192617744,S1-C4,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.27,
127.192617744,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
127.192617744,S1-C4-T0,Backend_Bound.Core_Bound.Divider,20.51,% Clocks,,arith.fpu_div_active,0.00,5.27,
127.192617744,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.05,% Clocks,,,0.00,5.27,
127.192617744,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
127.192617744,S1-C5,Backend_Bound,35.54,% Slots,,,0.00,5.27,<==
127.192617744,S1-C5,Backend_Bound.Memory_Bound,19.75,% Slots,,,0.00,5.27,
127.192617744,S1-C5,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.27,
127.192617744,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
127.192617744,S1-C5-T0,Backend_Bound.Core_Bound.Divider,20.99,% Clocks,,arith.fpu_div_active,0.00,5.27,
127.192617744,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
127.192617744,S1-C6,Frontend_Bound,29.97,% Slots,,,0.00,5.27,<==
127.192617744,S1-C6,Backend_Bound,26.10,% Slots,,,0.00,5.27,
127.192617744,S1-C6,Frontend_Bound.Frontend_Latency,19.15,% Slots,,rs_events.empty_end,0.00,5.27,
127.192617744,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.21,% Slots,,,0.00,5.27,
127.192617744,S1-C6,Backend_Bound.Memory_Bound,23.42,% Slots,,,0.00,5.27,
127.192617744,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.27,
127.192617744,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
127.192617744,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.07,% Core_Clocks,,,0.00,5.28,
127.192617744,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.57,% Core_Clocks,,,0.00,5.13,
127.192617744,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
127.192617744,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
127.192617744,S1-C7,Backend_Bound,38.82,% Slots,,,0.00,5.27,<==
127.192617744,S1-C7,Backend_Bound.Memory_Bound,18.66,% Slots,,,0.00,5.26,
127.192617744,S1-C7,Backend_Bound.Core_Bound,20.16,% Slots,,,0.00,5.26,
127.192617744,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
127.192617744,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
127.192617744,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
127.192617744,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
127.192617744,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
127.192617744,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
127.192617744,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
127.192617744,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
127.192617744,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
127.192617744,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
127.192617744,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
127.192617744,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
127.192617744,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
127.192617744,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
127.192617744,S1-C4-T1,MUX,5.27,%,,,0.00,100.0,
127.192617744,S1-C5-T1,MUX,5.27,%,,,0.00,100.0,
127.192617744,S1-C6-T1,MUX,5.27,%,,,0.00,100.0,
127.192617744,S1-C7-T1,MUX,5.27,%,,,0.00,100.0,
128.689054981,S0-C0,Backend_Bound,38.16,% Slots,,,0.00,5.08,
128.689054981,S0-C0,Backend_Bound.Memory_Bound,15.32,% Slots,,,0.00,5.08,
128.689054981,S0-C0,Backend_Bound.Core_Bound,22.84,% Slots,,,0.00,5.08,
128.689054981,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
128.689054981,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.82,% Clocks,,,0.00,5.35,<==
128.689054981,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
128.689054981,S0-C1,Backend_Bound,47.69,% Slots,,,0.00,5.08,
128.689054981,S0-C1,Backend_Bound.Memory_Bound,103.20,% Slots,,,0.00,5.08,
128.689054981,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
128.689054981,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C2,Backend_Bound,39.64,% Slots,,,0.00,5.09,<==
128.689054981,S0-C2,Backend_Bound.Memory_Bound,21.17,% Slots,,,0.00,5.08,
128.689054981,S0-C2,Backend_Bound.Core_Bound,18.47,% Slots,,,0.00,5.08,
128.689054981,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
128.689054981,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
128.689054981,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
128.689054981,S0-C3,Frontend_Bound,28.96,% Slots,,,0.00,5.09,
128.689054981,S0-C3,Backend_Bound,31.98,% Slots,,,0.00,5.09,
128.689054981,S0-C3,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.09,
128.689054981,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.51,% Slots,,,0.00,5.09,
128.689054981,S0-C3,Backend_Bound.Memory_Bound,48.50,% Slots,,,0.00,5.08,
128.689054981,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.36,
128.689054981,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
128.689054981,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.39,% Core_Clocks,,,0.00,5.08,
128.689054981,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.00,% Core_Clocks,,,0.00,5.35,
128.689054981,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
128.689054981,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
128.689054981,S0-C4,Backend_Bound,51.91,% Slots,,,0.00,5.08,<==
128.689054981,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C5,Backend_Bound,36.98,% Slots,,,0.00,5.09,
128.689054981,S0-C5,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.08,
128.689054981,S0-C5,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.08,
128.689054981,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
128.689054981,S0-C5-T0,Backend_Bound.Core_Bound.Divider,20.29,% Clocks,,arith.fpu_div_active,0.00,5.08,
128.689054981,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.01,% Clocks,,,0.00,5.35,
128.689054981,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C6,Backend_Bound,32.77,% Slots,,,0.00,5.09,
128.689054981,S0-C6,Backend_Bound.Memory_Bound,28.45,% Slots,,,0.00,5.09,
128.689054981,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
128.689054981,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
128.689054981,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C7,Backend_Bound,29.75,% Slots,,,0.00,5.09,
128.689054981,S0-C7,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.09,
128.689054981,S0-C7,Backend_Bound.Core_Bound,18.82,% Slots,,,0.00,5.09,
128.689054981,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
128.689054981,S0-C7-T0,Backend_Bound.Core_Bound.Divider,22.50,% Clocks,,arith.fpu_div_active,0.00,5.08,
128.689054981,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.02,% Clocks,,,0.00,5.35,<==
128.689054981,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C0,Backend_Bound,29.20,% Slots,,,0.00,5.08,
128.689054981,S1-C0,Backend_Bound.Memory_Bound,33.69,% Slots,,,0.00,5.08,
128.689054981,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
128.689054981,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
128.689054981,S1-C1,Backend_Bound,25.89,% Slots,,,0.00,5.35,
128.689054981,S1-C1,Backend_Bound.Memory_Bound,17.69,% Slots,,,0.00,5.09,<==
128.689054981,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C2,Backend_Bound,61.68,% Slots,,,0.00,5.36,
128.689054981,S1-C2,Backend_Bound.Memory_Bound,45.43,% Slots,,,0.00,5.08,
128.689054981,S1-C2,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.08,
128.689054981,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
128.689054981,S1-C2-T0,Backend_Bound.Core_Bound.Divider,31.02,% Clocks,,arith.fpu_div_active,0.00,5.08,
128.689054981,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
128.689054981,S1-C3,Backend_Bound,64.15,% Slots,,,0.00,5.36,
128.689054981,S1-C3,Retiring,28.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
128.689054981,S1-C3,Backend_Bound.Core_Bound,71.01,% Slots,,,0.00,5.08,
128.689054981,S1-C3,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.08,
128.689054981,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.34,% Clocks,,idq.ms_switches,0.00,5.36,
128.689054981,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.78,% Clocks,,,0.00,5.34,<==
128.689054981,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
128.689054981,S1-C4,Backend_Bound,66.44,% Slots,,,0.00,5.36,
128.689054981,S1-C4,Retiring,32.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
128.689054981,S1-C4,Backend_Bound.Core_Bound,70.18,% Slots,,,0.00,5.08,
128.689054981,S1-C4,Retiring.Microcode_Sequencer,9.75,% Slots,,idq.ms_uops,0.00,5.08,
128.689054981,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.56,% Clocks,,idq.ms_switches,0.00,5.35,
128.689054981,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.89,% Clocks,,,0.00,5.35,<==
128.689054981,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C5,Backend_Bound,43.37,% Slots,,,0.00,5.35,
128.689054981,S1-C5,Retiring,30.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
128.689054981,S1-C5,Backend_Bound.Core_Bound,61.87,% Slots,,,0.00,5.08,<==
128.689054981,S1-C5,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.35,
128.689054981,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.80,% Clocks,,idq.ms_switches,0.00,5.35,
128.689054981,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C6,Frontend_Bound,21.95,% Slots,,,0.00,5.35,
128.689054981,S1-C6,Backend_Bound,40.51,% Slots,,,0.00,5.35,
128.689054981,S1-C6,Retiring,41.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
128.689054981,S1-C6,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.35,<==
128.689054981,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.35,
128.689054981,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C7,Backend_Bound,50.31,% Slots,,,0.00,5.36,
128.689054981,S1-C7,Retiring,26.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
128.689054981,S1-C7,Backend_Bound.Core_Bound,52.17,% Slots,,,0.00,5.08,
128.689054981,S1-C7,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.35,
128.689054981,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.76,% Clocks,,idq.ms_switches,0.00,5.36,
128.689054981,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.20,% Clocks,,,0.00,5.34,<==
128.689054981,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
128.689054981,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
128.689054981,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
128.689054981,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
128.689054981,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
128.689054981,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
128.689054981,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
128.689054981,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
128.689054981,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
128.689054981,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
130.162770348,S0-C0,Backend_Bound,31.67,% Slots,,,0.00,5.16,
130.162770348,S0-C0,Backend_Bound.Memory_Bound,12.65,% Slots,,,0.00,5.16,
130.162770348,S0-C0,Backend_Bound.Core_Bound,19.02,% Slots,,,0.00,5.16,
130.162770348,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
130.162770348,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.02,% Clocks,,,0.00,5.16,<==
130.162770348,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C1,Frontend_Bound,29.68,% Slots,,,0.00,5.15,
130.162770348,S0-C1,Bad_Speculation,11.77,% Slots,,,0.00,5.15,
130.162770348,S0-C1,Backend_Bound,18.38,% Slots,,,0.00,5.15,
130.162770348,S0-C1,Frontend_Bound.Frontend_Latency,18.51,% Slots,,rs_events.empty_end,0.00,5.15,
130.162770348,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.15,
130.162770348,S0-C1,Bad_Speculation.Branch_Mispredicts,11.31,% Slots,,br_misp_retired.all_branches,0.00,5.15,
130.162770348,S0-C1,Backend_Bound.Memory_Bound,10.88,% Slots,,,0.00,5.15,
130.162770348,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,<==
130.162770348,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.72,% Core_Clocks,,,0.00,5.43,
130.162770348,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.68,% Core_Clocks,,,0.00,5.42,
130.162770348,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
130.162770348,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C2,Backend_Bound,32.60,% Slots,,,0.00,5.16,<==
130.162770348,S0-C2,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.16,
130.162770348,S0-C2,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.16,
130.162770348,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
130.162770348,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C3,Backend_Bound,34.87,% Slots,,,0.00,5.16,
130.162770348,S0-C3,Backend_Bound.Memory_Bound,13.98,% Slots,,,0.00,5.15,
130.162770348,S0-C3,Backend_Bound.Core_Bound,20.89,% Slots,,,0.00,5.15,
130.162770348,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
130.162770348,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.96,% Clocks,,,0.00,5.16,<==
130.162770348,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C4,Backend_Bound,34.39,% Slots,,,0.00,5.16,<==
130.162770348,S0-C4,Backend_Bound.Memory_Bound,19.44,% Slots,,,0.00,5.15,
130.162770348,S0-C4,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.15,
130.162770348,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
130.162770348,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.04,% Clocks,,,0.00,5.16,
130.162770348,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C5,Frontend_Bound,20.07,% Slots,,,0.00,5.16,
130.162770348,S0-C5,Backend_Bound,31.81,% Slots,,,0.00,5.16,
130.162770348,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.78,% Slots,,,0.00,5.16,
130.162770348,S0-C5,Backend_Bound.Memory_Bound,21.98,% Slots,,,0.00,5.15,<==
130.162770348,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.18,% Core_Clocks,,,0.00,5.43,
130.162770348,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.13,% Core_Clocks,,,0.00,5.42,
130.162770348,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
130.162770348,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
130.162770348,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C6,Backend_Bound,37.63,% Slots,,,0.00,5.17,
130.162770348,S0-C6,Backend_Bound.Memory_Bound,22.23,% Slots,,,0.00,5.15,
130.162770348,S0-C6,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.15,
130.162770348,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,32.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,<==
130.162770348,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.81,% Clocks,,,0.00,5.16,
130.162770348,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C7,Backend_Bound,37.18,% Slots,,,0.00,5.16,<==
130.162770348,S0-C7,Backend_Bound.Memory_Bound,19.61,% Slots,,,0.00,5.15,
130.162770348,S0-C7,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.15,
130.162770348,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
130.162770348,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
130.162770348,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.79,% Clocks,,,0.00,5.16,
130.162770348,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C0,Frontend_Bound,22.28,% Slots,,,0.00,5.17,
130.162770348,S1-C0,Backend_Bound,28.29,% Slots,,,0.00,5.17,
130.162770348,S1-C0,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.15,
130.162770348,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
130.162770348,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C1,Backend_Bound,36.20,% Slots,,,0.00,5.16,<==
130.162770348,S1-C1,Backend_Bound.Memory_Bound,18.20,% Slots,,,0.00,5.15,
130.162770348,S1-C1,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.15,
130.162770348,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
130.162770348,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
130.162770348,S1-C2,Backend_Bound,35.19,% Slots,,,0.00,5.17,
130.162770348,S1-C2,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.15,
130.162770348,S1-C2,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.15,
130.162770348,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
130.162770348,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.07,% Clocks,,,0.00,5.15,
130.162770348,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
130.162770348,S1-C3,Backend_Bound,41.22,% Slots,,,0.00,5.16,
130.162770348,S1-C3,Backend_Bound.Memory_Bound,33.81,% Slots,,,0.00,5.15,<==
130.162770348,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
130.162770348,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
130.162770348,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C4,Frontend_Bound,29.03,% Slots,,,0.00,5.17,
130.162770348,S1-C4,Bad_Speculation,19.82,% Slots,,,0.00,5.17,
130.162770348,S1-C4,Backend_Bound,21.14,% Slots,,,0.00,5.17,
130.162770348,S1-C4,Frontend_Bound.Frontend_Bandwidth,23.90,% Slots,,,0.00,5.17,<==
130.162770348,S1-C4,Bad_Speculation.Branch_Mispredicts,19.41,% Slots,,br_misp_retired.all_branches,0.00,5.16,
130.162770348,S1-C4,Backend_Bound.Memory_Bound,10.96,% Slots,,,0.00,5.15,
130.162770348,S1-C4,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.15,
130.162770348,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.00,% Core_Clocks,,,0.00,5.43,
130.162770348,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.35,% Core_Clocks,,,0.00,5.42,
130.162770348,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
130.162770348,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.40,% Clocks,,,0.00,5.15,
130.162770348,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C5,Frontend_Bound,21.03,% Slots,,,0.00,5.16,
130.162770348,S1-C5,Bad_Speculation,15.91,% Slots,,,0.00,5.16,
130.162770348,S1-C5,Backend_Bound,22.94,% Slots,,,0.00,5.16,
130.162770348,S1-C5,Bad_Speculation.Branch_Mispredicts,15.59,% Slots,,br_misp_retired.all_branches,0.00,5.16,
130.162770348,S1-C5,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.16,
130.162770348,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
130.162770348,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
130.162770348,S1-C6,Bad_Speculation,19.86,% Slots,,,0.00,5.16,
130.162770348,S1-C6,Bad_Speculation.Branch_Mispredicts,19.68,% Slots,,br_misp_retired.all_branches,0.00,5.16,
130.162770348,S1-C6,Backend_Bound,20.92,% Slots,,,0.00,5.16,
130.162770348,S1-C6,Backend_Bound.Core_Bound,51.53,% Slots,,,0.00,5.15,
130.162770348,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.58,% Clocks,,,0.00,5.15,<==
130.162770348,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C7,Frontend_Bound,24.54,% Slots,,,0.00,5.16,
130.162770348,S1-C7,Bad_Speculation,18.24,% Slots,,,0.00,5.16,
130.162770348,S1-C7,Backend_Bound,15.13,% Slots,,,0.00,5.16,
130.162770348,S1-C7,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.16,
130.162770348,S1-C7,Bad_Speculation.Branch_Mispredicts,18.03,% Slots,,br_misp_retired.all_branches,0.00,5.16,
130.162770348,S1-C7,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.15,
130.162770348,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,<==
130.162770348,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
130.162770348,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
131.700210616,S0-C0,Frontend_Bound,21.50,% Slots,,,0.00,5.2,
131.700210616,S0-C0,Backend_Bound,41.68,% Slots,,,0.00,5.2,
131.700210616,S0-C0,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,0.00,5.2,
131.700210616,S0-C0,Backend_Bound.Memory_Bound,36.02,% Slots,,,0.00,5.2,
131.700210616,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.2,
131.700210616,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
131.700210616,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
131.700210616,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C1,Frontend_Bound,26.54,% Slots,,,0.00,5.2,
131.700210616,S0-C1,Bad_Speculation,17.85,% Slots,,,0.00,5.2,
131.700210616,S0-C1,Backend_Bound,12.89,% Slots,,,0.00,5.2,
131.700210616,S0-C1,Frontend_Bound.Frontend_Latency,30.22,% Slots,,rs_events.empty_end,0.00,5.2,
131.700210616,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.2,
131.700210616,S0-C1,Bad_Speculation.Branch_Mispredicts,17.71,% Slots,,br_misp_retired.all_branches,0.00,5.2,
131.700210616,S0-C1,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.2,
131.700210616,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.21,
131.700210616,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,<==
131.700210616,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.95,% Core_Clocks,,,0.00,5.21,
131.700210616,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.92,% Core_Clocks,,,0.00,5.21,
131.700210616,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C2,Frontend_Bound,33.02,% Slots,,,0.00,5.2,<==
131.700210616,S0-C2,Bad_Speculation,10.78,% Slots,,,0.00,5.2,
131.700210616,S0-C2,Backend_Bound,14.01,% Slots,,,0.00,5.2,
131.700210616,S0-C2,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.2,
131.700210616,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.99,% Slots,,,0.00,5.2,
131.700210616,S0-C2,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.2,
131.700210616,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.2,
131.700210616,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
131.700210616,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.54,% Core_Clocks,,,0.00,5.21,
131.700210616,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C3,Frontend_Bound,24.26,% Slots,,,0.00,5.2,
131.700210616,S0-C3,Bad_Speculation,10.69,% Slots,,,0.00,5.2,
131.700210616,S0-C3,Backend_Bound,27.63,% Slots,,,0.00,5.2,
131.700210616,S0-C3,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.2,
131.700210616,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.2,
131.700210616,S0-C3,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.2,
131.700210616,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
131.700210616,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.57,% Core_Clocks,,,0.00,5.21,
131.700210616,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.68,% Core_Clocks,,,0.00,5.21,
131.700210616,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
131.700210616,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C4,Backend_Bound,39.04,% Slots,,,0.00,5.2,<==
131.700210616,S0-C4,Backend_Bound.Memory_Bound,19.58,% Slots,,,0.00,5.2,
131.700210616,S0-C4,Backend_Bound.Core_Bound,19.46,% Slots,,,0.00,5.2,
131.700210616,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
131.700210616,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C5,Backend_Bound,45.89,% Slots,,,0.00,5.2,
131.700210616,S0-C5,Backend_Bound.Memory_Bound,32.87,% Slots,,,0.00,5.2,
131.700210616,S0-C5,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.2,
131.700210616,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,22.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
131.700210616,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C6,Frontend_Bound,20.75,% Slots,,,0.00,5.21,
131.700210616,S0-C6,Backend_Bound,47.15,% Slots,,,0.00,5.21,
131.700210616,S0-C6,Retiring,31.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
131.700210616,S0-C6,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.2,
131.700210616,S0-C6,Backend_Bound.Memory_Bound,39.83,% Slots,,,0.00,5.2,
131.700210616,S0-C6,Retiring.Microcode_Sequencer,4.18,% Slots,,idq.ms_uops,0.00,5.2,
131.700210616,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
131.700210616,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.32,% Clocks,,idq.ms_switches,0.00,5.21,
131.700210616,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
131.700210616,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.24,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.21,
131.700210616,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
131.700210616,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
131.700210616,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,23.87,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.21,<==
131.700210616,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C7,Frontend_Bound,34.54,% Slots,,,0.00,5.2,<==
131.700210616,S0-C7,Backend_Bound,12.73,% Slots,,,0.00,5.2,
131.700210616,S0-C7,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.2,
131.700210616,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.59,% Slots,,,0.00,5.2,
131.700210616,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.38,% Clocks,,,0.00,5.2,
131.700210616,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
131.700210616,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
131.700210616,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.43,% Core_Clocks,,,0.00,5.21,
131.700210616,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C0,Frontend_Bound,59.83,% Slots,,,0.00,5.2,
131.700210616,S1-C0,Frontend_Bound.Frontend_Latency,37.35,% Slots,,rs_events.empty_end,0.00,5.2,
131.700210616,S1-C0,Frontend_Bound.Frontend_Bandwidth,21.78,% Slots,,,0.00,5.2,
131.700210616,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,<==
131.700210616,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.96,% Core_Clocks,,,0.00,5.21,
131.700210616,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.92,% Core_Clocks,,,0.00,5.21,
131.700210616,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C1,Frontend_Bound,29.28,% Slots,,,0.00,5.46,
131.700210616,S1-C1,Bad_Speculation,13.49,% Slots,,,0.00,5.46,
131.700210616,S1-C1,Backend_Bound,34.15,% Slots,,,0.00,5.46,<==
131.700210616,S1-C1,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.2,
131.700210616,S1-C1,Backend_Bound.Memory_Bound,15.21,% Slots,,,0.00,5.2,
131.700210616,S1-C1,Backend_Bound.Core_Bound,18.94,% Slots,,,0.00,5.2,
131.700210616,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
131.700210616,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C2,Backend_Bound,37.13,% Slots,,,0.00,5.46,<==
131.700210616,S1-C2,Backend_Bound.Memory_Bound,18.96,% Slots,,,0.00,5.2,
131.700210616,S1-C2,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.2,
131.700210616,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
131.700210616,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.10,% Clocks,,,0.00,5.46,
131.700210616,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C3,Frontend_Bound,21.73,% Slots,,,0.00,5.46,
131.700210616,S1-C3,Bad_Speculation,14.28,% Slots,,,0.00,5.46,
131.700210616,S1-C3,Backend_Bound,30.23,% Slots,,,0.00,5.46,
131.700210616,S1-C3,Frontend_Bound.Frontend_Latency,29.32,% Slots,,rs_events.empty_end,0.00,5.21,
131.700210616,S1-C3,Bad_Speculation.Branch_Mispredicts,14.08,% Slots,,br_misp_retired.all_branches,0.00,5.19,
131.700210616,S1-C3,Backend_Bound.Core_Bound,41.79,% Slots,,,0.00,5.2,<==
131.700210616,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.21,
131.700210616,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
131.700210616,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
131.700210616,S1-C4,Frontend_Bound,25.72,% Slots,,,0.00,5.46,
131.700210616,S1-C4,Bad_Speculation,14.73,% Slots,,,0.00,5.46,
131.700210616,S1-C4,Backend_Bound,32.26,% Slots,,,0.00,5.46,
131.700210616,S1-C4,Frontend_Bound.Frontend_Latency,16.22,% Slots,,rs_events.empty_end,0.00,5.21,
131.700210616,S1-C4,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.2,
131.700210616,S1-C4,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.2,
131.700210616,S1-C4,Backend_Bound.Core_Bound,20.50,% Slots,,,0.00,5.2,<==
131.700210616,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
131.700210616,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
131.700210616,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C5,Frontend_Bound,41.96,% Slots,,,0.00,5.46,
131.700210616,S1-C5,Backend_Bound,28.42,% Slots,,,0.00,5.46,
131.700210616,S1-C5,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
131.700210616,S1-C5,Frontend_Bound.Frontend_Latency,56.51,% Slots,,rs_events.empty_end,0.00,5.21,<==
131.700210616,S1-C5,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.21,
131.700210616,S1-C5,Retiring.Microcode_Sequencer,2.45,% Slots,,idq.ms_uops,0.00,5.2,
131.700210616,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.23,% Clocks,,,0.00,5.21,
131.700210616,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
131.700210616,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.21,
131.700210616,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
131.700210616,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
131.700210616,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
131.700210616,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C6,Frontend_Bound,37.14,% Slots,,,0.00,5.47,
131.700210616,S1-C6,Bad_Speculation,12.73,% Slots,,,0.00,5.47,
131.700210616,S1-C6,Backend_Bound,29.67,% Slots,,,0.00,5.47,
131.700210616,S1-C6,Frontend_Bound.Frontend_Latency,22.28,% Slots,,rs_events.empty_end,0.00,5.21,
131.700210616,S1-C6,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.2,
131.700210616,S1-C6,Backend_Bound.Core_Bound,21.03,% Slots,,,0.00,5.21,
131.700210616,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,<==
131.700210616,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C7,Frontend_Bound,29.08,% Slots,,,0.00,5.46,
131.700210616,S1-C7,Backend_Bound,30.31,% Slots,,,0.00,5.46,
131.700210616,S1-C7,Frontend_Bound.Frontend_Latency,20.06,% Slots,,rs_events.empty_end,0.00,5.21,
131.700210616,S1-C7,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.21,<==
131.700210616,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.21,
131.700210616,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
131.700210616,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
131.700210616,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
131.700210616,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
131.700210616,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
131.700210616,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
133.212925617,S0-C0,Frontend_Bound,32.91,% Slots,,,0.00,5.04,
133.212925617,S0-C0,Bad_Speculation,13.33,% Slots,,,0.00,5.04,
133.212925617,S0-C0,Backend_Bound,17.00,% Slots,,,0.00,5.04,
133.212925617,S0-C0,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.04,<==
133.212925617,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.63,% Slots,,,0.00,5.05,
133.212925617,S0-C0,Bad_Speculation.Branch_Mispredicts,13.14,% Slots,,br_misp_retired.all_branches,0.00,5.04,
133.212925617,S0-C0,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.04,
133.212925617,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.28,
133.212925617,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
133.212925617,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.17,% Core_Clocks,,,0.00,5.28,
133.212925617,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
133.212925617,S0-C1,Frontend_Bound,38.28,% Slots,,,0.00,5.04,
133.212925617,S0-C1,Bad_Speculation,16.09,% Slots,,,0.00,5.04,
133.212925617,S0-C1,Backend_Bound,15.51,% Slots,,,0.00,5.04,
133.212925617,S0-C1,Frontend_Bound.Frontend_Latency,33.29,% Slots,,rs_events.empty_end,0.00,5.04,
133.212925617,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.13,% Slots,,,0.00,5.05,
133.212925617,S0-C1,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.04,
133.212925617,S0-C1,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.04,
133.212925617,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.28,
133.212925617,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
133.212925617,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.88,% Core_Clocks,,,0.00,5.29,
133.212925617,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.62,% Core_Clocks,,,0.00,5.28,
133.212925617,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
133.212925617,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
133.212925617,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
133.212925617,S0-C2,Frontend_Bound,43.11,% Slots,,,0.00,5.05,<==
133.212925617,S0-C2,Bad_Speculation,15.44,% Slots,,,0.00,5.05,
133.212925617,S0-C2,Frontend_Bound.Frontend_Latency,26.67,% Slots,,rs_events.empty_end,0.00,5.05,
133.212925617,S0-C2,Frontend_Bound.Frontend_Bandwidth,24.68,% Slots,,,0.00,5.05,
133.212925617,S0-C2,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.29,
133.212925617,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
133.212925617,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.14,% Core_Clocks,,,0.00,5.29,
133.212925617,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
133.212925617,S0-C3,Frontend_Bound,38.01,% Slots,,,0.00,5.05,<==
133.212925617,S0-C3,Bad_Speculation,16.35,% Slots,,,0.00,5.05,
133.212925617,S0-C3,Backend_Bound,14.20,% Slots,,,0.00,5.05,
133.212925617,S0-C3,Frontend_Bound.Frontend_Latency,23.00,% Slots,,rs_events.empty_end,0.00,5.05,
133.212925617,S0-C3,Frontend_Bound.Frontend_Bandwidth,20.15,% Slots,,,0.00,5.05,
133.212925617,S0-C3,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.28,
133.212925617,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
133.212925617,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.63,% Core_Clocks,,,0.00,5.28,
133.212925617,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
133.212925617,S0-C4,Frontend_Bound,32.42,% Slots,,,0.00,5.05,
133.212925617,S0-C4,Bad_Speculation,17.77,% Slots,,,0.00,5.05,
133.212925617,S0-C4,Backend_Bound,17.13,% Slots,,,0.00,5.05,
133.212925617,S0-C4,Frontend_Bound.Frontend_Latency,23.14,% Slots,,rs_events.empty_end,0.00,5.05,
133.212925617,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.35,% Slots,,,0.00,5.05,
133.212925617,S0-C4,Bad_Speculation.Branch_Mispredicts,17.57,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.28,
133.212925617,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.06,% Core_Clocks,,,0.00,5.28,
133.212925617,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.45,% Core_Clocks,,,0.00,5.29,
133.212925617,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
133.212925617,S0-C5,Frontend_Bound,40.13,% Slots,,,0.00,5.05,<==
133.212925617,S0-C5,Bad_Speculation,21.59,% Slots,,,0.00,5.05,
133.212925617,S0-C5,Frontend_Bound.Frontend_Latency,24.62,% Slots,,rs_events.empty_end,0.00,5.05,
133.212925617,S0-C5,Frontend_Bound.Frontend_Bandwidth,23.30,% Slots,,,0.00,5.06,
133.212925617,S0-C5,Bad_Speculation.Branch_Mispredicts,21.40,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.28,
133.212925617,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
133.212925617,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.56,% Core_Clocks,,,0.00,5.28,
133.212925617,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
133.212925617,S0-C6,Frontend_Bound,43.06,% Slots,,,0.00,5.05,
133.212925617,S0-C6,Bad_Speculation,16.86,% Slots,,,0.00,5.05,
133.212925617,S0-C6,Frontend_Bound.Frontend_Latency,32.13,% Slots,,rs_events.empty_end,0.00,5.05,
133.212925617,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.15,% Slots,,,0.00,5.06,
133.212925617,S0-C6,Bad_Speculation.Branch_Mispredicts,16.65,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.29,
133.212925617,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.74,% Core_Clocks,,,0.00,5.28,
133.212925617,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.47,% Core_Clocks,,,0.00,5.29,
133.212925617,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
133.212925617,S0-C7,Frontend_Bound,33.65,% Slots,,,0.00,5.05,
133.212925617,S0-C7,Bad_Speculation,16.98,% Slots,,,0.00,5.05,
133.212925617,S0-C7,Backend_Bound,19.88,% Slots,,,0.00,5.05,
133.212925617,S0-C7,Frontend_Bound.Frontend_Latency,28.95,% Slots,,rs_events.empty_end,0.00,5.05,
133.212925617,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.86,% Slots,,,0.00,5.06,
133.212925617,S0-C7,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S0-C7,Backend_Bound.Memory_Bound,27.95,% Slots,,,0.00,5.05,
133.212925617,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.28,
133.212925617,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.30,% Core_Clocks,,,0.00,5.28,
133.212925617,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
133.212925617,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
133.212925617,S1-C0,Frontend_Bound,38.97,% Slots,,,0.00,5.05,
133.212925617,S1-C0,Bad_Speculation,11.80,% Slots,,,0.00,5.05,
133.212925617,S1-C0,Backend_Bound,19.65,% Slots,,,0.00,5.05,
133.212925617,S1-C0,Frontend_Bound.Frontend_Latency,25.08,% Slots,,rs_events.empty_end,0.00,5.05,<==
133.212925617,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.06,
133.212925617,S1-C0,Bad_Speculation.Branch_Mispredicts,11.65,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S1-C0,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.05,
133.212925617,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.29,
133.212925617,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
133.212925617,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.08,% Core_Clocks,,,0.00,5.29,
133.212925617,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
133.212925617,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
133.212925617,S1-C1,Frontend_Bound,25.59,% Slots,,,0.00,5.04,
133.212925617,S1-C1,Bad_Speculation,12.27,% Slots,,,0.00,5.04,
133.212925617,S1-C1,Backend_Bound,33.23,% Slots,,,0.00,5.04,<==
133.212925617,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.05,
133.212925617,S1-C1,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.04,
133.212925617,S1-C1,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.04,
133.212925617,S1-C1,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.04,
133.212925617,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.96,% Core_Clocks,,,0.00,5.28,
133.212925617,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
133.212925617,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
133.212925617,S1-C2,Frontend_Bound,33.11,% Slots,,,0.00,5.04,
133.212925617,S1-C2,Bad_Speculation,14.11,% Slots,,,0.00,5.04,
133.212925617,S1-C2,Backend_Bound,23.68,% Slots,,,0.00,5.04,
133.212925617,S1-C2,Frontend_Bound.Frontend_Latency,21.49,% Slots,,rs_events.empty_end,0.00,5.04,
133.212925617,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.70,% Slots,,,0.00,5.05,
133.212925617,S1-C2,Bad_Speculation.Branch_Mispredicts,13.94,% Slots,,br_misp_retired.all_branches,0.00,5.04,
133.212925617,S1-C2,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.04,
133.212925617,S1-C2,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.04,
133.212925617,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.29,
133.212925617,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.72,% Core_Clocks,,,0.00,5.28,
133.212925617,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
133.212925617,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
133.212925617,S1-C3,Frontend_Bound,29.49,% Slots,,,0.00,5.04,
133.212925617,S1-C3,Bad_Speculation,16.10,% Slots,,,0.00,5.04,
133.212925617,S1-C3,Backend_Bound,21.28,% Slots,,,0.00,5.04,
133.212925617,S1-C3,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.04,
133.212925617,S1-C3,Bad_Speculation.Branch_Mispredicts,15.90,% Slots,,br_misp_retired.all_branches,0.00,5.04,
133.212925617,S1-C3,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,5.04,
133.212925617,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.29,
133.212925617,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
133.212925617,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
133.212925617,S1-C4,Frontend_Bound,35.75,% Slots,,,0.00,5.04,
133.212925617,S1-C4,Bad_Speculation,14.09,% Slots,,,0.00,5.04,
133.212925617,S1-C4,Backend_Bound,19.82,% Slots,,,0.00,5.04,
133.212925617,S1-C4,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.04,
133.212925617,S1-C4,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.04,
133.212925617,S1-C4,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.04,
133.212925617,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.09,% Clocks,,,0.00,5.29,
133.212925617,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
133.212925617,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
133.212925617,S1-C5,Frontend_Bound,35.99,% Slots,,,0.00,5.05,
133.212925617,S1-C5,Bad_Speculation,15.65,% Slots,,,0.00,5.05,
133.212925617,S1-C5,Backend_Bound,20.04,% Slots,,,0.00,5.05,
133.212925617,S1-C5,Frontend_Bound.Frontend_Latency,35.70,% Slots,,rs_events.empty_end,0.00,5.05,
133.212925617,S1-C5,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S1-C5,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.05,
133.212925617,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.29,
133.212925617,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
133.212925617,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
133.212925617,S1-C6,Frontend_Bound,29.13,% Slots,,,0.00,5.04,
133.212925617,S1-C6,Bad_Speculation,15.78,% Slots,,,0.00,5.04,
133.212925617,S1-C6,Backend_Bound,23.41,% Slots,,,0.00,5.04,
133.212925617,S1-C6,Frontend_Bound.Frontend_Latency,23.52,% Slots,,rs_events.empty_end,0.00,5.04,
133.212925617,S1-C6,Bad_Speculation.Branch_Mispredicts,15.63,% Slots,,br_misp_retired.all_branches,0.00,5.04,
133.212925617,S1-C6,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.04,
133.212925617,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.29,
133.212925617,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
133.212925617,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
133.212925617,S1-C7,Frontend_Bound,37.34,% Slots,,,0.00,5.05,
133.212925617,S1-C7,Bad_Speculation,12.31,% Slots,,,0.00,5.05,
133.212925617,S1-C7,Backend_Bound,21.88,% Slots,,,0.00,5.05,
133.212925617,S1-C7,Frontend_Bound.Frontend_Latency,26.71,% Slots,,rs_events.empty_end,0.00,5.05,
133.212925617,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.19,% Slots,,,0.00,5.05,
133.212925617,S1-C7,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.05,
133.212925617,S1-C7,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.05,
133.212925617,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.29,
133.212925617,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
133.212925617,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.10,% Core_Clocks,,,0.00,5.29,
133.212925617,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
133.212925617,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
133.212925617,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
133.212925617,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
133.212925617,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
133.212925617,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
133.212925617,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
134.767410673,S0-C0,Frontend_Bound,31.42,% Slots,,,0.00,5.15,
134.767410673,S0-C0,Bad_Speculation,14.64,% Slots,,,0.00,5.15,
134.767410673,S0-C0,Backend_Bound,18.52,% Slots,,,0.00,5.15,
134.767410673,S0-C0,Frontend_Bound.Frontend_Latency,21.10,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.15,
134.767410673,S0-C0,Bad_Speculation.Branch_Mispredicts,14.42,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S0-C0,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.14,
134.767410673,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.4,
134.767410673,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,<==
134.767410673,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.32,% Core_Clocks,,,0.00,5.15,
134.767410673,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C1,Frontend_Bound,28.82,% Slots,,,0.00,5.15,
134.767410673,S0-C1,Bad_Speculation,12.03,% Slots,,,0.00,5.15,
134.767410673,S0-C1,Backend_Bound,25.75,% Slots,,,0.00,5.15,
134.767410673,S0-C1,Frontend_Bound.Frontend_Latency,20.69,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S0-C1,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S0-C1,Backend_Bound.Memory_Bound,17.22,% Slots,,,0.00,5.14,
134.767410673,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.4,
134.767410673,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,<==
134.767410673,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C2,Frontend_Bound,26.08,% Slots,,,0.00,5.15,
134.767410673,S0-C2,Bad_Speculation,16.85,% Slots,,,0.00,5.15,
134.767410673,S0-C2,Backend_Bound,19.16,% Slots,,,0.00,5.15,
134.767410673,S0-C2,Frontend_Bound.Frontend_Latency,17.35,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.37,% Slots,,,0.00,5.15,
134.767410673,S0-C2,Bad_Speculation.Branch_Mispredicts,16.65,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S0-C2,Backend_Bound.Core_Bound,10.19,% Slots,,,0.00,5.14,
134.767410673,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.41,
134.767410673,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,<==
134.767410673,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.50,% Core_Clocks,,,0.00,5.14,
134.767410673,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.16,% Core_Clocks,,,0.00,5.14,
134.767410673,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C3,Bad_Speculation,13.81,% Slots,,,0.00,5.15,
134.767410673,S0-C3,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S0-C3,Backend_Bound,32.20,% Slots,,,0.00,5.15,<==
134.767410673,S0-C3,Backend_Bound.Memory_Bound,17.18,% Slots,,,0.00,5.14,
134.767410673,S0-C3,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.14,
134.767410673,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C4,Frontend_Bound,26.94,% Slots,,,0.00,5.15,
134.767410673,S0-C4,Bad_Speculation,13.45,% Slots,,,0.00,5.15,
134.767410673,S0-C4,Backend_Bound,28.94,% Slots,,,0.00,5.15,<==
134.767410673,S0-C4,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S0-C4,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S0-C4,Backend_Bound.Memory_Bound,15.63,% Slots,,,0.00,5.14,
134.767410673,S0-C4,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.14,
134.767410673,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.4,
134.767410673,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
134.767410673,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C5,Frontend_Bound,33.02,% Slots,,,0.00,5.15,<==
134.767410673,S0-C5,Bad_Speculation,16.95,% Slots,,,0.00,5.15,
134.767410673,S0-C5,Backend_Bound,13.66,% Slots,,,0.00,5.15,
134.767410673,S0-C5,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.15,
134.767410673,S0-C5,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.4,
134.767410673,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.767410673,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C6,Frontend_Bound,28.84,% Slots,,,0.00,5.15,<==
134.767410673,S0-C6,Bad_Speculation,12.05,% Slots,,,0.00,5.15,
134.767410673,S0-C6,Backend_Bound,23.61,% Slots,,,0.00,5.15,
134.767410673,S0-C6,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.15,
134.767410673,S0-C6,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S0-C6,Backend_Bound.Memory_Bound,11.96,% Slots,,,0.00,5.14,
134.767410673,S0-C6,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.14,
134.767410673,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.767410673,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.64,% Core_Clocks,,,0.00,5.15,
134.767410673,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C7,Frontend_Bound,30.30,% Slots,,,0.00,5.15,
134.767410673,S0-C7,Bad_Speculation,11.40,% Slots,,,0.00,5.15,
134.767410673,S0-C7,Backend_Bound,30.28,% Slots,,,0.00,5.15,
134.767410673,S0-C7,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S0-C7,Bad_Speculation.Branch_Mispredicts,11.20,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S0-C7,Backend_Bound.Memory_Bound,19.70,% Slots,,,0.00,5.14,
134.767410673,S0-C7,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.14,
134.767410673,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.4,
134.767410673,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,<==
134.767410673,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
134.767410673,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.28,% Clocks,,,0.00,5.15,
134.767410673,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C0,Frontend_Bound,24.11,% Slots,,,0.00,5.15,
134.767410673,S1-C0,Bad_Speculation,13.71,% Slots,,,0.00,5.15,
134.767410673,S1-C0,Backend_Bound,35.52,% Slots,,,0.00,5.15,
134.767410673,S1-C0,Frontend_Bound.Frontend_Latency,16.81,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S1-C0,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S1-C0,Backend_Bound.Memory_Bound,22.54,% Slots,,,0.00,5.14,
134.767410673,S1-C0,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.14,
134.767410673,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.767410673,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
134.767410673,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C1,Frontend_Bound,22.71,% Slots,,,0.00,5.37,
134.767410673,S1-C1,Bad_Speculation,14.43,% Slots,,,0.00,5.35,
134.767410673,S1-C1,Backend_Bound,24.41,% Slots,,,0.00,5.35,<==
134.767410673,S1-C1,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S1-C1,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S1-C1,Backend_Bound.Memory_Bound,12.95,% Slots,,,0.00,5.14,
134.767410673,S1-C1,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.14,
134.767410673,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
134.767410673,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C2,Frontend_Bound,25.04,% Slots,,,0.00,5.37,
134.767410673,S1-C2,Bad_Speculation,14.22,% Slots,,,0.00,5.35,
134.767410673,S1-C2,Backend_Bound,22.64,% Slots,,,0.00,5.35,
134.767410673,S1-C2,Frontend_Bound.Frontend_Latency,17.00,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S1-C2,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S1-C2,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.14,
134.767410673,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,<==
134.767410673,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C3,Frontend_Bound,26.04,% Slots,,,0.00,5.37,
134.767410673,S1-C3,Bad_Speculation,12.80,% Slots,,,0.00,5.35,
134.767410673,S1-C3,Backend_Bound,24.91,% Slots,,,0.00,5.35,
134.767410673,S1-C3,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S1-C3,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.14,
134.767410673,S1-C3,Backend_Bound.Memory_Bound,17.86,% Slots,,,0.00,5.14,
134.767410673,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.4,
134.767410673,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,<==
134.767410673,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
134.767410673,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C4,Frontend_Bound,29.02,% Slots,,,0.00,5.37,
134.767410673,S1-C4,Bad_Speculation,11.52,% Slots,,,0.00,5.35,
134.767410673,S1-C4,Backend_Bound,26.00,% Slots,,,0.00,5.35,
134.767410673,S1-C4,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.15,
134.767410673,S1-C4,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S1-C4,Backend_Bound.Memory_Bound,16.42,% Slots,,,0.00,5.15,
134.767410673,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.4,
134.767410673,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,<==
134.767410673,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
134.767410673,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
134.767410673,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C5,Bad_Speculation,11.34,% Slots,,,0.00,5.34,
134.767410673,S1-C5,Bad_Speculation.Branch_Mispredicts,11.24,% Slots,,br_misp_retired.all_branches,0.00,5.14,
134.767410673,S1-C5,Backend_Bound,37.83,% Slots,,,0.00,5.34,<==
134.767410673,S1-C5,Backend_Bound.Memory_Bound,21.38,% Slots,,,0.00,5.15,
134.767410673,S1-C5,Backend_Bound.Core_Bound,16.45,% Slots,,,0.00,5.15,
134.767410673,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
134.767410673,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.00,% Clocks,,,0.00,5.15,
134.767410673,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C6,Frontend_Bound,29.87,% Slots,,,0.00,5.37,
134.767410673,S1-C6,Backend_Bound,27.08,% Slots,,,0.00,5.35,
134.767410673,S1-C6,Frontend_Bound.Frontend_Latency,22.12,% Slots,,rs_events.empty_end,0.00,5.14,
134.767410673,S1-C6,Backend_Bound.Memory_Bound,17.68,% Slots,,,0.00,5.14,
134.767410673,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.41,
134.767410673,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,<==
134.767410673,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
134.767410673,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
134.767410673,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C7,Frontend_Bound,25.11,% Slots,,,0.00,5.37,
134.767410673,S1-C7,Bad_Speculation,11.30,% Slots,,,0.00,5.35,
134.767410673,S1-C7,Backend_Bound,25.72,% Slots,,,0.00,5.35,<==
134.767410673,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.14,
134.767410673,S1-C7,Bad_Speculation.Branch_Mispredicts,11.14,% Slots,,br_misp_retired.all_branches,0.00,5.15,
134.767410673,S1-C7,Backend_Bound.Memory_Bound,14.77,% Slots,,,0.00,5.15,
134.767410673,S1-C7,Backend_Bound.Core_Bound,10.95,% Slots,,,0.00,5.15,
134.767410673,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.26,% Core_Clocks,,,0.00,5.15,
134.767410673,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
134.767410673,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
134.767410673,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
136.224816835,S0-C0,Bad_Speculation,12.88,% Slots,,,0.00,5.21,
136.224816835,S0-C0,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.21,
136.224816835,S0-C0,Backend_Bound,28.76,% Slots,,,0.00,5.21,
136.224816835,S0-C0,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.21,<==
136.224816835,S0-C0,Backend_Bound.Core_Bound,10.71,% Slots,,,0.00,5.21,
136.224816835,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
136.224816835,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
136.224816835,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.66,% Clocks,,,0.00,5.22,
136.224816835,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C1,Backend_Bound,50.57,% Slots,,,0.00,5.21,
136.224816835,S0-C1,Backend_Bound.Memory_Bound,32.42,% Slots,,,0.00,5.21,
136.224816835,S0-C1,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.21,
136.224816835,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
136.224816835,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
136.224816835,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.44,% Clocks,,,0.00,5.21,
136.224816835,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C2,Frontend_Bound,27.86,% Slots,,,0.00,5.22,
136.224816835,S0-C2,Backend_Bound,23.26,% Slots,,,0.00,5.22,
136.224816835,S0-C2,Retiring,49.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
136.224816835,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.85,% Slots,,,0.00,5.22,
136.224816835,S0-C2,Backend_Bound.Memory_Bound,15.92,% Slots,,,0.00,5.22,
136.224816835,S0-C2,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.22,<==
136.224816835,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.14,% Clocks,,idq.ms_switches,0.00,5.22,
136.224816835,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
136.224816835,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C3,Bad_Speculation,10.11,% Slots,,,0.00,5.21,
136.224816835,S0-C3,Bad_Speculation.Branch_Mispredicts,8.94,% Slots,,br_misp_retired.all_branches,0.00,5.21,
136.224816835,S0-C3,Backend_Bound,39.53,% Slots,,,0.00,5.21,
136.224816835,S0-C3,Backend_Bound.Memory_Bound,49.38,% Slots,,,0.00,5.21,
136.224816835,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
136.224816835,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
136.224816835,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C4,Frontend_Bound,21.40,% Slots,,,0.00,5.22,
136.224816835,S0-C4,Bad_Speculation,10.96,% Slots,,,0.00,5.22,
136.224816835,S0-C4,Backend_Bound,31.89,% Slots,,,0.00,5.22,
136.224816835,S0-C4,Frontend_Bound.Frontend_Latency,16.20,% Slots,,rs_events.empty_end,0.00,5.22,
136.224816835,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.22,
136.224816835,S0-C4,Bad_Speculation.Branch_Mispredicts,10.80,% Slots,,br_misp_retired.all_branches,0.00,5.21,
136.224816835,S0-C4,Backend_Bound.Memory_Bound,26.78,% Slots,,,0.00,5.22,
136.224816835,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
136.224816835,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.16,% Core_Clocks,,,0.00,5.49,
136.224816835,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.93,% Core_Clocks,,,0.00,5.22,
136.224816835,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
136.224816835,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C5,Bad_Speculation,12.37,% Slots,,,0.00,5.21,
136.224816835,S0-C5,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.21,
136.224816835,S0-C5,Backend_Bound,37.70,% Slots,,,0.00,5.21,
136.224816835,S0-C5,Backend_Bound.Memory_Bound,79.72,% Slots,,,0.00,5.21,
136.224816835,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
136.224816835,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C6,Frontend_Bound,24.84,% Slots,,,0.00,5.21,
136.224816835,S0-C6,Backend_Bound,28.98,% Slots,,,0.00,5.21,
136.224816835,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.21,
136.224816835,S0-C6,Backend_Bound.Memory_Bound,17.85,% Slots,,,0.00,5.21,
136.224816835,S0-C6,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.21,
136.224816835,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.28,% Core_Clocks,,,0.00,5.49,
136.224816835,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
136.224816835,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C7,Backend_Bound,42.93,% Slots,,,0.00,5.21,
136.224816835,S0-C7,Backend_Bound.Memory_Bound,34.40,% Slots,,,0.00,5.21,
136.224816835,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
136.224816835,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
136.224816835,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C0,Frontend_Bound,30.50,% Slots,,,0.00,5.22,
136.224816835,S1-C0,Backend_Bound,27.78,% Slots,,,0.00,5.22,
136.224816835,S1-C0,Frontend_Bound.Frontend_Latency,18.31,% Slots,,rs_events.empty_end,0.00,5.21,
136.224816835,S1-C0,Backend_Bound.Memory_Bound,16.36,% Slots,,,0.00,5.21,
136.224816835,S1-C0,Backend_Bound.Core_Bound,11.42,% Slots,,,0.00,5.21,
136.224816835,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,<==
136.224816835,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
136.224816835,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
136.224816835,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.67,% Clocks,,,0.00,5.21,
136.224816835,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C1,Backend_Bound,37.27,% Slots,,,0.00,5.22,
136.224816835,S1-C1,Backend_Bound.Memory_Bound,25.55,% Slots,,,0.00,5.21,
136.224816835,S1-C1,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.21,
136.224816835,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
136.224816835,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.84,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
136.224816835,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.27,% Clocks,,,0.00,5.21,
136.224816835,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C2,Bad_Speculation,12.70,% Slots,,,0.00,5.22,
136.224816835,S1-C2,Bad_Speculation.Branch_Mispredicts,12.57,% Slots,,br_misp_retired.all_branches,0.00,5.21,
136.224816835,S1-C2,Backend_Bound,39.44,% Slots,,,0.00,5.22,
136.224816835,S1-C2,Backend_Bound.Memory_Bound,28.20,% Slots,,,0.00,5.21,<==
136.224816835,S1-C2,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.21,
136.224816835,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
136.224816835,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,10.07,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
136.224816835,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
136.224816835,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.68,% Clocks,,,0.00,5.21,
136.224816835,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C3,Backend_Bound,40.27,% Slots,,,0.00,5.22,
136.224816835,S1-C3,Backend_Bound.Memory_Bound,27.74,% Slots,,,0.00,5.22,
136.224816835,S1-C3,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.22,
136.224816835,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
136.224816835,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
136.224816835,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.46,% Clocks,,,0.00,5.21,
136.224816835,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C4,Backend_Bound,35.84,% Slots,,,0.00,5.22,<==
136.224816835,S1-C4,Backend_Bound.Memory_Bound,19.72,% Slots,,,0.00,5.22,
136.224816835,S1-C4,Backend_Bound.Core_Bound,16.12,% Slots,,,0.00,5.22,
136.224816835,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,21.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
136.224816835,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C5,Frontend_Bound,21.98,% Slots,,,0.00,5.22,
136.224816835,S1-C5,Backend_Bound,31.77,% Slots,,,0.00,5.22,
136.224816835,S1-C5,Retiring,44.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
136.224816835,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.22,
136.224816835,S1-C5,Backend_Bound.Memory_Bound,19.24,% Slots,,,0.00,5.22,
136.224816835,S1-C5,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.22,
136.224816835,S1-C5,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.21,<==
136.224816835,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.22,
136.224816835,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
136.224816835,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.70,% Clocks,,,0.00,5.21,
136.224816835,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C6,Backend_Bound,45.45,% Slots,,,0.00,5.22,
136.224816835,S1-C6,Backend_Bound.Memory_Bound,52.77,% Slots,,,0.00,5.21,<==
136.224816835,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
136.224816835,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
136.224816835,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C7,Backend_Bound,32.05,% Slots,,,0.00,5.21,
136.224816835,S1-C7,Backend_Bound.Memory_Bound,20.64,% Slots,,,0.00,5.21,
136.224816835,S1-C7,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.21,
136.224816835,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
136.224816835,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.05,% Clocks,,,0.00,5.21,
136.224816835,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
136.224816835,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
137.70025379,S0-C0,Backend_Bound,33.62,% Slots,,,0.00,5.38,
137.70025379,S0-C0,Backend_Bound.Memory_Bound,19.97,% Slots,,,0.00,5.15,
137.70025379,S0-C0,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.15,
137.70025379,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
137.70025379,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
137.70025379,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.55,% Clocks,,,0.00,5.41,
137.70025379,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C1,Backend_Bound,54.32,% Slots,,,0.00,5.38,<==
137.70025379,S0-C1,Backend_Bound.Memory_Bound,25.17,% Slots,,,0.00,5.15,
137.70025379,S0-C1,Backend_Bound.Core_Bound,29.15,% Slots,,,0.00,5.15,
137.70025379,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.92,% Clocks,,,0.00,5.41,
137.70025379,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C2,Backend_Bound,50.79,% Slots,,,0.00,5.38,<==
137.70025379,S0-C2,Backend_Bound.Memory_Bound,26.63,% Slots,,,0.00,5.15,
137.70025379,S0-C2,Backend_Bound.Core_Bound,24.17,% Slots,,,0.00,5.15,
137.70025379,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
137.70025379,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.70,% Clocks,,,0.00,5.41,
137.70025379,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
137.70025379,S0-C3,Frontend_Bound,22.52,% Slots,,,0.00,5.38,
137.70025379,S0-C3,Bad_Speculation,13.77,% Slots,,,0.00,5.38,
137.70025379,S0-C3,Backend_Bound,34.48,% Slots,,,0.00,5.38,
137.70025379,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.20,% Slots,,,0.00,5.39,
137.70025379,S0-C3,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.15,
137.70025379,S0-C3,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.15,
137.70025379,S0-C3,Backend_Bound.Core_Bound,23.48,% Slots,,,0.00,5.15,<==
137.70025379,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.08,% Core_Clocks,,,0.00,5.15,
137.70025379,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C4,Frontend_Bound,27.76,% Slots,,,0.00,5.38,
137.70025379,S0-C4,Bad_Speculation,23.16,% Slots,,,0.00,5.38,
137.70025379,S0-C4,Backend_Bound,10.84,% Slots,,,0.00,5.38,
137.70025379,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.93,% Slots,,,0.00,5.39,
137.70025379,S0-C4,Bad_Speculation.Branch_Mispredicts,22.90,% Slots,,br_misp_retired.all_branches,0.00,5.15,
137.70025379,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.21,% Core_Clocks,,,0.00,5.15,<==
137.70025379,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C5,Frontend_Bound,25.76,% Slots,,,0.00,5.38,
137.70025379,S0-C5,Bad_Speculation,15.53,% Slots,,,0.00,5.38,
137.70025379,S0-C5,Backend_Bound,29.92,% Slots,,,0.00,5.38,<==
137.70025379,S0-C5,Retiring,29.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
137.70025379,S0-C5,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.38,
137.70025379,S0-C5,Bad_Speculation.Branch_Mispredicts,15.24,% Slots,,br_misp_retired.all_branches,0.00,5.16,
137.70025379,S0-C5,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.15,
137.70025379,S0-C5,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.15,
137.70025379,S0-C5,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.15,
137.70025379,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.67,% Clocks,,idq.ms_switches,0.00,5.14,
137.70025379,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
137.70025379,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C6,Backend_Bound,35.54,% Slots,,,0.00,5.38,<==
137.70025379,S0-C6,Backend_Bound.Memory_Bound,19.54,% Slots,,,0.00,5.15,
137.70025379,S0-C6,Backend_Bound.Core_Bound,16.00,% Slots,,,0.00,5.15,
137.70025379,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
137.70025379,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
137.70025379,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
137.70025379,S0-C7,Frontend_Bound,27.04,% Slots,,,0.00,5.38,
137.70025379,S0-C7,Backend_Bound,17.86,% Slots,,,0.00,5.38,
137.70025379,S0-C7,Frontend_Bound.Frontend_Latency,15.71,% Slots,,rs_events.empty_end,0.00,5.38,<==
137.70025379,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.15,
137.70025379,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
137.70025379,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C0,Frontend_Bound,29.44,% Slots,,,0.00,5.38,
137.70025379,S1-C0,Bad_Speculation,15.61,% Slots,,,0.00,5.38,
137.70025379,S1-C0,Backend_Bound,14.31,% Slots,,,0.00,5.38,
137.70025379,S1-C0,Retiring,39.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
137.70025379,S1-C0,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.38,
137.70025379,S1-C0,Frontend_Bound.Frontend_Bandwidth,28.33,% Slots,,,0.00,5.39,
137.70025379,S1-C0,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.15,
137.70025379,S1-C0,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.15,
137.70025379,S1-C0,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,0.00,5.15,<==
137.70025379,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
137.70025379,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.15,
137.70025379,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.27,% Core_Clocks,,,0.00,5.15,
137.70025379,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.23,% Core_Clocks,,,0.00,5.42,
137.70025379,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
137.70025379,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C1,Backend_Bound,45.25,% Slots,,,0.00,5.37,
137.70025379,S1-C1,Backend_Bound.Memory_Bound,38.38,% Slots,,,0.00,5.15,
137.70025379,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
137.70025379,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.12,% Slots,,,0.00,5.39,
137.70025379,S1-C2,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.15,
137.70025379,S1-C2,Backend_Bound.Core_Bound,18.85,% Slots,,,0.00,5.15,<==
137.70025379,S1-C2,Backend_Bound,29.82,% Slots,,,0.00,5.37,
137.70025379,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.95,% Core_Clocks,,,0.00,5.15,
137.70025379,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.20,% Core_Clocks,,,0.00,5.43,
137.70025379,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
137.70025379,S1-C3,Backend_Bound,56.01,% Slots,,,0.00,5.37,
137.70025379,S1-C3,Backend_Bound.Core_Bound,93.63,% Slots,,,0.00,5.15,<==
137.70025379,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C4,Backend_Bound,42.91,% Slots,,,0.00,5.37,
137.70025379,S1-C4,Backend_Bound.Memory_Bound,25.52,% Slots,,,0.00,5.15,
137.70025379,S1-C4,Backend_Bound.Core_Bound,17.38,% Slots,,,0.00,5.15,
137.70025379,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
137.70025379,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
137.70025379,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C5,Frontend_Bound,20.11,% Slots,,,0.00,5.37,
137.70025379,S1-C5,Backend_Bound,32.12,% Slots,,,0.00,5.37,
137.70025379,S1-C5,Retiring,42.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
137.70025379,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.38,
137.70025379,S1-C5,Backend_Bound.Memory_Bound,21.78,% Slots,,,0.00,5.15,
137.70025379,S1-C5,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.15,
137.70025379,S1-C5,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.15,<==
137.70025379,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.00,% Clocks,,idq.ms_switches,0.00,5.15,
137.70025379,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
137.70025379,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
137.70025379,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
137.70025379,S1-C6,Frontend_Bound,21.60,% Slots,,,0.00,5.38,
137.70025379,S1-C6,Bad_Speculation,20.87,% Slots,,,0.00,5.38,
137.70025379,S1-C6,Backend_Bound,20.94,% Slots,,,0.00,5.38,
137.70025379,S1-C6,Retiring,25.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
137.70025379,S1-C6,Bad_Speculation.Branch_Mispredicts,20.45,% Slots,,br_misp_retired.all_branches,0.00,5.16,
137.70025379,S1-C6,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.15,
137.70025379,S1-C6,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.15,<==
137.70025379,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.15,
137.70025379,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
137.70025379,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
137.70025379,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C7,Frontend_Bound,22.41,% Slots,,,0.00,5.37,
137.70025379,S1-C7,Backend_Bound,34.58,% Slots,,,0.00,5.37,
137.70025379,S1-C7,Backend_Bound.Memory_Bound,40.98,% Slots,,,0.00,5.15,<==
137.70025379,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
137.70025379,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
137.70025379,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
137.70025379,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
137.70025379,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
139.206640766,S0-C0,Backend_Bound,31.62,% Slots,,,0.00,5.06,<==
139.206640766,S0-C0,Backend_Bound.Memory_Bound,17.35,% Slots,,,0.00,5.06,
139.206640766,S0-C0,Backend_Bound.Core_Bound,14.26,% Slots,,,0.00,5.06,
139.206640766,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
139.206640766,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C1,Frontend_Bound,29.18,% Slots,,,0.00,5.07,<==
139.206640766,S0-C1,Bad_Speculation,10.54,% Slots,,,0.00,5.05,
139.206640766,S0-C1,Backend_Bound,18.33,% Slots,,,0.00,5.05,
139.206640766,S0-C1,Frontend_Bound.Frontend_Latency,16.08,% Slots,,rs_events.empty_end,0.00,5.08,
139.206640766,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.07,
139.206640766,S0-C1,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.05,
139.206640766,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
139.206640766,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.90,% Core_Clocks,,,0.00,5.31,
139.206640766,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.43,% Core_Clocks,,,0.00,5.3,
139.206640766,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C2,Backend_Bound,30.87,% Slots,,,0.00,5.05,
139.206640766,S0-C2,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.05,
139.206640766,S0-C2,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.05,<==
139.206640766,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
139.206640766,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C3,Backend_Bound,33.19,% Slots,,,0.00,5.05,
139.206640766,S0-C3,Backend_Bound.Core_Bound,23.50,% Slots,,,0.00,5.05,
139.206640766,S0-C3-T0,Backend_Bound.Core_Bound.Divider,21.00,% Clocks,,arith.fpu_div_active,0.00,5.31,
139.206640766,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.17,% Clocks,,,0.00,5.04,<==
139.206640766,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C4,Frontend_Bound,28.58,% Slots,,,0.00,5.08,
139.206640766,S0-C4,Bad_Speculation,24.05,% Slots,,,0.00,5.05,
139.206640766,S0-C4,Frontend_Bound.Frontend_Latency,25.22,% Slots,,rs_events.empty_end,0.00,5.08,
139.206640766,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.51,% Slots,,,0.00,5.08,
139.206640766,S0-C4,Bad_Speculation.Branch_Mispredicts,23.76,% Slots,,br_misp_retired.all_branches,0.00,5.05,
139.206640766,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.31,
139.206640766,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
139.206640766,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.44,% Core_Clocks,,,0.00,5.3,
139.206640766,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.24,% Core_Clocks,,,0.00,5.3,
139.206640766,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.08,
139.206640766,S0-C5,Bad_Speculation.Branch_Mispredicts,19.39,% Slots,,br_misp_retired.all_branches,0.00,5.06,
139.206640766,S0-C5,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.06,
139.206640766,S0-C5,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.06,
139.206640766,S0-C5,Bad_Speculation,19.58,% Slots,,,0.00,5.06,
139.206640766,S0-C5,Backend_Bound,22.65,% Slots,,,0.00,5.06,<==
139.206640766,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.96,% Core_Clocks,,,0.00,5.3,
139.206640766,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
139.206640766,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
139.206640766,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C6,Backend_Bound,29.24,% Slots,,,0.00,5.05,
139.206640766,S0-C6,Retiring,45.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
139.206640766,S0-C6,Backend_Bound.Memory_Bound,16.35,% Slots,,,0.00,5.05,
139.206640766,S0-C6,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.05,
139.206640766,S0-C6,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.31,<==
139.206640766,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.3,
139.206640766,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,18.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
139.206640766,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C7,Backend_Bound,40.68,% Slots,,,0.00,5.05,
139.206640766,S0-C7,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.05,
139.206640766,S0-C7,Backend_Bound.Core_Bound,23.91,% Slots,,,0.00,5.05,
139.206640766,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
139.206640766,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.28,% Clocks,,,0.00,5.05,<==
139.206640766,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C0,Backend_Bound,33.42,% Slots,,,0.00,5.05,
139.206640766,S1-C0,Backend_Bound.Memory_Bound,13.71,% Slots,,,0.00,5.05,
139.206640766,S1-C0,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.05,
139.206640766,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.93,% Clocks,,,0.00,5.04,<==
139.206640766,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.27,% Slots,,,0.00,5.07,
139.206640766,S1-C1,Bad_Speculation.Branch_Mispredicts,10.42,% Slots,,br_misp_retired.all_branches,0.00,5.05,
139.206640766,S1-C1,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.05,
139.206640766,S1-C1,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.05,
139.206640766,S1-C1,Bad_Speculation,10.56,% Slots,,,0.00,5.05,
139.206640766,S1-C1,Backend_Bound,29.36,% Slots,,,0.00,5.05,<==
139.206640766,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.76,% Core_Clocks,,,0.00,5.31,
139.206640766,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.66,% Core_Clocks,,,0.00,5.3,
139.206640766,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
139.206640766,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.10,% Clocks,,,0.00,5.05,
139.206640766,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
139.206640766,S1-C2,Frontend_Bound,27.27,% Slots,,,0.00,5.07,
139.206640766,S1-C2,Backend_Bound,36.24,% Slots,,,0.00,5.05,
139.206640766,S1-C2,Frontend_Bound.Frontend_Latency,25.14,% Slots,,rs_events.empty_end,0.00,5.08,
139.206640766,S1-C2,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.05,
139.206640766,S1-C2,Backend_Bound.Core_Bound,24.22,% Slots,,,0.00,5.05,
139.206640766,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.31,
139.206640766,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.08,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
139.206640766,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
139.206640766,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
139.206640766,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
139.206640766,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.69,% Clocks,,,0.00,5.04,<==
139.206640766,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C3,Frontend_Bound,21.64,% Slots,,,0.00,5.07,
139.206640766,S1-C3,Bad_Speculation,17.95,% Slots,,,0.00,5.05,
139.206640766,S1-C3,Backend_Bound,34.57,% Slots,,,0.00,5.05,
139.206640766,S1-C3,Frontend_Bound.Frontend_Latency,29.54,% Slots,,rs_events.empty_end,0.00,5.08,
139.206640766,S1-C3,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.05,
139.206640766,S1-C3,Backend_Bound.Memory_Bound,23.75,% Slots,,,0.00,5.05,
139.206640766,S1-C3,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.05,
139.206640766,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.31,
139.206640766,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
139.206640766,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
139.206640766,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.37,% Clocks,,,0.00,5.04,
139.206640766,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C4,Frontend_Bound,28.92,% Slots,,,0.00,5.07,
139.206640766,S1-C4,Bad_Speculation,16.65,% Slots,,,0.00,5.05,
139.206640766,S1-C4,Backend_Bound,25.43,% Slots,,,0.00,5.05,
139.206640766,S1-C4,Frontend_Bound.Frontend_Latency,23.76,% Slots,,rs_events.empty_end,0.00,5.08,<==
139.206640766,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.07,
139.206640766,S1-C4,Bad_Speculation.Branch_Mispredicts,16.38,% Slots,,br_misp_retired.all_branches,0.00,5.05,
139.206640766,S1-C4,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.05,
139.206640766,S1-C4,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.05,
139.206640766,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.31,
139.206640766,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
139.206640766,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.35,% Core_Clocks,,,0.00,5.31,
139.206640766,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
139.206640766,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.74,% Clocks,,,0.00,5.04,
139.206640766,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C5,Backend_Bound,37.44,% Slots,,,0.00,5.05,<==
139.206640766,S1-C5,Backend_Bound.Memory_Bound,20.50,% Slots,,,0.00,5.05,
139.206640766,S1-C5,Backend_Bound.Core_Bound,16.94,% Slots,,,0.00,5.05,
139.206640766,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
139.206640766,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
139.206640766,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.84,% Clocks,,,0.00,5.04,
139.206640766,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C6,Frontend_Bound,22.52,% Slots,,,0.00,5.07,
139.206640766,S1-C6,Backend_Bound,38.79,% Slots,,,0.00,5.05,
139.206640766,S1-C6,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.08,
139.206640766,S1-C6,Backend_Bound.Memory_Bound,16.86,% Slots,,,0.00,5.05,
139.206640766,S1-C6,Backend_Bound.Core_Bound,21.93,% Slots,,,0.00,5.05,<==
139.206640766,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
139.206640766,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
139.206640766,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
139.206640766,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
139.206640766,S1-C7,Backend_Bound,25.35,% Slots,,,0.00,5.05,
139.206640766,S1-C7,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.05,<==
139.206640766,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
139.206640766,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
139.206640766,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
139.206640766,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
139.206640766,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
139.206640766,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
139.206640766,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
139.206640766,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
139.206640766,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
139.206640766,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
139.206640766,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
140.574942179,S0-C0,Backend_Bound,46.68,% Slots,,,0.00,5.26,<==
140.574942179,S0-C0,Backend_Bound.Memory_Bound,23.21,% Slots,,,0.00,5.25,
140.574942179,S0-C0,Backend_Bound.Core_Bound,23.47,% Slots,,,0.00,5.25,
140.574942179,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
140.574942179,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
140.574942179,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.14,% Clocks,,,0.00,5.26,
140.574942179,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
140.574942179,S0-C1,Bad_Speculation,14.98,% Slots,,,0.00,5.26,
140.574942179,S0-C1,Bad_Speculation.Branch_Mispredicts,14.57,% Slots,,br_misp_retired.all_branches,0.00,5.26,
140.574942179,S0-C1,Backend_Bound,45.70,% Slots,,,0.00,5.26,
140.574942179,S0-C1,Backend_Bound.Memory_Bound,14.98,% Slots,,,0.00,5.26,
140.574942179,S0-C1,Backend_Bound.Core_Bound,30.72,% Slots,,,0.00,5.26,<==
140.574942179,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
140.574942179,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C2,Frontend_Bound,34.42,% Slots,,,0.00,5.26,
140.574942179,S0-C2,Backend_Bound,14.14,% Slots,,,0.00,5.26,
140.574942179,S0-C2,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.26,
140.574942179,S0-C2,Frontend_Bound.Frontend_Bandwidth,24.04,% Slots,,,0.00,5.26,
140.574942179,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.26,
140.574942179,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
140.574942179,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.57,% Core_Clocks,,,0.00,5.27,<==
140.574942179,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C3,Frontend_Bound,21.28,% Slots,,,0.00,5.26,
140.574942179,S0-C3,Backend_Bound,56.34,% Slots,,,0.00,5.26,
140.574942179,S0-C3,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
140.574942179,S0-C3,Frontend_Bound.Frontend_Latency,18.67,% Slots,,rs_events.empty_end,0.00,5.26,
140.574942179,S0-C3,Backend_Bound.Memory_Bound,41.00,% Slots,,,0.00,5.26,
140.574942179,S0-C3,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.26,
140.574942179,S0-C3,Retiring.Microcode_Sequencer,8.16,% Slots,,idq.ms_uops,0.00,5.26,
140.574942179,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.28,% Clocks,,,0.00,5.27,
140.574942179,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
140.574942179,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.27,
140.574942179,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
140.574942179,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
140.574942179,S0-C4,Backend_Bound,79.23,% Slots,,,0.00,5.26,
140.574942179,S0-C4,Backend_Bound.Memory_Bound,19.81,% Slots,,,0.00,5.26,
140.574942179,S0-C4,Backend_Bound.Core_Bound,59.42,% Slots,,,0.00,5.26,<==
140.574942179,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
140.574942179,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C5,Backend_Bound,44.25,% Slots,,,0.00,5.26,
140.574942179,S0-C5,Backend_Bound.Memory_Bound,17.99,% Slots,,,0.00,5.26,
140.574942179,S0-C5,Backend_Bound.Core_Bound,26.25,% Slots,,,0.00,5.26,<==
140.574942179,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
140.574942179,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C6,Backend_Bound,31.13,% Slots,,,0.00,5.26,
140.574942179,S0-C6,Backend_Bound.Memory_Bound,10.03,% Slots,,,0.00,5.26,
140.574942179,S0-C6,Backend_Bound.Core_Bound,21.11,% Slots,,,0.00,5.26,
140.574942179,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
140.574942179,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.80,% Clocks,,,0.00,5.25,<==
140.574942179,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
140.574942179,S0-C7,Backend_Bound,35.89,% Slots,,,0.00,5.26,
140.574942179,S0-C7,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.26,
140.574942179,S0-C7,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.26,
140.574942179,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
140.574942179,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.84,% Clocks,,,0.00,5.26,<==
140.574942179,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C0,Backend_Bound,36.17,% Slots,,,0.00,5.26,
140.574942179,S1-C0,Backend_Bound.Memory_Bound,11.71,% Slots,,,0.00,5.26,
140.574942179,S1-C0,Backend_Bound.Core_Bound,24.46,% Slots,,,0.00,5.26,<==
140.574942179,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
140.574942179,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C1,Frontend_Bound,30.34,% Slots,,,0.00,5.27,
140.574942179,S1-C1,Bad_Speculation,18.72,% Slots,,,0.00,5.27,
140.574942179,S1-C1,Backend_Bound,16.39,% Slots,,,0.00,5.27,
140.574942179,S1-C1,Retiring,32.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
140.574942179,S1-C1,Frontend_Bound.Frontend_Latency,23.41,% Slots,,rs_events.empty_end,0.00,5.27,
140.574942179,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.42,% Slots,,,0.00,5.26,
140.574942179,S1-C1,Bad_Speculation.Branch_Mispredicts,18.45,% Slots,,br_misp_retired.all_branches,0.00,5.26,
140.574942179,S1-C1,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.27,
140.574942179,S1-C1,Retiring.Microcode_Sequencer,1.39,% Slots,,idq.ms_uops,0.00,5.26,<==
140.574942179,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
140.574942179,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.47,% Clocks,,idq.ms_switches,0.00,5.26,
140.574942179,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.05,% Core_Clocks,,,0.00,5.26,
140.574942179,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C2,Frontend_Bound,25.90,% Slots,,,0.00,5.26,
140.574942179,S1-C2,Backend_Bound,35.41,% Slots,,,0.00,5.26,
140.574942179,S1-C2,Retiring,25.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
140.574942179,S1-C2,Frontend_Bound.Frontend_Latency,24.29,% Slots,,rs_events.empty_end,0.00,5.26,
140.574942179,S1-C2,Backend_Bound.Memory_Bound,25.96,% Slots,,,0.00,5.26,
140.574942179,S1-C2,Retiring.Microcode_Sequencer,2.94,% Slots,,idq.ms_uops,0.00,5.26,
140.574942179,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
140.574942179,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.11,% Clocks,,idq.ms_switches,0.00,5.26,
140.574942179,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
140.574942179,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C3,Backend_Bound,37.62,% Slots,,,0.00,5.26,
140.574942179,S1-C3,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.26,
140.574942179,S1-C3,Backend_Bound.Core_Bound,25.87,% Slots,,,0.00,5.26,
140.574942179,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
140.574942179,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.41,% Clocks,,,0.00,5.26,<==
140.574942179,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C4,Frontend_Bound,21.22,% Slots,,,0.00,5.26,
140.574942179,S1-C4,Bad_Speculation,22.21,% Slots,,,0.00,5.26,
140.574942179,S1-C4,Backend_Bound,22.06,% Slots,,,0.00,5.26,
140.574942179,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.81,% Slots,,,0.00,5.26,
140.574942179,S1-C4,Bad_Speculation.Branch_Mispredicts,21.69,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
140.574942179,S1-C4,Backend_Bound.Core_Bound,17.52,% Slots,,,0.00,5.26,
140.574942179,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.39,% Core_Clocks,,,0.00,5.27,
140.574942179,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.46,% Core_Clocks,,,0.00,5.26,
140.574942179,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C5,Frontend_Bound,25.39,% Slots,,,0.00,5.26,
140.574942179,S1-C5,Bad_Speculation,11.22,% Slots,,,0.00,5.26,
140.574942179,S1-C5,Backend_Bound,33.30,% Slots,,,0.00,5.26,
140.574942179,S1-C5,Retiring,34.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
140.574942179,S1-C5,Frontend_Bound.Frontend_Latency,15.61,% Slots,,rs_events.empty_end,0.00,5.26,
140.574942179,S1-C5,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.26,
140.574942179,S1-C5,Backend_Bound.Memory_Bound,12.66,% Slots,,,0.00,5.26,
140.574942179,S1-C5,Backend_Bound.Core_Bound,20.64,% Slots,,,0.00,5.26,
140.574942179,S1-C5,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.26,<==
140.574942179,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
140.574942179,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.81,% Clocks,,idq.ms_switches,0.00,5.26,
140.574942179,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
140.574942179,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.20,% Clocks,,,0.00,5.26,
140.574942179,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C6,Backend_Bound,53.74,% Slots,,,0.00,5.26,
140.574942179,S1-C6,Backend_Bound.Memory_Bound,18.85,% Slots,,,0.00,5.26,
140.574942179,S1-C6,Backend_Bound.Core_Bound,34.88,% Slots,,,0.00,5.26,
140.574942179,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
140.574942179,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.15,% Clocks,,,0.00,5.26,<==
140.574942179,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C7,Frontend_Bound,20.93,% Slots,,,0.00,5.26,
140.574942179,S1-C7,Backend_Bound,46.00,% Slots,,,0.00,5.26,
140.574942179,S1-C7,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.26,
140.574942179,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.67,% Slots,,,0.00,5.26,
140.574942179,S1-C7,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.26,
140.574942179,S1-C7,Backend_Bound.Core_Bound,30.90,% Slots,,,0.00,5.26,<==
140.574942179,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
140.574942179,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.07,% Core_Clocks,,,0.00,5.27,
140.574942179,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
140.574942179,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
140.574942179,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
140.574942179,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
140.574942179,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
140.574942179,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
140.574942179,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
140.574942179,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
142.024356154,S0-C0,Backend_Bound,44.43,% Slots,,,0.00,5.27,
142.024356154,S0-C0,Backend_Bound.Memory_Bound,27.06,% Slots,,,0.00,5.25,<==
142.024356154,S0-C0,Backend_Bound.Core_Bound,17.37,% Slots,,,0.00,5.25,
142.024356154,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
142.024356154,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
142.024356154,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.59,% Clocks,,,0.00,5.25,
142.024356154,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S0-C1,Frontend_Bound,36.18,% Slots,,,0.00,5.27,
142.024356154,S0-C1,Bad_Speculation,16.31,% Slots,,,0.00,5.27,
142.024356154,S0-C1,Backend_Bound,13.35,% Slots,,,0.00,5.27,
142.024356154,S0-C1,Frontend_Bound.Frontend_Bandwidth,25.48,% Slots,,,0.00,5.27,<==
142.024356154,S0-C1,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.27,
142.024356154,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.46,% Core_Clocks,,,0.00,5.25,
142.024356154,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.44,% Core_Clocks,,,0.00,5.26,
142.024356154,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S0-C2,Frontend_Bound,24.60,% Slots,,,0.00,5.27,
142.024356154,S0-C2,Backend_Bound,36.58,% Slots,,,0.00,5.27,<==
142.024356154,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.49,% Slots,,,0.00,5.27,
142.024356154,S0-C2,Backend_Bound.Memory_Bound,16.22,% Slots,,,0.00,5.25,
142.024356154,S0-C2,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.25,
142.024356154,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.31,% Core_Clocks,,,0.00,5.25,
142.024356154,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C3,Frontend_Bound,47.56,% Slots,,,0.00,5.27,
142.024356154,S0-C3,Bad_Speculation,26.50,% Slots,,,0.00,5.27,
142.024356154,S0-C3,Retiring,6.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
142.024356154,S0-C3,Frontend_Bound.Frontend_Latency,19.64,% Slots,,rs_events.empty_end,0.00,5.26,
142.024356154,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.27,
142.024356154,S0-C3,Bad_Speculation.Branch_Mispredicts,25.97,% Slots,,br_misp_retired.all_branches,0.00,5.27,
142.024356154,S0-C3,Retiring.Microcode_Sequencer,4.37,% Slots,,idq.ms_uops,0.00,5.26,
142.024356154,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.25,
142.024356154,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,<==
142.024356154,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.25,
142.024356154,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.86,% Core_Clocks,,,0.00,5.25,
142.024356154,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S0-C4,Frontend_Bound,39.32,% Slots,,,0.00,5.27,
142.024356154,S0-C4,Backend_Bound,22.93,% Slots,,,0.00,5.27,
142.024356154,S0-C4,Retiring,26.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
142.024356154,S0-C4,Frontend_Bound.Frontend_Latency,25.53,% Slots,,rs_events.empty_end,0.00,5.26,
142.024356154,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.27,
142.024356154,S0-C4,Backend_Bound.Memory_Bound,13.56,% Slots,,,0.00,5.26,
142.024356154,S0-C4,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.26,
142.024356154,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.25,
142.024356154,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,<==
142.024356154,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.19,% Clocks,,idq.ms_switches,0.00,5.25,
142.024356154,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.41,% Core_Clocks,,,0.00,5.25,
142.024356154,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
142.024356154,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
142.024356154,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C5,Frontend_Bound,22.09,% Slots,,,0.00,5.27,
142.024356154,S0-C5,Bad_Speculation,19.86,% Slots,,,0.00,5.27,
142.024356154,S0-C5,Backend_Bound,34.14,% Slots,,,0.00,5.27,
142.024356154,S0-C5,Bad_Speculation.Branch_Mispredicts,19.70,% Slots,,br_misp_retired.all_branches,0.00,5.27,
142.024356154,S0-C5,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.25,
142.024356154,S0-C5,Backend_Bound.Core_Bound,24.00,% Slots,,,0.00,5.25,
142.024356154,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
142.024356154,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.56,% Clocks,,,0.00,5.24,<==
142.024356154,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C6,Backend_Bound,42.80,% Slots,,,0.00,5.26,<==
142.024356154,S0-C6,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.25,
142.024356154,S0-C6,Backend_Bound.Core_Bound,20.29,% Slots,,,0.00,5.25,
142.024356154,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
142.024356154,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.49,% Clocks,,,0.00,5.25,
142.024356154,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S0-C7,Frontend_Bound,33.35,% Slots,,,0.00,5.26,
142.024356154,S0-C7,Backend_Bound,41.16,% Slots,,,0.00,5.26,
142.024356154,S0-C7,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,0.00,5.25,
142.024356154,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.51,% Slots,,,0.00,5.26,
142.024356154,S0-C7,Backend_Bound.Memory_Bound,25.74,% Slots,,,0.00,5.25,<==
142.024356154,S0-C7,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,5.25,
142.024356154,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.46,% Clocks,,,0.00,5.26,
142.024356154,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
142.024356154,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.81,% Core_Clocks,,,0.00,5.25,
142.024356154,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
142.024356154,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
142.024356154,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.60,% Clocks,,,0.00,5.25,
142.024356154,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S1-C0,Frontend_Bound,30.17,% Slots,,,0.00,5.26,<==
142.024356154,S1-C0,Backend_Bound,30.14,% Slots,,,0.00,5.26,
142.024356154,S1-C0,Frontend_Bound.Frontend_Latency,18.51,% Slots,,rs_events.empty_end,0.00,5.26,
142.024356154,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.26,
142.024356154,S1-C0,Backend_Bound.Memory_Bound,18.06,% Slots,,,0.00,5.26,
142.024356154,S1-C0,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.26,
142.024356154,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.26,
142.024356154,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
142.024356154,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.90,% Core_Clocks,,,0.00,5.26,
142.024356154,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
142.024356154,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C1,Frontend_Bound,22.48,% Slots,,,0.00,5.26,
142.024356154,S1-C1,Backend_Bound,45.28,% Slots,,,0.00,5.26,
142.024356154,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.74,% Slots,,,0.00,5.26,
142.024356154,S1-C1,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.26,
142.024356154,S1-C1,Backend_Bound.Core_Bound,32.02,% Slots,,,0.00,5.26,<==
142.024356154,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.71,% Core_Clocks,,,0.00,5.26,
142.024356154,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.72,% Core_Clocks,,,0.00,5.25,
142.024356154,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
142.024356154,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
142.024356154,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C2,Frontend_Bound,34.01,% Slots,,,0.00,5.27,
142.024356154,S1-C2,Backend_Bound,42.49,% Slots,,,0.00,5.27,
142.024356154,S1-C2,Retiring,24.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
142.024356154,S1-C2,Backend_Bound.Memory_Bound,14.95,% Slots,,,0.00,5.26,
142.024356154,S1-C2,Backend_Bound.Core_Bound,27.54,% Slots,,,0.00,5.26,<==
142.024356154,S1-C2,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.26,
142.024356154,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
142.024356154,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.81,% Clocks,,idq.ms_switches,0.00,5.26,
142.024356154,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
142.024356154,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
142.024356154,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C3,Bad_Speculation,19.83,% Slots,,,0.00,5.26,
142.024356154,S1-C3,Bad_Speculation.Branch_Mispredicts,18.31,% Slots,,br_misp_retired.all_branches,0.00,5.26,
142.024356154,S1-C3,Backend_Bound,35.28,% Slots,,,0.00,5.26,
142.024356154,S1-C3,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.25,
142.024356154,S1-C3,Backend_Bound.Core_Bound,24.88,% Slots,,,0.00,5.25,<==
142.024356154,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
142.024356154,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
142.024356154,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
142.024356154,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S1-C4,Frontend_Bound,35.69,% Slots,,,0.00,5.26,
142.024356154,S1-C4,Backend_Bound,43.34,% Slots,,,0.00,5.26,
142.024356154,S1-C4,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
142.024356154,S1-C4,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.26,
142.024356154,S1-C4,Backend_Bound.Memory_Bound,10.36,% Slots,,,0.00,5.25,
142.024356154,S1-C4,Backend_Bound.Core_Bound,32.98,% Slots,,,0.00,5.25,
142.024356154,S1-C4,Retiring.Microcode_Sequencer,11.88,% Slots,,idq.ms_uops,0.00,5.26,
142.024356154,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
142.024356154,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.19,% Clocks,,idq.ms_switches,0.00,5.26,
142.024356154,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
142.024356154,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
142.024356154,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
142.024356154,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.39,% Clocks,,,0.00,5.25,<==
142.024356154,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.26,
142.024356154,S1-C5,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.26,
142.024356154,S1-C5,Backend_Bound.Memory_Bound,13.62,% Slots,,,0.00,5.26,
142.024356154,S1-C5,Backend_Bound.Core_Bound,31.33,% Slots,,,0.00,5.26,<==
142.024356154,S1-C5,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.26,
142.024356154,S1-C5,Bad_Speculation,12.73,% Slots,,,0.00,5.27,
142.024356154,S1-C5,Backend_Bound,44.95,% Slots,,,0.00,5.27,
142.024356154,S1-C5,Retiring,36.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
142.024356154,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.31,% Clocks,,idq.ms_switches,0.00,5.26,
142.024356154,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.06,% Core_Clocks,,,0.00,5.25,
142.024356154,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
142.024356154,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
142.024356154,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S1-C6,Frontend_Bound,23.56,% Slots,,,0.00,5.26,
142.024356154,S1-C6,Bad_Speculation,21.29,% Slots,,,0.00,5.26,
142.024356154,S1-C6,Backend_Bound,19.69,% Slots,,,0.00,5.26,
142.024356154,S1-C6,Retiring,28.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
142.024356154,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.26,
142.024356154,S1-C6,Bad_Speculation.Branch_Mispredicts,20.33,% Slots,,br_misp_retired.all_branches,0.00,5.26,
142.024356154,S1-C6,Backend_Bound.Core_Bound,15.44,% Slots,,,0.00,5.25,
142.024356154,S1-C6,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.27,<==
142.024356154,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.29,% Clocks,,idq.ms_switches,0.00,5.26,
142.024356154,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.83,% Clocks,,,0.00,5.25,
142.024356154,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
142.024356154,S1-C7,Frontend_Bound,28.62,% Slots,,,0.00,5.27,
142.024356154,S1-C7,Bad_Speculation,24.58,% Slots,,,0.00,5.27,
142.024356154,S1-C7,Backend_Bound,20.76,% Slots,,,0.00,5.27,
142.024356154,S1-C7,Frontend_Bound.Frontend_Bandwidth,45.85,% Slots,,,0.00,5.26,
142.024356154,S1-C7,Bad_Speculation.Branch_Mispredicts,23.90,% Slots,,br_misp_retired.all_branches,0.00,5.26,
142.024356154,S1-C7,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.26,
142.024356154,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.05,% Core_Clocks,,,0.00,5.26,<==
142.024356154,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
142.024356154,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
142.024356154,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
142.024356154,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
142.024356154,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
143.52083733,S0-C0,Frontend_Bound,23.12,% Slots,,,0.00,5.05,
143.52083733,S0-C0,Backend_Bound,36.77,% Slots,,,0.00,5.05,
143.52083733,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.05,
143.52083733,S0-C0,Backend_Bound.Memory_Bound,54.90,% Slots,,,0.00,5.05,
143.52083733,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.72,% Core_Clocks,,,0.00,5.34,
143.52083733,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
143.52083733,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
143.52083733,S0-C1,Frontend_Bound,32.29,% Slots,,,0.00,5.06,
143.52083733,S0-C1,Backend_Bound,26.92,% Slots,,,0.00,5.06,
143.52083733,S0-C1,Retiring,40.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
143.52083733,S0-C1,Frontend_Bound.Frontend_Latency,25.60,% Slots,,rs_events.empty_end,0.00,5.06,
143.52083733,S0-C1,Frontend_Bound.Frontend_Bandwidth,85.58,% Slots,,,0.00,5.06,
143.52083733,S0-C1,Backend_Bound.Core_Bound,35.09,% Slots,,,0.00,5.06,
143.52083733,S0-C1,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.33,<==
143.52083733,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
143.52083733,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.30,% Clocks,,idq.ms_switches,0.00,5.34,
143.52083733,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.34,% Core_Clocks,,,0.00,5.34,
143.52083733,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C2,Frontend_Bound,21.63,% Slots,,,0.00,5.06,
143.52083733,S0-C2,Backend_Bound,49.98,% Slots,,,0.00,5.06,
143.52083733,S0-C2,Retiring,51.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
143.52083733,S0-C2,Frontend_Bound.Frontend_Latency,31.59,% Slots,,rs_events.empty_end,0.00,5.06,
143.52083733,S0-C2,Frontend_Bound.Frontend_Bandwidth,34.93,% Slots,,,0.00,5.06,
143.52083733,S0-C2,Backend_Bound.Core_Bound,53.12,% Slots,,,0.00,5.06,
143.52083733,S0-C2,Retiring.Microcode_Sequencer,8.77,% Slots,,idq.ms_uops,0.00,5.33,<==
143.52083733,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
143.52083733,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.27,% Clocks,,idq.ms_switches,0.00,5.34,
143.52083733,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.13,% Core_Clocks,,,0.00,5.34,
143.52083733,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C3,Frontend_Bound,35.13,% Slots,,,0.00,5.06,<==
143.52083733,S0-C3,Backend_Bound,15.96,% Slots,,,0.00,5.06,
143.52083733,S0-C3,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.06,
143.52083733,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.47,% Slots,,,0.00,5.06,
143.52083733,S0-C3,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.06,
143.52083733,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.34,
143.52083733,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
143.52083733,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.67,% Core_Clocks,,,0.00,5.34,
143.52083733,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.07,% Slots,,,0.00,5.06,
143.52083733,S0-C4,Backend_Bound.Core_Bound,72.16,% Slots,,,0.00,5.06,
143.52083733,S0-C4,Retiring.Microcode_Sequencer,8.40,% Slots,,idq.ms_uops,0.00,5.33,
143.52083733,S0-C4,Backend_Bound,62.24,% Slots,,,0.00,5.06,
143.52083733,S0-C4,Retiring,26.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
143.52083733,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.87,% Clocks,,idq.ms_switches,0.00,5.33,
143.52083733,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.02,% Core_Clocks,,,0.00,5.33,
143.52083733,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.23,% Clocks,,,0.00,5.13,<==
143.52083733,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C5,Backend_Bound,49.18,% Slots,,,0.00,5.06,
143.52083733,S0-C5,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.06,
143.52083733,S0-C5,Backend_Bound.Core_Bound,30.59,% Slots,,,0.00,5.06,
143.52083733,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
143.52083733,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.63,% Clocks,,,0.00,5.08,<==
143.52083733,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C6,Frontend_Bound,38.21,% Slots,,,0.00,5.06,
143.52083733,S0-C6,Backend_Bound,33.17,% Slots,,,0.00,5.06,
143.52083733,S0-C6,Retiring,15.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
143.52083733,S0-C6,Frontend_Bound.Frontend_Latency,55.39,% Slots,,rs_events.empty_end,0.00,5.06,
143.52083733,S0-C6,Frontend_Bound.Frontend_Bandwidth,94.01,% Slots,,,0.00,5.06,
143.52083733,S0-C6,Backend_Bound.Core_Bound,41.22,% Slots,,,0.00,5.06,
143.52083733,S0-C6,Retiring.Microcode_Sequencer,9.55,% Slots,,idq.ms_uops,0.00,5.33,
143.52083733,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
143.52083733,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.60,% Clocks,,idq.ms_switches,0.00,5.33,
143.52083733,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.68,% Core_Clocks,,,0.00,5.34,<==
143.52083733,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.28,% Clocks,,,0.00,5.12,
143.52083733,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C7,Frontend_Bound,20.28,% Slots,,,0.00,5.06,
143.52083733,S0-C7,Backend_Bound,53.90,% Slots,,,0.00,5.06,
143.52083733,S0-C7,Retiring,26.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
143.52083733,S0-C7,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.06,
143.52083733,S0-C7,Frontend_Bound.Frontend_Bandwidth,28.26,% Slots,,,0.00,5.06,
143.52083733,S0-C7,Backend_Bound.Core_Bound,82.30,% Slots,,,0.00,5.06,<==
143.52083733,S0-C7,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.33,
143.52083733,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
143.52083733,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.34,
143.52083733,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.32,% Core_Clocks,,,0.00,5.34,
143.52083733,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.36,% Core_Clocks,,,0.00,5.07,
143.52083733,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C0,Backend_Bound,61.27,% Slots,,,0.00,5.06,
143.52083733,S1-C0,Retiring,25.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
143.52083733,S1-C0,Backend_Bound.Memory_Bound,44.89,% Slots,,,0.00,5.06,
143.52083733,S1-C0,Backend_Bound.Core_Bound,16.38,% Slots,,,0.00,5.06,
143.52083733,S1-C0,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.33,
143.52083733,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.33,
143.52083733,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
143.52083733,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.36,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.34,
143.52083733,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
143.52083733,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,28.64,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
143.52083733,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C1,Frontend_Bound,33.99,% Slots,,,0.00,5.33,
143.52083733,S1-C1,Backend_Bound,38.16,% Slots,,,0.00,5.33,<==
143.52083733,S1-C1,Retiring,12.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
143.52083733,S1-C1,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.07,
143.52083733,S1-C1,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.07,
143.52083733,S1-C1,Backend_Bound.Core_Bound,18.45,% Slots,,,0.00,5.07,
143.52083733,S1-C1,Retiring.Microcode_Sequencer,4.07,% Slots,,idq.ms_uops,0.00,5.06,
143.52083733,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
143.52083733,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.69,% Clocks,,idq.ms_switches,0.00,5.34,
143.52083733,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,22.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
143.52083733,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C2,Frontend_Bound,36.70,% Slots,,,0.00,5.33,
143.52083733,S1-C2,Backend_Bound,34.47,% Slots,,,0.00,5.33,
143.52083733,S1-C2,Retiring,12.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
143.52083733,S1-C2,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.07,<==
143.52083733,S1-C2,Backend_Bound.Memory_Bound,15.91,% Slots,,,0.00,5.07,
143.52083733,S1-C2,Backend_Bound.Core_Bound,18.57,% Slots,,,0.00,5.07,
143.52083733,S1-C2,Retiring.Microcode_Sequencer,9.57,% Slots,,idq.ms_uops,0.00,5.06,
143.52083733,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.34,
143.52083733,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
143.52083733,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.34,
143.52083733,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
143.52083733,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C3,Backend_Bound,52.79,% Slots,,,0.00,5.33,
143.52083733,S1-C3,Backend_Bound.Memory_Bound,22.67,% Slots,,,0.00,5.07,
143.52083733,S1-C3,Backend_Bound.Core_Bound,30.12,% Slots,,,0.00,5.07,<==
143.52083733,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
143.52083733,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C4,Frontend_Bound,36.18,% Slots,,,0.00,5.33,
143.52083733,S1-C4,Backend_Bound,40.92,% Slots,,,0.00,5.33,<==
143.52083733,S1-C4,Retiring,9.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
143.52083733,S1-C4,Frontend_Bound.Frontend_Latency,27.57,% Slots,,rs_events.empty_end,0.00,5.07,
143.52083733,S1-C4,Backend_Bound.Memory_Bound,19.21,% Slots,,,0.00,5.07,
143.52083733,S1-C4,Backend_Bound.Core_Bound,21.71,% Slots,,,0.00,5.07,
143.52083733,S1-C4,Retiring.Microcode_Sequencer,6.89,% Slots,,idq.ms_uops,0.00,5.06,
143.52083733,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
143.52083733,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.12,% Clocks,,idq.ms_switches,0.00,5.34,
143.52083733,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
143.52083733,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
143.52083733,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.20,% Clocks,,,0.00,5.11,
143.52083733,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C5,Frontend_Bound,27.99,% Slots,,,0.00,5.33,
143.52083733,S1-C5,Backend_Bound,37.58,% Slots,,,0.00,5.33,<==
143.52083733,S1-C5,Backend_Bound.Memory_Bound,21.14,% Slots,,,0.00,5.06,
143.52083733,S1-C5,Backend_Bound.Core_Bound,16.44,% Slots,,,0.00,5.06,
143.52083733,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
143.52083733,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
143.52083733,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C6,Frontend_Bound,34.64,% Slots,,,0.00,5.33,
143.52083733,S1-C6,Backend_Bound,36.24,% Slots,,,0.00,5.33,<==
143.52083733,S1-C6,Retiring,25.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
143.52083733,S1-C6,Frontend_Bound.Frontend_Latency,25.37,% Slots,,rs_events.empty_end,0.00,5.07,
143.52083733,S1-C6,Backend_Bound.Memory_Bound,17.09,% Slots,,,0.00,5.07,
143.52083733,S1-C6,Backend_Bound.Core_Bound,19.15,% Slots,,,0.00,5.07,
143.52083733,S1-C6,Retiring.Microcode_Sequencer,8.45,% Slots,,idq.ms_uops,0.00,5.33,
143.52083733,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.33,
143.52083733,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
143.52083733,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.50,% Clocks,,idq.ms_switches,0.00,5.33,
143.52083733,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
143.52083733,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.46,% Clocks,,,0.00,5.11,
143.52083733,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C7,Frontend_Bound,37.91,% Slots,,,0.00,5.33,
143.52083733,S1-C7,Backend_Bound,39.28,% Slots,,,0.00,5.33,
143.52083733,S1-C7,Retiring,13.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
143.52083733,S1-C7,Frontend_Bound.Frontend_Latency,43.28,% Slots,,rs_events.empty_end,0.00,5.07,
143.52083733,S1-C7,Backend_Bound.Memory_Bound,16.05,% Slots,,,0.00,5.07,
143.52083733,S1-C7,Backend_Bound.Core_Bound,23.23,% Slots,,,0.00,5.07,<==
143.52083733,S1-C7,Retiring.Microcode_Sequencer,9.86,% Slots,,idq.ms_uops,0.00,5.33,
143.52083733,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.68,
143.52083733,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.10,% Clocks,,idq.ms_switches,0.00,5.34,
143.52083733,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
143.52083733,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
143.52083733,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
143.52083733,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
143.52083733,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C0,Backend_Bound,32.89,% Slots,,,0.00,5.34,
145.021270277,S0-C0,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.07,
145.021270277,S0-C0,Backend_Bound.Core_Bound,21.85,% Slots,,,0.00,5.07,
145.021270277,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
145.021270277,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.29,% Clocks,,,0.00,5.33,<==
145.021270277,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C1,Frontend_Bound,49.65,% Slots,,,0.00,5.34,
145.021270277,S0-C1,Backend_Bound,22.70,% Slots,,,0.00,5.34,
145.021270277,S0-C1,Retiring,23.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
145.021270277,S0-C1,Frontend_Bound.Frontend_Latency,43.51,% Slots,,rs_events.empty_end,0.00,5.33,<==
145.021270277,S0-C1,Frontend_Bound.Frontend_Bandwidth,28.51,% Slots,,,0.00,5.34,
145.021270277,S0-C1,Backend_Bound.Core_Bound,35.93,% Slots,,,0.00,5.07,
145.021270277,S0-C1,Retiring.Microcode_Sequencer,13.44,% Slots,,idq.ms_uops,0.00,5.19,
145.021270277,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
145.021270277,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.36,% Core_Clocks,,,0.00,5.07,
145.021270277,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C2,Frontend_Bound,30.39,% Slots,,,0.00,5.34,
145.021270277,S0-C2,Backend_Bound,44.01,% Slots,,,0.00,5.34,
145.021270277,S0-C2,Retiring,25.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
145.021270277,S0-C2,Frontend_Bound.Frontend_Latency,26.41,% Slots,,rs_events.empty_end,0.00,5.34,
145.021270277,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.29,% Slots,,,0.00,5.34,
145.021270277,S0-C2,Backend_Bound.Core_Bound,53.50,% Slots,,,0.00,5.07,<==
145.021270277,S0-C2,Retiring.Microcode_Sequencer,11.84,% Slots,,idq.ms_uops,0.00,5.19,
145.021270277,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.89,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.65,% Core_Clocks,,,0.00,5.07,
145.021270277,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C3,Frontend_Bound,33.87,% Slots,,,0.00,5.34,<==
145.021270277,S0-C3,Backend_Bound,15.34,% Slots,,,0.00,5.34,
145.021270277,S0-C3,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.33,
145.021270277,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.10,% Slots,,,0.00,5.34,
145.021270277,S0-C3,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.07,
145.021270277,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.34,
145.021270277,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
145.021270277,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.82,% Core_Clocks,,,0.00,5.07,
145.021270277,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C4,Frontend_Bound,41.05,% Slots,,,0.00,5.34,
145.021270277,S0-C4,Backend_Bound,11.49,% Slots,,,0.00,5.34,
145.021270277,S0-C4,Retiring,31.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
145.021270277,S0-C4,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.33,
145.021270277,S0-C4,Frontend_Bound.Frontend_Bandwidth,36.08,% Slots,,,0.00,5.34,
145.021270277,S0-C4,Backend_Bound.Core_Bound,17.20,% Slots,,,0.00,5.07,
145.021270277,S0-C4,Retiring.Microcode_Sequencer,10.94,% Slots,,idq.ms_uops,0.00,5.19,
145.021270277,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.34,
145.021270277,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
145.021270277,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.50,% Core_Clocks,,,0.00,5.06,<==
145.021270277,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.90,% Clocks,,,0.00,5.33,
145.021270277,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C5,Frontend_Bound,44.78,% Slots,,,0.00,5.34,
145.021270277,S0-C5,Backend_Bound,30.14,% Slots,,,0.00,5.34,
145.021270277,S0-C5,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
145.021270277,S0-C5,Frontend_Bound.Frontend_Latency,33.42,% Slots,,rs_events.empty_end,0.00,5.33,<==
145.021270277,S0-C5,Backend_Bound.Memory_Bound,30.02,% Slots,,,0.00,5.07,
145.021270277,S0-C5,Retiring.Microcode_Sequencer,13.44,% Slots,,idq.ms_uops,0.00,5.19,
145.021270277,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.34,
145.021270277,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
145.021270277,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
145.021270277,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C6,Frontend_Bound,32.47,% Slots,,,0.00,5.34,
145.021270277,S0-C6,Backend_Bound,43.71,% Slots,,,0.00,5.34,
145.021270277,S0-C6,Retiring,20.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
145.021270277,S0-C6,Frontend_Bound.Frontend_Latency,68.65,% Slots,,rs_events.empty_end,0.00,5.33,
145.021270277,S0-C6,Backend_Bound.Core_Bound,62.52,% Slots,,,0.00,5.07,
145.021270277,S0-C6,Retiring.Microcode_Sequencer,14.87,% Slots,,idq.ms_uops,0.00,5.2,
145.021270277,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.18,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.65,% Clocks,,,0.00,5.33,<==
145.021270277,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C7,Backend_Bound,47.11,% Slots,,,0.00,5.34,
145.021270277,S0-C7,Retiring,33.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
145.021270277,S0-C7,Backend_Bound.Core_Bound,50.61,% Slots,,,0.00,5.07,<==
145.021270277,S0-C7,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.2,
145.021270277,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.67,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C0,Backend_Bound,33.59,% Slots,,,0.00,5.34,
145.021270277,S1-C0,Backend_Bound.Memory_Bound,11.17,% Slots,,,0.00,5.07,
145.021270277,S1-C0,Backend_Bound.Core_Bound,22.42,% Slots,,,0.00,5.07,
145.021270277,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
145.021270277,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.60,% Clocks,,,0.00,5.33,<==
145.021270277,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C1,Frontend_Bound,37.41,% Slots,,,0.00,5.34,
145.021270277,S1-C1,Backend_Bound,41.85,% Slots,,,0.00,5.34,
145.021270277,S1-C1,Retiring,6.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
145.021270277,S1-C1,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.34,
145.021270277,S1-C1,Backend_Bound.Memory_Bound,23.85,% Slots,,,0.00,5.07,
145.021270277,S1-C1,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.07,
145.021270277,S1-C1,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.33,
145.021270277,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
145.021270277,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C2,Frontend_Bound,39.25,% Slots,,,0.00,5.34,
145.021270277,S1-C2,Backend_Bound,37.65,% Slots,,,0.00,5.34,
145.021270277,S1-C2,Retiring,20.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
145.021270277,S1-C2,Frontend_Bound.Frontend_Latency,41.09,% Slots,,rs_events.empty_end,0.00,5.34,
145.021270277,S1-C2,Backend_Bound.Core_Bound,72.32,% Slots,,,0.00,5.07,
145.021270277,S1-C2,Retiring.Microcode_Sequencer,11.48,% Slots,,idq.ms_uops,0.00,5.33,
145.021270277,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.40,% Clocks,,idq.ms_switches,0.00,5.34,<==
145.021270277,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.01,% Clocks,,,0.00,5.33,
145.021270277,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C3,Frontend_Bound,47.13,% Slots,,,0.00,5.34,
145.021270277,S1-C3,Backend_Bound,33.13,% Slots,,,0.00,5.34,
145.021270277,S1-C3,Retiring,6.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
145.021270277,S1-C3,Frontend_Bound.Frontend_Bandwidth,30.52,% Slots,,,0.00,5.34,
145.021270277,S1-C3,Backend_Bound.Memory_Bound,20.46,% Slots,,,0.00,5.07,
145.021270277,S1-C3,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.07,
145.021270277,S1-C3,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.33,
145.021270277,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.24,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.52,% Core_Clocks,,,0.00,5.07,<==
145.021270277,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
145.021270277,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
145.021270277,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C4,Frontend_Bound,41.81,% Slots,,,0.00,5.34,
145.021270277,S1-C4,Backend_Bound,36.24,% Slots,,,0.00,5.34,
145.021270277,S1-C4,Retiring,6.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
145.021270277,S1-C4,Frontend_Bound.Frontend_Latency,34.92,% Slots,,rs_events.empty_end,0.00,5.34,
145.021270277,S1-C4,Backend_Bound.Memory_Bound,22.66,% Slots,,,0.00,5.07,
145.021270277,S1-C4,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.07,
145.021270277,S1-C4,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.33,
145.021270277,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.71,% Clocks,,idq.ms_switches,0.00,5.34,<==
145.021270277,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
145.021270277,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
145.021270277,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C5,Frontend_Bound,38.51,% Slots,,,0.00,5.34,
145.021270277,S1-C5,Backend_Bound,38.41,% Slots,,,0.00,5.34,
145.021270277,S1-C5,Retiring,7.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
145.021270277,S1-C5,Frontend_Bound.Frontend_Latency,25.85,% Slots,,rs_events.empty_end,0.00,5.34,
145.021270277,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.34,
145.021270277,S1-C5,Backend_Bound.Memory_Bound,24.73,% Slots,,,0.00,5.07,
145.021270277,S1-C5,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.07,
145.021270277,S1-C5,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.18,
145.021270277,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.17,% Clocks,,idq.ms_switches,0.00,5.34,<==
145.021270277,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.23,% Core_Clocks,,,0.00,5.07,
145.021270277,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
145.021270277,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
145.021270277,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.07,% Clocks,,,0.00,5.33,
145.021270277,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C6,Frontend_Bound,36.33,% Slots,,,0.00,5.34,
145.021270277,S1-C6,Backend_Bound,40.44,% Slots,,,0.00,5.34,
145.021270277,S1-C6,Retiring,7.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
145.021270277,S1-C6,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.34,
145.021270277,S1-C6,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.07,
145.021270277,S1-C6,Backend_Bound.Core_Bound,17.66,% Slots,,,0.00,5.07,
145.021270277,S1-C6,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.18,
145.021270277,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
145.021270277,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
145.021270277,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.70,% Clocks,,,0.00,5.33,
145.021270277,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C7,Frontend_Bound,34.68,% Slots,,,0.00,5.35,
145.021270277,S1-C7,Backend_Bound,41.19,% Slots,,,0.00,5.35,
145.021270277,S1-C7,Retiring,7.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
145.021270277,S1-C7,Frontend_Bound.Frontend_Latency,29.98,% Slots,,rs_events.empty_end,0.00,5.34,
145.021270277,S1-C7,Backend_Bound.Memory_Bound,25.85,% Slots,,,0.00,5.06,<==
145.021270277,S1-C7,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.06,
145.021270277,S1-C7,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.19,
145.021270277,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.18,% Clocks,,idq.ms_switches,0.00,5.34,
145.021270277,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
145.021270277,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
145.021270277,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.38,% Clocks,,,0.00,5.33,
145.021270277,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
145.021270277,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
146.508405645,S0-C0,Frontend_Bound,20.74,% Slots,,,0.00,5.11,
146.508405645,S0-C0,Backend_Bound,23.23,% Slots,,,0.00,5.11,
146.508405645,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.24,% Slots,,,0.00,5.11,
146.508405645,S0-C0,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.11,<==
146.508405645,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.00,% Core_Clocks,,,0.00,5.37,
146.508405645,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.29,% Core_Clocks,,,0.00,5.38,
146.508405645,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C1,Frontend_Bound,28.19,% Slots,,,0.00,5.11,
146.508405645,S0-C1,Retiring,12.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S0-C1,Frontend_Bound.Frontend_Latency,15.85,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S0-C1,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.11,
146.508405645,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
146.508405645,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
146.508405645,S0-C2,Frontend_Bound,40.43,% Slots,,,0.00,5.11,
146.508405645,S0-C2,Backend_Bound,23.05,% Slots,,,0.00,5.11,
146.508405645,S0-C2,Retiring,9.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S0-C2,Frontend_Bound.Frontend_Latency,18.49,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S0-C2,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.11,
146.508405645,S0-C2,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.11,
146.508405645,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
146.508405645,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
146.508405645,S0-C3,Frontend_Bound,33.13,% Slots,,,0.00,5.11,
146.508405645,S0-C3,Bad_Speculation,10.35,% Slots,,,0.00,5.11,
146.508405645,S0-C3,Backend_Bound,20.03,% Slots,,,0.00,5.11,
146.508405645,S0-C3,Frontend_Bound.Frontend_Latency,18.59,% Slots,,rs_events.empty_end,0.00,5.11,<==
146.508405645,S0-C3,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.11,
146.508405645,S0-C3,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.11,
146.508405645,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.11,
146.508405645,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C4,Frontend_Bound,49.95,% Slots,,,0.00,5.11,
146.508405645,S0-C4,Retiring,5.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
146.508405645,S0-C4,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S0-C4,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.1,
146.508405645,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.92,% Clocks,,,0.00,5.11,
146.508405645,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
146.508405645,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
146.508405645,S0-C5,Backend_Bound,33.43,% Slots,,,0.00,5.11,
146.508405645,S0-C5,Retiring,46.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S0-C5,Backend_Bound.Memory_Bound,19.94,% Slots,,,0.00,5.11,
146.508405645,S0-C5,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.11,
146.508405645,S0-C5,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.11,<==
146.508405645,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
146.508405645,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.37,% Clocks,,,0.00,5.11,
146.508405645,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C6,Frontend_Bound,31.31,% Slots,,,0.00,5.11,
146.508405645,S0-C6,Backend_Bound,46.66,% Slots,,,0.00,5.11,
146.508405645,S0-C6,Retiring,25.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S0-C6,Frontend_Bound.Frontend_Latency,39.07,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S0-C6,Backend_Bound.Memory_Bound,40.89,% Slots,,,0.00,5.11,
146.508405645,S0-C6,Retiring.Microcode_Sequencer,8.33,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.11,
146.508405645,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,<==
146.508405645,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
146.508405645,S0-C7,Frontend_Bound,30.24,% Slots,,,0.00,5.11,
146.508405645,S0-C7,Backend_Bound,45.15,% Slots,,,0.00,5.11,
146.508405645,S0-C7,Retiring,10.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S0-C7,Frontend_Bound.Frontend_Latency,35.60,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S0-C7,Backend_Bound.Core_Bound,35.35,% Slots,,,0.00,5.11,
146.508405645,S0-C7,Retiring.Microcode_Sequencer,8.41,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.11,
146.508405645,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.47,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.89,% Clocks,,,0.00,5.11,<==
146.508405645,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C0,Backend_Bound,33.32,% Slots,,,0.00,5.11,
146.508405645,S1-C0,Backend_Bound.Core_Bound,23.72,% Slots,,,0.00,5.11,
146.508405645,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.31,% Clocks,,,0.00,5.11,<==
146.508405645,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
146.508405645,S1-C1,Frontend_Bound,34.91,% Slots,,,0.00,5.11,
146.508405645,S1-C1,Backend_Bound,38.80,% Slots,,,0.00,5.11,
146.508405645,S1-C1,Retiring,21.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S1-C1,Frontend_Bound.Frontend_Latency,43.08,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S1-C1,Backend_Bound.Core_Bound,29.40,% Slots,,,0.00,5.11,
146.508405645,S1-C1,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.11,
146.508405645,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.85,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.68,% Clocks,,,0.00,5.11,<==
146.508405645,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C2,Frontend_Bound,28.04,% Slots,,,0.00,5.11,
146.508405645,S1-C2,Bad_Speculation,17.98,% Slots,,,0.00,5.11,
146.508405645,S1-C2,Backend_Bound,15.45,% Slots,,,0.00,5.11,
146.508405645,S1-C2,Retiring,31.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S1-C2,Bad_Speculation.Branch_Mispredicts,17.73,% Slots,,br_misp_retired.all_branches,0.00,5.11,
146.508405645,S1-C2,Backend_Bound.Core_Bound,10.87,% Slots,,,0.00,5.11,
146.508405645,S1-C2,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.11,<==
146.508405645,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.99,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C3,Frontend_Bound,35.87,% Slots,,,0.00,5.11,
146.508405645,S1-C3,Backend_Bound,41.39,% Slots,,,0.00,5.11,
146.508405645,S1-C3,Retiring,12.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S1-C3,Frontend_Bound.Frontend_Latency,33.55,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S1-C3,Backend_Bound.Core_Bound,33.03,% Slots,,,0.00,5.11,<==
146.508405645,S1-C3,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.11,
146.508405645,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
146.508405645,S1-C4,Frontend_Bound,31.42,% Slots,,,0.00,5.11,
146.508405645,S1-C4,Backend_Bound,39.37,% Slots,,,0.00,5.11,
146.508405645,S1-C4,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S1-C4,Frontend_Bound.Frontend_Latency,44.87,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S1-C4,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.11,
146.508405645,S1-C4,Backend_Bound.Core_Bound,28.83,% Slots,,,0.00,5.11,
146.508405645,S1-C4,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.11,
146.508405645,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.93,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
146.508405645,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.70,% Clocks,,,0.00,5.11,<==
146.508405645,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C5,Frontend_Bound,33.69,% Slots,,,0.00,5.11,
146.508405645,S1-C5,Backend_Bound,40.42,% Slots,,,0.00,5.11,
146.508405645,S1-C5,Retiring,7.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
146.508405645,S1-C5,Frontend_Bound.Frontend_Latency,74.55,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S1-C5,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.11,
146.508405645,S1-C5,Backend_Bound.Core_Bound,27.08,% Slots,,,0.00,5.11,<==
146.508405645,S1-C5,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.1,
146.508405645,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.11,
146.508405645,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
146.508405645,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
146.508405645,S1-C6,Frontend_Bound,34.94,% Slots,,,0.00,5.11,
146.508405645,S1-C6,Backend_Bound,39.68,% Slots,,,0.00,5.11,
146.508405645,S1-C6,Retiring,21.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S1-C6,Frontend_Bound.Frontend_Latency,101.85,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S1-C6,Backend_Bound.Memory_Bound,23.34,% Slots,,,0.00,5.11,
146.508405645,S1-C6,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.11,
146.508405645,S1-C6,Retiring.Microcode_Sequencer,9.50,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.11,
146.508405645,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.62,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
146.508405645,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
146.508405645,S1-C7,Frontend_Bound,34.30,% Slots,,,0.00,5.11,
146.508405645,S1-C7,Backend_Bound,41.10,% Slots,,,0.00,5.11,
146.508405645,S1-C7,Retiring,14.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
146.508405645,S1-C7,Frontend_Bound.Frontend_Latency,37.52,% Slots,,rs_events.empty_end,0.00,5.11,
146.508405645,S1-C7,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.11,
146.508405645,S1-C7,Backend_Bound.Core_Bound,30.58,% Slots,,,0.00,5.11,
146.508405645,S1-C7,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.11,
146.508405645,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.11,
146.508405645,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
146.508405645,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.64,% Clocks,,idq.ms_switches,0.00,5.11,
146.508405645,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
146.508405645,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
146.508405645,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.36,% Clocks,,,0.00,5.11,<==
146.508405645,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
146.508405645,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
146.508405645,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
146.508405645,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
146.508405645,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
146.508405645,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
146.508405645,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
146.508405645,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
148.031989595,S0-C0,Frontend_Bound,21.68,% Slots,,,0.00,5.24,
148.031989595,S0-C0,Backend_Bound,23.60,% Slots,,,0.00,5.24,
148.031989595,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,,,0.00,5.24,
148.031989595,S0-C0,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.24,
148.031989595,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.46,% Core_Clocks,,,0.00,5.24,
148.031989595,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.24,% Core_Clocks,,,0.00,5.25,
148.031989595,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.67,% Clocks,,,0.00,5.25,<==
148.031989595,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
148.031989595,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.16,% Slots,,,0.00,5.24,
148.031989595,S0-C1,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.24,
148.031989595,S0-C1,Backend_Bound.Core_Bound,41.59,% Slots,,,0.00,5.24,
148.031989595,S0-C1,Backend_Bound,56.17,% Slots,,,0.00,5.24,
148.031989595,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.07,% Core_Clocks,,,0.00,5.24,
148.031989595,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.41,% Core_Clocks,,,0.00,5.25,
148.031989595,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
148.031989595,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.83,% Clocks,,,0.00,5.25,<==
148.031989595,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C2,Backend_Bound,21.06,% Slots,,,0.00,5.24,
148.031989595,S0-C2,Backend_Bound.Core_Bound,14.21,% Slots,,,0.00,5.24,
148.031989595,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.59,% Clocks,,,0.00,5.25,<==
148.031989595,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C3,Frontend_Bound,30.20,% Slots,,,0.00,5.24,
148.031989595,S0-C3,Backend_Bound,33.86,% Slots,,,0.00,5.24,
148.031989595,S0-C3,Frontend_Bound.Frontend_Latency,15.56,% Slots,,rs_events.empty_end,0.00,5.24,
148.031989595,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.72,% Slots,,,0.00,5.24,
148.031989595,S0-C3,Backend_Bound.Memory_Bound,10.01,% Slots,,,0.00,5.24,
148.031989595,S0-C3,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.24,<==
148.031989595,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.24,
148.031989595,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.93,% Core_Clocks,,,0.00,5.25,
148.031989595,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.86,% Slots,,,0.00,5.24,
148.031989595,S0-C4,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.24,
148.031989595,S0-C4,Backend_Bound.Core_Bound,41.39,% Slots,,,0.00,5.24,
148.031989595,S0-C4,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S0-C4,Backend_Bound,55.86,% Slots,,,0.00,5.24,
148.031989595,S0-C4,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,31.00,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.06,% Core_Clocks,,,0.00,5.24,
148.031989595,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.97,% Core_Clocks,,,0.00,5.25,
148.031989595,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
148.031989595,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.38,% Clocks,,,0.00,5.25,<==
148.031989595,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C5,Frontend_Bound,58.11,% Slots,,,0.00,5.24,
148.031989595,S0-C5,Backend_Bound,19.19,% Slots,,,0.00,5.24,
148.031989595,S0-C5,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S0-C5,Frontend_Bound.Frontend_Latency,18.21,% Slots,,rs_events.empty_end,0.00,5.24,
148.031989595,S0-C5,Frontend_Bound.Frontend_Bandwidth,64.53,% Slots,,,0.00,5.24,
148.031989595,S0-C5,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.24,
148.031989595,S0-C5,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.25,
148.031989595,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.28,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.33,% Core_Clocks,,,0.00,5.25,<==
148.031989595,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
148.031989595,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
148.031989595,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C6,Frontend_Bound,66.34,% Slots,,,0.00,5.24,
148.031989595,S0-C6,Backend_Bound,10.90,% Slots,,,0.00,5.24,
148.031989595,S0-C6,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S0-C6,Frontend_Bound.Frontend_Latency,29.21,% Slots,,rs_events.empty_end,0.00,5.24,
148.031989595,S0-C6,Frontend_Bound.Frontend_Bandwidth,51.95,% Slots,,,0.00,5.24,
148.031989595,S0-C6,Retiring.Microcode_Sequencer,13.89,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.25,
148.031989595,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.28,% Core_Clocks,,,0.00,5.25,<==
148.031989595,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C7,Frontend_Bound,66.71,% Slots,,,0.00,5.24,
148.031989595,S0-C7,Bad_Speculation,25.42,% Slots,,,0.00,5.24,
148.031989595,S0-C7,Retiring,19.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S0-C7,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,0.00,5.24,<==
148.031989595,S0-C7,Bad_Speculation.Branch_Mispredicts,23.27,% Slots,,br_misp_retired.all_branches,0.00,5.24,
148.031989595,S0-C7,Retiring.Microcode_Sequencer,14.40,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.25,
148.031989595,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C0,Frontend_Bound,22.60,% Slots,,,0.00,5.24,
148.031989595,S1-C0,Backend_Bound,23.39,% Slots,,,0.00,5.24,
148.031989595,S1-C0,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.24,
148.031989595,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.94,% Clocks,,,0.00,5.25,<==
148.031989595,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C1,Frontend_Bound,34.66,% Slots,,,0.00,5.25,
148.031989595,S1-C1,Backend_Bound,40.01,% Slots,,,0.00,5.25,
148.031989595,S1-C1,Retiring,18.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S1-C1,Frontend_Bound.Frontend_Latency,30.21,% Slots,,rs_events.empty_end,0.00,5.25,
148.031989595,S1-C1,Backend_Bound.Memory_Bound,31.03,% Slots,,,0.00,5.25,
148.031989595,S1-C1,Retiring.Microcode_Sequencer,15.19,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.25,
148.031989595,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.60,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
148.031989595,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
148.031989595,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C2,Frontend_Bound,35.11,% Slots,,,0.00,5.25,
148.031989595,S1-C2,Backend_Bound,40.57,% Slots,,,0.00,5.25,<==
148.031989595,S1-C2,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S1-C2,Frontend_Bound.Frontend_Latency,21.36,% Slots,,rs_events.empty_end,0.00,5.25,
148.031989595,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.31,% Slots,,,0.00,5.24,
148.031989595,S1-C2,Backend_Bound.Memory_Bound,21.87,% Slots,,,0.00,5.25,
148.031989595,S1-C2,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.25,
148.031989595,S1-C2,Retiring.Microcode_Sequencer,14.93,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.25,
148.031989595,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.50,% Core_Clocks,,,0.00,5.25,
148.031989595,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
148.031989595,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
148.031989595,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C3,Frontend_Bound,30.95,% Slots,,,0.00,5.25,
148.031989595,S1-C3,Backend_Bound,44.45,% Slots,,,0.00,5.25,
148.031989595,S1-C3,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S1-C3,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.25,
148.031989595,S1-C3,Backend_Bound.Memory_Bound,31.85,% Slots,,,0.00,5.25,
148.031989595,S1-C3,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.25,
148.031989595,S1-C3,Retiring.Microcode_Sequencer,14.40,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.25,
148.031989595,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.45,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
148.031989595,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
148.031989595,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C4,Frontend_Bound,36.36,% Slots,,,0.00,5.25,
148.031989595,S1-C4,Backend_Bound,39.13,% Slots,,,0.00,5.25,
148.031989595,S1-C4,Retiring,20.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S1-C4,Frontend_Bound.Frontend_Latency,21.89,% Slots,,rs_events.empty_end,0.00,5.25,
148.031989595,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.24,
148.031989595,S1-C4,Backend_Bound.Memory_Bound,22.71,% Slots,,,0.00,5.25,
148.031989595,S1-C4,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.25,
148.031989595,S1-C4,Retiring.Microcode_Sequencer,15.50,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.24,
148.031989595,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.24,
148.031989595,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.98,% Core_Clocks,,,0.00,5.25,
148.031989595,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
148.031989595,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C5,Frontend_Bound,31.80,% Slots,,,0.00,5.25,
148.031989595,S1-C5,Backend_Bound,42.68,% Slots,,,0.00,5.25,
148.031989595,S1-C5,Retiring,19.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S1-C5,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.25,
148.031989595,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.97,% Slots,,,0.00,5.24,
148.031989595,S1-C5,Backend_Bound.Memory_Bound,26.13,% Slots,,,0.00,5.25,
148.031989595,S1-C5,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.25,
148.031989595,S1-C5,Retiring.Microcode_Sequencer,15.45,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.25,
148.031989595,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.38,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.27,% Core_Clocks,,,0.00,5.25,
148.031989595,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
148.031989595,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C6,Frontend_Bound,33.01,% Slots,,,0.00,5.25,
148.031989595,S1-C6,Backend_Bound,42.49,% Slots,,,0.00,5.25,
148.031989595,S1-C6,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S1-C6,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.25,
148.031989595,S1-C6,Backend_Bound.Memory_Bound,25.35,% Slots,,,0.00,5.25,
148.031989595,S1-C6,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.25,
148.031989595,S1-C6,Retiring.Microcode_Sequencer,14.25,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.25,
148.031989595,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.36,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
148.031989595,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
148.031989595,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.74,% Clocks,,,0.00,5.25,
148.031989595,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C7,Frontend_Bound,31.68,% Slots,,,0.00,5.25,
148.031989595,S1-C7,Backend_Bound,42.74,% Slots,,,0.00,5.25,
148.031989595,S1-C7,Retiring,18.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
148.031989595,S1-C7,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.25,
148.031989595,S1-C7,Backend_Bound.Memory_Bound,26.87,% Slots,,,0.00,5.25,
148.031989595,S1-C7,Backend_Bound.Core_Bound,15.87,% Slots,,,0.00,5.25,
148.031989595,S1-C7,Retiring.Microcode_Sequencer,14.48,% Slots,,idq.ms_uops,0.00,5.24,
148.031989595,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.25,
148.031989595,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
148.031989595,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.79,% Clocks,,idq.ms_switches,0.00,5.25,
148.031989595,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
148.031989595,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
148.031989595,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
148.031989595,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
148.031989595,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
150.320049704,S0-C0,Frontend_Bound,24.11,% Slots,,,0.00,5.25,
150.320049704,S0-C0,Backend_Bound,22.16,% Slots,,,0.00,5.25,
150.320049704,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.25,
150.320049704,S0-C0,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.25,
150.320049704,S0-C0,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.25,
150.320049704,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.75,% Core_Clocks,,,0.00,5.26,<==
150.320049704,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.49,% Core_Clocks,,,0.00,5.25,
150.320049704,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C1,Frontend_Bound,28.36,% Slots,,,0.00,5.25,
150.320049704,S0-C1,Backend_Bound,40.26,% Slots,,,0.00,5.25,
150.320049704,S0-C1,Retiring,20.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S0-C1,Frontend_Bound.Frontend_Latency,15.37,% Slots,,rs_events.empty_end,0.00,5.25,
150.320049704,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.25,
150.320049704,S0-C1,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.25,
150.320049704,S0-C1,Backend_Bound.Core_Bound,24.95,% Slots,,,0.00,5.25,<==
150.320049704,S0-C1,Retiring.Microcode_Sequencer,12.16,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.29,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.34,% Core_Clocks,,,0.00,5.25,
150.320049704,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C2,Frontend_Bound.Frontend_Bandwidth,78.11,% Slots,,,0.00,5.25,
150.320049704,S0-C2,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.25,
150.320049704,S0-C2,Backend_Bound.Core_Bound,33.47,% Slots,,,0.00,5.25,<==
150.320049704,S0-C2,Backend_Bound,43.77,% Slots,,,0.00,5.25,
150.320049704,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.03,% Core_Clocks,,,0.00,5.25,
150.320049704,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C3,Backend_Bound,32.73,% Slots,,,0.00,5.25,
150.320049704,S0-C3,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.25,
150.320049704,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.50,% Clocks,,,0.00,5.25,<==
150.320049704,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C4,Frontend_Bound,23.03,% Slots,,,0.00,5.25,
150.320049704,S0-C4,Backend_Bound,46.91,% Slots,,,0.00,5.25,
150.320049704,S0-C4,Retiring,13.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.66,% Slots,,,0.00,5.25,
150.320049704,S0-C4,Backend_Bound.Memory_Bound,42.52,% Slots,,,0.00,5.25,
150.320049704,S0-C4,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.26,
150.320049704,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.53,% Core_Clocks,,,0.00,5.25,
150.320049704,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
150.320049704,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
150.320049704,S0-C5,Frontend_Bound,21.64,% Slots,,,0.00,5.25,
150.320049704,S0-C5,Backend_Bound,45.33,% Slots,,,0.00,5.25,
150.320049704,S0-C5,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S0-C5,Frontend_Bound.Frontend_Latency,24.46,% Slots,,rs_events.empty_end,0.00,5.25,
150.320049704,S0-C5,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.26,
150.320049704,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.26,
150.320049704,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
150.320049704,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C6,Frontend_Bound,46.79,% Slots,,,0.00,5.25,
150.320049704,S0-C6,Bad_Speculation,10.06,% Slots,,,0.00,5.25,
150.320049704,S0-C6,Backend_Bound,15.80,% Slots,,,0.00,5.25,
150.320049704,S0-C6,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S0-C6,Frontend_Bound.Frontend_Bandwidth,53.48,% Slots,,,0.00,5.25,<==
150.320049704,S0-C6,Bad_Speculation.Branch_Mispredicts,9.39,% Slots,,br_misp_retired.all_branches,0.00,5.25,
150.320049704,S0-C6,Backend_Bound.Memory_Bound,53.47,% Slots,,,0.00,5.25,
150.320049704,S0-C6,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.26,
150.320049704,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C7,Frontend_Bound,24.21,% Slots,,,0.00,5.25,
150.320049704,S0-C7,Backend_Bound,48.21,% Slots,,,0.00,5.25,
150.320049704,S0-C7,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S0-C7,Frontend_Bound.Frontend_Latency,16.13,% Slots,,rs_events.empty_end,0.00,5.25,
150.320049704,S0-C7,Retiring.Microcode_Sequencer,13.60,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.42,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
150.320049704,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
150.320049704,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C0,Frontend_Bound,41.95,% Slots,,,0.00,5.25,
150.320049704,S1-C0,Backend_Bound,20.74,% Slots,,,0.00,5.25,
150.320049704,S1-C0,Retiring,23.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S1-C0,Frontend_Bound.Frontend_Latency,39.44,% Slots,,rs_events.empty_end,0.00,5.25,<==
150.320049704,S1-C0,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.25,
150.320049704,S1-C0,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.60,% Clocks,,,0.00,5.25,
150.320049704,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.89,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C1,Frontend_Bound,36.15,% Slots,,,0.00,5.43,
150.320049704,S1-C1,Backend_Bound,38.98,% Slots,,,0.00,5.43,
150.320049704,S1-C1,Retiring,24.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S1-C1,Frontend_Bound.Frontend_Latency,45.25,% Slots,,rs_events.empty_end,0.00,5.25,
150.320049704,S1-C1,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.25,
150.320049704,S1-C1,Backend_Bound.Core_Bound,22.44,% Slots,,,0.00,5.25,
150.320049704,S1-C1,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.25,
150.320049704,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.33,% Clocks,,,0.00,5.25,<==
150.320049704,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C2,Frontend_Bound,36.03,% Slots,,,0.00,5.43,
150.320049704,S1-C2,Backend_Bound,39.98,% Slots,,,0.00,5.43,
150.320049704,S1-C2,Retiring,14.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S1-C2,Frontend_Bound.Frontend_Latency,46.09,% Slots,,rs_events.empty_end,0.00,5.25,
150.320049704,S1-C2,Backend_Bound.Memory_Bound,13.67,% Slots,,,0.00,5.25,
150.320049704,S1-C2,Backend_Bound.Core_Bound,26.31,% Slots,,,0.00,5.25,
150.320049704,S1-C2,Retiring.Microcode_Sequencer,10.95,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.25,
150.320049704,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.97,% Clocks,,,0.00,5.25,<==
150.320049704,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C3,Frontend_Bound,34.62,% Slots,,,0.00,5.43,
150.320049704,S1-C3,Backend_Bound,40.46,% Slots,,,0.00,5.43,
150.320049704,S1-C3,Retiring,26.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S1-C3,Frontend_Bound.Frontend_Latency,37.55,% Slots,,rs_events.empty_end,0.00,5.25,
150.320049704,S1-C3,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.25,
150.320049704,S1-C3,Backend_Bound.Core_Bound,28.24,% Slots,,,0.00,5.25,<==
150.320049704,S1-C3,Retiring.Microcode_Sequencer,16.13,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.25,
150.320049704,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.06,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C4,Backend_Bound,75.40,% Slots,,,0.00,5.43,
150.320049704,S1-C4,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S1-C4,Backend_Bound.Memory_Bound,20.56,% Slots,,,0.00,5.25,
150.320049704,S1-C4,Backend_Bound.Core_Bound,54.84,% Slots,,,0.00,5.25,
150.320049704,S1-C4,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,34.42,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.09,% Clocks,,,0.00,5.25,<==
150.320049704,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C5,Frontend_Bound,35.59,% Slots,,,0.00,5.43,
150.320049704,S1-C5,Backend_Bound,39.26,% Slots,,,0.00,5.43,
150.320049704,S1-C5,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S1-C5,Frontend_Bound.Frontend_Latency,43.16,% Slots,,rs_events.empty_end,0.00,5.25,
150.320049704,S1-C5,Backend_Bound.Memory_Bound,13.33,% Slots,,,0.00,5.25,
150.320049704,S1-C5,Backend_Bound.Core_Bound,25.93,% Slots,,,0.00,5.25,<==
150.320049704,S1-C5,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.25,
150.320049704,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C6,Frontend_Bound,35.84,% Slots,,,0.00,5.43,
150.320049704,S1-C6,Backend_Bound,40.66,% Slots,,,0.00,5.42,
150.320049704,S1-C6,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
150.320049704,S1-C6,Frontend_Bound.Frontend_Latency,56.35,% Slots,,rs_events.empty_end,0.00,5.25,
150.320049704,S1-C6,Backend_Bound.Memory_Bound,16.68,% Slots,,,0.00,5.25,
150.320049704,S1-C6,Backend_Bound.Core_Bound,23.98,% Slots,,,0.00,5.25,<==
150.320049704,S1-C6,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.25,
150.320049704,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.25,
150.320049704,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
150.320049704,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.25,
150.320049704,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
150.320049704,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C7,Backend_Bound,31.55,% Slots,,,0.00,5.43,
150.320049704,S1-C7,Backend_Bound.Core_Bound,22.56,% Slots,,,0.00,5.25,
150.320049704,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.89,% Clocks,,,0.00,5.25,<==
150.320049704,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
150.320049704,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
150.320049704,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C0,Backend_Bound,32.31,% Slots,,,0.00,5.26,
151.916119799,S0-C0,Backend_Bound.Memory_Bound,10.33,% Slots,,,0.00,5.26,
151.916119799,S0-C0,Backend_Bound.Core_Bound,21.98,% Slots,,,0.00,5.26,
151.916119799,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
151.916119799,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.32,% Clocks,,,0.00,5.26,<==
151.916119799,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C1,Frontend_Bound,31.18,% Slots,,,0.00,5.26,
151.916119799,S0-C1,Backend_Bound,25.61,% Slots,,,0.00,5.26,
151.916119799,S0-C1,Frontend_Bound.Frontend_Latency,17.80,% Slots,,rs_events.empty_end,0.00,5.26,<==
151.916119799,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.63,% Slots,,,0.00,5.26,
151.916119799,S0-C1,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.26,
151.916119799,S0-C1,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.26,
151.916119799,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.26,
151.916119799,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.10,% Core_Clocks,,,0.00,5.26,
151.916119799,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.61,% Core_Clocks,,,0.00,5.26,
151.916119799,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
151.916119799,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.69,% Clocks,,,0.00,5.26,
151.916119799,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
151.916119799,S0-C2,Frontend_Bound,44.24,% Slots,,,0.00,5.25,<==
151.916119799,S0-C2,Bad_Speculation,10.67,% Slots,,,0.00,5.25,
151.916119799,S0-C2,Frontend_Bound.Frontend_Latency,24.95,% Slots,,rs_events.empty_end,0.00,5.25,
151.916119799,S0-C2,Frontend_Bound.Frontend_Bandwidth,28.14,% Slots,,,0.00,5.25,
151.916119799,S0-C2,Bad_Speculation.Branch_Mispredicts,10.31,% Slots,,br_misp_retired.all_branches,0.00,5.25,
151.916119799,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.25,
151.916119799,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.33,% Core_Clocks,,,0.00,5.26,
151.916119799,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.30,% Core_Clocks,,,0.00,5.26,
151.916119799,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C3,Frontend_Bound,33.18,% Slots,,,0.00,5.26,
151.916119799,S0-C3,Backend_Bound,42.52,% Slots,,,0.00,5.26,
151.916119799,S0-C3,Retiring,5.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S0-C3,Frontend_Bound.Frontend_Latency,33.15,% Slots,,rs_events.empty_end,0.00,5.25,
151.916119799,S0-C3,Backend_Bound.Memory_Bound,27.51,% Slots,,,0.00,5.25,
151.916119799,S0-C3,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.25,
151.916119799,S0-C3,Retiring.Microcode_Sequencer,4.89,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,31.82,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
151.916119799,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C4,Frontend_Bound,52.49,% Slots,,,0.00,5.26,
151.916119799,S0-C4,Retiring,32.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S0-C4,Frontend_Bound.Frontend_Latency,32.77,% Slots,,rs_events.empty_end,0.00,5.26,
151.916119799,S0-C4,Retiring.Microcode_Sequencer,15.66,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.35,% Clocks,,,0.00,5.26,<==
151.916119799,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C5,Frontend_Bound,39.10,% Slots,,,0.00,5.25,
151.916119799,S0-C5,Backend_Bound,35.82,% Slots,,,0.00,5.25,
151.916119799,S0-C5,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S0-C5,Frontend_Bound.Frontend_Latency,33.14,% Slots,,rs_events.empty_end,0.00,5.25,<==
151.916119799,S0-C5,Backend_Bound.Memory_Bound,19.98,% Slots,,,0.00,5.25,
151.916119799,S0-C5,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.25,
151.916119799,S0-C5,Retiring.Microcode_Sequencer,14.48,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.58,% Clocks,,,0.00,5.26,
151.916119799,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.39,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
151.916119799,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
151.916119799,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C6,Frontend_Bound,35.47,% Slots,,,0.00,5.26,
151.916119799,S0-C6,Backend_Bound,40.39,% Slots,,,0.00,5.26,<==
151.916119799,S0-C6,Retiring,15.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S0-C6,Frontend_Bound.Frontend_Latency,28.80,% Slots,,rs_events.empty_end,0.00,5.26,
151.916119799,S0-C6,Backend_Bound.Memory_Bound,20.67,% Slots,,,0.00,5.26,
151.916119799,S0-C6,Backend_Bound.Core_Bound,19.72,% Slots,,,0.00,5.26,
151.916119799,S0-C6,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.89,% Clocks,,,0.00,5.26,
151.916119799,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.42,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
151.916119799,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
151.916119799,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C7,Frontend_Bound,37.24,% Slots,,,0.00,5.26,
151.916119799,S0-C7,Frontend_Bound.Frontend_Latency,23.31,% Slots,,rs_events.empty_end,0.00,5.26,<==
151.916119799,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.26,
151.916119799,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
151.916119799,S1-C0,Frontend_Bound,20.88,% Slots,,,0.00,5.25,
151.916119799,S1-C0,Backend_Bound,54.52,% Slots,,,0.00,5.25,
151.916119799,S1-C0,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.25,
151.916119799,S1-C0,Backend_Bound.Core_Bound,29.96,% Slots,,,0.00,5.25,
151.916119799,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.90,% Clocks,,,0.00,5.26,<==
151.916119799,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C1,Frontend_Bound,32.09,% Slots,,,0.00,5.26,
151.916119799,S1-C1,Backend_Bound,40.73,% Slots,,,0.00,5.26,
151.916119799,S1-C1,Retiring,17.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S1-C1,Frontend_Bound.Frontend_Latency,22.74,% Slots,,rs_events.empty_end,0.00,5.25,
151.916119799,S1-C1,Backend_Bound.Core_Bound,56.74,% Slots,,,0.00,5.25,<==
151.916119799,S1-C1,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.26,
151.916119799,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.51,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C2,Frontend_Bound,39.02,% Slots,,,0.00,5.26,
151.916119799,S1-C2,Backend_Bound,38.23,% Slots,,,0.00,5.26,
151.916119799,S1-C2,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S1-C2,Frontend_Bound.Frontend_Latency,26.41,% Slots,,rs_events.empty_end,0.00,5.26,<==
151.916119799,S1-C2,Backend_Bound.Core_Bound,58.88,% Slots,,,0.00,5.26,
151.916119799,S1-C2,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.26,
151.916119799,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C3,Frontend_Bound,39.02,% Slots,,,0.00,5.26,
151.916119799,S1-C3,Backend_Bound,38.75,% Slots,,,0.00,5.26,
151.916119799,S1-C3,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S1-C3,Frontend_Bound.Frontend_Latency,69.09,% Slots,,rs_events.empty_end,0.00,5.25,<==
151.916119799,S1-C3,Backend_Bound.Core_Bound,65.79,% Slots,,,0.00,5.25,
151.916119799,S1-C3,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.26,
151.916119799,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C4,Frontend_Bound,34.59,% Slots,,,0.00,5.26,
151.916119799,S1-C4,Backend_Bound,42.28,% Slots,,,0.00,5.26,
151.916119799,S1-C4,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S1-C4,Frontend_Bound.Frontend_Latency,44.25,% Slots,,rs_events.empty_end,0.00,5.25,
151.916119799,S1-C4,Backend_Bound.Core_Bound,58.89,% Slots,,,0.00,5.25,<==
151.916119799,S1-C4,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.26,
151.916119799,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C5,Frontend_Bound,36.29,% Slots,,,0.00,5.26,
151.916119799,S1-C5,Backend_Bound,40.43,% Slots,,,0.00,5.26,
151.916119799,S1-C5,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S1-C5,Frontend_Bound.Frontend_Latency,30.39,% Slots,,rs_events.empty_end,0.00,5.26,
151.916119799,S1-C5,Backend_Bound.Core_Bound,54.19,% Slots,,,0.00,5.26,<==
151.916119799,S1-C5,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.26,
151.916119799,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.25,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
151.916119799,S1-C6,Frontend_Bound,36.43,% Slots,,,0.00,5.26,
151.916119799,S1-C6,Backend_Bound,40.85,% Slots,,,0.00,5.26,
151.916119799,S1-C6,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
151.916119799,S1-C6,Frontend_Bound.Frontend_Latency,58.56,% Slots,,rs_events.empty_end,0.00,5.26,
151.916119799,S1-C6,Backend_Bound.Core_Bound,46.22,% Slots,,,0.00,5.26,<==
151.916119799,S1-C6,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.26,
151.916119799,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.26,
151.916119799,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C7,Frontend_Bound,35.18,% Slots,,,0.00,5.25,
151.916119799,S1-C7,Backend_Bound,42.92,% Slots,,,0.00,5.25,
151.916119799,S1-C7,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
151.916119799,S1-C7,Frontend_Bound.Frontend_Latency,44.27,% Slots,,rs_events.empty_end,0.00,5.25,
151.916119799,S1-C7,Backend_Bound.Core_Bound,55.36,% Slots,,,0.00,5.25,<==
151.916119799,S1-C7,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.25,
151.916119799,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.26,
151.916119799,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
151.916119799,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.32,% Clocks,,idq.ms_switches,0.00,5.26,
151.916119799,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
151.916119799,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
151.916119799,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
151.916119799,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
151.916119799,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
151.916119799,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
151.916119799,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
153.400784355,S0-C0,Backend_Bound,29.88,% Slots,,,0.00,5.12,
153.400784355,S0-C0,Backend_Bound.Core_Bound,20.27,% Slots,,,0.00,5.12,
153.400784355,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.85,% Clocks,,,0.00,5.11,<==
153.400784355,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C1,Backend_Bound,53.64,% Slots,,,0.00,5.13,
153.400784355,S0-C1,Backend_Bound.Memory_Bound,21.51,% Slots,,,0.00,5.13,
153.400784355,S0-C1,Backend_Bound.Core_Bound,32.13,% Slots,,,0.00,5.13,<==
153.400784355,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
153.400784355,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C2,Frontend_Bound,25.03,% Slots,,,0.00,5.12,
153.400784355,S0-C2,Backend_Bound,11.35,% Slots,,,0.00,5.12,
153.400784355,S0-C2,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
153.400784355,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.89,% Slots,,,0.00,5.12,
153.400784355,S0-C2,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.12,
153.400784355,S0-C2,Retiring.Microcode_Sequencer,12.41,% Slots,,idq.ms_uops,0.00,5.4,
153.400784355,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.06,% Core_Clocks,,,0.00,5.33,<==
153.400784355,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.52,% Core_Clocks,,,0.00,5.12,
153.400784355,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
153.400784355,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C3,Backend_Bound,38.52,% Slots,,,0.00,5.13,
153.400784355,S0-C3,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
153.400784355,S0-C3,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.13,
153.400784355,S0-C3,Backend_Bound.Core_Bound,25.13,% Slots,,,0.00,5.13,<==
153.400784355,S0-C3,Retiring.Microcode_Sequencer,15.43,% Slots,,idq.ms_uops,0.00,5.4,
153.400784355,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.85,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
153.400784355,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
153.400784355,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C4,Backend_Bound,74.27,% Slots,,,0.00,5.12,
153.400784355,S0-C4,Retiring,35.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
153.400784355,S0-C4,Backend_Bound.Memory_Bound,60.82,% Slots,,,0.00,5.12,
153.400784355,S0-C4,Backend_Bound.Core_Bound,13.45,% Slots,,,0.00,5.12,
153.400784355,S0-C4,Retiring.Microcode_Sequencer,12.27,% Slots,,idq.ms_uops,0.00,5.39,
153.400784355,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.46,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
153.400784355,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
153.400784355,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C5,Frontend_Bound,22.60,% Slots,,,0.00,5.12,
153.400784355,S0-C5,Backend_Bound,40.05,% Slots,,,0.00,5.12,
153.400784355,S0-C5,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
153.400784355,S0-C5,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.12,
153.400784355,S0-C5,Backend_Bound.Core_Bound,26.21,% Slots,,,0.00,5.12,<==
153.400784355,S0-C5,Retiring.Microcode_Sequencer,15.32,% Slots,,idq.ms_uops,0.00,5.4,
153.400784355,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
153.400784355,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C6,Frontend_Bound,24.84,% Slots,,,0.00,5.12,
153.400784355,S0-C6,Backend_Bound,31.53,% Slots,,,0.00,5.12,
153.400784355,S0-C6,Retiring,20.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
153.400784355,S0-C6,Frontend_Bound.Frontend_Bandwidth,27.74,% Slots,,,0.00,5.12,
153.400784355,S0-C6,Backend_Bound.Memory_Bound,21.06,% Slots,,,0.00,5.12,
153.400784355,S0-C6,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.12,
153.400784355,S0-C6,Retiring.Microcode_Sequencer,15.95,% Slots,,idq.ms_uops,0.00,5.4,
153.400784355,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.30,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.40,% Core_Clocks,,,0.00,5.33,
153.400784355,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
153.400784355,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
153.400784355,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C7,Frontend_Bound,41.62,% Slots,,,0.00,5.12,
153.400784355,S0-C7,Bad_Speculation,10.42,% Slots,,,0.00,5.12,
153.400784355,S0-C7,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.12,
153.400784355,S0-C7,Frontend_Bound.Frontend_Bandwidth,49.46,% Slots,,,0.00,5.12,
153.400784355,S0-C7,Bad_Speculation.Branch_Mispredicts,10.05,% Slots,,br_misp_retired.all_branches,0.00,5.12,
153.400784355,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.39,
153.400784355,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
153.400784355,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.84,% Core_Clocks,,,0.00,5.34,<==
153.400784355,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C0,Frontend_Bound,24.96,% Slots,,,0.00,5.13,
153.400784355,S1-C0,Backend_Bound,22.80,% Slots,,,0.00,5.13,
153.400784355,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.13,
153.400784355,S1-C0,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.13,
153.400784355,S1-C0,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.13,
153.400784355,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.32,% Core_Clocks,,,0.00,5.34,<==
153.400784355,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
153.400784355,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.96,% Clocks,,,0.00,5.11,
153.400784355,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C1,Frontend_Bound,31.11,% Slots,,,0.00,5.13,
153.400784355,S1-C1,Backend_Bound,33.05,% Slots,,,0.00,5.13,
153.400784355,S1-C1,Frontend_Bound.Frontend_Latency,28.69,% Slots,,rs_events.empty_end,0.00,5.12,
153.400784355,S1-C1,Backend_Bound.Core_Bound,40.39,% Slots,,,0.00,5.12,<==
153.400784355,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,0.00,5.4,
153.400784355,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
153.400784355,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C2,Frontend_Bound,36.28,% Slots,,,0.00,5.13,
153.400784355,S1-C2,Backend_Bound,40.27,% Slots,,,0.00,5.13,
153.400784355,S1-C2,Retiring,18.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
153.400784355,S1-C2,Frontend_Bound.Frontend_Latency,27.89,% Slots,,rs_events.empty_end,0.00,5.13,
153.400784355,S1-C2,Backend_Bound.Memory_Bound,32.40,% Slots,,,0.00,5.13,
153.400784355,S1-C2,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.13,
153.400784355,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.39,
153.400784355,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
153.400784355,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
153.400784355,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
153.400784355,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C3,Frontend_Bound,34.37,% Slots,,,0.00,5.13,
153.400784355,S1-C3,Backend_Bound,41.14,% Slots,,,0.00,5.13,
153.400784355,S1-C3,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
153.400784355,S1-C3,Frontend_Bound.Frontend_Latency,45.76,% Slots,,rs_events.empty_end,0.00,5.13,
153.400784355,S1-C3,Backend_Bound.Memory_Bound,62.51,% Slots,,,0.00,5.13,
153.400784355,S1-C3,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.13,
153.400784355,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.4,
153.400784355,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
153.400784355,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.4,
153.400784355,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
153.400784355,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
153.400784355,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C4,Frontend_Bound,35.64,% Slots,,,0.00,5.13,
153.400784355,S1-C4,Backend_Bound,40.78,% Slots,,,0.00,5.13,
153.400784355,S1-C4,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
153.400784355,S1-C4,Frontend_Bound.Frontend_Latency,43.10,% Slots,,rs_events.empty_end,0.00,5.13,
153.400784355,S1-C4,Backend_Bound.Memory_Bound,47.09,% Slots,,,0.00,5.13,
153.400784355,S1-C4,Retiring.Microcode_Sequencer,12.68,% Slots,,idq.ms_uops,0.00,5.12,
153.400784355,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.39,
153.400784355,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
153.400784355,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,<==
153.400784355,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C5,Frontend_Bound,35.78,% Slots,,,0.00,5.13,
153.400784355,S1-C5,Backend_Bound,40.40,% Slots,,,0.00,5.13,<==
153.400784355,S1-C5,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
153.400784355,S1-C5,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.4,
153.400784355,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.39,
153.400784355,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
153.400784355,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.81,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C6,Frontend_Bound,33.09,% Slots,,,0.00,5.13,
153.400784355,S1-C6,Backend_Bound,42.24,% Slots,,,0.00,5.13,
153.400784355,S1-C6,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
153.400784355,S1-C6,Frontend_Bound.Frontend_Latency,86.97,% Slots,,rs_events.empty_end,0.00,5.13,
153.400784355,S1-C6,Backend_Bound.Core_Bound,53.71,% Slots,,,0.00,5.13,
153.400784355,S1-C6,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.4,
153.400784355,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.39,
153.400784355,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
153.400784355,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.42,% Clocks,,,0.00,5.11,<==
153.400784355,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C7,Frontend_Bound,33.50,% Slots,,,0.00,5.13,
153.400784355,S1-C7,Backend_Bound,42.52,% Slots,,,0.00,5.13,
153.400784355,S1-C7,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
153.400784355,S1-C7,Frontend_Bound.Frontend_Latency,64.23,% Slots,,rs_events.empty_end,0.00,5.13,
153.400784355,S1-C7,Backend_Bound.Core_Bound,55.28,% Slots,,,0.00,5.13,
153.400784355,S1-C7,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.4,
153.400784355,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.39,
153.400784355,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
153.400784355,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.74,% Clocks,,idq.ms_switches,0.00,5.39,
153.400784355,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.26,% Clocks,,,0.00,5.11,<==
153.400784355,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
153.400784355,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
156.10040677,S0-C0,Backend_Bound,38.85,% Slots,,,0.00,5.33,<==
156.10040677,S0-C0,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.18,
156.10040677,S0-C0,Backend_Bound.Core_Bound,19.15,% Slots,,,0.00,5.18,
156.10040677,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
156.10040677,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.26,% Clocks,,,0.00,5.33,
156.10040677,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C1,Backend_Bound,33.44,% Slots,,,0.00,5.33,
156.10040677,S0-C1,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.18,
156.10040677,S0-C1,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.18,
156.10040677,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
156.10040677,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.15,% Clocks,,,0.00,5.33,<==
156.10040677,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C2,Frontend_Bound,31.24,% Slots,,,0.00,5.33,
156.10040677,S0-C2,Backend_Bound,17.79,% Slots,,,0.00,5.33,
156.10040677,S0-C2,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.33,<==
156.10040677,S0-C2,Backend_Bound.Memory_Bound,79.40,% Slots,,,0.00,5.18,
156.10040677,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.18,
156.10040677,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
156.10040677,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
156.10040677,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C3,Frontend_Bound,34.38,% Slots,,,0.00,5.33,
156.10040677,S0-C3,Backend_Bound,17.43,% Slots,,,0.00,5.33,
156.10040677,S0-C3,Frontend_Bound.Frontend_Latency,19.65,% Slots,,rs_events.empty_end,0.00,5.33,
156.10040677,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.33,
156.10040677,S0-C3,Backend_Bound.Memory_Bound,19.03,% Slots,,,0.00,5.18,
156.10040677,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.18,
156.10040677,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,<==
156.10040677,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.15,% Core_Clocks,,,0.00,5.19,
156.10040677,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C4,Frontend_Bound,33.66,% Slots,,,0.00,5.33,
156.10040677,S0-C4,Bad_Speculation,16.56,% Slots,,,0.00,5.33,
156.10040677,S0-C4,Retiring,11.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S0-C4,Frontend_Bound.Frontend_Bandwidth,35.40,% Slots,,,0.00,5.33,
156.10040677,S0-C4,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.18,
156.10040677,S0-C4,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.95,% Clocks,,idq.ms_switches,0.00,5.19,
156.10040677,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.84,% Core_Clocks,,,0.00,5.19,<==
156.10040677,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C5,Backend_Bound,69.30,% Slots,,,0.00,5.33,
156.10040677,S0-C5,Retiring,10.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S0-C5,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.19,
156.10040677,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
156.10040677,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C6,Frontend_Bound,20.67,% Slots,,,0.00,5.33,
156.10040677,S0-C6,Backend_Bound,61.76,% Slots,,,0.00,5.33,
156.10040677,S0-C6,Retiring,33.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S0-C6,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.33,
156.10040677,S0-C6,Backend_Bound.Memory_Bound,18.19,% Slots,,,0.00,5.18,
156.10040677,S0-C6,Backend_Bound.Core_Bound,43.57,% Slots,,,0.00,5.18,<==
156.10040677,S0-C6,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.18,
156.10040677,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
156.10040677,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.89,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
156.10040677,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C7,Backend_Bound,68.80,% Slots,,,0.00,5.33,
156.10040677,S0-C7,Retiring,44.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S0-C7,Backend_Bound.Memory_Bound,28.62,% Slots,,,0.00,5.18,
156.10040677,S0-C7,Backend_Bound.Core_Bound,40.18,% Slots,,,0.00,5.18,<==
156.10040677,S0-C7,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
156.10040677,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
156.10040677,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C0,Frontend_Bound,38.41,% Slots,,,0.00,5.33,
156.10040677,S1-C0,Backend_Bound,20.06,% Slots,,,0.00,5.33,
156.10040677,S1-C0,Frontend_Bound.Frontend_Latency,25.17,% Slots,,rs_events.empty_end,0.00,5.33,<==
156.10040677,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.33,
156.10040677,S1-C0,Backend_Bound.Memory_Bound,28.74,% Slots,,,0.00,5.18,
156.10040677,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.18,
156.10040677,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
156.10040677,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.80,% Core_Clocks,,,0.00,5.19,
156.10040677,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.08,% Core_Clocks,,,0.00,5.33,
156.10040677,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C1,Frontend_Bound,23.94,% Slots,,,0.00,5.33,
156.10040677,S1-C1,Backend_Bound,46.20,% Slots,,,0.00,5.33,
156.10040677,S1-C1,Retiring,19.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S1-C1,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,0.00,5.33,
156.10040677,S1-C1,Backend_Bound.Memory_Bound,28.46,% Slots,,,0.00,5.18,
156.10040677,S1-C1,Backend_Bound.Core_Bound,17.74,% Slots,,,0.00,5.18,
156.10040677,S1-C1,Retiring.Microcode_Sequencer,8.18,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.76,% Clocks,,,0.00,5.18,
156.10040677,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
156.10040677,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.59,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
156.10040677,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.94,% Clocks,,,0.00,5.34,
156.10040677,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C2,Backend_Bound,55.31,% Slots,,,0.00,5.33,
156.10040677,S1-C2,Retiring,37.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S1-C2,Backend_Bound.Memory_Bound,35.25,% Slots,,,0.00,5.18,<==
156.10040677,S1-C2,Backend_Bound.Core_Bound,20.06,% Slots,,,0.00,5.18,
156.10040677,S1-C2,Retiring.Microcode_Sequencer,14.85,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C3,Backend_Bound,54.16,% Slots,,,0.00,5.33,<==
156.10040677,S1-C3,Retiring,35.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S1-C3,Retiring.Microcode_Sequencer,14.39,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.67,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C4,Backend_Bound,65.61,% Slots,,,0.00,5.33,
156.10040677,S1-C4,Retiring,32.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S1-C4,Backend_Bound.Memory_Bound,26.81,% Slots,,,0.00,5.18,
156.10040677,S1-C4,Backend_Bound.Core_Bound,38.80,% Slots,,,0.00,5.18,
156.10040677,S1-C4,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
156.10040677,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.94,% Clocks,,,0.00,5.34,<==
156.10040677,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C5,Frontend_Bound,22.78,% Slots,,,0.00,5.33,
156.10040677,S1-C5,Backend_Bound,46.51,% Slots,,,0.00,5.33,
156.10040677,S1-C5,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S1-C5,Frontend_Bound.Frontend_Latency,22.27,% Slots,,rs_events.empty_end,0.00,5.33,
156.10040677,S1-C5,Backend_Bound.Memory_Bound,26.96,% Slots,,,0.00,5.18,
156.10040677,S1-C5,Backend_Bound.Core_Bound,19.56,% Slots,,,0.00,5.18,
156.10040677,S1-C5,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.18,
156.10040677,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
156.10040677,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.60,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
156.10040677,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C6,Backend_Bound,53.68,% Slots,,,0.00,5.33,
156.10040677,S1-C6,Retiring,26.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S1-C6,Backend_Bound.Core_Bound,94.26,% Slots,,,0.00,5.18,<==
156.10040677,S1-C6,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C7,Backend_Bound,53.71,% Slots,,,0.00,5.33,
156.10040677,S1-C7,Retiring,21.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
156.10040677,S1-C7,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.18,
156.10040677,S1-C7,Backend_Bound.Core_Bound,34.87,% Slots,,,0.00,5.18,
156.10040677,S1-C7,Retiring.Microcode_Sequencer,11.26,% Slots,,idq.ms_uops,0.00,5.18,
156.10040677,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,31.81,% Clocks,,idq.ms_switches,0.00,5.18,
156.10040677,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
156.10040677,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.74,% Clocks,,,0.00,5.33,<==
156.10040677,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
156.10040677,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
157.557672242,S0-C0,Backend_Bound,32.08,% Slots,,,0.00,5.21,<==
157.557672242,S0-C0,Backend_Bound.Memory_Bound,17.86,% Slots,,,0.00,5.2,
157.557672242,S0-C0,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.2,
157.557672242,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,22.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
157.557672242,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C1,Frontend_Bound,23.56,% Slots,,,0.00,5.21,
157.557672242,S0-C1,Backend_Bound,26.68,% Slots,,,0.00,5.21,
157.557672242,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.52,% Slots,,,0.00,5.21,
157.557672242,S0-C1,Backend_Bound.Memory_Bound,10.23,% Slots,,,0.00,5.21,
157.557672242,S0-C1,Backend_Bound.Core_Bound,16.45,% Slots,,,0.00,5.21,
157.557672242,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.77,% Core_Clocks,,,0.00,5.21,
157.557672242,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.71,% Core_Clocks,,,0.00,5.2,
157.557672242,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
157.557672242,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.03,% Clocks,,,0.00,5.21,<==
157.557672242,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C2,Frontend_Bound,21.03,% Slots,,,0.00,5.21,
157.557672242,S0-C2,Backend_Bound,60.54,% Slots,,,0.00,5.21,
157.557672242,S0-C2,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
157.557672242,S0-C2,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.21,
157.557672242,S0-C2,Backend_Bound.Memory_Bound,35.73,% Slots,,,0.00,5.2,<==
157.557672242,S0-C2,Backend_Bound.Core_Bound,24.80,% Slots,,,0.00,5.2,
157.557672242,S0-C2,Retiring.Microcode_Sequencer,11.91,% Slots,,idq.ms_uops,0.00,5.23,
157.557672242,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.48,
157.557672242,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
157.557672242,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.48,
157.557672242,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
157.557672242,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
157.557672242,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.71,% Clocks,,,0.00,5.21,
157.557672242,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C3,Backend_Bound,55.90,% Slots,,,0.00,5.21,
157.557672242,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
157.557672242,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
157.557672242,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C4,Bad_Speculation,13.06,% Slots,,,0.00,5.21,
157.557672242,S0-C4,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.2,
157.557672242,S0-C4,Backend_Bound,24.30,% Slots,,,0.00,5.21,<==
157.557672242,S0-C4,Retiring,22.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
157.557672242,S0-C4,Retiring.Microcode_Sequencer,7.49,% Slots,,idq.ms_uops,0.00,5.24,
157.557672242,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.55,% Clocks,,idq.ms_switches,0.00,5.48,
157.557672242,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C5,Bad_Speculation,25.70,% Slots,,,0.00,5.21,
157.557672242,S0-C5,Bad_Speculation.Branch_Mispredicts,25.27,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
157.557672242,S0-C5,Backend_Bound,11.71,% Slots,,,0.00,5.21,
157.557672242,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C6,Backend_Bound,71.59,% Slots,,,0.00,5.21,
157.557672242,S0-C6,Retiring,23.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
157.557672242,S0-C6,Backend_Bound.Memory_Bound,77.04,% Slots,,,0.00,5.21,<==
157.557672242,S0-C6,Retiring.Microcode_Sequencer,10.48,% Slots,,idq.ms_uops,0.00,5.24,
157.557672242,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.47,
157.557672242,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
157.557672242,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
157.557672242,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
157.557672242,S0-C7,Frontend_Bound,44.89,% Slots,,,0.00,5.21,
157.557672242,S0-C7,Bad_Speculation,11.62,% Slots,,,0.00,5.21,
157.557672242,S0-C7,Frontend_Bound.Frontend_Latency,24.16,% Slots,,rs_events.empty_end,0.00,5.21,
157.557672242,S0-C7,Frontend_Bound.Frontend_Bandwidth,51.67,% Slots,,,0.00,5.21,
157.557672242,S0-C7,Bad_Speculation.Branch_Mispredicts,11.18,% Slots,,br_misp_retired.all_branches,0.00,5.2,
157.557672242,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.48,
157.557672242,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
157.557672242,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.33,% Core_Clocks,,,0.00,5.21,<==
157.557672242,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C0,Backend_Bound,35.36,% Slots,,,0.00,5.21,
157.557672242,S1-C0,Backend_Bound.Core_Bound,25.94,% Slots,,,0.00,5.2,
157.557672242,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.31,% Clocks,,,0.00,5.21,<==
157.557672242,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C1,Frontend_Bound,37.00,% Slots,,,0.00,5.21,
157.557672242,S1-C1,Backend_Bound,37.70,% Slots,,,0.00,5.21,
157.557672242,S1-C1,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
157.557672242,S1-C1,Frontend_Bound.Frontend_Latency,35.87,% Slots,,rs_events.empty_end,0.00,5.21,
157.557672242,S1-C1,Backend_Bound.Memory_Bound,25.29,% Slots,,,0.00,5.21,
157.557672242,S1-C1,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.21,
157.557672242,S1-C1,Retiring.Microcode_Sequencer,13.23,% Slots,,idq.ms_uops,0.00,5.2,
157.557672242,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.49,
157.557672242,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
157.557672242,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.49,
157.557672242,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
157.557672242,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.95,% Clocks,,,0.00,5.22,
157.557672242,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C2,Frontend_Bound,36.62,% Slots,,,0.00,5.21,
157.557672242,S1-C2,Backend_Bound,38.80,% Slots,,,0.00,5.21,
157.557672242,S1-C2,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
157.557672242,S1-C2,Frontend_Bound.Frontend_Latency,44.94,% Slots,,rs_events.empty_end,0.00,5.21,
157.557672242,S1-C2,Backend_Bound.Memory_Bound,35.77,% Slots,,,0.00,5.21,
157.557672242,S1-C2,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.21,
157.557672242,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.48,
157.557672242,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
157.557672242,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.48,
157.557672242,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
157.557672242,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
157.557672242,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C3,Frontend_Bound,35.43,% Slots,,,0.00,5.21,
157.557672242,S1-C3,Backend_Bound,39.01,% Slots,,,0.00,5.21,
157.557672242,S1-C3,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
157.557672242,S1-C3,Frontend_Bound.Frontend_Latency,33.88,% Slots,,rs_events.empty_end,0.00,5.21,
157.557672242,S1-C3,Backend_Bound.Memory_Bound,30.01,% Slots,,,0.00,5.2,
157.557672242,S1-C3,Retiring.Microcode_Sequencer,14.66,% Slots,,idq.ms_uops,0.00,5.21,
157.557672242,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.48,
157.557672242,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
157.557672242,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.93,% Clocks,,idq.ms_switches,0.00,5.48,
157.557672242,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
157.557672242,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C4,Frontend_Bound,36.33,% Slots,,,0.00,5.21,
157.557672242,S1-C4,Backend_Bound,40.01,% Slots,,,0.00,5.21,
157.557672242,S1-C4,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
157.557672242,S1-C4,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.21,
157.557672242,S1-C4,Backend_Bound.Memory_Bound,22.76,% Slots,,,0.00,5.21,
157.557672242,S1-C4,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.21,
157.557672242,S1-C4,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.21,
157.557672242,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.48,
157.557672242,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
157.557672242,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.66,% Clocks,,idq.ms_switches,0.00,5.48,
157.557672242,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
157.557672242,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.45,% Clocks,,,0.00,5.22,
157.557672242,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C5,Frontend_Bound,35.64,% Slots,,,0.00,5.21,
157.557672242,S1-C5,Backend_Bound,39.23,% Slots,,,0.00,5.21,<==
157.557672242,S1-C5,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
157.557672242,S1-C5,Frontend_Bound.Frontend_Latency,42.06,% Slots,,rs_events.empty_end,0.00,5.21,
157.557672242,S1-C5,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.22,
157.557672242,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.48,
157.557672242,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
157.557672242,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.65,% Clocks,,idq.ms_switches,0.00,5.48,
157.557672242,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C6,Frontend_Bound,36.53,% Slots,,,0.00,5.21,
157.557672242,S1-C6,Backend_Bound,39.77,% Slots,,,0.00,5.21,
157.557672242,S1-C6,Retiring,20.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
157.557672242,S1-C6,Frontend_Bound.Frontend_Latency,40.03,% Slots,,rs_events.empty_end,0.00,5.2,
157.557672242,S1-C6,Backend_Bound.Core_Bound,76.84,% Slots,,,0.00,5.2,
157.557672242,S1-C6,Retiring.Microcode_Sequencer,14.84,% Slots,,idq.ms_uops,0.00,5.22,
157.557672242,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.48,
157.557672242,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
157.557672242,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.48,% Clocks,,idq.ms_switches,0.00,5.48,
157.557672242,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.81,% Clocks,,,0.00,5.21,<==
157.557672242,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C7,Frontend_Bound,36.04,% Slots,,,0.00,5.21,
157.557672242,S1-C7,Backend_Bound,38.72,% Slots,,,0.00,5.21,
157.557672242,S1-C7,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
157.557672242,S1-C7,Frontend_Bound.Frontend_Latency,83.47,% Slots,,rs_events.empty_end,0.00,5.2,
157.557672242,S1-C7,Backend_Bound.Core_Bound,53.55,% Slots,,,0.00,5.2,
157.557672242,S1-C7,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.23,
157.557672242,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.48,
157.557672242,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
157.557672242,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.33,% Clocks,,idq.ms_switches,0.00,5.48,
157.557672242,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.77,% Clocks,,,0.00,5.21,<==
157.557672242,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
157.557672242,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
159.081868922,S0-C0,Backend_Bound,62.32,% Slots,,,0.00,5.24,
159.081868922,S0-C0,Backend_Bound.Memory_Bound,27.32,% Slots,,,0.00,5.24,
159.081868922,S0-C0,Backend_Bound.Core_Bound,34.99,% Slots,,,0.00,5.24,<==
159.081868922,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
159.081868922,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C1,Frontend_Bound,21.39,% Slots,,,0.00,5.24,
159.081868922,S0-C1,Backend_Bound,30.63,% Slots,,,0.00,5.24,
159.081868922,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.34,% Slots,,,0.00,5.24,
159.081868922,S0-C1,Backend_Bound.Memory_Bound,18.22,% Slots,,,0.00,5.24,
159.081868922,S0-C1,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.24,
159.081868922,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.50,% Core_Clocks,,,0.00,5.25,
159.081868922,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.16,% Core_Clocks,,,0.00,5.25,
159.081868922,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
159.081868922,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C2,Frontend_Bound,32.22,% Slots,,,0.00,5.24,
159.081868922,S0-C2,Backend_Bound,24.60,% Slots,,,0.00,5.24,
159.081868922,S0-C2,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.24,<==
159.081868922,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.24,
159.081868922,S0-C2,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.24,
159.081868922,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.25,
159.081868922,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
159.081868922,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.94,% Core_Clocks,,,0.00,5.25,
159.081868922,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.33,% Clocks,,,0.00,5.25,
159.081868922,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C3,Frontend_Bound,24.14,% Slots,,,0.00,5.24,
159.081868922,S0-C3,Backend_Bound,54.35,% Slots,,,0.00,5.24,
159.081868922,S0-C3,Retiring,25.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S0-C3,Frontend_Bound.Frontend_Latency,30.45,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S0-C3,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.24,
159.081868922,S0-C3,Backend_Bound.Core_Bound,41.91,% Slots,,,0.00,5.24,
159.081868922,S0-C3,Retiring.Microcode_Sequencer,11.18,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
159.081868922,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.91,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
159.081868922,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.16,% Clocks,,,0.00,5.24,<==
159.081868922,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C4,Frontend_Bound,34.89,% Slots,,,0.00,5.24,
159.081868922,S0-C4,Backend_Bound,41.37,% Slots,,,0.00,5.24,
159.081868922,S0-C4,Retiring,19.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S0-C4,Frontend_Bound.Frontend_Latency,61.98,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S0-C4,Backend_Bound.Memory_Bound,38.96,% Slots,,,0.00,5.24,
159.081868922,S0-C4,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,24.20,% Clocks,,,0.00,5.25,
159.081868922,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
159.081868922,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.64,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,<==
159.081868922,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C5,Frontend_Bound,40.00,% Slots,,,0.00,5.24,<==
159.081868922,S0-C5,Backend_Bound,32.71,% Slots,,,0.00,5.24,
159.081868922,S0-C5,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S0-C5,Frontend_Bound.Frontend_Latency,26.20,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.97,% Slots,,,0.00,5.24,
159.081868922,S0-C5,Backend_Bound.Core_Bound,25.37,% Slots,,,0.00,5.24,
159.081868922,S0-C5,Retiring.Microcode_Sequencer,12.51,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.69,% Clocks,,,0.00,5.25,
159.081868922,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
159.081868922,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.34,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.45,% Clocks,,,0.00,5.25,
159.081868922,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C6,Frontend_Bound,47.35,% Slots,,,0.00,5.24,
159.081868922,S0-C6,Backend_Bound,30.37,% Slots,,,0.00,5.24,
159.081868922,S0-C6,Retiring,6.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S0-C6,Frontend_Bound.Frontend_Latency,28.31,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S0-C6,Frontend_Bound.Frontend_Bandwidth,41.58,% Slots,,,0.00,5.24,<==
159.081868922,S0-C6,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.24,
159.081868922,S0-C6,Retiring.Microcode_Sequencer,4.92,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.25,
159.081868922,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
159.081868922,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.33,% Clocks,,,0.00,5.24,
159.081868922,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C7,Frontend_Bound,49.71,% Slots,,,0.00,5.24,
159.081868922,S0-C7,Backend_Bound,19.23,% Slots,,,0.00,5.24,
159.081868922,S0-C7,Retiring,5.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S0-C7,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S0-C7,Frontend_Bound.Frontend_Bandwidth,59.96,% Slots,,,0.00,5.24,<==
159.081868922,S0-C7,Backend_Bound.Core_Bound,14.89,% Slots,,,0.00,5.24,
159.081868922,S0-C7,Retiring.Microcode_Sequencer,4.86,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.25,
159.081868922,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
159.081868922,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.30,% Clocks,,,0.00,5.25,
159.081868922,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C0,Frontend_Bound,20.27,% Slots,,,0.00,5.24,
159.081868922,S1-C0,Backend_Bound,29.41,% Slots,,,0.00,5.24,
159.081868922,S1-C0,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.24,
159.081868922,S1-C0,Backend_Bound.Core_Bound,19.29,% Slots,,,0.00,5.24,
159.081868922,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
159.081868922,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.01,% Clocks,,,0.00,5.25,<==
159.081868922,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C1,Frontend_Bound,34.44,% Slots,,,0.00,5.24,
159.081868922,S1-C1,Bad_Speculation,10.30,% Slots,,,0.00,5.24,
159.081868922,S1-C1,Backend_Bound,29.21,% Slots,,,0.00,5.24,
159.081868922,S1-C1,Frontend_Bound.Frontend_Bandwidth,36.49,% Slots,,,0.00,5.24,
159.081868922,S1-C1,Bad_Speculation.Branch_Mispredicts,9.67,% Slots,,br_misp_retired.all_branches,0.00,5.24,
159.081868922,S1-C1,Backend_Bound.Core_Bound,22.38,% Slots,,,0.00,5.24,
159.081868922,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.60,% Core_Clocks,,,0.00,5.25,<==
159.081868922,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C2,Frontend_Bound,37.84,% Slots,,,0.00,5.24,
159.081868922,S1-C2,Backend_Bound,37.48,% Slots,,,0.00,5.24,
159.081868922,S1-C2,Retiring,27.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S1-C2,Frontend_Bound.Frontend_Latency,50.72,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S1-C2,Backend_Bound.Memory_Bound,13.82,% Slots,,,0.00,5.24,
159.081868922,S1-C2,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.24,
159.081868922,S1-C2,Retiring.Microcode_Sequencer,10.66,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
159.081868922,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.84,% Clocks,,idq.ms_switches,0.00,5.25,<==
159.081868922,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
159.081868922,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C3,Frontend_Bound,35.64,% Slots,,,0.00,5.24,
159.081868922,S1-C3,Backend_Bound,38.51,% Slots,,,0.00,5.24,
159.081868922,S1-C3,Retiring,23.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S1-C3,Frontend_Bound.Frontend_Latency,29.72,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S1-C3,Backend_Bound.Core_Bound,30.51,% Slots,,,0.00,5.24,
159.081868922,S1-C3,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
159.081868922,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.78,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.28,% Clocks,,,0.00,5.25,<==
159.081868922,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C4,Frontend_Bound,35.82,% Slots,,,0.00,5.24,
159.081868922,S1-C4,Backend_Bound,38.24,% Slots,,,0.00,5.24,
159.081868922,S1-C4,Retiring,25.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S1-C4,Frontend_Bound.Frontend_Latency,41.30,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.24,
159.081868922,S1-C4,Backend_Bound.Core_Bound,29.67,% Slots,,,0.00,5.24,
159.081868922,S1-C4,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.25,
159.081868922,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
159.081868922,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.24,% Clocks,,,0.00,5.25,<==
159.081868922,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C5,Frontend_Bound,35.06,% Slots,,,0.00,5.24,
159.081868922,S1-C5,Backend_Bound,39.38,% Slots,,,0.00,5.24,
159.081868922,S1-C5,Retiring,28.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S1-C5,Frontend_Bound.Frontend_Latency,34.59,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S1-C5,Backend_Bound.Core_Bound,30.35,% Slots,,,0.00,5.24,<==
159.081868922,S1-C5,Retiring.Microcode_Sequencer,12.28,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.25,
159.081868922,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
159.081868922,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C6,Frontend_Bound,33.90,% Slots,,,0.00,5.24,
159.081868922,S1-C6,Backend_Bound,39.92,% Slots,,,0.00,5.24,
159.081868922,S1-C6,Retiring,37.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
159.081868922,S1-C6,Frontend_Bound.Frontend_Latency,30.22,% Slots,,rs_events.empty_end,0.00,5.24,
159.081868922,S1-C6,Backend_Bound.Core_Bound,31.84,% Slots,,,0.00,5.24,
159.081868922,S1-C6,Retiring.Microcode_Sequencer,15.81,% Slots,,idq.ms_uops,0.00,5.24,
159.081868922,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
159.081868922,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.79,% Clocks,,idq.ms_switches,0.00,5.25,
159.081868922,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.52,% Clocks,,,0.00,5.25,<==
159.081868922,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C7,Backend_Bound,36.40,% Slots,,,0.00,5.24,
159.081868922,S1-C7,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.24,
159.081868922,S1-C7,Backend_Bound.Core_Bound,25.04,% Slots,,,0.00,5.24,
159.081868922,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
159.081868922,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.70,% Clocks,,,0.00,5.25,<==
159.081868922,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
159.081868922,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C0,Frontend_Bound,31.78,% Slots,,,0.00,5.25,
161.751437569,S0-C0,Backend_Bound,19.43,% Slots,,,0.00,5.25,
161.751437569,S0-C0,Retiring,40.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S0-C0,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.25,
161.751437569,S0-C0,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.25,
161.751437569,S0-C0,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.25,<==
161.751437569,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.25,
161.751437569,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.85,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
161.751437569,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
161.751437569,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C1,Frontend_Bound,27.72,% Slots,,,0.00,5.25,
161.751437569,S0-C1,Backend_Bound,29.05,% Slots,,,0.00,5.25,
161.751437569,S0-C1,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S0-C1,Backend_Bound.Memory_Bound,29.07,% Slots,,,0.00,5.25,
161.751437569,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.25,
161.751437569,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
161.751437569,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C2,Frontend_Bound,32.37,% Slots,,,0.00,5.25,
161.751437569,S0-C2,Backend_Bound,44.95,% Slots,,,0.00,5.25,<==
161.751437569,S0-C2,Retiring,5.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S0-C2,Frontend_Bound.Frontend_Latency,37.26,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S0-C2,Retiring.Microcode_Sequencer,4.42,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.86,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C3,Frontend_Bound,26.65,% Slots,,,0.00,5.25,
161.751437569,S0-C3,Backend_Bound,54.57,% Slots,,,0.00,5.25,
161.751437569,S0-C3,Retiring,26.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S0-C3,Frontend_Bound.Frontend_Latency,25.61,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S0-C3,Backend_Bound.Memory_Bound,33.15,% Slots,,,0.00,5.25,<==
161.751437569,S0-C3,Backend_Bound.Core_Bound,21.42,% Slots,,,0.00,5.25,
161.751437569,S0-C3,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
161.751437569,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
161.751437569,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.48,% Clocks,,,0.00,5.24,
161.751437569,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C4,Frontend_Bound,22.63,% Slots,,,0.00,5.25,
161.751437569,S0-C4,Backend_Bound,60.56,% Slots,,,0.00,5.25,
161.751437569,S0-C4,Retiring,28.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S0-C4,Frontend_Bound.Frontend_Latency,25.04,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S0-C4,Backend_Bound.Memory_Bound,27.00,% Slots,,,0.00,5.25,
161.751437569,S0-C4,Backend_Bound.Core_Bound,33.57,% Slots,,,0.00,5.25,
161.751437569,S0-C4,Retiring.Microcode_Sequencer,10.56,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.25,
161.751437569,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.15,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
161.751437569,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
161.751437569,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.07,% Clocks,,,0.00,5.24,<==
161.751437569,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C5,Frontend_Bound,37.69,% Slots,,,0.00,5.25,
161.751437569,S0-C5,Bad_Speculation,30.73,% Slots,,,0.00,5.25,
161.751437569,S0-C5,Retiring,9.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S0-C5,Frontend_Bound.Frontend_Latency,26.28,% Slots,,rs_events.empty_end,0.00,5.25,<==
161.751437569,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.48,% Slots,,,0.00,5.25,
161.751437569,S0-C5,Bad_Speculation.Branch_Mispredicts,28.89,% Slots,,br_misp_retired.all_branches,0.00,5.25,
161.751437569,S0-C5,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.28,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.40,% Core_Clocks,,,0.00,5.25,
161.751437569,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.07,% Core_Clocks,,,0.00,5.25,
161.751437569,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C6,Frontend_Bound,36.60,% Slots,,,0.00,5.25,
161.751437569,S0-C6,Backend_Bound,40.17,% Slots,,,0.00,5.25,<==
161.751437569,S0-C6,Retiring,10.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S0-C6,Frontend_Bound.Frontend_Latency,36.92,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S0-C6,Backend_Bound.Memory_Bound,21.39,% Slots,,,0.00,5.25,
161.751437569,S0-C6,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.25,
161.751437569,S0-C6,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.36,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.53,% Clocks,,,0.00,5.24,
161.751437569,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C7,Frontend_Bound,35.08,% Slots,,,0.00,5.25,
161.751437569,S0-C7,Backend_Bound,40.11,% Slots,,,0.00,5.25,<==
161.751437569,S0-C7,Retiring,9.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S0-C7,Frontend_Bound.Frontend_Latency,37.49,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S0-C7,Backend_Bound.Memory_Bound,21.77,% Slots,,,0.00,5.25,
161.751437569,S0-C7,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.25,
161.751437569,S0-C7,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.63,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
161.751437569,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
161.751437569,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.85,% Clocks,,,0.00,5.24,
161.751437569,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C0,Bad_Speculation,15.16,% Slots,,,0.00,5.25,
161.751437569,S1-C0,Bad_Speculation.Branch_Mispredicts,14.85,% Slots,,br_misp_retired.all_branches,0.00,5.25,
161.751437569,S1-C0,Backend_Bound,28.51,% Slots,,,0.00,5.25,<==
161.751437569,S1-C0,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.25,
161.751437569,S1-C0,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,5.25,
161.751437569,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
161.751437569,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C1,Frontend_Bound,31.19,% Slots,,,0.00,5.25,
161.751437569,S1-C1,Backend_Bound,36.76,% Slots,,,0.00,5.25,
161.751437569,S1-C1,Retiring,43.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S1-C1,Frontend_Bound.Frontend_Latency,38.63,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S1-C1,Retiring.Microcode_Sequencer,3.29,% Slots,,idq.ms_uops,0.00,5.25,<==
161.751437569,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.93,% Clocks,,,0.00,5.25,
161.751437569,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
161.751437569,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.75,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
161.751437569,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C2,Frontend_Bound,37.53,% Slots,,,0.00,5.25,
161.751437569,S1-C2,Backend_Bound,30.97,% Slots,,,0.00,5.25,
161.751437569,S1-C2,Retiring,7.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S1-C2,Frontend_Bound.Frontend_Bandwidth,27.63,% Slots,,,0.00,5.25,
161.751437569,S1-C2,Backend_Bound.Memory_Bound,20.19,% Slots,,,0.00,5.25,
161.751437569,S1-C2,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.25,
161.751437569,S1-C2,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.20,% Core_Clocks,,,0.00,5.25,
161.751437569,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,51.08,% Core_Clocks,,,0.00,5.25,<==
161.751437569,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
161.751437569,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C3,Frontend_Bound,35.81,% Slots,,,0.00,5.25,
161.751437569,S1-C3,Backend_Bound,39.30,% Slots,,,0.00,5.25,<==
161.751437569,S1-C3,Retiring,14.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S1-C3,Frontend_Bound.Frontend_Latency,82.49,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S1-C3,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.11,% Clocks,,,0.00,5.25,
161.751437569,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
161.751437569,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.04,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C4,Frontend_Bound,29.36,% Slots,,,0.00,5.25,
161.751437569,S1-C4,Bad_Speculation,21.60,% Slots,,,0.00,5.25,
161.751437569,S1-C4,Backend_Bound,21.13,% Slots,,,0.00,5.25,
161.751437569,S1-C4,Retiring,8.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.25,<==
161.751437569,S1-C4,Bad_Speculation.Branch_Mispredicts,19.80,% Slots,,br_misp_retired.all_branches,0.00,5.25,
161.751437569,S1-C4,Backend_Bound.Memory_Bound,22.95,% Slots,,,0.00,5.25,
161.751437569,S1-C4,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.76,% Core_Clocks,,,0.00,5.25,
161.751437569,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.60,% Core_Clocks,,,0.00,5.25,
161.751437569,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
161.751437569,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
161.751437569,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C5,Frontend_Bound,36.08,% Slots,,,0.00,5.25,
161.751437569,S1-C5,Bad_Speculation,16.99,% Slots,,,0.00,5.25,
161.751437569,S1-C5,Backend_Bound,25.33,% Slots,,,0.00,5.25,
161.751437569,S1-C5,Retiring,11.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S1-C5,Frontend_Bound.Frontend_Latency,37.51,% Slots,,rs_events.empty_end,0.00,5.25,<==
161.751437569,S1-C5,Bad_Speculation.Branch_Mispredicts,15.68,% Slots,,br_misp_retired.all_branches,0.00,5.25,
161.751437569,S1-C5,Backend_Bound.Core_Bound,91.50,% Slots,,,0.00,5.25,
161.751437569,S1-C5,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,0.00,5.25,
161.751437569,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
161.751437569,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.08,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.29,% Clocks,,,0.00,5.24,
161.751437569,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C6,Frontend_Bound,33.46,% Slots,,,0.00,5.25,
161.751437569,S1-C6,Backend_Bound,41.89,% Slots,,,0.00,5.25,
161.751437569,S1-C6,Retiring,35.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
161.751437569,S1-C6,Frontend_Bound.Frontend_Latency,66.75,% Slots,,rs_events.empty_end,0.00,5.25,
161.751437569,S1-C6,Backend_Bound.Memory_Bound,16.36,% Slots,,,0.00,5.25,
161.751437569,S1-C6,Backend_Bound.Core_Bound,25.53,% Slots,,,0.00,5.25,<==
161.751437569,S1-C6,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.25,
161.751437569,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
161.751437569,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.38,% Clocks,,idq.ms_switches,0.00,5.25,
161.751437569,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C7,Backend_Bound,37.16,% Slots,,,0.00,5.25,
161.751437569,S1-C7,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.25,
161.751437569,S1-C7,Backend_Bound.Core_Bound,25.03,% Slots,,,0.00,5.25,
161.751437569,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
161.751437569,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.35,% Clocks,,,0.00,5.24,<==
161.751437569,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
161.751437569,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
163.249644574,S0-C0,Frontend_Bound,39.92,% Slots,,,0.00,5.33,
163.249644574,S0-C0,Backend_Bound,22.40,% Slots,,,0.00,5.33,
163.249644574,S0-C0,Retiring,38.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
163.249644574,S0-C0,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.33,<==
163.249644574,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.55,% Slots,,,0.00,5.33,
163.249644574,S0-C0,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.06,
163.249644574,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
163.249644574,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.20,% Clocks,,idq.ms_switches,0.00,5.07,
163.249644574,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.67,% Core_Clocks,,,0.00,5.34,
163.249644574,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C1,Backend_Bound,69.23,% Slots,,,0.00,5.33,
163.249644574,S0-C1,Retiring,70.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
163.249644574,S0-C1,Backend_Bound.Memory_Bound,27.05,% Slots,,,0.00,5.07,
163.249644574,S0-C1,Backend_Bound.Core_Bound,42.19,% Slots,,,0.00,5.07,
163.249644574,S0-C1,Retiring.Base,63.96,% Slots,,inst_retired.prec_dist:pp,0.00,5.06,
163.249644574,S0-C1,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.06,
163.249644574,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.45,% Clocks,,idq.ms_switches,0.00,5.07,
163.249644574,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
163.249644574,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
163.249644574,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.20,% Clocks,,,0.00,5.34,
163.249644574,S0-C1-T0,Retiring.Base.Other,99.94,% Uops,,,0.00,5.34,<==
163.249644574,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C2,Frontend_Bound,35.00,% Slots,,,0.00,5.33,<==
163.249644574,S0-C2,Backend_Bound,13.49,% Slots,,,0.00,5.33,
163.249644574,S0-C2,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.33,
163.249644574,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.02,% Slots,,,0.00,5.33,
163.249644574,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.07,
163.249644574,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
163.249644574,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.37,% Core_Clocks,,,0.00,5.34,
163.249644574,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C3,Frontend_Bound,55.28,% Slots,,,0.00,5.33,
163.249644574,S0-C3,Bad_Speculation,10.55,% Slots,,,0.00,5.33,
163.249644574,S0-C3,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
163.249644574,S0-C3,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.33,
163.249644574,S0-C3,Frontend_Bound.Frontend_Bandwidth,78.33,% Slots,,,0.00,5.33,
163.249644574,S0-C3,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S0-C3,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.06,
163.249644574,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.07,
163.249644574,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
163.249644574,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.07,
163.249644574,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.96,% Core_Clocks,,,0.00,5.33,<==
163.249644574,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C4,Frontend_Bound,47.27,% Slots,,,0.00,5.33,
163.249644574,S0-C4,Bad_Speculation,23.99,% Slots,,,0.00,5.33,
163.249644574,S0-C4,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
163.249644574,S0-C4,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.33,
163.249644574,S0-C4,Frontend_Bound.Frontend_Bandwidth,54.96,% Slots,,,0.00,5.33,
163.249644574,S0-C4,Bad_Speculation.Branch_Mispredicts,22.19,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S0-C4,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.06,
163.249644574,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.07,
163.249644574,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
163.249644574,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.07,
163.249644574,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.64,% Core_Clocks,,,0.00,5.34,<==
163.249644574,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C5,Frontend_Bound,32.83,% Slots,,,0.00,5.33,
163.249644574,S0-C5,Backend_Bound,42.99,% Slots,,,0.00,5.33,<==
163.249644574,S0-C5,Backend_Bound.Memory_Bound,20.44,% Slots,,,0.00,5.07,
163.249644574,S0-C5,Backend_Bound.Core_Bound,22.55,% Slots,,,0.00,5.07,
163.249644574,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
163.249644574,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
163.249644574,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C6,Frontend_Bound,49.93,% Slots,,,0.00,5.33,<==
163.249644574,S0-C6,Bad_Speculation,14.46,% Slots,,,0.00,5.33,
163.249644574,S0-C6,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
163.249644574,S0-C6,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.33,
163.249644574,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.51,% Slots,,,0.00,5.33,
163.249644574,S0-C6,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S0-C6,Retiring.Microcode_Sequencer,11.78,% Slots,,idq.ms_uops,0.00,5.06,
163.249644574,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.07,
163.249644574,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
163.249644574,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.30,% Clocks,,idq.ms_switches,0.00,5.07,
163.249644574,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.49,% Core_Clocks,,,0.00,5.34,
163.249644574,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C7,Frontend_Bound,53.39,% Slots,,,0.00,5.33,
163.249644574,S0-C7,Bad_Speculation,16.14,% Slots,,,0.00,5.33,
163.249644574,S0-C7,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
163.249644574,S0-C7,Frontend_Bound.Frontend_Bandwidth,63.12,% Slots,,,0.00,5.33,
163.249644574,S0-C7,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S0-C7,Retiring.Microcode_Sequencer,14.23,% Slots,,idq.ms_uops,0.00,5.06,
163.249644574,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.26,% Clocks,,idq.ms_switches,0.00,5.07,
163.249644574,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.76,% Core_Clocks,,,0.00,5.34,<==
163.249644574,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C0,Frontend_Bound,29.29,% Slots,,,0.00,5.33,
163.249644574,S1-C0,Bad_Speculation,21.16,% Slots,,,0.00,5.33,
163.249644574,S1-C0,Backend_Bound,17.80,% Slots,,,0.00,5.33,
163.249644574,S1-C0,Retiring,26.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
163.249644574,S1-C0,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.33,
163.249644574,S1-C0,Frontend_Bound.Frontend_Bandwidth,61.23,% Slots,,,0.00,5.33,
163.249644574,S1-C0,Bad_Speculation.Branch_Mispredicts,19.14,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S1-C0,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.07,
163.249644574,S1-C0,Retiring.Microcode_Sequencer,2.17,% Slots,,idq.ms_uops,0.00,5.32,
163.249644574,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.07,
163.249644574,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
163.249644574,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.07,
163.249644574,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.03,% Core_Clocks,,,0.00,5.34,<==
163.249644574,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
163.249644574,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
163.249644574,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C1,Frontend_Bound,40.02,% Slots,,,0.00,5.33,
163.249644574,S1-C1,Bad_Speculation,18.61,% Slots,,,0.00,5.33,
163.249644574,S1-C1,Backend_Bound,19.53,% Slots,,,0.00,5.33,
163.249644574,S1-C1,Retiring,9.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
163.249644574,S1-C1,Frontend_Bound.Frontend_Latency,38.88,% Slots,,rs_events.empty_end,0.00,5.33,
163.249644574,S1-C1,Bad_Speculation.Branch_Mispredicts,17.15,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S1-C1,Backend_Bound.Memory_Bound,51.98,% Slots,,,0.00,5.07,
163.249644574,S1-C1,Retiring.Microcode_Sequencer,4.00,% Slots,,idq.ms_uops,0.00,5.32,
163.249644574,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.07,
163.249644574,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,<==
163.249644574,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.15,% Clocks,,idq.ms_switches,0.00,5.07,
163.249644574,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
163.249644574,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
163.249644574,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C2,Frontend_Bound,25.90,% Slots,,,0.00,5.33,
163.249644574,S1-C2,Bad_Speculation,24.30,% Slots,,,0.00,5.33,
163.249644574,S1-C2,Backend_Bound,19.58,% Slots,,,0.00,5.33,
163.249644574,S1-C2,Frontend_Bound.Frontend_Bandwidth,79.36,% Slots,,,0.00,5.33,
163.249644574,S1-C2,Bad_Speculation.Branch_Mispredicts,23.89,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S1-C2,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.07,
163.249644574,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.95,% Core_Clocks,,,0.00,5.34,<==
163.249644574,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C3,Frontend_Bound,31.75,% Slots,,,0.00,5.33,
163.249644574,S1-C3,Bad_Speculation,19.12,% Slots,,,0.00,5.33,
163.249644574,S1-C3,Backend_Bound,21.25,% Slots,,,0.00,5.33,
163.249644574,S1-C3,Frontend_Bound.Frontend_Bandwidth,73.31,% Slots,,,0.00,5.33,
163.249644574,S1-C3,Bad_Speculation.Branch_Mispredicts,17.51,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S1-C3,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.07,
163.249644574,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.06,% Core_Clocks,,,0.00,5.34,<==
163.249644574,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
163.249644574,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
163.249644574,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C4,Frontend_Bound,40.38,% Slots,,,0.00,5.33,<==
163.249644574,S1-C4,Bad_Speculation,16.58,% Slots,,,0.00,5.33,
163.249644574,S1-C4,Backend_Bound,11.93,% Slots,,,0.00,5.33,
163.249644574,S1-C4,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.06,
163.249644574,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C5,Frontend_Bound,26.10,% Slots,,,0.00,5.33,
163.249644574,S1-C5,Bad_Speculation,26.64,% Slots,,,0.00,5.33,
163.249644574,S1-C5,Backend_Bound,18.57,% Slots,,,0.00,5.33,
163.249644574,S1-C5,Frontend_Bound.Frontend_Bandwidth,102.71,% Slots,,,0.00,5.33,
163.249644574,S1-C5,Bad_Speculation.Branch_Mispredicts,24.70,% Slots,,br_misp_retired.all_branches,0.00,5.33,<==
163.249644574,S1-C5,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.07,
163.249644574,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.87,% Core_Clocks,,,0.00,5.33,
163.249644574,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C6,Frontend_Bound,37.78,% Slots,,,0.00,5.33,<==
163.249644574,S1-C6,Bad_Speculation,20.74,% Slots,,,0.00,5.33,
163.249644574,S1-C6,Backend_Bound,17.55,% Slots,,,0.00,5.33,
163.249644574,S1-C6,Bad_Speculation.Branch_Mispredicts,19.20,% Slots,,br_misp_retired.all_branches,0.00,5.33,
163.249644574,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C7,Frontend_Bound,26.87,% Slots,,,0.00,5.33,
163.249644574,S1-C7,Bad_Speculation,26.69,% Slots,,,0.00,5.33,
163.249644574,S1-C7,Backend_Bound,19.18,% Slots,,,0.00,5.33,
163.249644574,S1-C7,Frontend_Bound.Frontend_Bandwidth,68.16,% Slots,,,0.00,5.33,
163.249644574,S1-C7,Bad_Speculation.Branch_Mispredicts,24.61,% Slots,,br_misp_retired.all_branches,0.00,5.33,
163.249644574,S1-C7,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.07,
163.249644574,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.14,% Core_Clocks,,,0.00,5.34,<==
163.249644574,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.84,% Clocks,,,0.00,5.34,
163.249644574,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
163.249644574,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
164.760061334,S0-C0,Backend_Bound,60.73,% Slots,,,0.00,5.31,
164.760061334,S0-C0,Retiring,46.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
164.760061334,S0-C0,Backend_Bound.Memory_Bound,36.89,% Slots,,,0.00,5.31,<==
164.760061334,S0-C0,Backend_Bound.Core_Bound,23.84,% Slots,,,0.00,5.31,
164.760061334,S0-C0,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.04,
164.760061334,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.63,% Clocks,,idq.ms_switches,0.00,5.31,
164.760061334,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
164.760061334,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
164.760061334,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
164.760061334,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
164.760061334,S0-C1,Frontend_Bound,20.06,% Slots,,,0.00,5.31,
164.760061334,S0-C1,Backend_Bound,29.03,% Slots,,,0.00,5.31,
164.760061334,S0-C1,Backend_Bound.Memory_Bound,17.73,% Slots,,,0.00,5.31,
164.760061334,S0-C1,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.31,
164.760061334,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
164.760061334,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.59,% Clocks,,,0.00,5.29,
164.760061334,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
164.760061334,S0-C2,Frontend_Bound,37.05,% Slots,,,0.00,5.31,<==
164.760061334,S0-C2,Frontend_Bound.Frontend_Latency,20.02,% Slots,,rs_events.empty_end,0.00,5.31,
164.760061334,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.59,% Slots,,,0.00,5.31,
164.760061334,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.31,
164.760061334,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
164.760061334,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.11,% Core_Clocks,,,0.00,5.31,
164.760061334,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
164.760061334,S0-C3,Frontend_Bound,33.12,% Slots,,,0.00,5.31,
164.760061334,S0-C3,Backend_Bound,44.86,% Slots,,,0.00,5.31,
164.760061334,S0-C3,Retiring,9.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
164.760061334,S0-C3,Frontend_Bound.Frontend_Latency,28.37,% Slots,,rs_events.empty_end,0.00,5.31,
164.760061334,S0-C3,Backend_Bound.Memory_Bound,28.92,% Slots,,,0.00,5.31,
164.760061334,S0-C3,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.31,
164.760061334,S0-C3,Retiring.Microcode_Sequencer,7.76,% Slots,,idq.ms_uops,0.00,5.05,
164.760061334,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
164.760061334,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.26,% Clocks,,idq.ms_switches,0.00,5.31,
164.760061334,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
164.760061334,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
164.760061334,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
164.760061334,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
164.760061334,S0-C4,Frontend_Bound,47.12,% Slots,,,0.00,5.3,
164.760061334,S0-C4,Retiring,15.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
164.760061334,S0-C4,Frontend_Bound.Frontend_Latency,31.10,% Slots,,rs_events.empty_end,0.00,5.3,
164.760061334,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.38,% Slots,,,0.00,5.3,
164.760061334,S0-C4,Retiring.Microcode_Sequencer,11.43,% Slots,,idq.ms_uops,0.00,5.04,
164.760061334,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,<==
164.760061334,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.31,
164.760061334,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.81,% Core_Clocks,,,0.00,5.32,
164.760061334,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
164.760061334,S0-C5,Frontend_Bound,34.08,% Slots,,,0.00,5.31,
164.760061334,S0-C5,Backend_Bound,44.22,% Slots,,,0.00,5.31,
164.760061334,S0-C5,Retiring,14.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
164.760061334,S0-C5,Frontend_Bound.Frontend_Latency,26.70,% Slots,,rs_events.empty_end,0.00,5.31,
164.760061334,S0-C5,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.31,
164.760061334,S0-C5,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.31,
164.760061334,S0-C5,Retiring.Microcode_Sequencer,10.82,% Slots,,idq.ms_uops,0.00,5.04,
164.760061334,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.31,
164.760061334,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
164.760061334,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.31,
164.760061334,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
164.760061334,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
164.760061334,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.67,% Clocks,,,0.00,5.29,
164.760061334,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
164.760061334,S0-C6,Frontend_Bound,28.63,% Slots,,,0.00,5.31,
164.760061334,S0-C6,Backend_Bound,50.09,% Slots,,,0.00,5.31,
164.760061334,S0-C6,Retiring,15.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
164.760061334,S0-C6,Frontend_Bound.Frontend_Latency,33.58,% Slots,,rs_events.empty_end,0.00,5.31,
164.760061334,S0-C6,Backend_Bound.Memory_Bound,31.15,% Slots,,,0.00,5.31,
164.760061334,S0-C6,Backend_Bound.Core_Bound,18.94,% Slots,,,0.00,5.31,
164.760061334,S0-C6,Retiring.Microcode_Sequencer,10.24,% Slots,,idq.ms_uops,0.00,5.05,
164.760061334,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.42,% Clocks,,,0.00,5.31,
164.760061334,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
164.760061334,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.31,% Clocks,,idq.ms_switches,0.00,5.31,
164.760061334,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
164.760061334,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
164.760061334,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
164.760061334,S0-C7,Frontend_Bound,38.31,% Slots,,,0.00,5.31,
164.760061334,S0-C7,Backend_Bound,37.96,% Slots,,,0.00,5.31,
164.760061334,S0-C7,Retiring,32.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
164.760061334,S0-C7,Frontend_Bound.Frontend_Latency,23.92,% Slots,,rs_events.empty_end,0.00,5.31,<==
164.760061334,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.31,
164.760061334,S0-C7,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.31,
164.760061334,S0-C7,Backend_Bound.Core_Bound,15.17,% Slots,,,0.00,5.31,
164.760061334,S0-C7,Retiring.Microcode_Sequencer,9.12,% Slots,,idq.ms_uops,0.00,5.05,
164.760061334,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.32,
164.760061334,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
164.760061334,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.85,% Clocks,,idq.ms_switches,0.00,5.32,
164.760061334,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.91,% Core_Clocks,,,0.00,5.31,
164.760061334,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
164.760061334,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
164.760061334,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
164.760061334,S1-C0,Bad_Speculation,10.74,% Slots,,,0.00,5.31,
164.760061334,S1-C0,Bad_Speculation.Branch_Mispredicts,10.66,% Slots,,br_misp_retired.all_branches,0.00,5.31,
164.760061334,S1-C0,Backend_Bound,39.28,% Slots,,,0.00,5.31,
164.760061334,S1-C0,Backend_Bound.Memory_Bound,29.54,% Slots,,,0.00,5.31,
164.760061334,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
164.760061334,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
164.760061334,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C1,Backend_Bound,41.62,% Slots,,,0.00,5.31,
164.760061334,S1-C1,Backend_Bound.Memory_Bound,13.67,% Slots,,,0.00,5.31,
164.760061334,S1-C1,Backend_Bound.Core_Bound,27.95,% Slots,,,0.00,5.31,<==
164.760061334,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
164.760061334,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C2,Frontend_Bound,29.98,% Slots,,,0.00,5.31,
164.760061334,S1-C2,Bad_Speculation,23.05,% Slots,,,0.00,5.31,
164.760061334,S1-C2,Backend_Bound,19.04,% Slots,,,0.00,5.31,
164.760061334,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.31,
164.760061334,S1-C2,Bad_Speculation.Branch_Mispredicts,22.75,% Slots,,br_misp_retired.all_branches,0.00,5.31,
164.760061334,S1-C2,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.31,
164.760061334,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.88,% Core_Clocks,,,0.00,5.31,
164.760061334,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.45,% Core_Clocks,,,0.00,5.31,<==
164.760061334,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
164.760061334,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C3,Backend_Bound,46.03,% Slots,,,0.00,5.31,<==
164.760061334,S1-C3,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.31,
164.760061334,S1-C3,Backend_Bound.Core_Bound,21.66,% Slots,,,0.00,5.31,
164.760061334,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
164.760061334,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
164.760061334,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C4,Frontend_Bound,33.75,% Slots,,,0.00,5.31,
164.760061334,S1-C4,Bad_Speculation,20.13,% Slots,,,0.00,5.31,
164.760061334,S1-C4,Backend_Bound,13.98,% Slots,,,0.00,5.31,
164.760061334,S1-C4,Frontend_Bound.Frontend_Bandwidth,67.68,% Slots,,,0.00,5.31,
164.760061334,S1-C4,Bad_Speculation.Branch_Mispredicts,19.57,% Slots,,br_misp_retired.all_branches,0.00,5.31,
164.760061334,S1-C4,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.31,
164.760061334,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.67,% Core_Clocks,,,0.00,5.31,<==
164.760061334,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C5,Frontend_Bound,23.49,% Slots,,,0.00,5.31,
164.760061334,S1-C5,Bad_Speculation,17.19,% Slots,,,0.00,5.31,
164.760061334,S1-C5,Backend_Bound,26.22,% Slots,,,0.00,5.31,
164.760061334,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.44,% Slots,,,0.00,5.31,
164.760061334,S1-C5,Bad_Speculation.Branch_Mispredicts,16.89,% Slots,,br_misp_retired.all_branches,0.00,5.31,
164.760061334,S1-C5,Backend_Bound.Core_Bound,18.91,% Slots,,,0.00,5.31,
164.760061334,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.62,% Core_Clocks,,,0.00,5.31,
164.760061334,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.61,% Clocks,,,0.00,5.14,<==
164.760061334,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
164.760061334,S1-C6,Frontend_Bound,34.60,% Slots,,,0.00,5.32,
164.760061334,S1-C6,Backend_Bound,42.54,% Slots,,,0.00,5.32,
164.760061334,S1-C6,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
164.760061334,S1-C6,Frontend_Bound.Frontend_Latency,53.92,% Slots,,rs_events.empty_end,0.00,5.31,
164.760061334,S1-C6,Backend_Bound.Memory_Bound,39.88,% Slots,,,0.00,5.31,
164.760061334,S1-C6,Retiring.Microcode_Sequencer,3.83,% Slots,,idq.ms_uops,0.00,5.05,
164.760061334,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.21,% Clocks,,,0.00,5.31,
164.760061334,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
164.760061334,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.31,
164.760061334,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
164.760061334,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
164.760061334,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
164.760061334,S1-C7,Frontend_Bound,26.53,% Slots,,,0.00,5.31,
164.760061334,S1-C7,Backend_Bound,25.68,% Slots,,,0.00,5.31,
164.760061334,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.14,% Slots,,,0.00,5.31,<==
164.760061334,S1-C7,Backend_Bound.Core_Bound,17.01,% Slots,,,0.00,5.31,
164.760061334,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
164.760061334,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
164.760061334,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
164.760061334,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
164.760061334,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
164.760061334,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
164.760061334,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
164.760061334,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
164.760061334,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
164.760061334,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
164.760061334,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
164.760061334,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C0,Frontend_Bound,39.45,% Slots,,,0.00,5.05,
166.264167784,S0-C0,Bad_Speculation,18.90,% Slots,,,0.00,5.05,
166.264167784,S0-C0,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S0-C0,Frontend_Bound.Frontend_Bandwidth,68.29,% Slots,,,0.00,5.05,<==
166.264167784,S0-C0,Bad_Speculation.Branch_Mispredicts,17.65,% Slots,,br_misp_retired.all_branches,0.00,5.05,
166.264167784,S0-C0,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.29,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.05,
166.264167784,S0-C1,Backend_Bound.Memory_Bound,30.17,% Slots,,,0.00,5.05,
166.264167784,S0-C1,Backend_Bound.Core_Bound,49.95,% Slots,,,0.00,5.05,<==
166.264167784,S0-C1,Retiring.Microcode_Sequencer,12.66,% Slots,,idq.ms_uops,0.00,5.31,
166.264167784,S0-C1,Backend_Bound,80.12,% Slots,,,0.00,5.05,
166.264167784,S0-C1,Retiring,57.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
166.264167784,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.48,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.29,% Core_Clocks,,,0.00,5.31,
166.264167784,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C2,Frontend_Bound,36.07,% Slots,,,0.00,5.05,<==
166.264167784,S0-C2,Bad_Speculation,10.02,% Slots,,,0.00,5.05,
166.264167784,S0-C2,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.73,% Slots,,,0.00,5.05,
166.264167784,S0-C2,Bad_Speculation.Branch_Mispredicts,9.64,% Slots,,br_misp_retired.all_branches,0.00,5.05,
166.264167784,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.31,
166.264167784,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.74,% Core_Clocks,,,0.00,5.31,
166.264167784,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C3,Frontend_Bound,51.42,% Slots,,,0.00,5.05,
166.264167784,S0-C3,Backend_Bound,25.03,% Slots,,,0.00,5.05,
166.264167784,S0-C3,Retiring,15.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S0-C3,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S0-C3,Frontend_Bound.Frontend_Bandwidth,39.81,% Slots,,,0.00,5.05,
166.264167784,S0-C3,Backend_Bound.Memory_Bound,15.27,% Slots,,,0.00,5.05,
166.264167784,S0-C3,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.33,% Clocks,,,0.00,5.31,
166.264167784,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.84,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.45,% Core_Clocks,,,0.00,5.31,<==
166.264167784,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C4,Frontend_Bound,46.19,% Slots,,,0.00,5.05,
166.264167784,S0-C4,Backend_Bound,25.80,% Slots,,,0.00,5.05,
166.264167784,S0-C4,Retiring,24.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S0-C4,Frontend_Bound.Frontend_Latency,22.23,% Slots,,rs_events.empty_end,0.00,5.05,<==
166.264167784,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.47,% Slots,,,0.00,5.05,
166.264167784,S0-C4,Backend_Bound.Core_Bound,16.68,% Slots,,,0.00,5.05,
166.264167784,S0-C4,Retiring.Microcode_Sequencer,11.98,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.51,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.27,% Core_Clocks,,,0.00,5.31,
166.264167784,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.85,% Core_Clocks,,,0.00,5.3,
166.264167784,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C5,Frontend_Bound,41.38,% Slots,,,0.00,5.04,
166.264167784,S0-C5,Backend_Bound,36.58,% Slots,,,0.00,5.04,
166.264167784,S0-C5,Retiring,15.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
166.264167784,S0-C5,Frontend_Bound.Frontend_Latency,31.58,% Slots,,rs_events.empty_end,0.00,5.04,<==
166.264167784,S0-C5,Backend_Bound.Memory_Bound,33.23,% Slots,,,0.00,5.04,
166.264167784,S0-C5,Retiring.Microcode_Sequencer,11.64,% Slots,,idq.ms_uops,0.00,5.31,
166.264167784,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.31,
166.264167784,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.01,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
166.264167784,S0-C6,Frontend_Bound,35.05,% Slots,,,0.00,5.05,
166.264167784,S0-C6,Backend_Bound,40.87,% Slots,,,0.00,5.05,
166.264167784,S0-C6,Retiring,14.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S0-C6,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S0-C6,Backend_Bound.Memory_Bound,26.28,% Slots,,,0.00,5.05,
166.264167784,S0-C6,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.05,
166.264167784,S0-C6,Retiring.Microcode_Sequencer,11.40,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.31,
166.264167784,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
166.264167784,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.19,% Clocks,,,0.00,5.05,
166.264167784,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C7,Frontend_Bound,35.99,% Slots,,,0.00,5.05,
166.264167784,S0-C7,Backend_Bound,23.57,% Slots,,,0.00,5.05,
166.264167784,S0-C7,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S0-C7,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.05,<==
166.264167784,S0-C7,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.05,
166.264167784,S0-C7,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.75,% Clocks,,,0.00,5.31,
166.264167784,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.70,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
166.264167784,S1-C0,Frontend_Bound,33.01,% Slots,,,0.00,5.05,
166.264167784,S1-C0,Backend_Bound,45.07,% Slots,,,0.00,5.05,
166.264167784,S1-C0,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
166.264167784,S1-C0,Frontend_Bound.Frontend_Latency,29.44,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S1-C0,Backend_Bound.Memory_Bound,28.74,% Slots,,,0.00,5.05,
166.264167784,S1-C0,Backend_Bound.Core_Bound,16.33,% Slots,,,0.00,5.05,
166.264167784,S1-C0,Retiring.Microcode_Sequencer,13.59,% Slots,,idq.ms_uops,0.00,5.05,
166.264167784,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.31,
166.264167784,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
166.264167784,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.53,% Clocks,,,0.00,5.05,
166.264167784,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C1,Frontend_Bound,36.76,% Slots,,,0.00,5.05,
166.264167784,S1-C1,Backend_Bound,39.47,% Slots,,,0.00,5.05,<==
166.264167784,S1-C1,Retiring,36.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S1-C1,Frontend_Bound.Frontend_Latency,63.78,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S1-C1,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.31,
166.264167784,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C2,Frontend_Bound,37.63,% Slots,,,0.00,5.05,
166.264167784,S1-C2,Backend_Bound,39.32,% Slots,,,0.00,5.05,
166.264167784,S1-C2,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S1-C2,Frontend_Bound.Frontend_Latency,33.98,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.66,% Slots,,,0.00,5.05,
166.264167784,S1-C2,Backend_Bound.Memory_Bound,29.01,% Slots,,,0.00,5.05,
166.264167784,S1-C2,Backend_Bound.Core_Bound,10.31,% Slots,,,0.00,5.05,
166.264167784,S1-C2,Retiring.Microcode_Sequencer,12.95,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.31,
166.264167784,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.91,% Core_Clocks,,,0.00,5.31,
166.264167784,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
166.264167784,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.63,% Clocks,,,0.00,5.05,
166.264167784,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C3,Frontend_Bound,37.20,% Slots,,,0.00,5.05,
166.264167784,S1-C3,Backend_Bound,39.03,% Slots,,,0.00,5.05,
166.264167784,S1-C3,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S1-C3,Frontend_Bound.Frontend_Latency,29.94,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.20,% Slots,,,0.00,5.05,
166.264167784,S1-C3,Backend_Bound.Memory_Bound,27.09,% Slots,,,0.00,5.05,<==
166.264167784,S1-C3,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.05,
166.264167784,S1-C3,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.31,
166.264167784,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.40,% Core_Clocks,,,0.00,5.31,
166.264167784,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
166.264167784,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C4,Frontend_Bound,36.22,% Slots,,,0.00,5.05,
166.264167784,S1-C4,Backend_Bound,40.54,% Slots,,,0.00,5.05,
166.264167784,S1-C4,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
166.264167784,S1-C4,Frontend_Bound.Frontend_Latency,29.28,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.05,% Slots,,,0.00,5.05,
166.264167784,S1-C4,Backend_Bound.Memory_Bound,26.82,% Slots,,,0.00,5.05,<==
166.264167784,S1-C4,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.05,
166.264167784,S1-C4,Retiring.Microcode_Sequencer,13.17,% Slots,,idq.ms_uops,0.00,5.31,
166.264167784,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.31,
166.264167784,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.22,% Core_Clocks,,,0.00,5.31,
166.264167784,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
166.264167784,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.09,% Clocks,,,0.00,5.05,
166.264167784,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C5,Frontend_Bound,35.71,% Slots,,,0.00,5.05,
166.264167784,S1-C5,Backend_Bound,41.41,% Slots,,,0.00,5.05,
166.264167784,S1-C5,Retiring,16.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S1-C5,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.88,% Slots,,,0.00,5.05,
166.264167784,S1-C5,Backend_Bound.Memory_Bound,28.96,% Slots,,,0.00,5.05,<==
166.264167784,S1-C5,Backend_Bound.Core_Bound,12.45,% Slots,,,0.00,5.05,
166.264167784,S1-C5,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.31,
166.264167784,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.54,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.70,% Core_Clocks,,,0.00,5.31,
166.264167784,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
166.264167784,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.63,% Clocks,,,0.00,5.05,
166.264167784,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C6,Frontend_Bound,37.38,% Slots,,,0.00,5.05,
166.264167784,S1-C6,Backend_Bound,39.99,% Slots,,,0.00,5.05,
166.264167784,S1-C6,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S1-C6,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.95,% Slots,,,0.00,5.05,
166.264167784,S1-C6,Backend_Bound.Memory_Bound,26.44,% Slots,,,0.00,5.05,
166.264167784,S1-C6,Backend_Bound.Core_Bound,13.55,% Slots,,,0.00,5.05,
166.264167784,S1-C6,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.31,
166.264167784,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.68,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.04,% Core_Clocks,,,0.00,5.31,
166.264167784,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
166.264167784,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C7,Frontend_Bound,34.45,% Slots,,,0.00,5.05,
166.264167784,S1-C7,Backend_Bound,41.54,% Slots,,,0.00,5.05,
166.264167784,S1-C7,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
166.264167784,S1-C7,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.05,
166.264167784,S1-C7,Backend_Bound.Memory_Bound,30.55,% Slots,,,0.00,5.05,
166.264167784,S1-C7,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.05,
166.264167784,S1-C7,Retiring.Microcode_Sequencer,13.34,% Slots,,idq.ms_uops,0.00,5.32,
166.264167784,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.31,
166.264167784,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
166.264167784,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.31,
166.264167784,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
166.264167784,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
166.264167784,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.95,% Clocks,,,0.00,5.05,
166.264167784,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
166.264167784,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
166.264167784,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
166.264167784,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
166.264167784,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
167.758616341,S0-C0,Frontend_Bound,25.44,% Slots,,,0.00,5.07,
167.758616341,S0-C0,Backend_Bound,43.41,% Slots,,,0.00,5.07,
167.758616341,S0-C0,Retiring,31.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.29,% Slots,,,0.00,5.07,
167.758616341,S0-C0,Backend_Bound.Memory_Bound,26.93,% Slots,,,0.00,5.07,
167.758616341,S0-C0,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.07,
167.758616341,S0-C0,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.34,% Clocks,,idq.ms_switches,0.00,5.35,
167.758616341,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.79,% Core_Clocks,,,0.00,5.1,
167.758616341,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
167.758616341,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
167.758616341,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.44,% Clocks,,,0.00,5.34,
167.758616341,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
167.758616341,S0-C1,Frontend_Bound,30.99,% Slots,,,0.00,5.08,
167.758616341,S0-C1,Backend_Bound,33.97,% Slots,,,0.00,5.08,
167.758616341,S0-C1,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S0-C1,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.08,
167.758616341,S0-C1,Backend_Bound.Memory_Bound,21.17,% Slots,,,0.00,5.08,
167.758616341,S0-C1,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.08,
167.758616341,S0-C1,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.89,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
167.758616341,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
167.758616341,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.72,% Clocks,,,0.00,5.35,
167.758616341,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C2,Frontend_Bound,35.01,% Slots,,,0.00,5.08,<==
167.758616341,S0-C2,Backend_Bound,15.49,% Slots,,,0.00,5.08,
167.758616341,S0-C2,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.08,
167.758616341,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.30,% Slots,,,0.00,5.08,
167.758616341,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.36,
167.758616341,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.98,% Core_Clocks,,,0.00,5.1,
167.758616341,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C3,Frontend_Bound,24.19,% Slots,,,0.00,5.08,
167.758616341,S0-C3,Backend_Bound,57.86,% Slots,,,0.00,5.08,
167.758616341,S0-C3,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S0-C3,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.08,
167.758616341,S0-C3,Backend_Bound.Memory_Bound,39.73,% Slots,,,0.00,5.08,
167.758616341,S0-C3,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.08,
167.758616341,S0-C3,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.75,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
167.758616341,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
167.758616341,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C4,Frontend_Bound,28.41,% Slots,,,0.00,5.08,
167.758616341,S0-C4,Backend_Bound,55.17,% Slots,,,0.00,5.08,<==
167.758616341,S0-C4,Retiring,27.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S0-C4,Frontend_Bound.Frontend_Latency,17.02,% Slots,,rs_events.empty_end,0.00,5.08,
167.758616341,S0-C4,Backend_Bound.Memory_Bound,29.61,% Slots,,,0.00,5.08,
167.758616341,S0-C4,Backend_Bound.Core_Bound,25.55,% Slots,,,0.00,5.08,
167.758616341,S0-C4,Retiring.Microcode_Sequencer,9.33,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
167.758616341,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
167.758616341,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.87,% Clocks,,,0.00,5.35,
167.758616341,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C5,Frontend_Bound,40.54,% Slots,,,0.00,5.07,
167.758616341,S0-C5,Backend_Bound,31.72,% Slots,,,0.00,5.07,
167.758616341,S0-C5,Retiring,16.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S0-C5,Frontend_Bound.Frontend_Latency,65.11,% Slots,,rs_events.empty_end,0.00,5.07,
167.758616341,S0-C5,Backend_Bound.Core_Bound,55.26,% Slots,,,0.00,5.07,
167.758616341,S0-C5,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.84,% Clocks,,itlb_misses.walk_completed,0.00,5.35,
167.758616341,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.26,% Clocks,,idq.ms_switches,0.00,5.36,<==
167.758616341,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
167.758616341,S0-C6,Frontend_Bound,53.29,% Slots,,,0.00,5.08,
167.758616341,S0-C6,Backend_Bound,24.08,% Slots,,,0.00,5.08,
167.758616341,S0-C6,Retiring,26.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S0-C6,Frontend_Bound.Frontend_Latency,19.11,% Slots,,rs_events.empty_end,0.00,5.08,
167.758616341,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.08,
167.758616341,S0-C6,Backend_Bound.Memory_Bound,14.01,% Slots,,,0.00,5.08,
167.758616341,S0-C6,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.08,
167.758616341,S0-C6,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.87,% Clocks,,idq.ms_switches,0.00,5.36,<==
167.758616341,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.60,% Core_Clocks,,,0.00,5.11,
167.758616341,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
167.758616341,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
167.758616341,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C7,Frontend_Bound,33.42,% Slots,,,0.00,5.08,
167.758616341,S0-C7,Backend_Bound,44.10,% Slots,,,0.00,5.08,
167.758616341,S0-C7,Retiring,17.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S0-C7,Frontend_Bound.Frontend_Latency,25.84,% Slots,,rs_events.empty_end,0.00,5.08,
167.758616341,S0-C7,Backend_Bound.Memory_Bound,30.74,% Slots,,,0.00,5.08,
167.758616341,S0-C7,Backend_Bound.Core_Bound,13.35,% Slots,,,0.00,5.08,
167.758616341,S0-C7,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.99,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
167.758616341,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.25,% Clocks,,,0.00,5.34,
167.758616341,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C0,Frontend_Bound,48.07,% Slots,,,0.00,5.09,<==
167.758616341,S1-C0,Bad_Speculation,21.53,% Slots,,,0.00,5.09,
167.758616341,S1-C0,Bad_Speculation.Branch_Mispredicts,20.14,% Slots,,br_misp_retired.all_branches,0.00,5.09,
167.758616341,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
167.758616341,S1-C1,Frontend_Bound,40.09,% Slots,,,0.00,5.35,
167.758616341,S1-C1,Bad_Speculation,12.45,% Slots,,,0.00,5.35,
167.758616341,S1-C1,Backend_Bound,31.67,% Slots,,,0.00,5.35,
167.758616341,S1-C1,Retiring,29.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
167.758616341,S1-C1,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.09,<==
167.758616341,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.76,% Slots,,,0.00,5.13,
167.758616341,S1-C1,Bad_Speculation.Branch_Mispredicts,11.76,% Slots,,br_misp_retired.all_branches,0.00,5.08,
167.758616341,S1-C1,Backend_Bound.Memory_Bound,22.17,% Slots,,,0.00,5.09,
167.758616341,S1-C1,Retiring.Microcode_Sequencer,3.48,% Slots,,idq.ms_uops,0.00,5.08,
167.758616341,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.36,
167.758616341,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.30,% Clocks,,itlb_misses.walk_completed,0.00,5.35,
167.758616341,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
167.758616341,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.80,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.24,% Core_Clocks,,,0.00,5.11,
167.758616341,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
167.758616341,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
167.758616341,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
167.758616341,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C2,Frontend_Bound,45.37,% Slots,,,0.00,5.34,
167.758616341,S1-C2,Backend_Bound,29.05,% Slots,,,0.00,5.34,
167.758616341,S1-C2,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
167.758616341,S1-C2,Frontend_Bound.Frontend_Latency,22.84,% Slots,,rs_events.empty_end,0.00,5.09,<==
167.758616341,S1-C2,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.09,
167.758616341,S1-C2,Retiring.Microcode_Sequencer,2.99,% Slots,,idq.ms_uops,0.00,5.08,
167.758616341,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.36,
167.758616341,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.68,% Clocks,,,0.00,5.35,
167.758616341,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C3,Frontend_Bound,35.19,% Slots,,,0.00,5.35,
167.758616341,S1-C3,Bad_Speculation,10.51,% Slots,,,0.00,5.35,
167.758616341,S1-C3,Backend_Bound,27.94,% Slots,,,0.00,5.35,
167.758616341,S1-C3,Frontend_Bound.Frontend_Latency,39.73,% Slots,,rs_events.empty_end,0.00,5.09,
167.758616341,S1-C3,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.08,
167.758616341,S1-C3,Backend_Bound.Memory_Bound,22.28,% Slots,,,0.00,5.09,
167.758616341,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.36,
167.758616341,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,<==
167.758616341,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
167.758616341,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C4,Frontend_Bound,31.22,% Slots,,,0.00,5.35,
167.758616341,S1-C4,Backend_Bound,31.40,% Slots,,,0.00,5.35,
167.758616341,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.23,% Slots,,,0.00,5.12,
167.758616341,S1-C4,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.08,
167.758616341,S1-C4,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.08,<==
167.758616341,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
167.758616341,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
167.758616341,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C5,Frontend_Bound,25.94,% Slots,,,0.00,5.35,
167.758616341,S1-C5,Bad_Speculation,13.77,% Slots,,,0.00,5.35,
167.758616341,S1-C5,Backend_Bound,33.44,% Slots,,,0.00,5.35,
167.758616341,S1-C5,Retiring,11.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S1-C5,Frontend_Bound.Frontend_Latency,39.30,% Slots,,rs_events.empty_end,0.00,5.09,
167.758616341,S1-C5,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.08,
167.758616341,S1-C5,Backend_Bound.Core_Bound,51.54,% Slots,,,0.00,5.09,
167.758616341,S1-C5,Retiring.Microcode_Sequencer,6.79,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.36,
167.758616341,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.82,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.76,% Clocks,,,0.00,5.35,<==
167.758616341,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C6,Frontend_Bound,30.02,% Slots,,,0.00,5.35,
167.758616341,S1-C6,Backend_Bound,41.51,% Slots,,,0.00,5.35,
167.758616341,S1-C6,Retiring,10.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S1-C6,Frontend_Bound.Frontend_Latency,41.17,% Slots,,rs_events.empty_end,0.00,5.08,
167.758616341,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.07,% Slots,,,0.00,5.08,
167.758616341,S1-C6,Backend_Bound.Core_Bound,79.44,% Slots,,,0.00,5.08,<==
167.758616341,S1-C6,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.36,
167.758616341,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
167.758616341,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.40,% Core_Clocks,,,0.00,5.11,
167.758616341,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C7,Frontend_Bound,30.69,% Slots,,,0.00,5.35,
167.758616341,S1-C7,Backend_Bound,39.93,% Slots,,,0.00,5.35,
167.758616341,S1-C7,Retiring,28.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
167.758616341,S1-C7,Frontend_Bound.Frontend_Bandwidth,96.23,% Slots,,,0.00,5.08,
167.758616341,S1-C7,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.09,
167.758616341,S1-C7,Backend_Bound.Core_Bound,26.89,% Slots,,,0.00,5.09,<==
167.758616341,S1-C7,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.34,
167.758616341,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.36,
167.758616341,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.78,% Core_Clocks,,,0.00,5.11,
167.758616341,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
167.758616341,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
167.758616341,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
167.758616341,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
167.758616341,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
167.758616341,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
167.758616341,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
169.27509263,S0-C0,Frontend_Bound,21.39,% Slots,,,0.00,5.27,
169.27509263,S0-C0,Backend_Bound,36.70,% Slots,,,0.00,5.27,<==
169.27509263,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.88,% Slots,,,0.00,5.27,
169.27509263,S0-C0,Backend_Bound.Memory_Bound,17.95,% Slots,,,0.00,5.09,
169.27509263,S0-C0,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.09,
169.27509263,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.75,% Core_Clocks,,,0.00,5.24,
169.27509263,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
169.27509263,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
169.27509263,S0-C1,Backend_Bound,62.32,% Slots,,,0.00,5.28,
169.27509263,S0-C1,Retiring,31.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
169.27509263,S0-C1,Backend_Bound.Memory_Bound,16.50,% Slots,,,0.00,5.09,
169.27509263,S0-C1,Backend_Bound.Core_Bound,45.82,% Slots,,,0.00,5.09,<==
169.27509263,S0-C1,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.27,
169.27509263,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.03,% Clocks,,idq.ms_switches,0.00,5.29,
169.27509263,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
169.27509263,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
169.27509263,S0-C2,Frontend_Bound,28.72,% Slots,,,0.00,5.28,
169.27509263,S0-C2,Backend_Bound,45.81,% Slots,,,0.00,5.28,
169.27509263,S0-C2,Retiring,27.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
169.27509263,S0-C2,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.28,
169.27509263,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.33,% Slots,,,0.00,5.28,
169.27509263,S0-C2,Backend_Bound.Memory_Bound,16.45,% Slots,,,0.00,5.09,
169.27509263,S0-C2,Backend_Bound.Core_Bound,29.36,% Slots,,,0.00,5.09,<==
169.27509263,S0-C2,Retiring.Microcode_Sequencer,7.68,% Slots,,idq.ms_uops,0.00,5.27,
169.27509263,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.28,
169.27509263,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
169.27509263,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.15,% Clocks,,idq.ms_switches,0.00,5.28,
169.27509263,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.37,% Core_Clocks,,,0.00,5.25,
169.27509263,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
169.27509263,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
169.27509263,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
169.27509263,S0-C3,Frontend_Bound,34.41,% Slots,,,0.00,5.28,<==
169.27509263,S0-C3,Backend_Bound,13.78,% Slots,,,0.00,5.28,
169.27509263,S0-C3,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.28,
169.27509263,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.81,% Slots,,,0.00,5.28,
169.27509263,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.28,
169.27509263,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
169.27509263,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.23,% Core_Clocks,,,0.00,5.25,
169.27509263,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
169.27509263,S0-C4,Frontend_Bound,28.25,% Slots,,,0.00,5.28,
169.27509263,S0-C4,Backend_Bound,52.56,% Slots,,,0.00,5.28,
169.27509263,S0-C4,Retiring,25.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
169.27509263,S0-C4,Frontend_Bound.Frontend_Latency,26.50,% Slots,,rs_events.empty_end,0.00,5.28,
169.27509263,S0-C4,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.08,
169.27509263,S0-C4,Backend_Bound.Core_Bound,35.46,% Slots,,,0.00,5.08,<==
169.27509263,S0-C4,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.28,
169.27509263,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.28,
169.27509263,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
169.27509263,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.58,% Clocks,,idq.ms_switches,0.00,5.28,
169.27509263,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
169.27509263,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
169.27509263,S0-C5,Frontend_Bound,27.10,% Slots,,,0.00,5.28,
169.27509263,S0-C5,Backend_Bound,44.69,% Slots,,,0.00,5.28,
169.27509263,S0-C5,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
169.27509263,S0-C5,Frontend_Bound.Frontend_Latency,25.77,% Slots,,rs_events.empty_end,0.00,5.28,
169.27509263,S0-C5,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.09,
169.27509263,S0-C5,Backend_Bound.Core_Bound,32.80,% Slots,,,0.00,5.09,<==
169.27509263,S0-C5,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.28,
169.27509263,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.29,
169.27509263,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.36,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
169.27509263,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
169.27509263,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.41,% Clocks,,idq.ms_switches,0.00,5.29,
169.27509263,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
169.27509263,S0-C6,Backend_Bound,64.80,% Slots,,,0.00,5.28,
169.27509263,S0-C6,Retiring,21.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
169.27509263,S0-C6,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.27,
169.27509263,S0-C6,Backend_Bound.Core_Bound,51.28,% Slots,,,0.00,5.27,<==
169.27509263,S0-C6,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.28,
169.27509263,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.83,% Clocks,,idq.ms_switches,0.00,5.28,
169.27509263,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
169.27509263,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S0-C7,Frontend_Bound,20.95,% Slots,,,0.00,5.28,
169.27509263,S0-C7,Backend_Bound,37.48,% Slots,,,0.00,5.28,
169.27509263,S0-C7,Backend_Bound.Memory_Bound,11.41,% Slots,,,0.00,5.28,
169.27509263,S0-C7,Backend_Bound.Core_Bound,26.07,% Slots,,,0.00,5.28,<==
169.27509263,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
169.27509263,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S1-C0,Frontend_Bound,34.99,% Slots,,,0.00,5.27,
169.27509263,S1-C0,Backend_Bound,48.61,% Slots,,,0.00,5.27,
169.27509263,S1-C0,Retiring,18.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
169.27509263,S1-C0,Frontend_Bound.Frontend_Latency,37.48,% Slots,,rs_events.empty_end,0.00,5.27,
169.27509263,S1-C0,Frontend_Bound.Frontend_Bandwidth,30.79,% Slots,,,0.00,5.27,
169.27509263,S1-C0,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.27,<==
169.27509263,S1-C0,Backend_Bound.Core_Bound,20.39,% Slots,,,0.00,5.27,
169.27509263,S1-C0,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.27,
169.27509263,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.28,
169.27509263,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
169.27509263,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.68,% Clocks,,idq.ms_switches,0.00,5.28,
169.27509263,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.05,% Core_Clocks,,,0.00,5.24,
169.27509263,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
169.27509263,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
169.27509263,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S1-C1,Frontend_Bound,20.46,% Slots,,,0.00,5.27,
169.27509263,S1-C1,Backend_Bound,44.49,% Slots,,,0.00,5.27,
169.27509263,S1-C1,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.27,
169.27509263,S1-C1,Backend_Bound.Core_Bound,28.50,% Slots,,,0.00,5.27,<==
169.27509263,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
169.27509263,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S1-C2,Frontend_Bound,44.68,% Slots,,,0.00,5.28,
169.27509263,S1-C2,Bad_Speculation,10.79,% Slots,,,0.00,5.28,
169.27509263,S1-C2,Backend_Bound,30.76,% Slots,,,0.00,5.28,
169.27509263,S1-C2,Retiring,39.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
169.27509263,S1-C2,Frontend_Bound.Frontend_Latency,86.90,% Slots,,rs_events.empty_end,0.00,5.28,<==
169.27509263,S1-C2,Bad_Speculation.Branch_Mispredicts,10.44,% Slots,,br_misp_retired.all_branches,0.00,5.28,
169.27509263,S1-C2,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.28,
169.27509263,S1-C2,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.28,
169.27509263,S1-C2,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.28,
169.27509263,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.28,
169.27509263,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
169.27509263,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.28,
169.27509263,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
169.27509263,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.27,% Clocks,,,0.00,5.28,
169.27509263,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S1-C3,Frontend_Bound,46.75,% Slots,,,0.00,5.27,
169.27509263,S1-C3,Backend_Bound,31.47,% Slots,,,0.00,5.27,
169.27509263,S1-C3,Retiring,25.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
169.27509263,S1-C3,Frontend_Bound.Frontend_Latency,49.27,% Slots,,rs_events.empty_end,0.00,5.27,
169.27509263,S1-C3,Frontend_Bound.Frontend_Bandwidth,35.96,% Slots,,,0.00,5.27,
169.27509263,S1-C3,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.27,
169.27509263,S1-C3,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.27,
169.27509263,S1-C3,Retiring.Microcode_Sequencer,4.79,% Slots,,idq.ms_uops,0.00,5.28,
169.27509263,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.68,% Clocks,,,0.00,5.28,
169.27509263,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.17,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
169.27509263,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
169.27509263,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.87,% Clocks,,idq.ms_switches,0.00,5.28,
169.27509263,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.24,% Core_Clocks,,,0.00,5.24,
169.27509263,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
169.27509263,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S1-C4,Backend_Bound,31.96,% Slots,,,0.00,5.27,
169.27509263,S1-C4,Backend_Bound.Memory_Bound,23.59,% Slots,,,0.00,5.27,
169.27509263,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
169.27509263,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S1-C5,Frontend_Bound,24.81,% Slots,,,0.00,5.28,
169.27509263,S1-C5,Bad_Speculation,13.24,% Slots,,,0.00,5.28,
169.27509263,S1-C5,Backend_Bound,28.60,% Slots,,,0.00,5.28,
169.27509263,S1-C5,Retiring,30.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
169.27509263,S1-C5,Frontend_Bound.Frontend_Latency,18.10,% Slots,,rs_events.empty_end,0.00,5.28,
169.27509263,S1-C5,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.28,
169.27509263,S1-C5,Backend_Bound.Memory_Bound,14.12,% Slots,,,0.00,5.28,
169.27509263,S1-C5,Backend_Bound.Core_Bound,14.48,% Slots,,,0.00,5.28,
169.27509263,S1-C5,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,0.00,5.28,<==
169.27509263,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
169.27509263,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.28,
169.27509263,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S1-C6,Frontend_Bound,35.12,% Slots,,,0.00,5.27,
169.27509263,S1-C6,Bad_Speculation,18.02,% Slots,,,0.00,5.27,
169.27509263,S1-C6,Backend_Bound,23.61,% Slots,,,0.00,5.27,
169.27509263,S1-C6,Retiring,8.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
169.27509263,S1-C6,Frontend_Bound.Frontend_Latency,26.31,% Slots,,rs_events.empty_end,0.00,5.27,
169.27509263,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.48,% Slots,,,0.00,5.27,
169.27509263,S1-C6,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.27,
169.27509263,S1-C6,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.27,
169.27509263,S1-C6,Retiring.Microcode_Sequencer,3.47,% Slots,,idq.ms_uops,0.00,5.28,
169.27509263,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.04,% Clocks,,,0.00,5.28,
169.27509263,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.17,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
169.27509263,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
169.27509263,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.97,% Clocks,,idq.ms_switches,0.00,5.28,
169.27509263,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.31,% Core_Clocks,,,0.00,5.24,
169.27509263,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
169.27509263,S1-C7,Backend_Bound,32.32,% Slots,,,0.00,5.27,
169.27509263,S1-C7,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.27,
169.27509263,S1-C7,Backend_Bound.Core_Bound,20.09,% Slots,,,0.00,5.27,<==
169.27509263,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
169.27509263,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
169.27509263,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
169.27509263,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
169.27509263,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
169.27509263,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
169.27509263,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
169.27509263,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
169.27509263,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
169.27509263,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
169.27509263,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
169.27509263,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
169.27509263,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
169.27509263,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
169.27509263,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
169.27509263,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
169.27509263,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
169.27509263,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
170.785887661,S0-C0,Backend_Bound,42.00,% Slots,,,0.00,5.29,
170.785887661,S0-C0,Backend_Bound.Memory_Bound,16.20,% Slots,,,0.00,5.03,
170.785887661,S0-C0,Backend_Bound.Core_Bound,25.80,% Slots,,,0.00,5.03,
170.785887661,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
170.785887661,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.75,% Clocks,,,0.00,5.3,<==
170.785887661,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
170.785887661,S0-C1,Backend_Bound,63.14,% Slots,,,0.00,5.29,
170.785887661,S0-C1,Retiring,33.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S0-C1,Backend_Bound.Core_Bound,89.82,% Slots,,,0.00,5.03,
170.785887661,S0-C1,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.19,% Clocks,,idq.ms_switches,0.00,5.28,
170.785887661,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.49,% Clocks,,,0.00,5.29,<==
170.785887661,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
170.785887661,S0-C2,Frontend_Bound,25.57,% Slots,,,0.00,5.29,
170.785887661,S0-C2,Backend_Bound,49.23,% Slots,,,0.00,5.29,<==
170.785887661,S0-C2,Retiring,34.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S0-C2,Frontend_Bound.Frontend_Latency,19.88,% Slots,,rs_events.empty_end,0.00,5.28,
170.785887661,S0-C2,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,0.00,5.28,
170.785887661,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
170.785887661,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.28,
170.785887661,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C3,Frontend_Bound,30.05,% Slots,,,0.00,5.29,
170.785887661,S0-C3,Backend_Bound,41.23,% Slots,,,0.00,5.29,
170.785887661,S0-C3,Retiring,40.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S0-C3,Frontend_Bound.Frontend_Latency,55.28,% Slots,,rs_events.empty_end,0.00,5.29,
170.785887661,S0-C3,Backend_Bound.Core_Bound,46.71,% Slots,,,0.00,5.02,<==
170.785887661,S0-C3,Retiring.Microcode_Sequencer,8.53,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.29,
170.785887661,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
170.785887661,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C4,Frontend_Bound,28.52,% Slots,,,0.00,5.29,
170.785887661,S0-C4,Backend_Bound,26.60,% Slots,,,0.00,5.29,
170.785887661,S0-C4,Retiring,35.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S0-C4,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,0.00,5.29,
170.785887661,S0-C4,Backend_Bound.Memory_Bound,66.76,% Slots,,,0.00,5.02,
170.785887661,S0-C4,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.29,<==
170.785887661,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.29,
170.785887661,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
170.785887661,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
170.785887661,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C5,Frontend_Bound,32.70,% Slots,,,0.00,5.29,
170.785887661,S0-C5,Backend_Bound,37.46,% Slots,,,0.00,5.29,
170.785887661,S0-C5,Retiring,23.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S0-C5,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.28,
170.785887661,S0-C5,Backend_Bound.Memory_Bound,94.43,% Slots,,,0.00,5.03,<==
170.785887661,S0-C5,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.21,% Clocks,,,0.00,5.29,
170.785887661,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
170.785887661,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
170.785887661,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
170.785887661,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C6,Frontend_Bound,38.40,% Slots,,,0.00,5.29,
170.785887661,S0-C6,Backend_Bound,35.38,% Slots,,,0.00,5.29,
170.785887661,S0-C6,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S0-C6,Frontend_Bound.Frontend_Latency,38.31,% Slots,,rs_events.empty_end,0.00,5.29,
170.785887661,S0-C6,Backend_Bound.Core_Bound,63.14,% Slots,,,0.00,5.02,
170.785887661,S0-C6,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.29,
170.785887661,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.05,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
170.785887661,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,<==
170.785887661,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.28,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.69,% Clocks,,,0.00,5.29,
170.785887661,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C7,Frontend_Bound,33.55,% Slots,,,0.00,5.29,
170.785887661,S0-C7,Backend_Bound,19.74,% Slots,,,0.00,5.29,
170.785887661,S0-C7,Frontend_Bound.Frontend_Latency,23.25,% Slots,,rs_events.empty_end,0.00,5.29,<==
170.785887661,S0-C7,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.03,
170.785887661,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.29,
170.785887661,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
170.785887661,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
170.785887661,S1-C0,Frontend_Bound,20.01,% Slots,,,0.00,5.29,
170.785887661,S1-C0,Backend_Bound,25.17,% Slots,,,0.00,5.29,<==
170.785887661,S1-C0,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.02,
170.785887661,S1-C0,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.02,
170.785887661,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
170.785887661,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.20,% Clocks,,,0.00,5.29,
170.785887661,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C1,Frontend_Bound,35.27,% Slots,,,0.00,5.29,
170.785887661,S1-C1,Bad_Speculation,10.07,% Slots,,,0.00,5.29,
170.785887661,S1-C1,Backend_Bound,27.40,% Slots,,,0.00,5.29,
170.785887661,S1-C1,Frontend_Bound.Frontend_Latency,16.21,% Slots,,rs_events.empty_end,0.00,5.29,
170.785887661,S1-C1,Frontend_Bound.Frontend_Bandwidth,27.12,% Slots,,,0.00,5.29,
170.785887661,S1-C1,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.29,
170.785887661,S1-C1,Backend_Bound.Memory_Bound,67.22,% Slots,,,0.00,5.02,
170.785887661,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.92,% Clocks,,,0.00,5.29,
170.785887661,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
170.785887661,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.99,% Core_Clocks,,,0.00,5.29,<==
170.785887661,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
170.785887661,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
170.785887661,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C2,Frontend_Bound,39.80,% Slots,,,0.00,5.29,
170.785887661,S1-C2,Backend_Bound,38.85,% Slots,,,0.00,5.29,
170.785887661,S1-C2,Retiring,46.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S1-C2,Backend_Bound.Core_Bound,41.72,% Slots,,,0.00,5.02,
170.785887661,S1-C2,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.29,<==
170.785887661,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.57,% Clocks,,,0.00,5.29,
170.785887661,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
170.785887661,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.60,% Clocks,,,0.00,5.29,
170.785887661,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C3,Frontend_Bound,28.26,% Slots,,,0.00,5.29,<==
170.785887661,S1-C3,Bad_Speculation,20.80,% Slots,,,0.00,5.29,
170.785887661,S1-C3,Backend_Bound,26.12,% Slots,,,0.00,5.29,
170.785887661,S1-C3,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S1-C3,Frontend_Bound.Frontend_Latency,16.25,% Slots,,rs_events.empty_end,0.00,5.29,
170.785887661,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,5.29,
170.785887661,S1-C3,Bad_Speculation.Branch_Mispredicts,19.91,% Slots,,br_misp_retired.all_branches,0.00,5.29,
170.785887661,S1-C3,Backend_Bound.Core_Bound,33.93,% Slots,,,0.00,5.02,
170.785887661,S1-C3,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.29,
170.785887661,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
170.785887661,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.69,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.27,% Core_Clocks,,,0.00,5.29,
170.785887661,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.79,% Core_Clocks,,,0.00,5.29,
170.785887661,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.31,% Clocks,,,0.00,5.29,
170.785887661,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C4,Frontend_Bound,32.29,% Slots,,,0.00,5.29,
170.785887661,S1-C4,Backend_Bound,45.27,% Slots,,,0.00,5.29,
170.785887661,S1-C4,Retiring,13.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S1-C4,Frontend_Bound.Frontend_Latency,28.41,% Slots,,rs_events.empty_end,0.00,5.28,
170.785887661,S1-C4,Frontend_Bound.Frontend_Bandwidth,26.14,% Slots,,,0.00,5.29,
170.785887661,S1-C4,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.16,% Clocks,,,0.00,5.29,
170.785887661,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
170.785887661,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.38,% Core_Clocks,,,0.00,5.29,
170.785887661,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
170.785887661,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
170.785887661,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
170.785887661,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C5,Frontend_Bound,40.80,% Slots,,,0.00,5.29,
170.785887661,S1-C5,Backend_Bound,38.13,% Slots,,,0.00,5.29,
170.785887661,S1-C5,Retiring,11.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S1-C5,Frontend_Bound.Frontend_Latency,23.41,% Slots,,rs_events.empty_end,0.00,5.28,
170.785887661,S1-C5,Backend_Bound.Core_Bound,42.82,% Slots,,,0.00,5.02,
170.785887661,S1-C5,Retiring.Microcode_Sequencer,9.58,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.54,% Clocks,,,0.00,5.29,
170.785887661,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,<==
170.785887661,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.04,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.93,% Clocks,,,0.00,5.3,
170.785887661,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C6,Bad_Speculation,16.08,% Slots,,,0.00,5.29,
170.785887661,S1-C6,Bad_Speculation.Branch_Mispredicts,15.89,% Slots,,br_misp_retired.all_branches,0.00,5.29,
170.785887661,S1-C6,Backend_Bound,36.81,% Slots,,,0.00,5.29,<==
170.785887661,S1-C6,Backend_Bound.Memory_Bound,19.62,% Slots,,,0.00,5.02,
170.785887661,S1-C6,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.02,
170.785887661,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
170.785887661,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.31,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
170.785887661,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
170.785887661,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C7,Backend_Bound,77.74,% Slots,,,0.00,5.29,
170.785887661,S1-C7,Retiring,19.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
170.785887661,S1-C7,Backend_Bound.Memory_Bound,16.01,% Slots,,,0.00,5.02,
170.785887661,S1-C7,Backend_Bound.Core_Bound,61.73,% Slots,,,0.00,5.02,<==
170.785887661,S1-C7,Retiring.Microcode_Sequencer,9.72,% Slots,,idq.ms_uops,0.00,5.29,
170.785887661,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.28,% Clocks,,idq.ms_switches,0.00,5.29,
170.785887661,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
170.785887661,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
170.785887661,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
170.785887661,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
170.785887661,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
170.785887661,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
170.785887661,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
170.785887661,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
172.289824573,S0-C0,Backend_Bound,27.88,% Slots,,,0.00,5.32,
172.289824573,S0-C0,Retiring,14.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
172.289824573,S0-C0,Backend_Bound.Memory_Bound,33.67,% Slots,,,0.00,5.32,
172.289824573,S0-C0,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.05,
172.289824573,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.46,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
172.289824573,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C1,Frontend_Bound,56.09,% Slots,,,0.00,5.33,
172.289824573,S0-C1,Backend_Bound,20.65,% Slots,,,0.00,5.33,
172.289824573,S0-C1,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S0-C1,Frontend_Bound.Frontend_Latency,67.82,% Slots,,rs_events.empty_end,0.00,5.32,<==
172.289824573,S0-C1,Frontend_Bound.Frontend_Bandwidth,33.53,% Slots,,,0.00,5.33,
172.289824573,S0-C1,Backend_Bound.Memory_Bound,40.39,% Slots,,,0.00,5.32,
172.289824573,S0-C1,Retiring.Microcode_Sequencer,14.11,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.06,
172.289824573,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
172.289824573,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.73,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.84,% Core_Clocks,,,0.00,5.32,
172.289824573,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
172.289824573,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C2,Frontend_Bound,34.59,% Slots,,,0.00,5.32,
172.289824573,S0-C2,Backend_Bound,42.37,% Slots,,,0.00,5.32,
172.289824573,S0-C2,Retiring,19.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S0-C2,Frontend_Bound.Frontend_Latency,61.20,% Slots,,rs_events.empty_end,0.00,5.32,
172.289824573,S0-C2,Backend_Bound.Memory_Bound,53.42,% Slots,,,0.00,5.32,
172.289824573,S0-C2,Retiring.Microcode_Sequencer,15.10,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.06,
172.289824573,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
172.289824573,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
172.289824573,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
172.289824573,S0-C3,Frontend_Bound,34.20,% Slots,,,0.00,5.33,
172.289824573,S0-C3,Backend_Bound,43.59,% Slots,,,0.00,5.33,
172.289824573,S0-C3,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S0-C3,Frontend_Bound.Frontend_Latency,50.65,% Slots,,rs_events.empty_end,0.00,5.32,
172.289824573,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.69,% Slots,,,0.00,5.33,
172.289824573,S0-C3,Backend_Bound.Memory_Bound,31.63,% Slots,,,0.00,5.32,
172.289824573,S0-C3,Backend_Bound.Core_Bound,11.96,% Slots,,,0.00,5.32,
172.289824573,S0-C3,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.06,
172.289824573,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
172.289824573,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.76,% Core_Clocks,,,0.00,5.32,
172.289824573,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
172.289824573,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
172.289824573,S0-C4,Frontend_Bound,34.46,% Slots,,,0.00,5.32,
172.289824573,S0-C4,Backend_Bound,43.54,% Slots,,,0.00,5.32,
172.289824573,S0-C4,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
172.289824573,S0-C4,Frontend_Bound.Frontend_Latency,101.49,% Slots,,rs_events.empty_end,0.00,5.32,
172.289824573,S0-C4,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.05,
172.289824573,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.06,
172.289824573,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
172.289824573,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C5,Frontend_Bound,49.31,% Slots,,,0.00,5.32,
172.289824573,S0-C5,Backend_Bound,26.62,% Slots,,,0.00,5.32,
172.289824573,S0-C5,Retiring,16.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S0-C5,Frontend_Bound.Frontend_Latency,33.49,% Slots,,rs_events.empty_end,0.00,5.32,<==
172.289824573,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.78,% Slots,,,0.00,5.32,
172.289824573,S0-C5,Backend_Bound.Memory_Bound,19.07,% Slots,,,0.00,5.32,
172.289824573,S0-C5,Retiring.Microcode_Sequencer,12.02,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.06,
172.289824573,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
172.289824573,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.44,% Core_Clocks,,,0.00,5.32,
172.289824573,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
172.289824573,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C6,Frontend_Bound,41.89,% Slots,,,0.00,5.33,
172.289824573,S0-C6,Backend_Bound,35.07,% Slots,,,0.00,5.33,
172.289824573,S0-C6,Retiring,16.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
172.289824573,S0-C6,Frontend_Bound.Frontend_Latency,37.91,% Slots,,rs_events.empty_end,0.00,5.33,<==
172.289824573,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.67,% Slots,,,0.00,5.33,
172.289824573,S0-C6,Backend_Bound.Memory_Bound,26.42,% Slots,,,0.00,5.32,
172.289824573,S0-C6,Retiring.Microcode_Sequencer,11.68,% Slots,,idq.ms_uops,0.00,5.05,
172.289824573,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.06,
172.289824573,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.35,% Core_Clocks,,,0.00,5.33,
172.289824573,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
172.289824573,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C7,Frontend_Bound,31.07,% Slots,,,0.00,5.32,
172.289824573,S0-C7,Backend_Bound,45.61,% Slots,,,0.00,5.32,
172.289824573,S0-C7,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S0-C7,Frontend_Bound.Frontend_Latency,36.07,% Slots,,rs_events.empty_end,0.00,5.32,
172.289824573,S0-C7,Backend_Bound.Memory_Bound,29.83,% Slots,,,0.00,5.32,
172.289824573,S0-C7,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.32,
172.289824573,S0-C7,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
172.289824573,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.63,% Clocks,,,0.00,5.32,
172.289824573,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C0,Frontend_Bound,47.76,% Slots,,,0.00,5.32,
172.289824573,S1-C0,Backend_Bound,26.44,% Slots,,,0.00,5.32,
172.289824573,S1-C0,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S1-C0,Frontend_Bound.Frontend_Latency,58.97,% Slots,,rs_events.empty_end,0.00,5.32,<==
172.289824573,S1-C0,Frontend_Bound.Frontend_Bandwidth,29.08,% Slots,,,0.00,5.32,
172.289824573,S1-C0,Retiring.Microcode_Sequencer,14.74,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.06,
172.289824573,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.54,% Core_Clocks,,,0.00,5.32,
172.289824573,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C1,Frontend_Bound,35.75,% Slots,,,0.00,5.33,
172.289824573,S1-C1,Backend_Bound,40.51,% Slots,,,0.00,5.33,
172.289824573,S1-C1,Retiring,39.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S1-C1,Backend_Bound.Memory_Bound,28.21,% Slots,,,0.00,5.32,
172.289824573,S1-C1,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.32,
172.289824573,S1-C1,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.06,
172.289824573,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
172.289824573,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.52,% Clocks,,,0.00,5.32,
172.289824573,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C2,Frontend_Bound,34.99,% Slots,,,0.00,5.33,
172.289824573,S1-C2,Backend_Bound,41.84,% Slots,,,0.00,5.33,
172.289824573,S1-C2,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S1-C2,Frontend_Bound.Frontend_Latency,31.33,% Slots,,rs_events.empty_end,0.00,5.33,
172.289824573,S1-C2,Backend_Bound.Memory_Bound,28.98,% Slots,,,0.00,5.32,
172.289824573,S1-C2,Backend_Bound.Core_Bound,12.86,% Slots,,,0.00,5.32,
172.289824573,S1-C2,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.06,
172.289824573,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
172.289824573,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C3,Frontend_Bound,34.60,% Slots,,,0.00,5.33,
172.289824573,S1-C3,Backend_Bound,42.64,% Slots,,,0.00,5.33,
172.289824573,S1-C3,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S1-C3,Frontend_Bound.Frontend_Latency,28.69,% Slots,,rs_events.empty_end,0.00,5.33,
172.289824573,S1-C3,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.33,
172.289824573,S1-C3,Backend_Bound.Core_Bound,16.63,% Slots,,,0.00,5.33,
172.289824573,S1-C3,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.06,
172.289824573,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
172.289824573,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C4,Frontend_Bound,34.55,% Slots,,,0.00,5.33,
172.289824573,S1-C4,Backend_Bound,42.46,% Slots,,,0.00,5.33,<==
172.289824573,S1-C4,Retiring,28.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S1-C4,Frontend_Bound.Frontend_Latency,44.56,% Slots,,rs_events.empty_end,0.00,5.33,
172.289824573,S1-C4,Backend_Bound.Memory_Bound,22.03,% Slots,,,0.00,5.32,
172.289824573,S1-C4,Backend_Bound.Core_Bound,20.43,% Slots,,,0.00,5.32,
172.289824573,S1-C4,Retiring.Microcode_Sequencer,12.42,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.07,
172.289824573,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.57,% Clocks,,idq.ms_switches,0.00,5.07,
172.289824573,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
172.289824573,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
172.289824573,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.43,% Clocks,,,0.00,5.32,
172.289824573,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C5,Frontend_Bound,34.58,% Slots,,,0.00,5.33,<==
172.289824573,S1-C5,Backend_Bound,13.67,% Slots,,,0.00,5.33,
172.289824573,S1-C5,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.32,
172.289824573,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.37,% Slots,,,0.00,5.33,
172.289824573,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.06,
172.289824573,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
172.289824573,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.47,% Core_Clocks,,,0.00,5.32,
172.289824573,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C6,Backend_Bound,74.88,% Slots,,,0.00,5.33,
172.289824573,S1-C6,Retiring,24.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S1-C6,Backend_Bound.Memory_Bound,17.19,% Slots,,,0.00,5.32,
172.289824573,S1-C6,Backend_Bound.Core_Bound,57.69,% Slots,,,0.00,5.32,
172.289824573,S1-C6,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,25.60,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
172.289824573,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.33,% Clocks,,,0.00,5.32,<==
172.289824573,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C7,Frontend_Bound,34.29,% Slots,,,0.00,5.33,
172.289824573,S1-C7,Backend_Bound,42.45,% Slots,,,0.00,5.33,
172.289824573,S1-C7,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
172.289824573,S1-C7,Frontend_Bound.Frontend_Latency,29.43,% Slots,,rs_events.empty_end,0.00,5.32,
172.289824573,S1-C7,Backend_Bound.Memory_Bound,30.95,% Slots,,,0.00,5.32,
172.289824573,S1-C7,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.32,
172.289824573,S1-C7,Retiring.Microcode_Sequencer,15.18,% Slots,,idq.ms_uops,0.00,5.06,
172.289824573,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.06,
172.289824573,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
172.289824573,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.06,
172.289824573,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
172.289824573,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
172.289824573,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
173.825582644,S0-C0,Frontend_Bound,31.07,% Slots,,,0.00,5.2,<==
173.825582644,S0-C0,Backend_Bound,19.44,% Slots,,,0.00,5.2,
173.825582644,S0-C0,Frontend_Bound.Frontend_Latency,16.65,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.2,
173.825582644,S0-C0,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.2,
173.825582644,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.47,
173.825582644,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.89,% Core_Clocks,,,0.00,5.21,
173.825582644,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C1,Frontend_Bound,31.75,% Slots,,,0.00,5.2,
173.825582644,S0-C1,Backend_Bound,44.32,% Slots,,,0.00,5.2,
173.825582644,S0-C1,Retiring,11.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S0-C1,Frontend_Bound.Frontend_Latency,45.63,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S0-C1,Backend_Bound.Memory_Bound,30.49,% Slots,,,0.00,5.2,
173.825582644,S0-C1,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.2,
173.825582644,S0-C1,Retiring.Microcode_Sequencer,7.88,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.47,
173.825582644,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
173.825582644,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
173.825582644,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.52,% Clocks,,,0.00,5.21,
173.825582644,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C2,Frontend_Bound,32.12,% Slots,,,0.00,5.2,
173.825582644,S0-C2,Backend_Bound,44.34,% Slots,,,0.00,5.2,
173.825582644,S0-C2,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S0-C2,Frontend_Bound.Frontend_Latency,29.99,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S0-C2,Backend_Bound.Memory_Bound,26.78,% Slots,,,0.00,5.2,
173.825582644,S0-C2,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.2,
173.825582644,S0-C2,Retiring.Microcode_Sequencer,13.11,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.47,
173.825582644,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.84,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
173.825582644,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.08,% Clocks,,,0.00,5.21,
173.825582644,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C3,Frontend_Bound,29.12,% Slots,,,0.00,5.2,
173.825582644,S0-C3,Backend_Bound,49.09,% Slots,,,0.00,5.2,
173.825582644,S0-C3,Retiring,16.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S0-C3,Frontend_Bound.Frontend_Latency,49.67,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S0-C3,Backend_Bound.Memory_Bound,40.66,% Slots,,,0.00,5.2,
173.825582644,S0-C3,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
173.825582644,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
173.825582644,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C4,Frontend_Bound,36.44,% Slots,,,0.00,5.2,
173.825582644,S0-C4,Backend_Bound,40.67,% Slots,,,0.00,5.2,
173.825582644,S0-C4,Retiring,12.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S0-C4,Frontend_Bound.Frontend_Latency,27.88,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S0-C4,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.2,<==
173.825582644,S0-C4,Backend_Bound.Core_Bound,14.19,% Slots,,,0.00,5.2,
173.825582644,S0-C4,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.47,
173.825582644,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
173.825582644,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
173.825582644,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
173.825582644,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C5,Backend_Bound,80.95,% Slots,,,0.00,5.2,
173.825582644,S0-C5,Retiring,37.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S0-C5,Backend_Bound.Memory_Bound,56.95,% Slots,,,0.00,5.2,
173.825582644,S0-C5,Backend_Bound.Core_Bound,24.00,% Slots,,,0.00,5.2,
173.825582644,S0-C5,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.85,% Clocks,,idq.ms_switches,0.00,5.46,
173.825582644,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
173.825582644,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C6,Frontend_Bound,33.03,% Slots,,,0.00,5.19,
173.825582644,S0-C6,Backend_Bound,45.27,% Slots,,,0.00,5.19,
173.825582644,S0-C6,Retiring,15.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S0-C6,Frontend_Bound.Frontend_Latency,33.71,% Slots,,rs_events.empty_end,0.00,5.19,
173.825582644,S0-C6,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.19,<==
173.825582644,S0-C6,Backend_Bound.Core_Bound,17.06,% Slots,,,0.00,5.19,
173.825582644,S0-C6,Retiring.Microcode_Sequencer,11.40,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.47,
173.825582644,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
173.825582644,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
173.825582644,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
173.825582644,S0-C7,Frontend_Bound,33.36,% Slots,,,0.00,5.2,
173.825582644,S0-C7,Backend_Bound,43.61,% Slots,,,0.00,5.2,
173.825582644,S0-C7,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S0-C7,Frontend_Bound.Frontend_Latency,57.91,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S0-C7,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.47,
173.825582644,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
173.825582644,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C0,Backend_Bound,72.42,% Slots,,,0.00,5.2,
173.825582644,S1-C0,Backend_Bound.Memory_Bound,44.94,% Slots,,,0.00,5.2,
173.825582644,S1-C0,Backend_Bound.Core_Bound,27.48,% Slots,,,0.00,5.2,
173.825582644,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C1,Frontend_Bound,30.75,% Slots,,,0.00,5.2,
173.825582644,S1-C1,Backend_Bound,33.50,% Slots,,,0.00,5.2,<==
173.825582644,S1-C1,Backend_Bound.Memory_Bound,19.08,% Slots,,,0.00,5.2,
173.825582644,S1-C1,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.2,
173.825582644,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
173.825582644,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
173.825582644,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C2,Frontend_Bound,36.66,% Slots,,,0.00,5.2,
173.825582644,S1-C2,Backend_Bound,38.64,% Slots,,,0.00,5.2,
173.825582644,S1-C2,Retiring,16.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S1-C2,Frontend_Bound.Frontend_Latency,23.26,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S1-C2,Backend_Bound.Memory_Bound,22.42,% Slots,,,0.00,5.2,
173.825582644,S1-C2,Backend_Bound.Core_Bound,16.22,% Slots,,,0.00,5.2,
173.825582644,S1-C2,Retiring.Microcode_Sequencer,12.20,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.47,
173.825582644,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
173.825582644,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.77,% Clocks,,,0.00,5.21,
173.825582644,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C3,Frontend_Bound,35.98,% Slots,,,0.00,5.2,
173.825582644,S1-C3,Backend_Bound,40.29,% Slots,,,0.00,5.2,
173.825582644,S1-C3,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S1-C3,Frontend_Bound.Frontend_Latency,31.84,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S1-C3,Backend_Bound.Memory_Bound,29.19,% Slots,,,0.00,5.2,
173.825582644,S1-C3,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.2,
173.825582644,S1-C3,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.47,
173.825582644,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
173.825582644,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.02,% Clocks,,,0.00,5.21,
173.825582644,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C4,Frontend_Bound,36.59,% Slots,,,0.00,5.2,
173.825582644,S1-C4,Backend_Bound,39.71,% Slots,,,0.00,5.2,
173.825582644,S1-C4,Retiring,15.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
173.825582644,S1-C4,Frontend_Bound.Frontend_Latency,43.96,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S1-C4,Backend_Bound.Memory_Bound,35.67,% Slots,,,0.00,5.2,
173.825582644,S1-C4,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.2,
173.825582644,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.47,
173.825582644,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
173.825582644,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C5,Frontend_Bound,34.86,% Slots,,,0.00,5.2,<==
173.825582644,S1-C5,Backend_Bound,16.43,% Slots,,,0.00,5.2,
173.825582644,S1-C5,Frontend_Bound.Frontend_Latency,18.73,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.65,% Slots,,,0.00,5.2,
173.825582644,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.47,
173.825582644,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.34,% Core_Clocks,,,0.00,5.21,
173.825582644,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C6,Frontend_Bound,38.04,% Slots,,,0.00,5.2,
173.825582644,S1-C6,Backend_Bound,38.70,% Slots,,,0.00,5.2,
173.825582644,S1-C6,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
173.825582644,S1-C6,Frontend_Bound.Frontend_Latency,23.96,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.36,% Slots,,,0.00,5.2,
173.825582644,S1-C6,Backend_Bound.Memory_Bound,25.92,% Slots,,,0.00,5.2,
173.825582644,S1-C6,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.2,
173.825582644,S1-C6,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.45,
173.825582644,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.47,
173.825582644,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.26,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.34,% Core_Clocks,,,0.00,5.21,
173.825582644,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
173.825582644,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.97,% Clocks,,,0.00,5.21,
173.825582644,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C7,Frontend_Bound,36.03,% Slots,,,0.00,5.2,
173.825582644,S1-C7,Backend_Bound,39.98,% Slots,,,0.00,5.2,
173.825582644,S1-C7,Retiring,15.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
173.825582644,S1-C7,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.2,
173.825582644,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.31,% Slots,,,0.00,5.2,
173.825582644,S1-C7,Backend_Bound.Memory_Bound,24.38,% Slots,,,0.00,5.2,
173.825582644,S1-C7,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.2,
173.825582644,S1-C7,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.45,
173.825582644,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.47,
173.825582644,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
173.825582644,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.47,
173.825582644,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.27,% Core_Clocks,,,0.00,5.21,
173.825582644,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
173.825582644,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
173.825582644,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.19,% Clocks,,,0.00,5.21,
173.825582644,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
173.825582644,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
175.604591073,S0-C0,Frontend_Bound,37.10,% Slots,,,0.00,5.18,<==
175.604591073,S0-C0,Backend_Bound,11.77,% Slots,,,0.00,5.18,
175.604591073,S0-C0,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.18,
175.604591073,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.82,% Slots,,,0.00,5.18,
175.604591073,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.17,
175.604591073,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.53,% Core_Clocks,,,0.00,5.4,
175.604591073,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C1,Frontend_Bound,22.88,% Slots,,,0.00,5.19,
175.604591073,S0-C1,Backend_Bound,35.59,% Slots,,,0.00,5.18,<==
175.604591073,S0-C1,Retiring,28.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S0-C1,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C2,Frontend_Bound,49.52,% Slots,,,0.00,5.19,
175.604591073,S0-C2,Backend_Bound,24.45,% Slots,,,0.00,5.18,
175.604591073,S0-C2,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S0-C2,Frontend_Bound.Frontend_Latency,38.54,% Slots,,rs_events.empty_end,0.00,5.19,<==
175.604591073,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.74,% Slots,,,0.00,5.19,
175.604591073,S0-C2,Backend_Bound.Memory_Bound,24.80,% Slots,,,0.00,5.18,
175.604591073,S0-C2,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.38,% Core_Clocks,,,0.00,5.4,
175.604591073,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
175.604591073,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C3,Frontend_Bound,33.26,% Slots,,,0.00,5.19,
175.604591073,S0-C3,Backend_Bound,41.50,% Slots,,,0.00,5.19,
175.604591073,S0-C3,Retiring,12.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S0-C3,Frontend_Bound.Frontend_Latency,39.85,% Slots,,rs_events.empty_end,0.00,5.19,
175.604591073,S0-C3,Backend_Bound.Memory_Bound,37.99,% Slots,,,0.00,5.19,
175.604591073,S0-C3,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.00,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
175.604591073,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C4,Frontend_Bound,37.27,% Slots,,,0.00,5.19,
175.604591073,S0-C4,Backend_Bound,37.71,% Slots,,,0.00,5.18,
175.604591073,S0-C4,Retiring,14.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S0-C4,Frontend_Bound.Frontend_Latency,26.90,% Slots,,rs_events.empty_end,0.00,5.19,
175.604591073,S0-C4,Backend_Bound.Memory_Bound,23.67,% Slots,,,0.00,5.18,
175.604591073,S0-C4,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.18,
175.604591073,S0-C4,Retiring.Microcode_Sequencer,11.20,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
175.604591073,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.56,% Clocks,,,0.00,5.17,
175.604591073,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C5,Frontend_Bound,53.77,% Slots,,,0.00,5.18,<==
175.604591073,S0-C5,Backend_Bound,20.60,% Slots,,,0.00,5.18,
175.604591073,S0-C5,Retiring,21.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S0-C5,Frontend_Bound.Frontend_Latency,34.88,% Slots,,rs_events.empty_end,0.00,5.18,
175.604591073,S0-C5,Frontend_Bound.Frontend_Bandwidth,38.13,% Slots,,,0.00,5.18,
175.604591073,S0-C5,Backend_Bound.Memory_Bound,14.86,% Slots,,,0.00,5.18,
175.604591073,S0-C5,Retiring.Microcode_Sequencer,10.51,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.18,
175.604591073,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.67,% Clocks,,idq.ms_switches,0.00,5.18,
175.604591073,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.89,% Core_Clocks,,,0.00,5.4,
175.604591073,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
175.604591073,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C6,Frontend_Bound,45.74,% Slots,,,0.00,5.19,
175.604591073,S0-C6,Backend_Bound,29.38,% Slots,,,0.00,5.18,
175.604591073,S0-C6,Retiring,13.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S0-C6,Frontend_Bound.Frontend_Latency,32.02,% Slots,,rs_events.empty_end,0.00,5.19,<==
175.604591073,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.93,% Slots,,,0.00,5.19,
175.604591073,S0-C6,Backend_Bound.Memory_Bound,20.07,% Slots,,,0.00,5.18,
175.604591073,S0-C6,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.17,
175.604591073,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.68,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.60,% Core_Clocks,,,0.00,5.4,
175.604591073,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
175.604591073,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C7,Frontend_Bound,48.43,% Slots,,,0.00,5.19,
175.604591073,S0-C7,Bad_Speculation,10.70,% Slots,,,0.00,5.18,
175.604591073,S0-C7,Backend_Bound,13.13,% Slots,,,0.00,5.18,
175.604591073,S0-C7,Retiring,12.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S0-C7,Frontend_Bound.Frontend_Latency,20.83,% Slots,,rs_events.empty_end,0.00,5.19,
175.604591073,S0-C7,Frontend_Bound.Frontend_Bandwidth,58.88,% Slots,,,0.00,5.19,
175.604591073,S0-C7,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.18,
175.604591073,S0-C7,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.17,
175.604591073,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.99,% Core_Clocks,,,0.00,5.4,<==
175.604591073,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C0,Frontend_Bound,35.37,% Slots,,,0.00,5.18,
175.604591073,S1-C0,Backend_Bound,39.38,% Slots,,,0.00,5.18,
175.604591073,S1-C0,Retiring,17.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S1-C0,Frontend_Bound.Frontend_Latency,37.63,% Slots,,rs_events.empty_end,0.00,5.19,
175.604591073,S1-C0,Backend_Bound.Memory_Bound,30.86,% Slots,,,0.00,5.18,
175.604591073,S1-C0,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.17,
175.604591073,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
175.604591073,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C1,Frontend_Bound,33.67,% Slots,,,0.00,5.19,
175.604591073,S1-C1,Backend_Bound,34.41,% Slots,,,0.00,5.18,
175.604591073,S1-C1,Retiring,25.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S1-C1,Frontend_Bound.Frontend_Bandwidth,27.83,% Slots,,,0.00,5.18,
175.604591073,S1-C1,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.18,
175.604591073,S1-C1,Backend_Bound.Core_Bound,22.85,% Slots,,,0.00,5.18,<==
175.604591073,S1-C1,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.78,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.19,% Core_Clocks,,,0.00,5.41,
175.604591073,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
175.604591073,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C2,Frontend_Bound,35.98,% Slots,,,0.00,5.18,
175.604591073,S1-C2,Backend_Bound,40.00,% Slots,,,0.00,5.18,
175.604591073,S1-C2,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S1-C2,Frontend_Bound.Frontend_Latency,41.12,% Slots,,rs_events.empty_end,0.00,5.19,
175.604591073,S1-C2,Backend_Bound.Memory_Bound,31.29,% Slots,,,0.00,5.18,
175.604591073,S1-C2,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.17,
175.604591073,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
175.604591073,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C3,Frontend_Bound,35.94,% Slots,,,0.00,5.19,
175.604591073,S1-C3,Backend_Bound,41.07,% Slots,,,0.00,5.19,
175.604591073,S1-C3,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S1-C3,Frontend_Bound.Frontend_Latency,34.45,% Slots,,rs_events.empty_end,0.00,5.19,
175.604591073,S1-C3,Backend_Bound.Memory_Bound,33.45,% Slots,,,0.00,5.19,<==
175.604591073,S1-C3,Retiring.Microcode_Sequencer,12.86,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.18,
175.604591073,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.71,% Clocks,,idq.ms_switches,0.00,5.18,
175.604591073,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
175.604591073,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C4,Frontend_Bound,35.21,% Slots,,,0.00,5.19,
175.604591073,S1-C4,Backend_Bound,41.82,% Slots,,,0.00,5.18,
175.604591073,S1-C4,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S1-C4,Frontend_Bound.Frontend_Latency,49.77,% Slots,,rs_events.empty_end,0.00,5.19,
175.604591073,S1-C4,Backend_Bound.Memory_Bound,50.85,% Slots,,,0.00,5.18,
175.604591073,S1-C4,Retiring.Microcode_Sequencer,13.15,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.17,
175.604591073,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.88,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
175.604591073,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C5,Frontend_Bound,26.60,% Slots,,,0.00,5.18,
175.604591073,S1-C5,Backend_Bound,52.08,% Slots,,,0.00,5.18,<==
175.604591073,S1-C5,Retiring,10.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S1-C5,Frontend_Bound.Frontend_Bandwidth,32.81,% Slots,,,0.00,5.18,
175.604591073,S1-C5,Backend_Bound.Memory_Bound,26.40,% Slots,,,0.00,5.18,
175.604591073,S1-C5,Backend_Bound.Core_Bound,25.68,% Slots,,,0.00,5.18,
175.604591073,S1-C5,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.67,% Clocks,,idq.ms_switches,0.00,5.18,
175.604591073,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.42,% Core_Clocks,,,0.00,5.4,
175.604591073,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
175.604591073,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C6,Frontend_Bound,33.13,% Slots,,,0.00,5.19,
175.604591073,S1-C6,Backend_Bound,43.49,% Slots,,,0.00,5.18,
175.604591073,S1-C6,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S1-C6,Frontend_Bound.Frontend_Latency,35.78,% Slots,,rs_events.empty_end,0.00,5.18,
175.604591073,S1-C6,Backend_Bound.Memory_Bound,30.34,% Slots,,,0.00,5.18,
175.604591073,S1-C6,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.18,
175.604591073,S1-C6,Retiring.Microcode_Sequencer,12.65,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.17,
175.604591073,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.03,% Clocks,,idq.ms_switches,0.00,5.17,
175.604591073,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
175.604591073,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.28,% Clocks,,,0.00,5.17,
175.604591073,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C7,Frontend_Bound,33.95,% Slots,,,0.00,5.19,
175.604591073,S1-C7,Backend_Bound,42.69,% Slots,,,0.00,5.18,
175.604591073,S1-C7,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
175.604591073,S1-C7,Frontend_Bound.Frontend_Latency,38.98,% Slots,,rs_events.empty_end,0.00,5.18,
175.604591073,S1-C7,Backend_Bound.Memory_Bound,30.34,% Slots,,,0.00,5.18,
175.604591073,S1-C7,Backend_Bound.Core_Bound,12.35,% Slots,,,0.00,5.18,
175.604591073,S1-C7,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.18,
175.604591073,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.18,
175.604591073,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
175.604591073,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.18,
175.604591073,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
175.604591073,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
175.604591073,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.70,% Clocks,,,0.00,5.17,
175.604591073,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
175.604591073,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
177.124658715,S0-C0,Frontend_Bound,22.79,% Slots,,,0.00,5.25,
177.124658715,S0-C0,Backend_Bound,26.01,% Slots,,,0.00,5.25,<==
177.124658715,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.19,% Slots,,,0.00,5.25,
177.124658715,S0-C0,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.25,
177.124658715,S0-C0,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.25,
177.124658715,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.52,% Core_Clocks,,,0.00,5.26,
177.124658715,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.30,% Core_Clocks,,,0.00,5.26,
177.124658715,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.32,% Clocks,,,0.00,5.26,
177.124658715,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
177.124658715,S0-C1,Frontend_Bound,20.61,% Slots,,,0.00,5.25,
177.124658715,S0-C1,Backend_Bound,65.15,% Slots,,,0.00,5.25,
177.124658715,S0-C1,Retiring,29.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
177.124658715,S0-C1,Frontend_Bound.Frontend_Latency,30.73,% Slots,,rs_events.empty_end,0.00,5.25,
177.124658715,S0-C1,Backend_Bound.Memory_Bound,41.15,% Slots,,,0.00,5.25,
177.124658715,S0-C1,Backend_Bound.Core_Bound,24.00,% Slots,,,0.00,5.25,
177.124658715,S0-C1,Retiring.Microcode_Sequencer,9.93,% Slots,,idq.ms_uops,0.00,5.25,
177.124658715,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.11,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
177.124658715,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.33,% Clocks,,,0.00,5.27,
177.124658715,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C2,Frontend_Bound,39.51,% Slots,,,0.00,5.26,
177.124658715,S0-C2,Backend_Bound,40.15,% Slots,,,0.00,5.26,<==
177.124658715,S0-C2,Retiring,25.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
177.124658715,S0-C2,Frontend_Bound.Frontend_Latency,68.52,% Slots,,rs_events.empty_end,0.00,5.26,
177.124658715,S0-C2,Backend_Bound.Memory_Bound,17.66,% Slots,,,0.00,5.26,
177.124658715,S0-C2,Backend_Bound.Core_Bound,22.49,% Slots,,,0.00,5.26,
177.124658715,S0-C2,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.26,
177.124658715,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.29,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
177.124658715,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.90,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
177.124658715,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.60,% Clocks,,,0.00,5.26,
177.124658715,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
177.124658715,S0-C3,Frontend_Bound,29.08,% Slots,,,0.00,5.25,
177.124658715,S0-C3,Backend_Bound,48.92,% Slots,,,0.00,5.25,<==
177.124658715,S0-C3,Retiring,25.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
177.124658715,S0-C3,Frontend_Bound.Frontend_Latency,57.53,% Slots,,rs_events.empty_end,0.00,5.25,
177.124658715,S0-C3,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.25,
177.124658715,S0-C3,Backend_Bound.Core_Bound,25.23,% Slots,,,0.00,5.25,
177.124658715,S0-C3,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.26,
177.124658715,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.08,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
177.124658715,S0-C4,Frontend_Bound,40.11,% Slots,,,0.00,5.25,
177.124658715,S0-C4,Backend_Bound,38.50,% Slots,,,0.00,5.25,
177.124658715,S0-C4,Retiring,32.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
177.124658715,S0-C4,Frontend_Bound.Frontend_Latency,43.77,% Slots,,rs_events.empty_end,0.00,5.25,
177.124658715,S0-C4,Backend_Bound.Memory_Bound,12.42,% Slots,,,0.00,5.25,
177.124658715,S0-C4,Backend_Bound.Core_Bound,26.07,% Slots,,,0.00,5.25,
177.124658715,S0-C4,Retiring.Microcode_Sequencer,11.16,% Slots,,idq.ms_uops,0.00,5.26,
177.124658715,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.01,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
177.124658715,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.98,% Clocks,,idq.ms_switches,0.00,5.26,<==
177.124658715,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
177.124658715,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.53,% Clocks,,,0.00,5.26,
177.124658715,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C5,Frontend_Bound,22.59,% Slots,,,0.00,5.26,
177.124658715,S0-C5,Backend_Bound,60.34,% Slots,,,0.00,5.26,
177.124658715,S0-C5,Retiring,34.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
177.124658715,S0-C5,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.26,
177.124658715,S0-C5,Backend_Bound.Memory_Bound,47.27,% Slots,,,0.00,5.26,
177.124658715,S0-C5,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.26,
177.124658715,S0-C5,Retiring.Microcode_Sequencer,4.63,% Slots,,idq.ms_uops,0.00,5.25,
177.124658715,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.98,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
177.124658715,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C6,Frontend_Bound,24.50,% Slots,,,0.00,5.25,
177.124658715,S0-C6,Backend_Bound,61.29,% Slots,,,0.00,5.25,
177.124658715,S0-C6,Retiring,28.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
177.124658715,S0-C6,Frontend_Bound.Frontend_Latency,46.57,% Slots,,rs_events.empty_end,0.00,5.25,
177.124658715,S0-C6,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.25,
177.124658715,S0-C6,Backend_Bound.Core_Bound,42.46,% Slots,,,0.00,5.25,<==
177.124658715,S0-C6,Retiring.Microcode_Sequencer,9.50,% Slots,,idq.ms_uops,0.00,5.26,
177.124658715,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.53,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
177.124658715,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.40,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
177.124658715,S0-C7,Frontend_Bound,40.59,% Slots,,,0.00,5.26,
177.124658715,S0-C7,Backend_Bound,38.42,% Slots,,,0.00,5.26,
177.124658715,S0-C7,Retiring,15.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
177.124658715,S0-C7,Frontend_Bound.Frontend_Latency,46.44,% Slots,,rs_events.empty_end,0.00,5.26,
177.124658715,S0-C7,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.26,
177.124658715,S0-C7,Backend_Bound.Core_Bound,27.67,% Slots,,,0.00,5.26,
177.124658715,S0-C7,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.26,
177.124658715,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.25,
177.124658715,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.69,% Clocks,,idq.ms_switches,0.00,5.25,<==
177.124658715,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.22,% Clocks,,,0.00,5.26,
177.124658715,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C0,Frontend_Bound,57.27,% Slots,,,0.00,5.26,
177.124658715,S1-C0,Backend_Bound,19.73,% Slots,,,0.00,5.26,
177.124658715,S1-C0,Retiring,10.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
177.124658715,S1-C0,Frontend_Bound.Frontend_Latency,60.05,% Slots,,rs_events.empty_end,0.00,5.26,<==
177.124658715,S1-C0,Backend_Bound.Memory_Bound,43.07,% Slots,,,0.00,5.26,
177.124658715,S1-C0,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.25,
177.124658715,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.51,% Clocks,,,0.00,5.27,
177.124658715,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.69,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
177.124658715,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.27,
177.124658715,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
177.124658715,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
177.124658715,S1-C1,Frontend_Bound,40.09,% Slots,,,0.00,5.26,
177.124658715,S1-C1,Backend_Bound,32.26,% Slots,,,0.00,5.26,
177.124658715,S1-C1,Retiring,24.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
177.124658715,S1-C1,Frontend_Bound.Frontend_Latency,53.57,% Slots,,rs_events.empty_end,0.00,5.26,<==
177.124658715,S1-C1,Backend_Bound.Memory_Bound,21.42,% Slots,,,0.00,5.25,
177.124658715,S1-C1,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.25,
177.124658715,S1-C1,Retiring.Microcode_Sequencer,4.77,% Slots,,idq.ms_uops,0.00,5.25,
177.124658715,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.69,% Clocks,,,0.00,5.26,
177.124658715,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.72,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
177.124658715,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
177.124658715,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.24,% Clocks,,,0.00,5.26,
177.124658715,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C2,Frontend_Bound,29.44,% Slots,,,0.00,5.25,
177.124658715,S1-C2,Backend_Bound,31.27,% Slots,,,0.00,5.25,
177.124658715,S1-C2,Retiring,33.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
177.124658715,S1-C2,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,0.00,5.25,
177.124658715,S1-C2,Backend_Bound.Memory_Bound,35.83,% Slots,,,0.00,5.25,
177.124658715,S1-C2,Retiring.Microcode_Sequencer,4.41,% Slots,,idq.ms_uops,0.00,5.26,<==
177.124658715,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.26,
177.124658715,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
177.124658715,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.77,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C3,Frontend_Bound,42.44,% Slots,,,0.00,5.25,
177.124658715,S1-C3,Backend_Bound,36.51,% Slots,,,0.00,5.25,
177.124658715,S1-C3,Retiring,15.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
177.124658715,S1-C3,Frontend_Bound.Frontend_Latency,35.80,% Slots,,rs_events.empty_end,0.00,5.25,
177.124658715,S1-C3,Backend_Bound.Memory_Bound,58.33,% Slots,,,0.00,5.25,
177.124658715,S1-C3,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.26,
177.124658715,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.50,% Clocks,,,0.00,5.26,
177.124658715,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
177.124658715,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.124658715,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C4,Frontend_Bound,41.79,% Slots,,,0.00,5.26,
177.124658715,S1-C4,Backend_Bound,36.75,% Slots,,,0.00,5.26,
177.124658715,S1-C4,Retiring,14.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
177.124658715,S1-C4,Frontend_Bound.Frontend_Latency,51.74,% Slots,,rs_events.empty_end,0.00,5.26,<==
177.124658715,S1-C4,Backend_Bound.Memory_Bound,28.01,% Slots,,,0.00,5.26,
177.124658715,S1-C4,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.25,
177.124658715,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.72,% Clocks,,,0.00,5.26,
177.124658715,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
177.124658715,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
177.124658715,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.40,% Clocks,,idq.ms_switches,0.00,5.26,
177.124658715,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
177.124658715,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C5,Frontend_Bound,40.88,% Slots,,,0.00,5.26,
177.124658715,S1-C5,Backend_Bound,38.76,% Slots,,,0.00,5.26,
177.124658715,S1-C5,Retiring,24.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
177.124658715,S1-C5,Frontend_Bound.Frontend_Latency,48.97,% Slots,,rs_events.empty_end,0.00,5.26,<==
177.124658715,S1-C5,Backend_Bound.Memory_Bound,16.88,% Slots,,,0.00,5.26,
177.124658715,S1-C5,Backend_Bound.Core_Bound,21.88,% Slots,,,0.00,5.26,
177.124658715,S1-C5,Retiring.Microcode_Sequencer,9.87,% Slots,,idq.ms_uops,0.00,5.26,
177.124658715,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.27,
177.124658715,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.27,
177.124658715,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
177.124658715,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.38,% Clocks,,,0.00,5.26,
177.124658715,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
177.124658715,S1-C6,Frontend_Bound,27.18,% Slots,,,0.00,5.25,
177.124658715,S1-C6,Bad_Speculation,15.39,% Slots,,,0.00,5.25,
177.124658715,S1-C6,Backend_Bound,33.22,% Slots,,,0.00,5.25,
177.124658715,S1-C6,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.25,
177.124658715,S1-C6,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.25,
177.124658715,S1-C6,Backend_Bound.Memory_Bound,28.99,% Slots,,,0.00,5.25,
177.124658715,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.26,
177.124658715,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
177.124658715,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C7,Frontend_Bound,23.51,% Slots,,,0.00,5.25,
177.124658715,S1-C7,Bad_Speculation,16.61,% Slots,,,0.00,5.25,
177.124658715,S1-C7,Backend_Bound,25.22,% Slots,,,0.00,5.25,
177.124658715,S1-C7,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.25,
177.124658715,S1-C7,Bad_Speculation.Branch_Mispredicts,16.36,% Slots,,br_misp_retired.all_branches,0.00,5.25,
177.124658715,S1-C7,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.25,<==
177.124658715,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.09,% Clocks,,,0.00,5.26,
177.124658715,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.61,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
177.124658715,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
177.124658715,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
177.124658715,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,16.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
177.124658715,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
177.124658715,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
177.124658715,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
177.124658715,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
177.124658715,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
178.632942111,S0-C0,Backend_Bound,54.40,% Slots,,,0.00,5.04,
178.632942111,S0-C0,Retiring,31.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.632942111,S0-C0,Backend_Bound.Memory_Bound,41.97,% Slots,,,0.00,5.04,
178.632942111,S0-C0,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.04,
178.632942111,S0-C0,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.3,
178.632942111,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.40,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
178.632942111,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C1,Frontend_Bound,22.13,% Slots,,,0.00,5.04,
178.632942111,S0-C1,Backend_Bound,46.01,% Slots,,,0.00,5.04,
178.632942111,S0-C1,Retiring,28.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.632942111,S0-C1,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.04,
178.632942111,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.07,% Slots,,,0.00,5.04,
178.632942111,S0-C1,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.04,
178.632942111,S0-C1,Backend_Bound.Core_Bound,33.64,% Slots,,,0.00,5.04,<==
178.632942111,S0-C1,Retiring.Microcode_Sequencer,10.98,% Slots,,idq.ms_uops,0.00,5.3,
178.632942111,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.31,
178.632942111,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
178.632942111,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.33,% Core_Clocks,,,0.00,5.3,
178.632942111,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,56.04,% Core_Clocks,,,0.00,5.3,
178.632942111,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C2,Frontend_Bound,35.37,% Slots,,,0.00,5.04,<==
178.632942111,S0-C2,Bad_Speculation,10.15,% Slots,,,0.00,5.04,
178.632942111,S0-C2,Backend_Bound,15.09,% Slots,,,0.00,5.04,
178.632942111,S0-C2,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.04,
178.632942111,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.58,% Slots,,,0.00,5.04,
178.632942111,S0-C2,Bad_Speculation.Branch_Mispredicts,9.76,% Slots,,br_misp_retired.all_branches,0.00,5.04,
178.632942111,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.31,
178.632942111,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
178.632942111,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.87,% Core_Clocks,,,0.00,5.3,
178.632942111,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C3,Frontend_Bound,22.10,% Slots,,,0.00,5.04,
178.632942111,S0-C3,Backend_Bound,50.17,% Slots,,,0.00,5.04,
178.632942111,S0-C3,Retiring,29.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
178.632942111,S0-C3,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.04,
178.632942111,S0-C3,Backend_Bound.Core_Bound,38.77,% Slots,,,0.00,5.04,<==
178.632942111,S0-C3,Retiring.Microcode_Sequencer,11.53,% Slots,,idq.ms_uops,0.00,5.31,
178.632942111,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S0-C4,Frontend_Bound,32.62,% Slots,,,0.00,5.04,
178.632942111,S0-C4,Backend_Bound,37.31,% Slots,,,0.00,5.04,
178.632942111,S0-C4,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
178.632942111,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.37,% Slots,,,0.00,5.04,
178.632942111,S0-C4,Backend_Bound.Core_Bound,27.70,% Slots,,,0.00,5.04,<==
178.632942111,S0-C4,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.31,
178.632942111,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.13,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.25,% Core_Clocks,,,0.00,5.3,
178.632942111,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.62,% Core_Clocks,,,0.00,5.31,
178.632942111,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C5,Frontend_Bound,22.58,% Slots,,,0.00,5.03,
178.632942111,S0-C5,Backend_Bound,46.83,% Slots,,,0.00,5.03,
178.632942111,S0-C5,Retiring,27.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.632942111,S0-C5,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,0.00,5.03,
178.632942111,S0-C5,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.03,
178.632942111,S0-C5,Backend_Bound.Core_Bound,34.35,% Slots,,,0.00,5.03,<==
178.632942111,S0-C5,Retiring.Microcode_Sequencer,10.30,% Slots,,idq.ms_uops,0.00,5.3,
178.632942111,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.3,
178.632942111,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
178.632942111,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.3,
178.632942111,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S0-C6,Frontend_Bound,24.39,% Slots,,,0.00,5.04,
178.632942111,S0-C6,Backend_Bound,44.76,% Slots,,,0.00,5.04,
178.632942111,S0-C6,Retiring,29.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.632942111,S0-C6,Backend_Bound.Core_Bound,35.22,% Slots,,,0.00,5.04,<==
178.632942111,S0-C6,Retiring.Microcode_Sequencer,10.94,% Slots,,idq.ms_uops,0.00,5.3,
178.632942111,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C7,Backend_Bound,47.87,% Slots,,,0.00,5.04,
178.632942111,S0-C7,Retiring,24.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.632942111,S0-C7,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.04,
178.632942111,S0-C7,Backend_Bound.Core_Bound,37.80,% Slots,,,0.00,5.04,<==
178.632942111,S0-C7,Retiring.Microcode_Sequencer,9.76,% Slots,,idq.ms_uops,0.00,5.3,
178.632942111,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
178.632942111,S1-C0,Frontend_Bound,43.70,% Slots,,,0.00,5.03,
178.632942111,S1-C0,Backend_Bound,33.66,% Slots,,,0.00,5.03,
178.632942111,S1-C0,Retiring,14.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.632942111,S1-C0,Frontend_Bound.Frontend_Latency,35.83,% Slots,,rs_events.empty_end,0.00,5.03,<==
178.632942111,S1-C0,Backend_Bound.Memory_Bound,16.92,% Slots,,,0.00,5.03,
178.632942111,S1-C0,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.03,
178.632942111,S1-C0,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.3,
178.632942111,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.54,% Clocks,,,0.00,5.31,
178.632942111,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
178.632942111,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.77,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
178.632942111,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
178.632942111,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.93,% Clocks,,,0.00,5.3,
178.632942111,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C1,Frontend_Bound,33.16,% Slots,,,0.00,5.3,
178.632942111,S1-C1,Backend_Bound,42.08,% Slots,,,0.00,5.3,
178.632942111,S1-C1,Retiring,24.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
178.632942111,S1-C1,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,0.00,5.05,
178.632942111,S1-C1,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.05,
178.632942111,S1-C1,Backend_Bound.Core_Bound,30.25,% Slots,,,0.00,5.05,
178.632942111,S1-C1,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.03,
178.632942111,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.26,% Clocks,,,0.00,5.31,
178.632942111,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
178.632942111,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.49,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
178.632942111,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.95,% Clocks,,,0.00,5.31,<==
178.632942111,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C2,Frontend_Bound,44.19,% Slots,,,0.00,5.3,
178.632942111,S1-C2,Backend_Bound,34.88,% Slots,,,0.00,5.3,
178.632942111,S1-C2,Retiring,14.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
178.632942111,S1-C2,Frontend_Bound.Frontend_Latency,34.11,% Slots,,rs_events.empty_end,0.00,5.05,<==
178.632942111,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.11,% Slots,,,0.00,5.3,
178.632942111,S1-C2,Backend_Bound.Memory_Bound,38.57,% Slots,,,0.00,5.05,
178.632942111,S1-C2,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.03,
178.632942111,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.64,% Clocks,,,0.00,5.31,
178.632942111,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.37,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
178.632942111,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
178.632942111,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.93,% Core_Clocks,,,0.00,5.31,
178.632942111,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
178.632942111,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.05,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
178.632942111,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
178.632942111,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C3,Frontend_Bound,36.71,% Slots,,,0.00,5.31,<==
178.632942111,S1-C3,Backend_Bound,33.88,% Slots,,,0.00,5.31,
178.632942111,S1-C3,Retiring,14.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
178.632942111,S1-C3,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.05,
178.632942111,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.86,% Slots,,,0.00,5.31,
178.632942111,S1-C3,Retiring.Microcode_Sequencer,6.31,% Slots,,idq.ms_uops,0.00,5.04,
178.632942111,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.31,
178.632942111,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
178.632942111,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.08,% Core_Clocks,,,0.00,5.3,
178.632942111,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C4,Frontend_Bound,45.18,% Slots,,,0.00,5.3,
178.632942111,S1-C4,Backend_Bound,32.92,% Slots,,,0.00,5.3,
178.632942111,S1-C4,Retiring,15.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
178.632942111,S1-C4,Frontend_Bound.Frontend_Latency,15.71,% Slots,,rs_events.empty_end,0.00,5.05,
178.632942111,S1-C4,Frontend_Bound.Frontend_Bandwidth,48.43,% Slots,,,0.00,5.3,
178.632942111,S1-C4,Backend_Bound.Memory_Bound,18.83,% Slots,,,0.00,5.05,
178.632942111,S1-C4,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.05,
178.632942111,S1-C4,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.04,
178.632942111,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.52,% Clocks,,,0.00,5.31,
178.632942111,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
178.632942111,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.41,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.35,% Core_Clocks,,,0.00,5.31,<==
178.632942111,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.82,% Clocks,,,0.00,5.3,
178.632942111,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C5,Frontend_Bound,48.49,% Slots,,,0.00,5.3,
178.632942111,S1-C5,Backend_Bound,29.49,% Slots,,,0.00,5.3,
178.632942111,S1-C5,Retiring,9.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.632942111,S1-C5,Frontend_Bound.Frontend_Latency,41.11,% Slots,,rs_events.empty_end,0.00,5.07,
178.632942111,S1-C5,Backend_Bound.Memory_Bound,35.21,% Slots,,,0.00,5.05,
178.632942111,S1-C5,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.3,
178.632942111,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.37,% Clocks,,,0.00,5.31,
178.632942111,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
178.632942111,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.93,% Clocks,,idq.ms_switches,0.00,5.31,
178.632942111,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
178.632942111,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C6,Frontend_Bound,45.37,% Slots,,,0.00,5.3,
178.632942111,S1-C6,Backend_Bound,31.03,% Slots,,,0.00,5.3,
178.632942111,S1-C6,Retiring,12.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.632942111,S1-C6,Frontend_Bound.Frontend_Latency,38.99,% Slots,,rs_events.empty_end,0.00,5.07,
178.632942111,S1-C6,Backend_Bound.Memory_Bound,26.30,% Slots,,,0.00,5.05,
178.632942111,S1-C6,Retiring.Microcode_Sequencer,8.15,% Slots,,idq.ms_uops,0.00,5.3,
178.632942111,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.30,% Clocks,,,0.00,5.32,
178.632942111,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
178.632942111,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.21,% Clocks,,idq.ms_switches,0.00,5.32,
178.632942111,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
178.632942111,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.18,
178.632942111,S1-C7,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.05,
178.632942111,S1-C7,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.05,
178.632942111,S1-C7,Backend_Bound,28.61,% Slots,,,0.00,5.3,
178.632942111,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.50,% Core_Clocks,,,0.00,5.31,
178.632942111,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.70,% Core_Clocks,,,0.00,5.31,
178.632942111,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
178.632942111,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.07,% Clocks,,,0.00,5.3,<==
178.632942111,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
178.632942111,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
178.632942111,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
178.632942111,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
180.15294876,S0-C0,Frontend_Bound,36.75,% Slots,,,0.00,5.27,<==
180.15294876,S0-C0,Frontend_Bound.Frontend_Latency,19.89,% Slots,,rs_events.empty_end,0.00,5.27,
180.15294876,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.27,
180.15294876,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.27,
180.15294876,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.14,% Core_Clocks,,,0.00,5.2,
180.15294876,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C1,Frontend_Bound,37.86,% Slots,,,0.00,5.27,
180.15294876,S0-C1,Backend_Bound,36.94,% Slots,,,0.00,5.27,
180.15294876,S0-C1,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S0-C1,Frontend_Bound.Frontend_Latency,26.14,% Slots,,rs_events.empty_end,0.00,5.27,<==
180.15294876,S0-C1,Backend_Bound.Memory_Bound,22.13,% Slots,,,0.00,5.27,
180.15294876,S0-C1,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.27,
180.15294876,S0-C1,Retiring.Microcode_Sequencer,12.02,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.27,
180.15294876,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
180.15294876,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
180.15294876,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.66,% Clocks,,,0.00,5.26,
180.15294876,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C2,Frontend_Bound,33.65,% Slots,,,0.00,5.27,
180.15294876,S0-C2,Backend_Bound,42.63,% Slots,,,0.00,5.27,
180.15294876,S0-C2,Retiring,19.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S0-C2,Frontend_Bound.Frontend_Latency,27.33,% Slots,,rs_events.empty_end,0.00,5.27,
180.15294876,S0-C2,Backend_Bound.Memory_Bound,26.99,% Slots,,,0.00,5.27,
180.15294876,S0-C2,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.27,
180.15294876,S0-C2,Retiring.Microcode_Sequencer,15.11,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.27,
180.15294876,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.80,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
180.15294876,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
180.15294876,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.66,% Clocks,,,0.00,5.26,
180.15294876,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C3,Frontend_Bound,34.73,% Slots,,,0.00,5.27,
180.15294876,S0-C3,Backend_Bound,40.98,% Slots,,,0.00,5.27,
180.15294876,S0-C3,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S0-C3,Frontend_Bound.Frontend_Latency,32.12,% Slots,,rs_events.empty_end,0.00,5.27,
180.15294876,S0-C3,Backend_Bound.Memory_Bound,30.24,% Slots,,,0.00,5.27,
180.15294876,S0-C3,Backend_Bound.Core_Bound,10.73,% Slots,,,0.00,5.27,
180.15294876,S0-C3,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.86,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
180.15294876,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.56,% Clocks,,,0.00,5.26,
180.15294876,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C4,Backend_Bound,37.22,% Slots,,,0.00,5.27,
180.15294876,S0-C4,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.27,
180.15294876,S0-C4,Backend_Bound.Core_Bound,21.34,% Slots,,,0.00,5.27,<==
180.15294876,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C5,Backend_Bound,73.21,% Slots,,,0.00,5.27,
180.15294876,S0-C5,Retiring,33.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S0-C5,Backend_Bound.Memory_Bound,27.81,% Slots,,,0.00,5.27,
180.15294876,S0-C5,Backend_Bound.Core_Bound,45.40,% Slots,,,0.00,5.27,
180.15294876,S0-C5,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
180.15294876,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.03,% Clocks,,,0.00,5.26,<==
180.15294876,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C6,Frontend_Bound,33.27,% Slots,,,0.00,5.26,
180.15294876,S0-C6,Backend_Bound,43.94,% Slots,,,0.00,5.26,
180.15294876,S0-C6,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S0-C6,Frontend_Bound.Frontend_Latency,28.25,% Slots,,rs_events.empty_end,0.00,5.26,
180.15294876,S0-C6,Backend_Bound.Memory_Bound,31.20,% Slots,,,0.00,5.26,
180.15294876,S0-C6,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.26,
180.15294876,S0-C6,Retiring.Microcode_Sequencer,11.89,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.27,
180.15294876,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.29,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
180.15294876,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.32,% Clocks,,,0.00,5.26,
180.15294876,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
180.15294876,S0-C7,Frontend_Bound,33.92,% Slots,,,0.00,5.27,
180.15294876,S0-C7,Backend_Bound,41.14,% Slots,,,0.00,5.27,
180.15294876,S0-C7,Retiring,34.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S0-C7,Frontend_Bound.Frontend_Latency,33.08,% Slots,,rs_events.empty_end,0.00,5.27,
180.15294876,S0-C7,Backend_Bound.Memory_Bound,27.33,% Slots,,,0.00,5.27,
180.15294876,S0-C7,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.27,
180.15294876,S0-C7,Retiring.Microcode_Sequencer,9.37,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.43,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
180.15294876,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.30,% Clocks,,,0.00,5.26,
180.15294876,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
180.15294876,S1-C0,Frontend_Bound,71.20,% Slots,,,0.00,5.27,
180.15294876,S1-C0,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S1-C0,Frontend_Bound.Frontend_Latency,59.17,% Slots,,rs_events.empty_end,0.00,5.27,<==
180.15294876,S1-C0,Frontend_Bound.Frontend_Bandwidth,30.83,% Slots,,,0.00,5.27,
180.15294876,S1-C0,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.27,
180.15294876,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.20,% Core_Clocks,,,0.00,5.22,
180.15294876,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
180.15294876,S1-C1,Frontend_Bound,32.58,% Slots,,,0.00,5.27,
180.15294876,S1-C1,Backend_Bound,33.69,% Slots,,,0.00,5.27,
180.15294876,S1-C1,Retiring,27.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S1-C1,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.27,
180.15294876,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.64,% Slots,,,0.00,5.27,
180.15294876,S1-C1,Backend_Bound.Memory_Bound,25.14,% Slots,,,0.00,5.27,<==
180.15294876,S1-C1,Retiring.Microcode_Sequencer,4.18,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.71,% Clocks,,,0.00,5.27,
180.15294876,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.14,% Core_Clocks,,,0.00,5.23,
180.15294876,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
180.15294876,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
180.15294876,S1-C2,Frontend_Bound,37.14,% Slots,,,0.00,5.27,
180.15294876,S1-C2,Backend_Bound,39.19,% Slots,,,0.00,5.27,<==
180.15294876,S1-C2,Retiring,15.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S1-C2,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.27,
180.15294876,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.89,% Slots,,,0.00,5.27,
180.15294876,S1-C2,Backend_Bound.Memory_Bound,20.50,% Slots,,,0.00,5.27,
180.15294876,S1-C2,Backend_Bound.Core_Bound,18.69,% Slots,,,0.00,5.27,
180.15294876,S1-C2,Retiring.Microcode_Sequencer,11.43,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.27,
180.15294876,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.77,% Core_Clocks,,,0.00,5.22,
180.15294876,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
180.15294876,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S1-C3,Frontend_Bound,31.93,% Slots,,,0.00,5.27,
180.15294876,S1-C3,Backend_Bound,34.36,% Slots,,,0.00,5.27,
180.15294876,S1-C3,Retiring,30.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.62,% Slots,,,0.00,5.26,
180.15294876,S1-C3,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.27,
180.15294876,S1-C3,Backend_Bound.Core_Bound,21.46,% Slots,,,0.00,5.27,<==
180.15294876,S1-C3,Retiring.Microcode_Sequencer,9.09,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.10,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.56,% Core_Clocks,,,0.00,5.23,
180.15294876,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
180.15294876,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
180.15294876,S1-C4,Frontend_Bound,29.09,% Slots,,,0.00,5.27,
180.15294876,S1-C4,Backend_Bound,47.70,% Slots,,,0.00,5.27,
180.15294876,S1-C4,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
180.15294876,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.52,% Slots,,,0.00,5.26,
180.15294876,S1-C4,Backend_Bound.Memory_Bound,17.85,% Slots,,,0.00,5.27,
180.15294876,S1-C4,Backend_Bound.Core_Bound,29.85,% Slots,,,0.00,5.27,<==
180.15294876,S1-C4,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.26,
180.15294876,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.40,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.64,% Core_Clocks,,,0.00,5.23,
180.15294876,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
180.15294876,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
180.15294876,S1-C5,Frontend_Bound,34.40,% Slots,,,0.00,5.27,
180.15294876,S1-C5,Backend_Bound,41.05,% Slots,,,0.00,5.27,<==
180.15294876,S1-C5,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S1-C5,Frontend_Bound.Frontend_Latency,32.48,% Slots,,rs_events.empty_end,0.00,5.27,
180.15294876,S1-C5,Backend_Bound.Memory_Bound,22.38,% Slots,,,0.00,5.27,
180.15294876,S1-C5,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.27,
180.15294876,S1-C5,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.27,
180.15294876,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
180.15294876,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.44,% Clocks,,,0.00,5.26,
180.15294876,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
180.15294876,S1-C6,Frontend_Bound,39.01,% Slots,,,0.00,5.27,<==
180.15294876,S1-C6,Backend_Bound,38.07,% Slots,,,0.00,5.27,
180.15294876,S1-C6,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S1-C6,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,0.00,5.27,
180.15294876,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.51,% Slots,,,0.00,5.27,
180.15294876,S1-C6,Backend_Bound.Memory_Bound,20.65,% Slots,,,0.00,5.27,
180.15294876,S1-C6,Backend_Bound.Core_Bound,17.42,% Slots,,,0.00,5.27,
180.15294876,S1-C6,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.27,
180.15294876,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.00,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.61,% Core_Clocks,,,0.00,5.23,
180.15294876,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
180.15294876,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.91,% Clocks,,,0.00,5.27,
180.15294876,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S1-C7,Frontend_Bound,37.76,% Slots,,,0.00,5.27,
180.15294876,S1-C7,Backend_Bound,39.87,% Slots,,,0.00,5.27,
180.15294876,S1-C7,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
180.15294876,S1-C7,Frontend_Bound.Frontend_Latency,22.48,% Slots,,rs_events.empty_end,0.00,5.26,
180.15294876,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.04,% Slots,,,0.00,5.27,
180.15294876,S1-C7,Backend_Bound.Memory_Bound,25.81,% Slots,,,0.00,5.26,<==
180.15294876,S1-C7,Backend_Bound.Core_Bound,14.06,% Slots,,,0.00,5.26,
180.15294876,S1-C7,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.27,
180.15294876,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.27,
180.15294876,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
180.15294876,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.27,
180.15294876,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.05,% Core_Clocks,,,0.00,5.23,
180.15294876,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
180.15294876,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
180.15294876,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.97,% Clocks,,,0.00,5.26,
180.15294876,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
180.15294876,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
180.15294876,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
180.15294876,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
180.15294876,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
180.15294876,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
180.15294876,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
180.15294876,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
180.15294876,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
180.15294876,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
180.15294876,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
182.672996776,S0-C0,Frontend_Bound,26.53,% Slots,,,0.00,5.23,
182.672996776,S0-C0,Backend_Bound,23.12,% Slots,,,0.00,5.23,
182.672996776,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.41,% Slots,,,0.00,5.23,
182.672996776,S0-C0,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.23,
182.672996776,S0-C0,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.23,
182.672996776,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.54,% Core_Clocks,,,0.00,5.23,<==
182.672996776,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
182.672996776,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C1,Backend_Bound,62.48,% Slots,,,0.00,5.23,
182.672996776,S0-C1,Retiring,31.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S0-C1,Backend_Bound.Core_Bound,77.41,% Slots,,,0.00,5.22,<==
182.672996776,S0-C1,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.62,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S0-C2,Frontend_Bound,28.73,% Slots,,,0.00,5.23,
182.672996776,S0-C2,Bad_Speculation,13.72,% Slots,,,0.00,5.23,
182.672996776,S0-C2,Backend_Bound,29.24,% Slots,,,0.00,5.23,
182.672996776,S0-C2,Retiring,31.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S0-C2,Frontend_Bound.Frontend_Latency,19.81,% Slots,,rs_events.empty_end,0.00,5.23,
182.672996776,S0-C2,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.23,
182.672996776,S0-C2,Backend_Bound.Core_Bound,34.16,% Slots,,,0.00,5.23,
182.672996776,S0-C2,Retiring.Microcode_Sequencer,11.82,% Slots,,idq.ms_uops,0.00,5.23,<==
182.672996776,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
182.672996776,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.19,% Clocks,,,0.00,5.24,
182.672996776,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C3,Backend_Bound,52.84,% Slots,,,0.00,5.23,
182.672996776,S0-C3,Retiring,24.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S0-C3,Backend_Bound.Core_Bound,63.46,% Slots,,,0.00,5.23,<==
182.672996776,S0-C3,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C4,Backend_Bound,32.82,% Slots,,,0.00,5.23,
182.672996776,S0-C4,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.23,
182.672996776,S0-C4,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.23,<==
182.672996776,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
182.672996776,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S0-C5,Frontend_Bound,28.33,% Slots,,,0.00,5.23,
182.672996776,S0-C5,Bad_Speculation,11.77,% Slots,,,0.00,5.23,
182.672996776,S0-C5,Backend_Bound,27.19,% Slots,,,0.00,5.23,
182.672996776,S0-C5,Retiring,23.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
182.672996776,S0-C5,Frontend_Bound.Frontend_Latency,26.29,% Slots,,rs_events.empty_end,0.00,5.23,
182.672996776,S0-C5,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.22,
182.672996776,S0-C5,Backend_Bound.Core_Bound,33.39,% Slots,,,0.00,5.23,
182.672996776,S0-C5,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.22,
182.672996776,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.23,
182.672996776,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
182.672996776,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.53,% Clocks,,idq.ms_switches,0.00,5.23,<==
182.672996776,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S0-C6,Backend_Bound,58.46,% Slots,,,0.00,5.23,<==
182.672996776,S0-C6,Retiring,27.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S0-C6,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C7,Frontend_Bound,22.30,% Slots,,,0.00,5.23,
182.672996776,S0-C7,Backend_Bound,54.42,% Slots,,,0.00,5.23,<==
182.672996776,S0-C7,Retiring,28.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
182.672996776,S0-C7,Frontend_Bound.Frontend_Latency,15.79,% Slots,,rs_events.empty_end,0.00,5.23,
182.672996776,S0-C7,Retiring.Microcode_Sequencer,11.06,% Slots,,idq.ms_uops,0.00,5.22,
182.672996776,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.56,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C0,Frontend_Bound,20.22,% Slots,,,0.00,5.23,
182.672996776,S1-C0,Bad_Speculation,13.55,% Slots,,,0.00,5.23,
182.672996776,S1-C0,Backend_Bound,43.98,% Slots,,,0.00,5.23,
182.672996776,S1-C0,Retiring,28.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S1-C0,Frontend_Bound.Frontend_Latency,15.86,% Slots,,rs_events.empty_end,0.00,5.23,
182.672996776,S1-C0,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.23,
182.672996776,S1-C0,Backend_Bound.Memory_Bound,58.29,% Slots,,,0.00,5.23,
182.672996776,S1-C0,Retiring.Microcode_Sequencer,1.61,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
182.672996776,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.56,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
182.672996776,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
182.672996776,S1-C1,Frontend_Bound,42.76,% Slots,,,0.00,5.23,
182.672996776,S1-C1,Backend_Bound,35.98,% Slots,,,0.00,5.23,
182.672996776,S1-C1,Retiring,20.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S1-C1,Frontend_Bound.Frontend_Latency,42.88,% Slots,,rs_events.empty_end,0.00,5.23,
182.672996776,S1-C1,Backend_Bound.Memory_Bound,20.28,% Slots,,,0.00,5.23,
182.672996776,S1-C1,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.23,
182.672996776,S1-C1,Retiring.Microcode_Sequencer,8.15,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.94,% Clocks,,,0.00,5.23,
182.672996776,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.41,% Clocks,,itlb_misses.walk_completed,0.00,5.23,
182.672996776,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,<==
182.672996776,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.82,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
182.672996776,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
182.672996776,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C2,Frontend_Bound,41.99,% Slots,,,0.00,5.23,
182.672996776,S1-C2,Backend_Bound,36.52,% Slots,,,0.00,5.23,
182.672996776,S1-C2,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S1-C2,Frontend_Bound.Frontend_Latency,39.37,% Slots,,rs_events.empty_end,0.00,5.23,<==
182.672996776,S1-C2,Backend_Bound.Memory_Bound,34.07,% Slots,,,0.00,5.22,
182.672996776,S1-C2,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.23,
182.672996776,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
182.672996776,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
182.672996776,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
182.672996776,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C3,Frontend_Bound,32.44,% Slots,,,0.00,5.23,
182.672996776,S1-C3,Backend_Bound,30.30,% Slots,,,0.00,5.23,
182.672996776,S1-C3,Retiring,25.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S1-C3,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.23,<==
182.672996776,S1-C3,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.23,
182.672996776,S1-C3,Retiring.Microcode_Sequencer,4.38,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
182.672996776,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.26,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
182.672996776,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C4,Frontend_Bound,39.94,% Slots,,,0.00,5.23,
182.672996776,S1-C4,Backend_Bound,37.23,% Slots,,,0.00,5.23,
182.672996776,S1-C4,Retiring,11.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S1-C4,Frontend_Bound.Frontend_Latency,30.16,% Slots,,rs_events.empty_end,0.00,5.23,<==
182.672996776,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.07,% Slots,,,0.00,5.23,
182.672996776,S1-C4,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.23,
182.672996776,S1-C4,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.23,
182.672996776,S1-C4,Retiring.Microcode_Sequencer,4.60,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.23,
182.672996776,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
182.672996776,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.58,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.21,% Core_Clocks,,,0.00,5.23,
182.672996776,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
182.672996776,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
182.672996776,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
182.672996776,S1-C5,Frontend_Bound,35.53,% Slots,,,0.00,5.23,
182.672996776,S1-C5,Backend_Bound,29.77,% Slots,,,0.00,5.23,
182.672996776,S1-C5,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
182.672996776,S1-C5,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.23,
182.672996776,S1-C5,Backend_Bound.Core_Bound,60.83,% Slots,,,0.00,5.23,
182.672996776,S1-C5,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.23,
182.672996776,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.23,
182.672996776,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
182.672996776,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.56,% Clocks,,idq.ms_switches,0.00,5.23,<==
182.672996776,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.56,% Clocks,,,0.00,5.23,
182.672996776,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
182.672996776,S1-C6,Frontend_Bound,21.46,% Slots,,,0.00,5.22,
182.672996776,S1-C6,Backend_Bound,30.06,% Slots,,,0.00,5.22,
182.672996776,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.22,
182.672996776,S1-C6,Backend_Bound.Core_Bound,21.22,% Slots,,,0.00,5.22,
182.672996776,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.81,% Core_Clocks,,,0.00,5.23,
182.672996776,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.27,% Clocks,,,0.00,5.24,<==
182.672996776,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C7,Frontend_Bound,43.22,% Slots,,,0.00,5.23,
182.672996776,S1-C7,Backend_Bound,33.93,% Slots,,,0.00,5.23,
182.672996776,S1-C7,Retiring,13.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
182.672996776,S1-C7,Frontend_Bound.Frontend_Latency,40.61,% Slots,,rs_events.empty_end,0.00,5.23,
182.672996776,S1-C7,Backend_Bound.Memory_Bound,51.31,% Slots,,,0.00,5.23,
182.672996776,S1-C7,Retiring.Microcode_Sequencer,7.49,% Slots,,idq.ms_uops,0.00,5.22,
182.672996776,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.27,% Clocks,,,0.00,5.23,
182.672996776,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.50,% Clocks,,itlb_misses.walk_completed,0.00,5.23,
182.672996776,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,<==
182.672996776,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.23,
182.672996776,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
182.672996776,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
182.672996776,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
182.672996776,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
182.672996776,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
182.672996776,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
182.672996776,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
182.672996776,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
182.672996776,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
182.672996776,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
182.672996776,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C0,Backend_Bound,38.55,% Slots,,,0.00,5.23,
184.204506446,S0-C0,Backend_Bound.Memory_Bound,48.75,% Slots,,,0.00,5.22,
184.204506446,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
184.204506446,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.23,
184.204506446,S0-C1,Backend_Bound.Memory_Bound,45.85,% Slots,,,0.00,5.23,
184.204506446,S0-C1,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S0-C1,Backend_Bound,48.19,% Slots,,,0.00,5.23,
184.204506446,S0-C1,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.23,
184.204506446,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
184.204506446,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C2,Backend_Bound,41.28,% Slots,,,0.00,5.23,<==
184.204506446,S0-C2,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.23,
184.204506446,S0-C2,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.23,
184.204506446,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
184.204506446,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.91,% Clocks,,,0.00,5.23,
184.204506446,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C3,Frontend_Bound,21.11,% Slots,,,0.00,5.23,
184.204506446,S0-C3,Backend_Bound,48.66,% Slots,,,0.00,5.23,
184.204506446,S0-C3,Retiring,13.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S0-C3,Frontend_Bound.Frontend_Latency,28.80,% Slots,,rs_events.empty_end,0.00,5.23,
184.204506446,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.23,
184.204506446,S0-C3,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.13,% Clocks,,,0.00,5.23,
184.204506446,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
184.204506446,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.80,% Clocks,,idq.ms_switches,0.00,5.23,
184.204506446,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.27,% Core_Clocks,,,0.00,5.48,
184.204506446,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C4,Backend_Bound,50.88,% Slots,,,0.00,5.24,
184.204506446,S0-C4,Retiring,16.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S0-C4,Backend_Bound.Memory_Bound,75.56,% Slots,,,0.00,5.23,
184.204506446,S0-C4,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.24,
184.204506446,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
184.204506446,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C5,Frontend_Bound,20.28,% Slots,,,0.00,5.23,
184.204506446,S0-C5,Backend_Bound,47.23,% Slots,,,0.00,5.23,<==
184.204506446,S0-C5,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S0-C5,Frontend_Bound.Frontend_Latency,33.29,% Slots,,rs_events.empty_end,0.00,5.23,
184.204506446,S0-C5,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.23,
184.204506446,S0-C5,Backend_Bound.Core_Bound,23.82,% Slots,,,0.00,5.23,
184.204506446,S0-C5,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.76,% Clocks,,,0.00,5.23,
184.204506446,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
184.204506446,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.23,
184.204506446,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
184.204506446,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.83,% Clocks,,,0.00,5.23,
184.204506446,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C6,Bad_Speculation,13.53,% Slots,,,0.00,5.23,
184.204506446,S0-C6,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.23,
184.204506446,S0-C6,Backend_Bound,21.23,% Slots,,,0.00,5.23,
184.204506446,S0-C6,Backend_Bound.Memory_Bound,15.49,% Slots,,,0.00,5.22,
184.204506446,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
184.204506446,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
184.204506446,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C7,Frontend_Bound,34.90,% Slots,,,0.00,5.23,<==
184.204506446,S0-C7,Backend_Bound,16.89,% Slots,,,0.00,5.23,
184.204506446,S0-C7,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,0.00,5.23,
184.204506446,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.46,% Slots,,,0.00,5.23,
184.204506446,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.23,
184.204506446,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
184.204506446,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.62,% Core_Clocks,,,0.00,5.23,
184.204506446,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.09,% Core_Clocks,,,0.00,5.49,
184.204506446,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C0,Frontend_Bound,29.89,% Slots,,,0.00,5.24,
184.204506446,S1-C0,Backend_Bound,43.32,% Slots,,,0.00,5.24,
184.204506446,S1-C0,Retiring,11.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S1-C0,Frontend_Bound.Frontend_Latency,26.76,% Slots,,rs_events.empty_end,0.00,5.22,
184.204506446,S1-C0,Backend_Bound.Memory_Bound,32.02,% Slots,,,0.00,5.22,<==
184.204506446,S1-C0,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.22,
184.204506446,S1-C0,Retiring.Microcode_Sequencer,5.66,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.57,% Clocks,,,0.00,5.22,
184.204506446,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.57,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
184.204506446,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
184.204506446,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.22,
184.204506446,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
184.204506446,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
184.204506446,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C1,Frontend_Bound,31.14,% Slots,,,0.00,5.23,
184.204506446,S1-C1,Backend_Bound,33.97,% Slots,,,0.00,5.23,
184.204506446,S1-C1,Retiring,24.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S1-C1,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.23,
184.204506446,S1-C1,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.56,% Clocks,,,0.00,5.23,
184.204506446,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
184.204506446,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.48,% Clocks,,idq.ms_switches,0.00,5.23,
184.204506446,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
184.204506446,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C2,Frontend_Bound,41.97,% Slots,,,0.00,5.24,
184.204506446,S1-C2,Backend_Bound,38.93,% Slots,,,0.00,5.24,
184.204506446,S1-C2,Retiring,23.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S1-C2,Frontend_Bound.Frontend_Latency,31.86,% Slots,,rs_events.empty_end,0.00,5.23,<==
184.204506446,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.24,
184.204506446,S1-C2,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.23,
184.204506446,S1-C2,Backend_Bound.Core_Bound,21.78,% Slots,,,0.00,5.23,
184.204506446,S1-C2,Retiring.Microcode_Sequencer,10.11,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.27,% Clocks,,,0.00,5.23,
184.204506446,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.32,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
184.204506446,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
184.204506446,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.23,
184.204506446,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.39,% Clocks,,,0.00,5.22,
184.204506446,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C3,Frontend_Bound,22.92,% Slots,,,0.00,5.23,
184.204506446,S1-C3,Backend_Bound,33.10,% Slots,,,0.00,5.23,
184.204506446,S1-C3,Backend_Bound.Memory_Bound,24.99,% Slots,,,0.00,5.22,
184.204506446,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
184.204506446,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C4,Frontend_Bound,36.30,% Slots,,,0.00,5.23,
184.204506446,S1-C4,Backend_Bound,40.29,% Slots,,,0.00,5.23,
184.204506446,S1-C4,Retiring,23.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S1-C4,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.22,
184.204506446,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.64,% Slots,,,0.00,5.23,
184.204506446,S1-C4,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.22,
184.204506446,S1-C4,Backend_Bound.Core_Bound,24.52,% Slots,,,0.00,5.22,
184.204506446,S1-C4,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.23,
184.204506446,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
184.204506446,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.91,% Clocks,,idq.ms_switches,0.00,5.23,
184.204506446,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.93,% Core_Clocks,,,0.00,5.23,
184.204506446,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
184.204506446,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
184.204506446,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.88,% Clocks,,,0.00,5.23,<==
184.204506446,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C5,Frontend_Bound,36.53,% Slots,,,0.00,5.23,
184.204506446,S1-C5,Backend_Bound,39.69,% Slots,,,0.00,5.23,
184.204506446,S1-C5,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S1-C5,Frontend_Bound.Frontend_Latency,34.51,% Slots,,rs_events.empty_end,0.00,5.23,
184.204506446,S1-C5,Backend_Bound.Memory_Bound,13.86,% Slots,,,0.00,5.23,
184.204506446,S1-C5,Backend_Bound.Core_Bound,25.83,% Slots,,,0.00,5.23,<==
184.204506446,S1-C5,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,,,0.00,5.23,
184.204506446,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
184.204506446,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.23,
184.204506446,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
184.204506446,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
184.204506446,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,26.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,
184.204506446,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C6,Frontend_Bound,45.27,% Slots,,,0.00,5.24,
184.204506446,S1-C6,Backend_Bound,33.75,% Slots,,,0.00,5.24,
184.204506446,S1-C6,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
184.204506446,S1-C6,Frontend_Bound.Frontend_Latency,37.82,% Slots,,rs_events.empty_end,0.00,5.23,
184.204506446,S1-C6,Backend_Bound.Memory_Bound,10.61,% Slots,,,0.00,5.23,
184.204506446,S1-C6,Backend_Bound.Core_Bound,23.15,% Slots,,,0.00,5.23,
184.204506446,S1-C6,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.23,
184.204506446,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.22,
184.204506446,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,<==
184.204506446,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.22,
184.204506446,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
184.204506446,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
184.204506446,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C7,Frontend_Bound,42.55,% Slots,,,0.00,5.23,
184.204506446,S1-C7,Backend_Bound,20.74,% Slots,,,0.00,5.23,
184.204506446,S1-C7,Frontend_Bound.Frontend_Bandwidth,25.40,% Slots,,,0.00,5.23,
184.204506446,S1-C7,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.23,
184.204506446,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.89,% Core_Clocks,,,0.00,5.22,<==
184.204506446,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
184.204506446,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
186.776709434,S0-C0,Frontend_Bound,24.33,% Slots,,,0.00,5.28,
186.776709434,S0-C0,Backend_Bound,48.39,% Slots,,,0.00,5.28,
186.776709434,S0-C0,Retiring,33.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
186.776709434,S0-C0,Frontend_Bound.Frontend_Latency,17.70,% Slots,,rs_events.empty_end,0.00,5.28,
186.776709434,S0-C0,Backend_Bound.Memory_Bound,29.91,% Slots,,,0.00,5.28,
186.776709434,S0-C0,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.28,
186.776709434,S0-C0,Retiring.Microcode_Sequencer,6.73,% Slots,,idq.ms_uops,0.00,5.28,
186.776709434,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
186.776709434,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
186.776709434,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.26,% Clocks,,,0.00,5.13,
186.776709434,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C1,Frontend_Bound,22.09,% Slots,,,0.00,5.28,
186.776709434,S0-C1,Backend_Bound,25.52,% Slots,,,0.00,5.28,<==
186.776709434,S0-C1,Frontend_Bound.Frontend_Bandwidth,23.64,% Slots,,,0.00,5.28,
186.776709434,S0-C1,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.28,
186.776709434,S0-C1,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.28,
186.776709434,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.96,% Core_Clocks,,,0.00,5.29,
186.776709434,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
186.776709434,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C2,Frontend_Bound,31.88,% Slots,,,0.00,5.29,
186.776709434,S0-C2,Backend_Bound,26.54,% Slots,,,0.00,5.29,
186.776709434,S0-C2,Retiring,9.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
186.776709434,S0-C2,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.29,<==
186.776709434,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.91,% Slots,,,0.00,5.29,
186.776709434,S0-C2,Backend_Bound.Memory_Bound,11.69,% Slots,,,0.00,5.28,
186.776709434,S0-C2,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.28,
186.776709434,S0-C2,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.28,
186.776709434,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.29,
186.776709434,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.25,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.78,% Core_Clocks,,,0.00,5.29,
186.776709434,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
186.776709434,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.98,% Clocks,,,0.00,5.13,
186.776709434,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C3,Frontend_Bound,34.99,% Slots,,,0.00,5.29,
186.776709434,S0-C3,Backend_Bound,40.87,% Slots,,,0.00,5.29,
186.776709434,S0-C3,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
186.776709434,S0-C3,Frontend_Bound.Frontend_Latency,52.49,% Slots,,rs_events.empty_end,0.00,5.28,
186.776709434,S0-C3,Backend_Bound.Memory_Bound,31.93,% Slots,,,0.00,5.28,
186.776709434,S0-C3,Retiring.Microcode_Sequencer,10.74,% Slots,,idq.ms_uops,0.00,5.28,
186.776709434,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.29,
186.776709434,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
186.776709434,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C4,Frontend_Bound,38.65,% Slots,,,0.00,5.28,
186.776709434,S0-C4,Backend_Bound,37.15,% Slots,,,0.00,5.28,
186.776709434,S0-C4,Retiring,14.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
186.776709434,S0-C4,Frontend_Bound.Frontend_Latency,38.11,% Slots,,rs_events.empty_end,0.00,5.28,<==
186.776709434,S0-C4,Backend_Bound.Memory_Bound,19.72,% Slots,,,0.00,5.28,
186.776709434,S0-C4,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.28,
186.776709434,S0-C4,Retiring.Microcode_Sequencer,11.05,% Slots,,idq.ms_uops,0.00,5.28,
186.776709434,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.29,
186.776709434,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
186.776709434,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
186.776709434,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.20,% Clocks,,,0.00,5.13,
186.776709434,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C5,Frontend_Bound,35.41,% Slots,,,0.00,5.29,
186.776709434,S0-C5,Backend_Bound,14.88,% Slots,,,0.00,5.29,
186.776709434,S0-C5,Frontend_Bound.Frontend_Latency,21.36,% Slots,,rs_events.empty_end,0.00,5.29,<==
186.776709434,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.29,
186.776709434,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.29,
186.776709434,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.87,% Core_Clocks,,,0.00,5.29,
186.776709434,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C6,Backend_Bound,71.49,% Slots,,,0.00,5.29,
186.776709434,S0-C6,Retiring,10.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
186.776709434,S0-C6,Backend_Bound.Memory_Bound,53.26,% Slots,,,0.00,5.28,
186.776709434,S0-C6,Backend_Bound.Core_Bound,18.23,% Slots,,,0.00,5.28,
186.776709434,S0-C6,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.28,
186.776709434,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
186.776709434,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C7,Backend_Bound,76.43,% Slots,,,0.00,5.28,
186.776709434,S0-C7,Retiring,27.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
186.776709434,S0-C7,Backend_Bound.Memory_Bound,56.37,% Slots,,,0.00,5.28,
186.776709434,S0-C7,Backend_Bound.Core_Bound,20.06,% Slots,,,0.00,5.28,
186.776709434,S0-C7,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.28,
186.776709434,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
186.776709434,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C0,Frontend_Bound,52.12,% Slots,,,0.00,5.28,
186.776709434,S1-C0,Bad_Speculation,14.22,% Slots,,,0.00,5.28,
186.776709434,S1-C0,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
186.776709434,S1-C0,Frontend_Bound.Frontend_Latency,18.45,% Slots,,rs_events.empty_end,0.00,5.28,
186.776709434,S1-C0,Frontend_Bound.Frontend_Bandwidth,28.43,% Slots,,,0.00,5.28,
186.776709434,S1-C0,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.28,
186.776709434,S1-C0,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.29,
186.776709434,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.29,
186.776709434,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.26,% Core_Clocks,,,0.00,5.29,<==
186.776709434,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C1,Frontend_Bound,28.34,% Slots,,,0.00,5.29,
186.776709434,S1-C1,Backend_Bound,48.21,% Slots,,,0.00,5.29,
186.776709434,S1-C1,Retiring,14.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
186.776709434,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.13,
186.776709434,S1-C1,Backend_Bound.Memory_Bound,27.93,% Slots,,,0.00,5.29,
186.776709434,S1-C1,Backend_Bound.Core_Bound,20.28,% Slots,,,0.00,5.29,
186.776709434,S1-C1,Retiring.Microcode_Sequencer,10.59,% Slots,,idq.ms_uops,0.00,5.29,
186.776709434,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.60,% Core_Clocks,,,0.00,5.29,
186.776709434,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
186.776709434,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.96,% Clocks,,,0.00,5.13,
186.776709434,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C2,Frontend_Bound,34.59,% Slots,,,0.00,5.29,
186.776709434,S1-C2,Backend_Bound,42.33,% Slots,,,0.00,5.29,
186.776709434,S1-C2,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
186.776709434,S1-C2,Frontend_Bound.Frontend_Latency,30.38,% Slots,,rs_events.empty_end,0.00,5.29,
186.776709434,S1-C2,Backend_Bound.Memory_Bound,26.71,% Slots,,,0.00,5.29,<==
186.776709434,S1-C2,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.29,
186.776709434,S1-C2,Retiring.Microcode_Sequencer,10.81,% Slots,,idq.ms_uops,0.00,5.29,
186.776709434,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.29,
186.776709434,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
186.776709434,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
186.776709434,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.79,% Clocks,,,0.00,5.13,
186.776709434,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C3,Frontend_Bound,30.13,% Slots,,,0.00,5.29,
186.776709434,S1-C3,Backend_Bound,40.28,% Slots,,,0.00,5.29,
186.776709434,S1-C3,Retiring,23.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
186.776709434,S1-C3,Frontend_Bound.Frontend_Latency,21.02,% Slots,,rs_events.empty_end,0.00,5.29,
186.776709434,S1-C3,Backend_Bound.Memory_Bound,28.58,% Slots,,,0.00,5.29,<==
186.776709434,S1-C3,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.29,
186.776709434,S1-C3,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.28,
186.776709434,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.29,
186.776709434,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
186.776709434,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C4,Frontend_Bound,29.80,% Slots,,,0.00,5.29,
186.776709434,S1-C4,Backend_Bound,39.19,% Slots,,,0.00,5.29,<==
186.776709434,S1-C4,Retiring,11.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
186.776709434,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.98,% Slots,,,0.00,5.13,
186.776709434,S1-C4,Backend_Bound.Memory_Bound,19.93,% Slots,,,0.00,5.29,
186.776709434,S1-C4,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.29,
186.776709434,S1-C4,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.28,
186.776709434,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.39,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.41,% Core_Clocks,,,0.00,5.29,
186.776709434,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
186.776709434,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C5,Frontend_Bound,35.18,% Slots,,,0.00,5.29,
186.776709434,S1-C5,Backend_Bound,41.87,% Slots,,,0.00,5.29,
186.776709434,S1-C5,Retiring,16.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
186.776709434,S1-C5,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.14,
186.776709434,S1-C5,Backend_Bound.Memory_Bound,23.91,% Slots,,,0.00,5.14,<==
186.776709434,S1-C5,Backend_Bound.Core_Bound,17.96,% Slots,,,0.00,5.14,
186.776709434,S1-C5,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.29,
186.776709434,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.29,
186.776709434,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
186.776709434,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
186.776709434,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
186.776709434,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C6,Frontend_Bound,23.62,% Slots,,,0.00,5.29,
186.776709434,S1-C6,Bad_Speculation,18.49,% Slots,,,0.00,5.29,
186.776709434,S1-C6,Backend_Bound,24.71,% Slots,,,0.00,5.29,
186.776709434,S1-C6,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
186.776709434,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.54,% Slots,,,0.00,5.25,
186.776709434,S1-C6,Bad_Speculation.Branch_Mispredicts,16.90,% Slots,,br_misp_retired.all_branches,0.00,5.28,
186.776709434,S1-C6,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.13,
186.776709434,S1-C6,Retiring.Microcode_Sequencer,9.93,% Slots,,idq.ms_uops,0.00,5.29,
186.776709434,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.06,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.08,% Core_Clocks,,,0.00,5.29,
186.776709434,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.51,% Clocks,,,0.00,5.13,<==
186.776709434,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C7,Frontend_Bound,33.92,% Slots,,,0.00,5.29,
186.776709434,S1-C7,Backend_Bound,28.55,% Slots,,,0.00,5.29,
186.776709434,S1-C7,Retiring,36.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
186.776709434,S1-C7,Frontend_Bound.Frontend_Bandwidth,31.65,% Slots,,,0.00,5.26,
186.776709434,S1-C7,Backend_Bound.Core_Bound,20.31,% Slots,,,0.00,5.13,
186.776709434,S1-C7,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.29,<==
186.776709434,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.69,% Clocks,,idq.ms_switches,0.00,5.29,
186.776709434,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.29,% Core_Clocks,,,0.00,5.29,
186.776709434,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
186.776709434,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
188.273180478,S0-C0,Frontend_Bound,33.97,% Slots,,,0.00,5.08,<==
188.273180478,S0-C0,Backend_Bound,16.53,% Slots,,,0.00,5.08,
188.273180478,S0-C0,Frontend_Bound.Frontend_Latency,17.77,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.13,% Slots,,,0.00,5.08,
188.273180478,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.35,
188.273180478,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.91,% Core_Clocks,,,0.00,5.08,
188.273180478,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C1,Frontend_Bound,34.16,% Slots,,,0.00,5.09,
188.273180478,S0-C1,Backend_Bound,41.24,% Slots,,,0.00,5.09,
188.273180478,S0-C1,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S0-C1,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S0-C1,Backend_Bound.Memory_Bound,25.59,% Slots,,,0.00,5.08,
188.273180478,S0-C1,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.08,
188.273180478,S0-C1,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.35,
188.273180478,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.60,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
188.273180478,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C2,Frontend_Bound,35.27,% Slots,,,0.00,5.09,
188.273180478,S0-C2,Backend_Bound,39.49,% Slots,,,0.00,5.09,
188.273180478,S0-C2,Retiring,18.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S0-C2,Frontend_Bound.Frontend_Latency,38.85,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S0-C2,Backend_Bound.Memory_Bound,28.89,% Slots,,,0.00,5.08,
188.273180478,S0-C2,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.08,
188.273180478,S0-C2,Retiring.Microcode_Sequencer,15.32,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.34,
188.273180478,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.83,% Clocks,,idq.ms_switches,0.00,5.34,
188.273180478,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
188.273180478,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
188.273180478,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.20,% Clocks,,,0.00,5.35,
188.273180478,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C3,Frontend_Bound,34.55,% Slots,,,0.00,5.09,
188.273180478,S0-C3,Backend_Bound,42.03,% Slots,,,0.00,5.09,<==
188.273180478,S0-C3,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S0-C3,Frontend_Bound.Frontend_Latency,23.64,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S0-C3,Backend_Bound.Memory_Bound,22.21,% Slots,,,0.00,5.08,
188.273180478,S0-C3,Backend_Bound.Core_Bound,19.82,% Slots,,,0.00,5.08,
188.273180478,S0-C3,Retiring.Microcode_Sequencer,14.35,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.35,
188.273180478,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.42,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
188.273180478,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
188.273180478,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.46,% Clocks,,,0.00,5.35,
188.273180478,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C4,Frontend_Bound,42.33,% Slots,,,0.00,5.09,
188.273180478,S0-C4,Backend_Bound,16.05,% Slots,,,0.00,5.09,
188.273180478,S0-C4,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S0-C4,Frontend_Bound.Frontend_Latency,15.69,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S0-C4,Frontend_Bound.Frontend_Bandwidth,35.25,% Slots,,,0.00,5.09,
188.273180478,S0-C4,Retiring.Microcode_Sequencer,14.96,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.35,
188.273180478,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.88,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.02,% Core_Clocks,,,0.00,5.08,<==
188.273180478,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C5,Frontend_Bound,40.55,% Slots,,,0.00,5.09,
188.273180478,S0-C5,Backend_Bound,34.80,% Slots,,,0.00,5.09,
188.273180478,S0-C5,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S0-C5,Frontend_Bound.Frontend_Latency,37.30,% Slots,,rs_events.empty_end,0.00,5.08,<==
188.273180478,S0-C5,Backend_Bound.Memory_Bound,27.89,% Slots,,,0.00,5.08,
188.273180478,S0-C5,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.66,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
188.273180478,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
188.273180478,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C6,Frontend_Bound,33.20,% Slots,,,0.00,5.09,
188.273180478,S0-C6,Backend_Bound,44.06,% Slots,,,0.00,5.09,<==
188.273180478,S0-C6,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S0-C6,Frontend_Bound.Frontend_Latency,30.05,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S0-C6,Backend_Bound.Memory_Bound,23.63,% Slots,,,0.00,5.08,
188.273180478,S0-C6,Backend_Bound.Core_Bound,20.43,% Slots,,,0.00,5.08,
188.273180478,S0-C6,Retiring.Microcode_Sequencer,13.15,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.35,
188.273180478,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
188.273180478,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
188.273180478,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C7,Frontend_Bound,34.40,% Slots,,,0.00,5.09,
188.273180478,S0-C7,Backend_Bound,41.94,% Slots,,,0.00,5.09,
188.273180478,S0-C7,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S0-C7,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.18,% Slots,,,0.00,5.09,
188.273180478,S0-C7,Backend_Bound.Memory_Bound,25.00,% Slots,,,0.00,5.08,
188.273180478,S0-C7,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.08,
188.273180478,S0-C7,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.86,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.81,% Core_Clocks,,,0.00,5.08,
188.273180478,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
188.273180478,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
188.273180478,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.28,% Clocks,,,0.00,5.35,
188.273180478,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C0,Frontend_Bound,36.21,% Slots,,,0.00,5.09,
188.273180478,S1-C0,Backend_Bound,41.63,% Slots,,,0.00,5.09,<==
188.273180478,S1-C0,Retiring,17.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S1-C0,Frontend_Bound.Frontend_Latency,29.37,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.09,
188.273180478,S1-C0,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.08,
188.273180478,S1-C0,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.08,
188.273180478,S1-C0,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.35,
188.273180478,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.60,% Core_Clocks,,,0.00,5.08,
188.273180478,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
188.273180478,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
188.273180478,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C1,Frontend_Bound,34.76,% Slots,,,0.00,5.36,
188.273180478,S1-C1,Backend_Bound,41.15,% Slots,,,0.00,5.36,<==
188.273180478,S1-C1,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
188.273180478,S1-C1,Frontend_Bound.Frontend_Latency,26.40,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S1-C1,Backend_Bound.Memory_Bound,21.60,% Slots,,,0.00,5.08,
188.273180478,S1-C1,Backend_Bound.Core_Bound,19.55,% Slots,,,0.00,5.08,
188.273180478,S1-C1,Retiring.Microcode_Sequencer,15.59,% Slots,,idq.ms_uops,0.00,5.09,
188.273180478,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.35,
188.273180478,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
188.273180478,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C2,Frontend_Bound,35.58,% Slots,,,0.00,5.35,
188.273180478,S1-C2,Backend_Bound,40.89,% Slots,,,0.00,5.35,<==
188.273180478,S1-C2,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
188.273180478,S1-C2,Frontend_Bound.Frontend_Latency,32.55,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S1-C2,Backend_Bound.Memory_Bound,22.54,% Slots,,,0.00,5.08,
188.273180478,S1-C2,Backend_Bound.Core_Bound,18.36,% Slots,,,0.00,5.08,
188.273180478,S1-C2,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.09,
188.273180478,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.35,
188.273180478,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.19,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
188.273180478,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
188.273180478,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
188.273180478,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C3,Frontend_Bound,34.88,% Slots,,,0.00,5.36,
188.273180478,S1-C3,Backend_Bound,41.02,% Slots,,,0.00,5.36,<==
188.273180478,S1-C3,Retiring,18.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
188.273180478,S1-C3,Frontend_Bound.Frontend_Latency,29.25,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S1-C3,Backend_Bound.Memory_Bound,22.44,% Slots,,,0.00,5.08,
188.273180478,S1-C3,Backend_Bound.Core_Bound,18.58,% Slots,,,0.00,5.08,
188.273180478,S1-C3,Retiring.Microcode_Sequencer,15.09,% Slots,,idq.ms_uops,0.00,5.09,
188.273180478,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.35,
188.273180478,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
188.273180478,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
188.273180478,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.76,% Clocks,,,0.00,5.35,
188.273180478,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C4,Frontend_Bound,31.73,% Slots,,,0.00,5.36,
188.273180478,S1-C4,Backend_Bound,34.81,% Slots,,,0.00,5.36,<==
188.273180478,S1-C4,Retiring,14.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
188.273180478,S1-C4,Frontend_Bound.Frontend_Latency,20.90,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S1-C4,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.08,
188.273180478,S1-C4,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.08,
188.273180478,S1-C4,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.08,
188.273180478,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.35,
188.273180478,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.50,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
188.273180478,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.39,% Clocks,,,0.00,5.35,
188.273180478,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C5,Frontend_Bound,35.71,% Slots,,,0.00,5.36,
188.273180478,S1-C5,Backend_Bound,41.01,% Slots,,,0.00,5.36,
188.273180478,S1-C5,Retiring,15.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S1-C5,Frontend_Bound.Frontend_Latency,42.05,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S1-C5,Backend_Bound.Memory_Bound,24.34,% Slots,,,0.00,5.08,<==
188.273180478,S1-C5,Backend_Bound.Core_Bound,16.67,% Slots,,,0.00,5.08,
188.273180478,S1-C5,Retiring.Microcode_Sequencer,12.66,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.35,
188.273180478,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.46,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
188.273180478,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
188.273180478,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C6,Frontend_Bound,25.65,% Slots,,,0.00,5.36,
188.273180478,S1-C6,Backend_Bound,51.67,% Slots,,,0.00,5.36,
188.273180478,S1-C6,Retiring,9.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S1-C6,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S1-C6,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.35,
188.273180478,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.35,
188.273180478,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
188.273180478,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
188.273180478,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C7,Frontend_Bound,36.49,% Slots,,,0.00,5.35,
188.273180478,S1-C7,Backend_Bound,40.33,% Slots,,,0.00,5.35,
188.273180478,S1-C7,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
188.273180478,S1-C7,Frontend_Bound.Frontend_Latency,32.47,% Slots,,rs_events.empty_end,0.00,5.08,
188.273180478,S1-C7,Backend_Bound.Memory_Bound,22.70,% Slots,,,0.00,5.08,<==
188.273180478,S1-C7,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.08,
188.273180478,S1-C7,Retiring.Microcode_Sequencer,14.05,% Slots,,idq.ms_uops,0.00,5.35,
188.273180478,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.34,
188.273180478,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
188.273180478,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.34,
188.273180478,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
188.273180478,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
188.273180478,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
188.273180478,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
189.785234582,S0-C0,Frontend_Bound,32.48,% Slots,,,0.00,5.29,
189.785234582,S0-C0,Backend_Bound,41.77,% Slots,,,0.00,5.29,
189.785234582,S0-C0,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
189.785234582,S0-C0,Frontend_Bound.Frontend_Latency,28.36,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S0-C0,Backend_Bound.Memory_Bound,28.70,% Slots,,,0.00,5.03,
189.785234582,S0-C0,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.03,
189.785234582,S0-C0,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.06,
189.785234582,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.29,
189.785234582,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
189.785234582,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
189.785234582,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
189.785234582,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,<==
189.785234582,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
189.785234582,S0-C1,Frontend_Bound,55.62,% Slots,,,0.00,5.29,
189.785234582,S0-C1,Backend_Bound,19.27,% Slots,,,0.00,5.29,
189.785234582,S0-C1,Retiring,32.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
189.785234582,S0-C1,Frontend_Bound.Frontend_Latency,70.81,% Slots,,rs_events.empty_end,0.00,5.29,<==
189.785234582,S0-C1,Frontend_Bound.Frontend_Bandwidth,23.11,% Slots,,,0.00,5.29,
189.785234582,S0-C1,Backend_Bound.Core_Bound,10.91,% Slots,,,0.00,5.03,
189.785234582,S0-C1,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.06,
189.785234582,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.29,
189.785234582,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
189.785234582,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.45,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.94,% Core_Clocks,,,0.00,5.29,
189.785234582,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
189.785234582,S0-C2,Frontend_Bound,43.93,% Slots,,,0.00,5.29,
189.785234582,S0-C2,Backend_Bound,35.58,% Slots,,,0.00,5.29,
189.785234582,S0-C2,Retiring,27.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
189.785234582,S0-C2,Frontend_Bound.Frontend_Latency,33.31,% Slots,,rs_events.empty_end,0.00,5.29,<==
189.785234582,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.29,
189.785234582,S0-C2,Backend_Bound.Memory_Bound,27.86,% Slots,,,0.00,5.03,
189.785234582,S0-C2,Retiring.Microcode_Sequencer,11.42,% Slots,,idq.ms_uops,0.00,5.06,
189.785234582,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.25,% Clocks,,,0.00,5.29,
189.785234582,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
189.785234582,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.99,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
189.785234582,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
189.785234582,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S0-C3,Frontend_Bound,40.20,% Slots,,,0.00,5.29,
189.785234582,S0-C3,Bad_Speculation,26.87,% Slots,,,0.00,5.29,
189.785234582,S0-C3,Retiring,32.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
189.785234582,S0-C3,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.29,<==
189.785234582,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.29,
189.785234582,S0-C3,Bad_Speculation.Branch_Mispredicts,25.38,% Slots,,br_misp_retired.all_branches,0.00,5.17,
189.785234582,S0-C3,Retiring.Microcode_Sequencer,13.68,% Slots,,idq.ms_uops,0.00,5.07,
189.785234582,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,0.00,5.3,
189.785234582,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.3,
189.785234582,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.87,% Core_Clocks,,,0.00,5.29,
189.785234582,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.23,% Core_Clocks,,,0.00,5.3,
189.785234582,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S0-C4,Frontend_Bound,58.38,% Slots,,,0.00,5.29,
189.785234582,S0-C4,Backend_Bound,20.30,% Slots,,,0.00,5.29,
189.785234582,S0-C4,Retiring,24.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
189.785234582,S0-C4,Frontend_Bound.Frontend_Latency,44.66,% Slots,,rs_events.empty_end,0.00,5.29,<==
189.785234582,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.29,
189.785234582,S0-C4,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.03,
189.785234582,S0-C4,Retiring.Microcode_Sequencer,10.18,% Slots,,idq.ms_uops,0.00,5.07,
189.785234582,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.39,% Clocks,,,0.00,5.29,
189.785234582,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
189.785234582,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.94,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
189.785234582,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
189.785234582,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.03,
189.785234582,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
189.785234582,S0-C5,Frontend_Bound,47.09,% Slots,,,0.00,5.29,
189.785234582,S0-C5,Backend_Bound,31.73,% Slots,,,0.00,5.29,
189.785234582,S0-C5,Retiring,9.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
189.785234582,S0-C5,Frontend_Bound.Frontend_Latency,57.50,% Slots,,rs_events.empty_end,0.00,5.29,<==
189.785234582,S0-C5,Backend_Bound.Memory_Bound,76.51,% Slots,,,0.00,5.03,
189.785234582,S0-C5,Retiring.Microcode_Sequencer,3.64,% Slots,,idq.ms_uops,0.00,5.07,
189.785234582,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.29,
189.785234582,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
189.785234582,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.05,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
189.785234582,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
189.785234582,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
189.785234582,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.28,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.03,
189.785234582,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
189.785234582,S0-C6,Frontend_Bound,37.92,% Slots,,,0.00,5.29,
189.785234582,S0-C6,Backend_Bound,39.70,% Slots,,,0.00,5.29,
189.785234582,S0-C6,Retiring,24.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
189.785234582,S0-C6,Frontend_Bound.Frontend_Latency,49.40,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S0-C6,Backend_Bound.Memory_Bound,82.95,% Slots,,,0.00,5.03,<==
189.785234582,S0-C6,Retiring.Microcode_Sequencer,9.55,% Slots,,idq.ms_uops,0.00,5.08,
189.785234582,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.19,% Clocks,,,0.00,5.29,
189.785234582,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
189.785234582,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.36,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
189.785234582,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
189.785234582,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
189.785234582,S0-C7,Backend_Bound,34.39,% Slots,,,0.00,5.29,
189.785234582,S0-C7,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.03,
189.785234582,S0-C7,Backend_Bound.Core_Bound,23.35,% Slots,,,0.00,5.03,
189.785234582,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
189.785234582,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.74,% Clocks,,,0.00,5.29,<==
189.785234582,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C0,Frontend_Bound,36.44,% Slots,,,0.00,5.29,
189.785234582,S1-C0,Backend_Bound,38.90,% Slots,,,0.00,5.29,
189.785234582,S1-C0,Retiring,5.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
189.785234582,S1-C0,Retiring.Microcode_Sequencer,4.36,% Slots,,idq.ms_uops,0.00,5.28,
189.785234582,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.29,
189.785234582,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
189.785234582,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
189.785234582,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
189.785234582,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
189.785234582,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C1,Frontend_Bound,28.72,% Slots,,,0.00,5.29,
189.785234582,S1-C1,Backend_Bound,46.04,% Slots,,,0.00,5.29,
189.785234582,S1-C1,Retiring,15.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
189.785234582,S1-C1,Frontend_Bound.Frontend_Latency,38.32,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.36,% Slots,,,0.00,5.28,
189.785234582,S1-C1,Backend_Bound.Core_Bound,61.42,% Slots,,,0.00,5.03,<==
189.785234582,S1-C1,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,5.29,
189.785234582,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.07,% Clocks,,,0.00,5.29,
189.785234582,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
189.785234582,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.98,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C2,Frontend_Bound,34.64,% Slots,,,0.00,5.29,
189.785234582,S1-C2,Backend_Bound,40.98,% Slots,,,0.00,5.29,
189.785234582,S1-C2,Retiring,29.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
189.785234582,S1-C2,Frontend_Bound.Frontend_Latency,38.41,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S1-C2,Backend_Bound.Memory_Bound,29.87,% Slots,,,0.00,5.03,<==
189.785234582,S1-C2,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.03,
189.785234582,S1-C2,Retiring.Microcode_Sequencer,12.32,% Slots,,idq.ms_uops,0.00,5.29,
189.785234582,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.29,
189.785234582,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
189.785234582,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
189.785234582,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C3,Frontend_Bound,32.28,% Slots,,,0.00,5.29,
189.785234582,S1-C3,Backend_Bound,41.09,% Slots,,,0.00,5.29,
189.785234582,S1-C3,Retiring,20.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
189.785234582,S1-C3,Frontend_Bound.Frontend_Latency,31.61,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S1-C3,Backend_Bound.Memory_Bound,29.97,% Slots,,,0.00,5.03,<==
189.785234582,S1-C3,Backend_Bound.Core_Bound,11.12,% Slots,,,0.00,5.03,
189.785234582,S1-C3,Retiring.Microcode_Sequencer,4.69,% Slots,,idq.ms_uops,0.00,5.29,
189.785234582,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.51,% Clocks,,,0.00,5.29,
189.785234582,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
189.785234582,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
189.785234582,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
189.785234582,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C4,Frontend_Bound,31.47,% Slots,,,0.00,5.29,
189.785234582,S1-C4,Backend_Bound,33.41,% Slots,,,0.00,5.29,
189.785234582,S1-C4,Retiring,20.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
189.785234582,S1-C4,Frontend_Bound.Frontend_Latency,26.98,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S1-C4,Backend_Bound.Core_Bound,23.94,% Slots,,,0.00,5.03,<==
189.785234582,S1-C4,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.29,
189.785234582,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.29,
189.785234582,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C5,Frontend_Bound,39.06,% Slots,,,0.00,5.29,
189.785234582,S1-C5,Backend_Bound,36.83,% Slots,,,0.00,5.29,
189.785234582,S1-C5,Retiring,29.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
189.785234582,S1-C5,Frontend_Bound.Frontend_Latency,31.07,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S1-C5,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.03,
189.785234582,S1-C5,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,5.03,
189.785234582,S1-C5,Retiring.Microcode_Sequencer,12.31,% Slots,,idq.ms_uops,0.00,5.06,
189.785234582,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.29,
189.785234582,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
189.785234582,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.29,<==
189.785234582,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
189.785234582,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C6,Frontend_Bound,34.53,% Slots,,,0.00,5.29,
189.785234582,S1-C6,Backend_Bound,41.15,% Slots,,,0.00,5.29,
189.785234582,S1-C6,Retiring,29.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
189.785234582,S1-C6,Frontend_Bound.Frontend_Latency,35.15,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S1-C6,Backend_Bound.Memory_Bound,26.65,% Slots,,,0.00,5.03,<==
189.785234582,S1-C6,Backend_Bound.Core_Bound,14.50,% Slots,,,0.00,5.03,
189.785234582,S1-C6,Retiring.Microcode_Sequencer,12.69,% Slots,,idq.ms_uops,0.00,5.06,
189.785234582,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.29,
189.785234582,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.29,
189.785234582,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
189.785234582,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
189.785234582,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C7,Frontend_Bound,34.30,% Slots,,,0.00,5.29,<==
189.785234582,S1-C7,Backend_Bound,13.92,% Slots,,,0.00,5.29,
189.785234582,S1-C7,Frontend_Bound.Frontend_Latency,18.06,% Slots,,rs_events.empty_end,0.00,5.29,
189.785234582,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.39,% Slots,,,0.00,5.28,
189.785234582,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.29,
189.785234582,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
189.785234582,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.62,% Core_Clocks,,,0.00,5.29,
189.785234582,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
189.785234582,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
189.785234582,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
189.785234582,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
189.785234582,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
191.335172544,S0-C0,Frontend_Bound,20.31,% Slots,,,0.00,5.16,
191.335172544,S0-C0,Backend_Bound,24.45,% Slots,,,0.00,5.16,
191.335172544,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.16,
191.335172544,S0-C0,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.16,
191.335172544,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.23,% Core_Clocks,,,0.00,5.42,
191.335172544,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.71,% Clocks,,,0.00,5.16,<==
191.335172544,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C1,Frontend_Bound,31.94,% Slots,,,0.00,5.15,
191.335172544,S0-C1,Backend_Bound,24.59,% Slots,,,0.00,5.15,
191.335172544,S0-C1,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.15,<==
191.335172544,S0-C1,Backend_Bound.Memory_Bound,11.77,% Slots,,,0.00,5.15,
191.335172544,S0-C1,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.15,
191.335172544,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.16,
191.335172544,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
191.335172544,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C2,Frontend_Bound,38.79,% Slots,,,0.00,5.16,
191.335172544,S0-C2,Backend_Bound,43.76,% Slots,,,0.00,5.16,<==
191.335172544,S0-C2,Retiring,15.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
191.335172544,S0-C2,Frontend_Bound.Frontend_Latency,26.54,% Slots,,rs_events.empty_end,0.00,5.16,
191.335172544,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.66,% Slots,,,0.00,5.16,
191.335172544,S0-C2,Backend_Bound.Memory_Bound,22.68,% Slots,,,0.00,5.16,
191.335172544,S0-C2,Backend_Bound.Core_Bound,21.09,% Slots,,,0.00,5.16,
191.335172544,S0-C2,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.15,
191.335172544,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.60,% Clocks,,,0.00,5.16,
191.335172544,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
191.335172544,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.16,
191.335172544,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.69,% Core_Clocks,,,0.00,5.41,
191.335172544,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.69,% Core_Clocks,,,0.00,5.15,
191.335172544,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
191.335172544,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
191.335172544,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C3,Frontend_Bound,30.91,% Slots,,,0.00,5.16,
191.335172544,S0-C3,Backend_Bound,41.22,% Slots,,,0.00,5.16,<==
191.335172544,S0-C3,Retiring,13.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
191.335172544,S0-C3,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.16,
191.335172544,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.16,
191.335172544,S0-C3,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.16,
191.335172544,S0-C3,Backend_Bound.Core_Bound,19.27,% Slots,,,0.00,5.16,
191.335172544,S0-C3,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.15,
191.335172544,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.42,% Clocks,,,0.00,5.15,
191.335172544,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
191.335172544,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.95,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.95,% Core_Clocks,,,0.00,5.42,
191.335172544,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
191.335172544,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
191.335172544,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C4,Frontend_Bound,32.67,% Slots,,,0.00,5.15,
191.335172544,S0-C4,Backend_Bound,49.92,% Slots,,,0.00,5.15,
191.335172544,S0-C4,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
191.335172544,S0-C4,Frontend_Bound.Frontend_Latency,24.99,% Slots,,rs_events.empty_end,0.00,5.15,
191.335172544,S0-C4,Backend_Bound.Memory_Bound,36.74,% Slots,,,0.00,5.15,<==
191.335172544,S0-C4,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.15,
191.335172544,S0-C4,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.15,
191.335172544,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.12,% Clocks,,,0.00,5.15,
191.335172544,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
191.335172544,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
191.335172544,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.34,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.17,
191.335172544,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
191.335172544,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.52,% Clocks,,,0.00,5.16,
191.335172544,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C5,Frontend_Bound,23.99,% Slots,,,0.00,5.16,
191.335172544,S0-C5,Backend_Bound,52.71,% Slots,,,0.00,5.16,
191.335172544,S0-C5,Retiring,32.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
191.335172544,S0-C5,Frontend_Bound.Frontend_Latency,17.14,% Slots,,rs_events.empty_end,0.00,5.16,
191.335172544,S0-C5,Backend_Bound.Memory_Bound,34.61,% Slots,,,0.00,5.16,
191.335172544,S0-C5,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.16,
191.335172544,S0-C5,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.15,
191.335172544,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
191.335172544,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.93,% Clocks,,idq.ms_switches,0.00,5.16,
191.335172544,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
191.335172544,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.18,% Clocks,,,0.00,5.16,
191.335172544,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C6,Frontend_Bound,36.57,% Slots,,,0.00,5.16,
191.335172544,S0-C6,Backend_Bound,32.67,% Slots,,,0.00,5.16,
191.335172544,S0-C6,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
191.335172544,S0-C6,Frontend_Bound.Frontend_Latency,31.33,% Slots,,rs_events.empty_end,0.00,5.16,
191.335172544,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.44,% Slots,,,0.00,5.16,
191.335172544,S0-C6,Backend_Bound.Memory_Bound,35.13,% Slots,,,0.00,5.16,
191.335172544,S0-C6,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.15,
191.335172544,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.16,
191.335172544,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,<==
191.335172544,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.16,
191.335172544,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.79,% Core_Clocks,,,0.00,5.42,
191.335172544,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
191.335172544,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.66,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.17,
191.335172544,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
191.335172544,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C7,Frontend_Bound,32.50,% Slots,,,0.00,5.16,
191.335172544,S0-C7,Backend_Bound,48.13,% Slots,,,0.00,5.16,
191.335172544,S0-C7,Retiring,15.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
191.335172544,S0-C7,Frontend_Bound.Frontend_Latency,31.19,% Slots,,rs_events.empty_end,0.00,5.16,
191.335172544,S0-C7,Backend_Bound.Memory_Bound,35.62,% Slots,,,0.00,5.16,<==
191.335172544,S0-C7,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.16,
191.335172544,S0-C7,Retiring.Microcode_Sequencer,6.05,% Slots,,idq.ms_uops,0.00,5.15,
191.335172544,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,0.00,5.16,
191.335172544,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
191.335172544,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.80,% Clocks,,idq.ms_switches,0.00,5.16,
191.335172544,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
191.335172544,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.24,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.16,
191.335172544,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
191.335172544,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.73,% Clocks,,,0.00,5.16,
191.335172544,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C0,Frontend_Bound,39.22,% Slots,,,0.00,5.16,
191.335172544,S1-C0,Backend_Bound,19.22,% Slots,,,0.00,5.16,
191.335172544,S1-C0,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
191.335172544,S1-C0,Frontend_Bound.Frontend_Latency,30.38,% Slots,,rs_events.empty_end,0.00,5.16,<==
191.335172544,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.24,% Slots,,,0.00,5.16,
191.335172544,S1-C0,Backend_Bound.Memory_Bound,11.35,% Slots,,,0.00,5.16,
191.335172544,S1-C0,Retiring.Microcode_Sequencer,7.91,% Slots,,idq.ms_uops,0.00,5.16,
191.335172544,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.15,
191.335172544,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
191.335172544,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.76,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.78,% Core_Clocks,,,0.00,5.42,
191.335172544,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.86,% Core_Clocks,,,0.00,5.15,
191.335172544,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C1,Backend_Bound,54.02,% Slots,,,0.00,5.16,<==
191.335172544,S1-C1,Retiring,26.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
191.335172544,S1-C1,Backend_Bound.Memory_Bound,28.80,% Slots,,,0.00,5.16,
191.335172544,S1-C1,Backend_Bound.Core_Bound,25.22,% Slots,,,0.00,5.16,
191.335172544,S1-C1,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.16,
191.335172544,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
191.335172544,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C2,Frontend_Bound,22.12,% Slots,,,0.00,5.16,
191.335172544,S1-C2,Backend_Bound,47.23,% Slots,,,0.00,5.16,
191.335172544,S1-C2,Retiring,22.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
191.335172544,S1-C2,Backend_Bound.Memory_Bound,30.96,% Slots,,,0.00,5.16,
191.335172544,S1-C2,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.16,
191.335172544,S1-C2,Retiring.Microcode_Sequencer,7.36,% Slots,,idq.ms_uops,0.00,5.16,
191.335172544,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
191.335172544,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C3,Backend_Bound,48.82,% Slots,,,0.00,5.16,
191.335172544,S1-C3,Retiring,13.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
191.335172544,S1-C3,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.16,
191.335172544,S1-C3,Backend_Bound.Core_Bound,29.31,% Slots,,,0.00,5.16,<==
191.335172544,S1-C3,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.16,
191.335172544,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.38,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
191.335172544,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C4,Frontend_Bound,23.25,% Slots,,,0.00,5.16,
191.335172544,S1-C4,Backend_Bound,45.39,% Slots,,,0.00,5.16,
191.335172544,S1-C4,Retiring,11.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
191.335172544,S1-C4,Backend_Bound.Memory_Bound,13.21,% Slots,,,0.00,5.16,
191.335172544,S1-C4,Backend_Bound.Core_Bound,32.19,% Slots,,,0.00,5.16,<==
191.335172544,S1-C4,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.16,
191.335172544,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.09,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,19.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
191.335172544,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C5,Frontend_Bound,22.55,% Slots,,,0.00,5.16,
191.335172544,S1-C5,Backend_Bound,47.86,% Slots,,,0.00,5.16,
191.335172544,S1-C5,Retiring,16.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
191.335172544,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.48,% Slots,,,0.00,5.16,
191.335172544,S1-C5,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.15,
191.335172544,S1-C5,Backend_Bound.Core_Bound,33.83,% Slots,,,0.00,5.15,<==
191.335172544,S1-C5,Retiring.Microcode_Sequencer,10.77,% Slots,,idq.ms_uops,0.00,5.16,
191.335172544,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.61,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,56.51,% Core_Clocks,,,0.00,5.15,
191.335172544,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
191.335172544,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C6,Frontend_Bound,20.09,% Slots,,,0.00,5.16,
191.335172544,S1-C6,Backend_Bound,48.10,% Slots,,,0.00,5.16,
191.335172544,S1-C6,Retiring,15.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
191.335172544,S1-C6,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,0.00,5.15,
191.335172544,S1-C6,Backend_Bound.Core_Bound,101.29,% Slots,,,0.00,5.15,<==
191.335172544,S1-C6,Retiring.Microcode_Sequencer,10.85,% Slots,,idq.ms_uops,0.00,5.16,
191.335172544,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,20.50,% Clocks,,,0.00,5.15,
191.335172544,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
191.335172544,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C7,Backend_Bound,59.78,% Slots,,,0.00,5.16,
191.335172544,S1-C7,Retiring,19.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
191.335172544,S1-C7,Backend_Bound.Memory_Bound,16.46,% Slots,,,0.00,5.15,
191.335172544,S1-C7,Backend_Bound.Core_Bound,43.32,% Slots,,,0.00,5.15,<==
191.335172544,S1-C7,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.16,
191.335172544,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,0.00,5.15,
191.335172544,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
191.335172544,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
191.335172544,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
191.335172544,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
191.335172544,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
192.850232748,S0-C0,Backend_Bound,29.90,% Slots,,,0.00,5.09,
192.850232748,S0-C0,Backend_Bound.Core_Bound,20.52,% Slots,,,0.00,5.06,
192.850232748,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.65,% Clocks,,,0.00,5.28,<==
192.850232748,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C1,Frontend_Bound,27.95,% Slots,,,0.00,5.1,
192.850232748,S0-C1,Backend_Bound,45.04,% Slots,,,0.00,5.1,
192.850232748,S0-C1,Retiring,24.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S0-C1,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.1,
192.850232748,S0-C1,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.07,
192.850232748,S0-C1,Backend_Bound.Core_Bound,28.83,% Slots,,,0.00,5.07,<==
192.850232748,S0-C1,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.28,
192.850232748,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
192.850232748,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
192.850232748,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
192.850232748,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C2,Frontend_Bound,32.89,% Slots,,,0.00,5.09,
192.850232748,S0-C2,Backend_Bound,36.79,% Slots,,,0.00,5.09,
192.850232748,S0-C2,Retiring,22.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S0-C2,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.09,
192.850232748,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.11,
192.850232748,S0-C2,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.07,
192.850232748,S0-C2,Backend_Bound.Core_Bound,25.44,% Slots,,,0.00,5.07,
192.850232748,S0-C2,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
192.850232748,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.69,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.84,% Clocks,,,0.00,5.28,<==
192.850232748,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
192.850232748,S0-C3,Frontend_Bound,32.94,% Slots,,,0.00,5.09,
192.850232748,S0-C3,Backend_Bound,40.54,% Slots,,,0.00,5.09,<==
192.850232748,S0-C3,Retiring,22.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S0-C3,Frontend_Bound.Frontend_Latency,27.41,% Slots,,rs_events.empty_end,0.00,5.09,
192.850232748,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.1,
192.850232748,S0-C3,Backend_Bound.Memory_Bound,19.35,% Slots,,,0.00,5.07,
192.850232748,S0-C3,Backend_Bound.Core_Bound,21.19,% Slots,,,0.00,5.07,
192.850232748,S0-C3,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
192.850232748,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.22,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.52,% Core_Clocks,,,0.00,5.28,
192.850232748,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C4,Frontend_Bound,34.40,% Slots,,,0.00,5.09,
192.850232748,S0-C4,Backend_Bound,18.35,% Slots,,,0.00,5.09,
192.850232748,S0-C4,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.09,<==
192.850232748,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.1,
192.850232748,S0-C4,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.07,
192.850232748,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.28,
192.850232748,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
192.850232748,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.55,% Core_Clocks,,,0.00,5.28,
192.850232748,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
192.850232748,S0-C5,Frontend_Bound,27.74,% Slots,,,0.00,5.09,
192.850232748,S0-C5,Backend_Bound,46.31,% Slots,,,0.00,5.09,
192.850232748,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.35,% Slots,,,0.00,5.1,
192.850232748,S0-C5,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.07,
192.850232748,S0-C5,Backend_Bound.Core_Bound,31.38,% Slots,,,0.00,5.07,<==
192.850232748,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
192.850232748,S0-C6,Frontend_Bound,29.90,% Slots,,,0.00,5.1,
192.850232748,S0-C6,Backend_Bound,50.15,% Slots,,,0.00,5.1,
192.850232748,S0-C6,Retiring,11.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S0-C6,Frontend_Bound.Frontend_Latency,31.76,% Slots,,rs_events.empty_end,0.00,5.09,
192.850232748,S0-C6,Backend_Bound.Memory_Bound,33.85,% Slots,,,0.00,5.07,<==
192.850232748,S0-C6,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.07,
192.850232748,S0-C6,Retiring.Microcode_Sequencer,4.50,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.25,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
192.850232748,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
192.850232748,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.15,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
192.850232748,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C7,Frontend_Bound,23.39,% Slots,,,0.00,5.1,
192.850232748,S0-C7,Backend_Bound,51.88,% Slots,,,0.00,5.1,
192.850232748,S0-C7,Retiring,27.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S0-C7,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.09,
192.850232748,S0-C7,Backend_Bound.Memory_Bound,16.33,% Slots,,,0.00,5.07,
192.850232748,S0-C7,Backend_Bound.Core_Bound,35.56,% Slots,,,0.00,5.07,<==
192.850232748,S0-C7,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
192.850232748,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.44,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C0,Frontend_Bound,34.86,% Slots,,,0.00,5.1,
192.850232748,S1-C0,Backend_Bound,45.26,% Slots,,,0.00,5.1,
192.850232748,S1-C0,Retiring,18.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S1-C0,Frontend_Bound.Frontend_Latency,27.97,% Slots,,rs_events.empty_end,0.00,5.09,
192.850232748,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.1,
192.850232748,S1-C0,Backend_Bound.Memory_Bound,36.41,% Slots,,,0.00,5.07,<==
192.850232748,S1-C0,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.83,% Clocks,,,0.00,5.27,
192.850232748,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
192.850232748,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.90,% Clocks,,idq.ms_switches,0.00,5.27,
192.850232748,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.94,% Core_Clocks,,,0.00,5.28,
192.850232748,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
192.850232748,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.16,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
192.850232748,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C1,Frontend_Bound,25.48,% Slots,,,0.00,5.27,
192.850232748,S1-C1,Backend_Bound,48.91,% Slots,,,0.00,5.27,
192.850232748,S1-C1,Retiring,15.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
192.850232748,S1-C1,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.09,
192.850232748,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.26,
192.850232748,S1-C1,Backend_Bound.Memory_Bound,42.51,% Slots,,,0.00,5.07,<==
192.850232748,S1-C1,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.13,
192.850232748,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.28,
192.850232748,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
192.850232748,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.07,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.93,% Core_Clocks,,,0.00,5.28,
192.850232748,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.23,% Core_Clocks,,,0.00,5.27,
192.850232748,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
192.850232748,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
192.850232748,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C2,Frontend_Bound,24.61,% Slots,,,0.00,5.27,
192.850232748,S1-C2,Backend_Bound,54.08,% Slots,,,0.00,5.27,
192.850232748,S1-C2,Retiring,12.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
192.850232748,S1-C2,Frontend_Bound.Frontend_Latency,30.58,% Slots,,rs_events.empty_end,0.00,5.09,
192.850232748,S1-C2,Backend_Bound.Memory_Bound,87.88,% Slots,,,0.00,5.07,
192.850232748,S1-C2,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.13,
192.850232748,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.28,
192.850232748,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
192.850232748,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.54,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
192.850232748,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
192.850232748,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
192.850232748,S1-C3,Frontend_Bound,25.34,% Slots,,,0.00,5.27,
192.850232748,S1-C3,Backend_Bound,45.21,% Slots,,,0.00,5.27,
192.850232748,S1-C3,Retiring,24.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
192.850232748,S1-C3,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.08,
192.850232748,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.13,% Slots,,,0.00,5.27,
192.850232748,S1-C3,Backend_Bound.Memory_Bound,34.41,% Slots,,,0.00,5.06,<==
192.850232748,S1-C3,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.06,
192.850232748,S1-C3,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.13,
192.850232748,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.27,
192.850232748,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
192.850232748,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.17,% Clocks,,idq.ms_switches,0.00,5.27,
192.850232748,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.98,% Core_Clocks,,,0.00,5.28,
192.850232748,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C4,Frontend_Bound,27.26,% Slots,,,0.00,5.27,
192.850232748,S1-C4,Backend_Bound,53.12,% Slots,,,0.00,5.27,
192.850232748,S1-C4,Retiring,10.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
192.850232748,S1-C4,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.08,
192.850232748,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.26,% Slots,,,0.00,5.27,
192.850232748,S1-C4,Backend_Bound.Memory_Bound,33.32,% Slots,,,0.00,5.07,<==
192.850232748,S1-C4,Backend_Bound.Core_Bound,19.80,% Slots,,,0.00,5.07,
192.850232748,S1-C4,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.13,
192.850232748,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.11,% Clocks,,,0.00,5.28,
192.850232748,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
192.850232748,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.21,% Core_Clocks,,,0.00,5.28,
192.850232748,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.23,% Core_Clocks,,,0.00,5.28,
192.850232748,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
192.850232748,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
192.850232748,S1-C5,Frontend_Bound,20.39,% Slots,,,0.00,5.27,
192.850232748,S1-C5,Backend_Bound,50.45,% Slots,,,0.00,5.27,
192.850232748,S1-C5,Retiring,28.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S1-C5,Frontend_Bound.Frontend_Latency,18.65,% Slots,,rs_events.empty_end,0.00,5.12,
192.850232748,S1-C5,Backend_Bound.Memory_Bound,55.42,% Slots,,,0.00,5.08,<==
192.850232748,S1-C5,Retiring.Microcode_Sequencer,10.82,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
192.850232748,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.76,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
192.850232748,S1-C6,Backend_Bound,61.80,% Slots,,,0.00,5.27,
192.850232748,S1-C6,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S1-C6,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.08,
192.850232748,S1-C6,Backend_Bound.Core_Bound,33.47,% Slots,,,0.00,5.08,<==
192.850232748,S1-C6,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.55,% Clocks,,idq.ms_switches,0.00,5.27,
192.850232748,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
192.850232748,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
192.850232748,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.82,% Slots,,,0.00,5.21,
192.850232748,S1-C7,Backend_Bound.Memory_Bound,28.37,% Slots,,,0.00,5.07,
192.850232748,S1-C7,Backend_Bound.Core_Bound,35.22,% Slots,,,0.00,5.07,<==
192.850232748,S1-C7,Retiring.Microcode_Sequencer,11.31,% Slots,,idq.ms_uops,0.00,5.27,
192.850232748,S1-C7,Backend_Bound,63.58,% Slots,,,0.00,5.27,
192.850232748,S1-C7,Retiring,29.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
192.850232748,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.02,% Clocks,,idq.ms_switches,0.00,5.28,
192.850232748,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.71,% Core_Clocks,,,0.00,5.27,
192.850232748,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
192.850232748,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
192.850232748,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
192.850232748,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
192.850232748,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
192.850232748,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
192.850232748,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
192.850232748,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
194.328055269,S0-C0,Frontend_Bound,25.74,% Slots,,,0.00,5.32,
194.328055269,S0-C0,Backend_Bound,25.97,% Slots,,,0.00,5.3,
194.328055269,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.32,
194.328055269,S0-C0,Backend_Bound.Memory_Bound,21.35,% Slots,,,0.00,5.15,
194.328055269,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.92,% Core_Clocks,,,0.00,5.14,
194.328055269,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
194.328055269,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C1,Frontend_Bound,24.24,% Slots,,,0.00,5.33,
194.328055269,S0-C1,Backend_Bound,47.43,% Slots,,,0.00,5.31,
194.328055269,S0-C1,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S0-C1,Frontend_Bound.Frontend_Latency,24.61,% Slots,,rs_events.empty_end,0.00,5.34,
194.328055269,S0-C1,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.15,
194.328055269,S0-C1,Backend_Bound.Core_Bound,29.52,% Slots,,,0.00,5.15,
194.328055269,S0-C1,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.15,
194.328055269,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
194.328055269,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.12,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
194.328055269,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.15,% Clocks,,,0.00,5.41,<==
194.328055269,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.45,% Slots,,,0.00,5.32,
194.328055269,S0-C2,Backend_Bound.Memory_Bound,24.81,% Slots,,,0.00,5.15,
194.328055269,S0-C2,Backend_Bound.Core_Bound,36.55,% Slots,,,0.00,5.15,
194.328055269,S0-C2,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S0-C2,Backend_Bound,61.36,% Slots,,,0.00,5.3,
194.328055269,S0-C2,Retiring,12.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.04,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
194.328055269,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.00,% Clocks,,,0.00,5.41,<==
194.328055269,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C3,Frontend_Bound.Frontend_Bandwidth,59.18,% Slots,,,0.00,5.32,
194.328055269,S0-C3,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.15,
194.328055269,S0-C3,Backend_Bound.Core_Bound,38.04,% Slots,,,0.00,5.15,<==
194.328055269,S0-C3,Backend_Bound,49.94,% Slots,,,0.00,5.31,
194.328055269,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
194.328055269,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C4,Frontend_Bound,24.74,% Slots,,,0.00,5.32,
194.328055269,S0-C4,Backend_Bound,43.74,% Slots,,,0.00,5.31,
194.328055269,S0-C4,Retiring,35.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S0-C4,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.33,
194.328055269,S0-C4,Backend_Bound.Memory_Bound,16.87,% Slots,,,0.00,5.15,
194.328055269,S0-C4,Backend_Bound.Core_Bound,26.87,% Slots,,,0.00,5.15,
194.328055269,S0-C4,Retiring.Microcode_Sequencer,4.75,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.15,
194.328055269,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
194.328055269,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.17,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.58,% Clocks,,,0.00,5.41,<==
194.328055269,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C5,Frontend_Bound,26.53,% Slots,,,0.00,5.33,
194.328055269,S0-C5,Backend_Bound,51.34,% Slots,,,0.00,5.31,
194.328055269,S0-C5,Retiring,26.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S0-C5,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.34,
194.328055269,S0-C5,Backend_Bound.Memory_Bound,20.17,% Slots,,,0.00,5.15,
194.328055269,S0-C5,Backend_Bound.Core_Bound,31.17,% Slots,,,0.00,5.15,
194.328055269,S0-C5,Retiring.Microcode_Sequencer,9.00,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.14,
194.328055269,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
194.328055269,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.14,
194.328055269,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
194.328055269,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
194.328055269,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.69,% Clocks,,,0.00,5.4,<==
194.328055269,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.90,% Slots,,,0.00,5.33,
194.328055269,S0-C6,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.15,
194.328055269,S0-C6,Backend_Bound.Core_Bound,50.71,% Slots,,,0.00,5.15,
194.328055269,S0-C6,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S0-C6,Backend_Bound,65.55,% Slots,,,0.00,5.31,
194.328055269,S0-C6,Retiring,20.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.16,% Clocks,,idq.ms_switches,0.00,5.14,
194.328055269,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
194.328055269,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.59,% Clocks,,,0.00,5.41,<==
194.328055269,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C7,Frontend_Bound,32.33,% Slots,,,0.00,5.33,
194.328055269,S0-C7,Backend_Bound,39.04,% Slots,,,0.00,5.32,
194.328055269,S0-C7,Retiring,28.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S0-C7,Frontend_Bound.Frontend_Latency,31.28,% Slots,,rs_events.empty_end,0.00,5.34,
194.328055269,S0-C7,Frontend_Bound.Frontend_Bandwidth,27.60,% Slots,,,0.00,5.33,
194.328055269,S0-C7,Backend_Bound.Core_Bound,29.58,% Slots,,,0.00,5.15,
194.328055269,S0-C7,Retiring.Microcode_Sequencer,10.55,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
194.328055269,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.31,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.65,% Core_Clocks,,,0.00,5.15,
194.328055269,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.01,% Clocks,,,0.00,5.41,<==
194.328055269,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C0,Frontend_Bound,22.21,% Slots,,,0.00,5.32,
194.328055269,S1-C0,Backend_Bound,33.84,% Slots,,,0.00,5.3,<==
194.328055269,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.36,% Slots,,,0.00,5.32,
194.328055269,S1-C0,Backend_Bound.Memory_Bound,16.63,% Slots,,,0.00,5.16,
194.328055269,S1-C0,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.16,
194.328055269,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.59,% Core_Clocks,,,0.00,5.15,
194.328055269,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
194.328055269,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.11,% Clocks,,,0.00,5.41,
194.328055269,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.42,
194.328055269,S1-C1,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.15,
194.328055269,S1-C1,Backend_Bound.Core_Bound,21.33,% Slots,,,0.00,5.15,
194.328055269,S1-C1,Backend_Bound,33.93,% Slots,,,0.00,5.42,
194.328055269,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.62,% Core_Clocks,,,0.00,5.15,
194.328055269,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
194.328055269,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.46,% Clocks,,,0.00,5.41,<==
194.328055269,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C2,Frontend_Bound,29.99,% Slots,,,0.00,5.43,
194.328055269,S1-C2,Backend_Bound,42.26,% Slots,,,0.00,5.43,
194.328055269,S1-C2,Retiring,15.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
194.328055269,S1-C2,Frontend_Bound.Frontend_Bandwidth,32.47,% Slots,,,0.00,5.42,
194.328055269,S1-C2,Backend_Bound.Memory_Bound,14.81,% Slots,,,0.00,5.14,
194.328055269,S1-C2,Backend_Bound.Core_Bound,27.44,% Slots,,,0.00,5.14,<==
194.328055269,S1-C2,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.14,
194.328055269,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.37,% Core_Clocks,,,0.00,5.15,
194.328055269,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
194.328055269,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
194.328055269,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C3,Frontend_Bound,27.25,% Slots,,,0.00,5.42,
194.328055269,S1-C3,Backend_Bound,50.80,% Slots,,,0.00,5.42,
194.328055269,S1-C3,Retiring,12.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S1-C3,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.42,
194.328055269,S1-C3,Backend_Bound.Memory_Bound,44.57,% Slots,,,0.00,5.15,<==
194.328055269,S1-C3,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.48,% Clocks,,,0.00,5.15,
194.328055269,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.88,% Clocks,,itlb_misses.walk_completed,0.00,5.42,
194.328055269,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
194.328055269,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.75,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
194.328055269,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.33,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.14,
194.328055269,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
194.328055269,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C4,Frontend_Bound,23.68,% Slots,,,0.00,5.42,
194.328055269,S1-C4,Backend_Bound,52.35,% Slots,,,0.00,5.42,
194.328055269,S1-C4,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S1-C4,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.42,
194.328055269,S1-C4,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.15,
194.328055269,S1-C4,Backend_Bound.Core_Bound,33.90,% Slots,,,0.00,5.15,
194.328055269,S1-C4,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.15,
194.328055269,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
194.328055269,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.24,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
194.328055269,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
194.328055269,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.74,% Clocks,,,0.00,5.41,<==
194.328055269,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C5,Backend_Bound,57.28,% Slots,,,0.00,5.42,
194.328055269,S1-C5,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S1-C5,Retiring.Microcode_Sequencer,8.11,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.82,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
194.328055269,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
194.328055269,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C6,Frontend_Bound,25.95,% Slots,,,0.00,5.42,
194.328055269,S1-C6,Backend_Bound,50.84,% Slots,,,0.00,5.42,
194.328055269,S1-C6,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
194.328055269,S1-C6,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.42,
194.328055269,S1-C6,Backend_Bound.Memory_Bound,38.35,% Slots,,,0.00,5.15,<==
194.328055269,S1-C6,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.15,
194.328055269,S1-C6,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.14,
194.328055269,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.02,% Clocks,,,0.00,5.16,
194.328055269,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
194.328055269,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.16,
194.328055269,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
194.328055269,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
194.328055269,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.03,% Clocks,,,0.00,5.41,
194.328055269,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C7,Frontend_Bound,25.25,% Slots,,,0.00,5.42,
194.328055269,S1-C7,Backend_Bound,52.81,% Slots,,,0.00,5.42,<==
194.328055269,S1-C7,Retiring,12.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.328055269,S1-C7,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.42,
194.328055269,S1-C7,Backend_Bound.Memory_Bound,28.81,% Slots,,,0.00,5.15,
194.328055269,S1-C7,Backend_Bound.Core_Bound,23.99,% Slots,,,0.00,5.15,
194.328055269,S1-C7,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.15,
194.328055269,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.98,% Clocks,,,0.00,5.15,
194.328055269,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.08,% Clocks,,itlb_misses.walk_completed,0.00,5.43,
194.328055269,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
194.328055269,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.46,% Clocks,,idq.ms_switches,0.00,5.15,
194.328055269,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
194.328055269,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
194.328055269,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
194.328055269,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.40,% Clocks,,,0.00,5.41,
194.328055269,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
194.328055269,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
195.853578236,S0-C0,Frontend_Bound,34.45,% Slots,,,0.00,5.25,<==
195.853578236,S0-C0,Backend_Bound,15.70,% Slots,,,0.00,5.25,
195.853578236,S0-C0,Frontend_Bound.Frontend_Latency,19.62,% Slots,,rs_events.empty_end,0.00,5.24,
195.853578236,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.93,% Slots,,,0.00,5.25,
195.853578236,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.25,
195.853578236,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
195.853578236,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.16,% Core_Clocks,,,0.00,5.25,
195.853578236,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C1,Frontend_Bound,32.82,% Slots,,,0.00,5.25,
195.853578236,S0-C1,Backend_Bound,42.43,% Slots,,,0.00,5.25,
195.853578236,S0-C1,Retiring,16.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S0-C1,Frontend_Bound.Frontend_Latency,34.18,% Slots,,rs_events.empty_end,0.00,5.24,
195.853578236,S0-C1,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.24,
195.853578236,S0-C1,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.24,
195.853578236,S0-C1,Retiring.Microcode_Sequencer,10.11,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.25,
195.853578236,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
195.853578236,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.27,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
195.853578236,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
195.853578236,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.81,% Clocks,,,0.00,5.25,
195.853578236,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C2,Frontend_Bound,30.74,% Slots,,,0.00,5.25,
195.853578236,S0-C2,Backend_Bound,48.36,% Slots,,,0.00,5.25,
195.853578236,S0-C2,Retiring,14.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S0-C2,Frontend_Bound.Frontend_Latency,42.33,% Slots,,rs_events.empty_end,0.00,5.25,
195.853578236,S0-C2,Backend_Bound.Memory_Bound,35.80,% Slots,,,0.00,5.24,<==
195.853578236,S0-C2,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.24,
195.853578236,S0-C2,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.40,% Clocks,,,0.00,5.25,
195.853578236,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
195.853578236,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.80,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
195.853578236,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
195.853578236,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.80,% Clocks,,,0.00,5.24,
195.853578236,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C3,Frontend_Bound,38.54,% Slots,,,0.00,5.25,
195.853578236,S0-C3,Backend_Bound,37.16,% Slots,,,0.00,5.25,
195.853578236,S0-C3,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S0-C3,Frontend_Bound.Frontend_Latency,64.70,% Slots,,rs_events.empty_end,0.00,5.24,<==
195.853578236,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.25,
195.853578236,S0-C3,Backend_Bound.Memory_Bound,29.57,% Slots,,,0.00,5.24,
195.853578236,S0-C3,Retiring.Microcode_Sequencer,12.40,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
195.853578236,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.32,% Core_Clocks,,,0.00,5.25,
195.853578236,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
195.853578236,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
195.853578236,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C4,Frontend_Bound,44.14,% Slots,,,0.00,5.25,
195.853578236,S0-C4,Retiring,25.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S0-C4,Frontend_Bound.Frontend_Latency,35.13,% Slots,,rs_events.empty_end,0.00,5.24,
195.853578236,S0-C4,Retiring.Microcode_Sequencer,13.75,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.25,
195.853578236,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.25,<==
195.853578236,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C5,Frontend_Bound,32.91,% Slots,,,0.00,5.25,
195.853578236,S0-C5,Backend_Bound,44.08,% Slots,,,0.00,5.25,
195.853578236,S0-C5,Retiring,13.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S0-C5,Frontend_Bound.Frontend_Latency,45.72,% Slots,,rs_events.empty_end,0.00,5.24,
195.853578236,S0-C5,Backend_Bound.Memory_Bound,38.95,% Slots,,,0.00,5.24,
195.853578236,S0-C5,Retiring.Microcode_Sequencer,8.75,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.25,
195.853578236,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
195.853578236,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
195.853578236,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
195.853578236,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C6,Frontend_Bound,31.71,% Slots,,,0.00,5.25,
195.853578236,S0-C6,Backend_Bound,45.70,% Slots,,,0.00,5.25,
195.853578236,S0-C6,Retiring,16.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S0-C6,Frontend_Bound.Frontend_Latency,36.29,% Slots,,rs_events.empty_end,0.00,5.24,
195.853578236,S0-C6,Backend_Bound.Memory_Bound,28.93,% Slots,,,0.00,5.24,
195.853578236,S0-C6,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.24,
195.853578236,S0-C6,Retiring.Microcode_Sequencer,12.51,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.25,
195.853578236,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
195.853578236,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
195.853578236,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
195.853578236,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.24,% Clocks,,,0.00,5.24,
195.853578236,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C7,Frontend_Bound,33.08,% Slots,,,0.00,5.25,
195.853578236,S0-C7,Backend_Bound,44.35,% Slots,,,0.00,5.25,
195.853578236,S0-C7,Retiring,14.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S0-C7,Frontend_Bound.Frontend_Latency,45.19,% Slots,,rs_events.empty_end,0.00,5.24,
195.853578236,S0-C7,Backend_Bound.Memory_Bound,27.80,% Slots,,,0.00,5.24,
195.853578236,S0-C7,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.24,
195.853578236,S0-C7,Retiring.Microcode_Sequencer,10.39,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.25,
195.853578236,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
195.853578236,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.69,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
195.853578236,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
195.853578236,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.66,% Clocks,,,0.00,5.24,
195.853578236,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C0,Frontend_Bound,24.53,% Slots,,,0.00,5.25,
195.853578236,S1-C0,Backend_Bound,57.84,% Slots,,,0.00,5.25,
195.853578236,S1-C0,Retiring,15.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S1-C0,Frontend_Bound.Frontend_Latency,33.20,% Slots,,rs_events.empty_end,0.00,5.25,
195.853578236,S1-C0,Backend_Bound.Memory_Bound,43.49,% Slots,,,0.00,5.25,
195.853578236,S1-C0,Backend_Bound.Core_Bound,14.35,% Slots,,,0.00,5.25,
195.853578236,S1-C0,Retiring.Microcode_Sequencer,10.63,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.25,
195.853578236,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
195.853578236,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
195.853578236,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.58,% Clocks,,,0.00,5.24,
195.853578236,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C1,Frontend_Bound,20.34,% Slots,,,0.00,5.25,
195.853578236,S1-C1,Backend_Bound,31.55,% Slots,,,0.00,5.25,
195.853578236,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.25,
195.853578236,S1-C1,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.24,
195.853578236,S1-C1,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.24,
195.853578236,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.22,% Core_Clocks,,,0.00,5.25,
195.853578236,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
195.853578236,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.36,% Clocks,,,0.00,5.24,
195.853578236,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C2,Frontend_Bound,38.94,% Slots,,,0.00,5.25,
195.853578236,S1-C2,Backend_Bound,38.66,% Slots,,,0.00,5.25,
195.853578236,S1-C2,Retiring,16.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S1-C2,Frontend_Bound.Frontend_Latency,29.71,% Slots,,rs_events.empty_end,0.00,5.24,<==
195.853578236,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.25,
195.853578236,S1-C2,Backend_Bound.Memory_Bound,29.06,% Slots,,,0.00,5.24,
195.853578236,S1-C2,Retiring.Microcode_Sequencer,12.57,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.25,
195.853578236,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
195.853578236,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
195.853578236,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
195.853578236,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C3,Frontend_Bound,31.49,% Slots,,,0.00,5.25,
195.853578236,S1-C3,Backend_Bound,39.21,% Slots,,,0.00,5.25,
195.853578236,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.25,
195.853578236,S1-C3,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.24,
195.853578236,S1-C3,Backend_Bound.Core_Bound,26.45,% Slots,,,0.00,5.24,<==
195.853578236,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.16,% Core_Clocks,,,0.00,5.25,
195.853578236,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
195.853578236,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C4,Frontend_Bound,47.16,% Slots,,,0.00,5.25,
195.853578236,S1-C4,Backend_Bound,33.43,% Slots,,,0.00,5.25,
195.853578236,S1-C4,Retiring,42.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S1-C4,Frontend_Bound.Frontend_Latency,89.36,% Slots,,rs_events.empty_end,0.00,5.25,<==
195.853578236,S1-C4,Backend_Bound.Core_Bound,45.55,% Slots,,,0.00,5.24,
195.853578236,S1-C4,Retiring.Microcode_Sequencer,9.98,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.25,
195.853578236,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
195.853578236,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
195.853578236,S1-C5,Frontend_Bound,40.48,% Slots,,,0.00,5.25,
195.853578236,S1-C5,Backend_Bound,38.31,% Slots,,,0.00,5.25,
195.853578236,S1-C5,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S1-C5,Frontend_Bound.Frontend_Latency,30.44,% Slots,,rs_events.empty_end,0.00,5.25,<==
195.853578236,S1-C5,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.25,
195.853578236,S1-C5,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.25,
195.853578236,S1-C5,Retiring.Microcode_Sequencer,12.76,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.25,
195.853578236,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
195.853578236,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
195.853578236,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
195.853578236,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.89,% Clocks,,,0.00,5.25,
195.853578236,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
195.853578236,S1-C6,Frontend_Bound,36.51,% Slots,,,0.00,5.25,
195.853578236,S1-C6,Backend_Bound,41.05,% Slots,,,0.00,5.25,
195.853578236,S1-C6,Retiring,16.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S1-C6,Frontend_Bound.Frontend_Latency,29.99,% Slots,,rs_events.empty_end,0.00,5.25,
195.853578236,S1-C6,Backend_Bound.Memory_Bound,31.14,% Slots,,,0.00,5.24,<==
195.853578236,S1-C6,Retiring.Microcode_Sequencer,12.78,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.25,
195.853578236,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
195.853578236,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
195.853578236,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
195.853578236,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C7,Frontend_Bound,34.05,% Slots,,,0.00,5.25,
195.853578236,S1-C7,Backend_Bound,42.53,% Slots,,,0.00,5.25,
195.853578236,S1-C7,Retiring,17.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
195.853578236,S1-C7,Frontend_Bound.Frontend_Latency,38.05,% Slots,,rs_events.empty_end,0.00,5.25,
195.853578236,S1-C7,Backend_Bound.Memory_Bound,30.04,% Slots,,,0.00,5.25,<==
195.853578236,S1-C7,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.25,
195.853578236,S1-C7,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.25,
195.853578236,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.25,
195.853578236,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,
195.853578236,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.25,
195.853578236,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
195.853578236,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
195.853578236,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.99,% Clocks,,,0.00,5.25,
195.853578236,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
195.853578236,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
195.853578236,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
197.379585532,S0-C0,Frontend_Bound,33.76,% Slots,,,0.00,5.23,<==
197.379585532,S0-C0,Backend_Bound,15.60,% Slots,,,0.00,5.23,
197.379585532,S0-C0,Frontend_Bound.Frontend_Latency,17.46,% Slots,,rs_events.empty_end,0.00,5.23,
197.379585532,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.23,
197.379585532,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.49,
197.379585532,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
197.379585532,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.83,% Core_Clocks,,,0.00,5.24,
197.379585532,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C1,Frontend_Bound,22.38,% Slots,,,0.00,5.23,
197.379585532,S0-C1,Backend_Bound,46.05,% Slots,,,0.00,5.23,
197.379585532,S0-C1,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.51,% Slots,,,0.00,5.23,
197.379585532,S0-C1,Backend_Bound.Memory_Bound,31.56,% Slots,,,0.00,5.23,
197.379585532,S0-C1,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.23,
197.379585532,S0-C1,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.85,% Clocks,,idq.ms_switches,0.00,5.49,
197.379585532,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.79,% Core_Clocks,,,0.00,5.24,
197.379585532,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
197.379585532,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.31,% Clocks,,,0.00,5.24,
197.379585532,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C2,Frontend_Bound.Frontend_Bandwidth,31.65,% Slots,,,0.00,5.23,
197.379585532,S0-C2,Backend_Bound.Memory_Bound,26.51,% Slots,,,0.00,5.23,
197.379585532,S0-C2,Backend_Bound.Core_Bound,45.52,% Slots,,,0.00,5.23,<==
197.379585532,S0-C2,Retiring.Microcode_Sequencer,13.24,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S0-C2,Backend_Bound,72.03,% Slots,,,0.00,5.23,
197.379585532,S0-C2,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.49,
197.379585532,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.75,% Core_Clocks,,,0.00,5.23,
197.379585532,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C3,Frontend_Bound.Frontend_Bandwidth,25.56,% Slots,,,0.00,5.23,
197.379585532,S0-C3,Backend_Bound.Memory_Bound,20.65,% Slots,,,0.00,5.23,
197.379585532,S0-C3,Backend_Bound.Core_Bound,34.65,% Slots,,,0.00,5.23,<==
197.379585532,S0-C3,Retiring.Microcode_Sequencer,12.23,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S0-C3,Backend_Bound,55.30,% Slots,,,0.00,5.23,
197.379585532,S0-C3,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.49,
197.379585532,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.58,% Core_Clocks,,,0.00,5.24,
197.379585532,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C4,Backend_Bound,58.56,% Slots,,,0.00,5.23,
197.379585532,S0-C4,Retiring,36.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S0-C4,Backend_Bound.Memory_Bound,33.45,% Slots,,,0.00,5.23,
197.379585532,S0-C4,Backend_Bound.Core_Bound,25.10,% Slots,,,0.00,5.23,
197.379585532,S0-C4,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.49,
197.379585532,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
197.379585532,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.01,% Clocks,,,0.00,5.24,
197.379585532,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C5,Backend_Bound,50.61,% Slots,,,0.00,5.23,
197.379585532,S0-C5,Retiring,42.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S0-C5,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.23,
197.379585532,S0-C5,Backend_Bound.Core_Bound,33.06,% Slots,,,0.00,5.23,<==
197.379585532,S0-C5,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.13,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.39,% Slots,,,0.00,5.23,
197.379585532,S0-C6,Backend_Bound.Memory_Bound,66.13,% Slots,,,0.00,5.23,<==
197.379585532,S0-C6,Backend_Bound.Core_Bound,13.47,% Slots,,,0.00,5.23,
197.379585532,S0-C6,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S0-C6,Backend_Bound,79.60,% Slots,,,0.00,5.23,
197.379585532,S0-C6,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.49,
197.379585532,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.08,% Core_Clocks,,,0.00,5.24,
197.379585532,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C7,Frontend_Bound.Frontend_Bandwidth,22.88,% Slots,,,0.00,5.23,
197.379585532,S0-C7,Backend_Bound.Memory_Bound,79.44,% Slots,,,0.00,5.23,
197.379585532,S0-C7,Retiring.Microcode_Sequencer,13.63,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S0-C7,Backend_Bound,56.17,% Slots,,,0.00,5.23,
197.379585532,S0-C7,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.71,% Core_Clocks,,,0.00,5.24,
197.379585532,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
197.379585532,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C0,Frontend_Bound,31.84,% Slots,,,0.00,5.23,
197.379585532,S1-C0,Backend_Bound,45.64,% Slots,,,0.00,5.23,
197.379585532,S1-C0,Retiring,14.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S1-C0,Frontend_Bound.Frontend_Latency,29.54,% Slots,,rs_events.empty_end,0.00,5.23,
197.379585532,S1-C0,Backend_Bound.Memory_Bound,31.27,% Slots,,,0.00,5.23,
197.379585532,S1-C0,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.23,
197.379585532,S1-C0,Retiring.Microcode_Sequencer,11.66,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.5,
197.379585532,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
197.379585532,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
197.379585532,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C1,Backend_Bound,70.86,% Slots,,,0.00,5.23,
197.379585532,S1-C1,Retiring,16.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S1-C1,Backend_Bound.Memory_Bound,27.05,% Slots,,,0.00,5.23,
197.379585532,S1-C1,Backend_Bound.Core_Bound,43.80,% Slots,,,0.00,5.23,<==
197.379585532,S1-C1,Retiring.Microcode_Sequencer,13.69,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
197.379585532,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C2,Frontend_Bound,22.20,% Slots,,,0.00,5.23,
197.379585532,S1-C2,Backend_Bound,45.38,% Slots,,,0.00,5.23,
197.379585532,S1-C2,Retiring,16.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S1-C2,Frontend_Bound.Frontend_Bandwidth,80.24,% Slots,,,0.00,5.23,
197.379585532,S1-C2,Backend_Bound.Memory_Bound,16.74,% Slots,,,0.00,5.23,
197.379585532,S1-C2,Backend_Bound.Core_Bound,28.64,% Slots,,,0.00,5.23,<==
197.379585532,S1-C2,Retiring.Microcode_Sequencer,12.76,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.81,% Core_Clocks,,,0.00,5.24,
197.379585532,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
197.379585532,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C3,Backend_Bound,69.22,% Slots,,,0.00,5.23,
197.379585532,S1-C3,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S1-C3,Backend_Bound.Memory_Bound,25.72,% Slots,,,0.00,5.23,
197.379585532,S1-C3,Backend_Bound.Core_Bound,43.50,% Slots,,,0.00,5.23,<==
197.379585532,S1-C3,Retiring.Microcode_Sequencer,13.50,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.42,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C4,Backend_Bound,69.17,% Slots,,,0.00,5.23,
197.379585532,S1-C4,Retiring,14.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S1-C4,Backend_Bound.Memory_Bound,26.24,% Slots,,,0.00,5.23,
197.379585532,S1-C4,Backend_Bound.Core_Bound,42.93,% Slots,,,0.00,5.23,<==
197.379585532,S1-C4,Retiring.Microcode_Sequencer,11.48,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C5,Backend_Bound,68.76,% Slots,,,0.00,5.23,
197.379585532,S1-C5,Retiring,13.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S1-C5,Backend_Bound.Memory_Bound,25.95,% Slots,,,0.00,5.23,
197.379585532,S1-C5,Backend_Bound.Core_Bound,42.81,% Slots,,,0.00,5.23,<==
197.379585532,S1-C5,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C6,Backend_Bound,74.87,% Slots,,,0.00,5.23,
197.379585532,S1-C6,Retiring,15.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S1-C6,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.23,
197.379585532,S1-C6,Backend_Bound.Core_Bound,56.38,% Slots,,,0.00,5.23,
197.379585532,S1-C6,Retiring.Microcode_Sequencer,8.48,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.28,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.27,% Clocks,,,0.00,5.24,<==
197.379585532,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C7,Backend_Bound,67.78,% Slots,,,0.00,5.23,
197.379585532,S1-C7,Retiring,15.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.379585532,S1-C7,Backend_Bound.Memory_Bound,25.43,% Slots,,,0.00,5.23,
197.379585532,S1-C7,Backend_Bound.Core_Bound,42.35,% Slots,,,0.00,5.23,<==
197.379585532,S1-C7,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.23,
197.379585532,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.5,
197.379585532,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
197.379585532,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.379585532,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
197.379585532,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
198.89350699,S0-C0,Frontend_Bound,34.29,% Slots,,,0.00,5.3,<==
198.89350699,S0-C0,Backend_Bound,16.17,% Slots,,,0.00,5.3,
198.89350699,S0-C0,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.11,% Slots,,,0.00,5.3,
198.89350699,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.03,
198.89350699,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
198.89350699,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.78,% Core_Clocks,,,0.00,5.29,
198.89350699,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C1,Frontend_Bound,34.65,% Slots,,,0.00,5.3,<==
198.89350699,S0-C1,Backend_Bound,29.49,% Slots,,,0.00,5.3,
198.89350699,S0-C1,Retiring,9.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
198.89350699,S0-C1,Frontend_Bound.Frontend_Latency,20.22,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.32,% Slots,,,0.00,5.3,
198.89350699,S0-C1,Backend_Bound.Core_Bound,19.72,% Slots,,,0.00,5.29,
198.89350699,S0-C1,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.29,
198.89350699,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.03,
198.89350699,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
198.89350699,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.42,% Core_Clocks,,,0.00,5.29,
198.89350699,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.98,% Clocks,,,0.00,5.28,
198.89350699,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C2,Frontend_Bound,33.14,% Slots,,,0.00,5.3,
198.89350699,S0-C2,Backend_Bound,41.12,% Slots,,,0.00,5.3,
198.89350699,S0-C2,Retiring,13.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
198.89350699,S0-C2,Frontend_Bound.Frontend_Latency,42.15,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S0-C2,Backend_Bound.Memory_Bound,25.65,% Slots,,,0.00,5.29,<==
198.89350699,S0-C2,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.29,
198.89350699,S0-C2,Retiring.Microcode_Sequencer,8.48,% Slots,,idq.ms_uops,0.00,5.28,
198.89350699,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
198.89350699,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
198.89350699,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
198.89350699,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C3,Frontend_Bound,30.14,% Slots,,,0.00,5.29,
198.89350699,S0-C3,Backend_Bound,47.11,% Slots,,,0.00,5.29,
198.89350699,S0-C3,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
198.89350699,S0-C3,Frontend_Bound.Frontend_Latency,57.31,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S0-C3,Backend_Bound.Memory_Bound,45.32,% Slots,,,0.00,5.29,<==
198.89350699,S0-C3,Retiring.Microcode_Sequencer,13.18,% Slots,,idq.ms_uops,0.00,5.29,
198.89350699,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
198.89350699,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
198.89350699,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
198.89350699,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C4,Frontend_Bound,43.52,% Slots,,,0.00,5.3,
198.89350699,S0-C4,Retiring,5.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
198.89350699,S0-C4,Frontend_Bound.Frontend_Latency,28.27,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.35,% Slots,,,0.00,5.3,
198.89350699,S0-C4,Retiring.Microcode_Sequencer,3.89,% Slots,,idq.ms_uops,0.00,5.29,
198.89350699,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.03,% Clocks,,idq.ms_switches,0.00,5.03,<==
198.89350699,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.71,% Core_Clocks,,,0.00,5.29,
198.89350699,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C5,Frontend_Bound,38.09,% Slots,,,0.00,5.3,
198.89350699,S0-C5,Backend_Bound,37.93,% Slots,,,0.00,5.3,
198.89350699,S0-C5,Retiring,5.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
198.89350699,S0-C5,Frontend_Bound.Frontend_Latency,36.97,% Slots,,rs_events.empty_end,0.00,5.28,<==
198.89350699,S0-C5,Backend_Bound.Memory_Bound,29.31,% Slots,,,0.00,5.28,
198.89350699,S0-C5,Retiring.Microcode_Sequencer,4.16,% Slots,,idq.ms_uops,0.00,5.29,
198.89350699,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.03,
198.89350699,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
198.89350699,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
198.89350699,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C6,Frontend_Bound,37.03,% Slots,,,0.00,5.3,
198.89350699,S0-C6,Backend_Bound,39.69,% Slots,,,0.00,5.3,
198.89350699,S0-C6,Retiring,14.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
198.89350699,S0-C6,Frontend_Bound.Frontend_Latency,52.99,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S0-C6,Backend_Bound.Memory_Bound,62.30,% Slots,,,0.00,5.29,<==
198.89350699,S0-C6,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.29,
198.89350699,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
198.89350699,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
198.89350699,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
198.89350699,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C7,Frontend_Bound,38.37,% Slots,,,0.00,5.3,
198.89350699,S0-C7,Backend_Bound,37.68,% Slots,,,0.00,5.3,
198.89350699,S0-C7,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
198.89350699,S0-C7,Frontend_Bound.Frontend_Latency,34.16,% Slots,,rs_events.empty_end,0.00,5.29,<==
198.89350699,S0-C7,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.29,
198.89350699,S0-C7,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.29,
198.89350699,S0-C7,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.29,
198.89350699,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
198.89350699,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.48,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
198.89350699,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.62,% Clocks,,,0.00,5.28,
198.89350699,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C0,Frontend_Bound,33.38,% Slots,,,0.00,5.3,
198.89350699,S1-C0,Backend_Bound,43.76,% Slots,,,0.00,5.3,
198.89350699,S1-C0,Retiring,14.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
198.89350699,S1-C0,Frontend_Bound.Frontend_Latency,31.91,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S1-C0,Backend_Bound.Memory_Bound,26.92,% Slots,,,0.00,5.29,
198.89350699,S1-C0,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.29,
198.89350699,S1-C0,Retiring.Microcode_Sequencer,11.75,% Slots,,idq.ms_uops,0.00,5.07,
198.89350699,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.03,
198.89350699,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
198.89350699,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
198.89350699,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.99,% Clocks,,,0.00,5.28,
198.89350699,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C1,Frontend_Bound,34.79,% Slots,,,0.00,5.3,
198.89350699,S1-C1,Backend_Bound,41.24,% Slots,,,0.00,5.3,<==
198.89350699,S1-C1,Retiring,9.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
198.89350699,S1-C1,Frontend_Bound.Frontend_Latency,28.13,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S1-C1,Backend_Bound.Memory_Bound,21.61,% Slots,,,0.00,5.29,
198.89350699,S1-C1,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.29,
198.89350699,S1-C1,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.08,
198.89350699,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.03,
198.89350699,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
198.89350699,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C2,Frontend_Bound,36.36,% Slots,,,0.00,5.3,
198.89350699,S1-C2,Backend_Bound,40.41,% Slots,,,0.00,5.3,
198.89350699,S1-C2,Retiring,14.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
198.89350699,S1-C2,Frontend_Bound.Frontend_Latency,31.53,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S1-C2,Backend_Bound.Memory_Bound,24.40,% Slots,,,0.00,5.29,<==
198.89350699,S1-C2,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.29,
198.89350699,S1-C2,Retiring.Microcode_Sequencer,10.67,% Slots,,idq.ms_uops,0.00,5.08,
198.89350699,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.03,
198.89350699,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
198.89350699,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
198.89350699,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
198.89350699,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C3,Frontend_Bound,33.19,% Slots,,,0.00,5.3,
198.89350699,S1-C3,Backend_Bound,43.02,% Slots,,,0.00,5.3,<==
198.89350699,S1-C3,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
198.89350699,S1-C3,Frontend_Bound.Frontend_Latency,40.50,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S1-C3,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.29,
198.89350699,S1-C3,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.29,
198.89350699,S1-C3,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.08,
198.89350699,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.03,
198.89350699,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
198.89350699,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
198.89350699,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C4,Frontend_Bound,31.35,% Slots,,,0.00,5.3,
198.89350699,S1-C4,Backend_Bound,34.89,% Slots,,,0.00,5.3,
198.89350699,S1-C4,Frontend_Bound.Frontend_Latency,20.95,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.53,% Slots,,,0.00,5.29,
198.89350699,S1-C4,Backend_Bound.Core_Bound,62.37,% Slots,,,0.00,5.29,<==
198.89350699,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.16,% Clocks,,,0.00,5.03,
198.89350699,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
198.89350699,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.13,% Core_Clocks,,,0.00,5.29,
198.89350699,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C5,Frontend_Bound,34.51,% Slots,,,0.00,5.3,
198.89350699,S1-C5,Backend_Bound,41.95,% Slots,,,0.00,5.3,
198.89350699,S1-C5,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
198.89350699,S1-C5,Frontend_Bound.Frontend_Latency,40.13,% Slots,,rs_events.empty_end,0.00,5.28,
198.89350699,S1-C5,Backend_Bound.Memory_Bound,29.06,% Slots,,,0.00,5.28,
198.89350699,S1-C5,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.28,
198.89350699,S1-C5,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.09,
198.89350699,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.03,
198.89350699,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
198.89350699,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
198.89350699,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
198.89350699,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C6,Frontend_Bound,33.62,% Slots,,,0.00,5.3,
198.89350699,S1-C6,Backend_Bound,42.97,% Slots,,,0.00,5.3,
198.89350699,S1-C6,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
198.89350699,S1-C6,Frontend_Bound.Frontend_Latency,28.64,% Slots,,rs_events.empty_end,0.00,5.29,
198.89350699,S1-C6,Backend_Bound.Memory_Bound,27.57,% Slots,,,0.00,5.29,
198.89350699,S1-C6,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.29,
198.89350699,S1-C6,Retiring.Microcode_Sequencer,13.61,% Slots,,idq.ms_uops,0.00,5.09,
198.89350699,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.03,
198.89350699,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
198.89350699,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.14,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
198.89350699,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
198.89350699,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C7,Frontend_Bound,36.70,% Slots,,,0.00,5.3,
198.89350699,S1-C7,Backend_Bound,40.63,% Slots,,,0.00,5.3,
198.89350699,S1-C7,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
198.89350699,S1-C7,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.28,
198.89350699,S1-C7,Backend_Bound.Memory_Bound,27.03,% Slots,,,0.00,5.28,<==
198.89350699,S1-C7,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.28,
198.89350699,S1-C7,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.09,
198.89350699,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.03,
198.89350699,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
198.89350699,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.03,
198.89350699,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
198.89350699,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
198.89350699,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
198.89350699,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
200.404101739,S0-C0,Frontend_Bound,37.63,% Slots,,,0.00,5.29,<==
200.404101739,S0-C0,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.29,
200.404101739,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.29,
200.404101739,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.66,% Core_Clocks,,,0.00,5.3,
200.404101739,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
200.404101739,S0-C1,Frontend_Bound,33.72,% Slots,,,0.00,5.29,
200.404101739,S0-C1,Backend_Bound,40.85,% Slots,,,0.00,5.29,
200.404101739,S0-C1,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
200.404101739,S0-C1,Frontend_Bound.Frontend_Latency,40.30,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S0-C1,Backend_Bound.Memory_Bound,32.75,% Slots,,,0.00,5.29,
200.404101739,S0-C1,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.02,
200.404101739,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
200.404101739,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
200.404101739,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
200.404101739,S0-C2,Frontend_Bound,34.92,% Slots,,,0.00,5.29,
200.404101739,S0-C2,Backend_Bound,39.07,% Slots,,,0.00,5.29,
200.404101739,S0-C2,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
200.404101739,S0-C2,Frontend_Bound.Frontend_Latency,28.14,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S0-C2,Backend_Bound.Memory_Bound,24.81,% Slots,,,0.00,5.29,
200.404101739,S0-C2,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.29,
200.404101739,S0-C2,Retiring.Microcode_Sequencer,13.94,% Slots,,idq.ms_uops,0.00,5.02,
200.404101739,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.3,
200.404101739,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
200.404101739,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.51,% Clocks,,,0.00,5.3,
200.404101739,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
200.404101739,S0-C3,Frontend_Bound,34.54,% Slots,,,0.00,5.29,
200.404101739,S0-C3,Backend_Bound,40.80,% Slots,,,0.00,5.29,
200.404101739,S0-C3,Retiring,19.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
200.404101739,S0-C3,Frontend_Bound.Frontend_Latency,32.77,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S0-C3,Backend_Bound.Memory_Bound,23.82,% Slots,,,0.00,5.29,
200.404101739,S0-C3,Backend_Bound.Core_Bound,16.98,% Slots,,,0.00,5.29,
200.404101739,S0-C3,Retiring.Microcode_Sequencer,11.84,% Slots,,idq.ms_uops,0.00,5.02,
200.404101739,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
200.404101739,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
200.404101739,S0-C4,Frontend_Bound,51.52,% Slots,,,0.00,5.29,
200.404101739,S0-C4,Retiring,10.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
200.404101739,S0-C4,Frontend_Bound.Frontend_Latency,32.44,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S0-C4,Frontend_Bound.Frontend_Bandwidth,25.01,% Slots,,,0.00,5.29,
200.404101739,S0-C4,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.02,
200.404101739,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,<==
200.404101739,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.07,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.89,% Core_Clocks,,,0.00,5.3,
200.404101739,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
200.404101739,S0-C5,Frontend_Bound,36.17,% Slots,,,0.00,5.29,
200.404101739,S0-C5,Bad_Speculation,13.07,% Slots,,,0.00,5.29,
200.404101739,S0-C5,Backend_Bound,13.40,% Slots,,,0.00,5.29,
200.404101739,S0-C5,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
200.404101739,S0-C5,Frontend_Bound.Frontend_Bandwidth,46.11,% Slots,,,0.00,5.29,
200.404101739,S0-C5,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.29,
200.404101739,S0-C5,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.02,
200.404101739,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.74,% Core_Clocks,,,0.00,5.3,<==
200.404101739,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
200.404101739,S0-C6,Frontend_Bound,30.13,% Slots,,,0.00,5.29,
200.404101739,S0-C6,Backend_Bound,47.17,% Slots,,,0.00,5.29,<==
200.404101739,S0-C6,Retiring,24.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
200.404101739,S0-C6,Frontend_Bound.Frontend_Latency,35.74,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S0-C6,Backend_Bound.Memory_Bound,23.08,% Slots,,,0.00,5.29,
200.404101739,S0-C6,Backend_Bound.Core_Bound,24.09,% Slots,,,0.00,5.29,
200.404101739,S0-C6,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.02,
200.404101739,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
200.404101739,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
200.404101739,S0-C7,Frontend_Bound,35.87,% Slots,,,0.00,5.29,
200.404101739,S0-C7,Backend_Bound,40.55,% Slots,,,0.00,5.29,
200.404101739,S0-C7,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
200.404101739,S0-C7,Frontend_Bound.Frontend_Latency,37.66,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S0-C7,Backend_Bound.Memory_Bound,31.03,% Slots,,,0.00,5.29,
200.404101739,S0-C7,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.02,
200.404101739,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.93,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
200.404101739,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
200.404101739,S1-C0,Frontend_Bound,56.46,% Slots,,,0.00,5.29,
200.404101739,S1-C0,Backend_Bound,20.28,% Slots,,,0.00,5.29,
200.404101739,S1-C0,Retiring,16.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
200.404101739,S1-C0,Frontend_Bound.Frontend_Latency,23.01,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S1-C0,Frontend_Bound.Frontend_Bandwidth,29.22,% Slots,,,0.00,5.29,
200.404101739,S1-C0,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.29,
200.404101739,S1-C0,Retiring.Microcode_Sequencer,13.22,% Slots,,idq.ms_uops,0.00,5.15,
200.404101739,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.3,
200.404101739,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.67,% Core_Clocks,,,0.00,5.3,<==
200.404101739,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
200.404101739,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
200.404101739,S1-C1,Frontend_Bound,35.60,% Slots,,,0.00,5.29,
200.404101739,S1-C1,Backend_Bound,40.59,% Slots,,,0.00,5.29,
200.404101739,S1-C1,Retiring,17.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
200.404101739,S1-C1,Frontend_Bound.Frontend_Latency,24.94,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S1-C1,Backend_Bound.Memory_Bound,24.47,% Slots,,,0.00,5.29,
200.404101739,S1-C1,Backend_Bound.Core_Bound,16.12,% Slots,,,0.00,5.29,
200.404101739,S1-C1,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.15,
200.404101739,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.3,
200.404101739,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
200.404101739,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
200.404101739,S1-C2,Frontend_Bound,36.44,% Slots,,,0.00,5.29,
200.404101739,S1-C2,Backend_Bound,40.44,% Slots,,,0.00,5.29,<==
200.404101739,S1-C2,Retiring,17.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
200.404101739,S1-C2,Frontend_Bound.Frontend_Latency,25.43,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S1-C2,Backend_Bound.Memory_Bound,22.55,% Slots,,,0.00,5.29,
200.404101739,S1-C2,Backend_Bound.Core_Bound,17.90,% Slots,,,0.00,5.29,
200.404101739,S1-C2,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.15,
200.404101739,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.3,
200.404101739,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
200.404101739,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
200.404101739,S1-C3,Frontend_Bound,35.96,% Slots,,,0.00,5.29,
200.404101739,S1-C3,Backend_Bound,41.27,% Slots,,,0.00,5.29,<==
200.404101739,S1-C3,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
200.404101739,S1-C3,Frontend_Bound.Frontend_Latency,20.74,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S1-C3,Backend_Bound.Memory_Bound,23.05,% Slots,,,0.00,5.29,
200.404101739,S1-C3,Backend_Bound.Core_Bound,18.22,% Slots,,,0.00,5.29,
200.404101739,S1-C3,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.14,
200.404101739,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.3,
200.404101739,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.16,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
200.404101739,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
200.404101739,S1-C4,Frontend_Bound,35.20,% Slots,,,0.00,5.29,
200.404101739,S1-C4,Backend_Bound,41.81,% Slots,,,0.00,5.29,
200.404101739,S1-C4,Retiring,44.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
200.404101739,S1-C4,Frontend_Bound.Frontend_Latency,77.01,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S1-C4,Backend_Bound.Core_Bound,56.84,% Slots,,,0.00,5.29,
200.404101739,S1-C4,Retiring.Microcode_Sequencer,3.27,% Slots,,idq.ms_uops,0.00,5.14,<==
200.404101739,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.3,
200.404101739,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.04,% Clocks,,,0.00,5.3,
200.404101739,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
200.404101739,S1-C5,Frontend_Bound,36.72,% Slots,,,0.00,5.29,
200.404101739,S1-C5,Backend_Bound,40.99,% Slots,,,0.00,5.29,
200.404101739,S1-C5,Retiring,15.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
200.404101739,S1-C5,Frontend_Bound.Frontend_Latency,24.83,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S1-C5,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.29,
200.404101739,S1-C5,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.29,
200.404101739,S1-C5,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.14,
200.404101739,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.3,
200.404101739,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
200.404101739,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
200.404101739,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
200.404101739,S1-C6,Frontend_Bound,36.89,% Slots,,,0.00,5.29,
200.404101739,S1-C6,Backend_Bound,40.24,% Slots,,,0.00,5.29,
200.404101739,S1-C6,Retiring,16.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
200.404101739,S1-C6,Frontend_Bound.Frontend_Latency,27.30,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.29,
200.404101739,S1-C6,Backend_Bound.Memory_Bound,25.30,% Slots,,,0.00,5.29,
200.404101739,S1-C6,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.29,
200.404101739,S1-C6,Retiring.Microcode_Sequencer,14.05,% Slots,,idq.ms_uops,0.00,5.13,
200.404101739,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.3,
200.404101739,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.65,% Core_Clocks,,,0.00,5.3,
200.404101739,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
200.404101739,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
200.404101739,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.92,% Clocks,,,0.00,5.16,
200.404101739,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
200.404101739,S1-C7,Frontend_Bound,37.37,% Slots,,,0.00,5.29,
200.404101739,S1-C7,Backend_Bound,39.69,% Slots,,,0.00,5.29,
200.404101739,S1-C7,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
200.404101739,S1-C7,Frontend_Bound.Frontend_Latency,32.40,% Slots,,rs_events.empty_end,0.00,5.29,
200.404101739,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.29,
200.404101739,S1-C7,Backend_Bound.Memory_Bound,25.99,% Slots,,,0.00,5.29,
200.404101739,S1-C7,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.29,
200.404101739,S1-C7,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.13,
200.404101739,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,0.00,5.3,
200.404101739,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.08,
200.404101739,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.3,
200.404101739,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.91,% Core_Clocks,,,0.00,5.3,
200.404101739,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
200.404101739,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
200.404101739,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.68,% Clocks,,,0.00,5.16,
200.404101739,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
200.404101739,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
200.404101739,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
200.404101739,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
200.404101739,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
200.404101739,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
200.404101739,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
200.404101739,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
200.404101739,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
200.404101739,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
200.404101739,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
200.404101739,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
200.404101739,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
200.404101739,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
200.404101739,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
200.404101739,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
200.404101739,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
201.924072843,S0-C0,Frontend_Bound,36.75,% Slots,,,0.00,5.11,<==
201.924072843,S0-C0,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.11,
201.924072843,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.34,% Slots,,,0.00,5.16,
201.924072843,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.27,
201.924072843,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.29,% Core_Clocks,,,0.00,5.26,
201.924072843,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
201.924072843,S0-C1,Frontend_Bound,32.30,% Slots,,,0.00,5.11,
201.924072843,S0-C1,Backend_Bound,41.99,% Slots,,,0.00,5.11,
201.924072843,S0-C1,Retiring,7.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
201.924072843,S0-C1,Frontend_Bound.Frontend_Latency,78.70,% Slots,,rs_events.empty_end,0.00,5.11,
201.924072843,S0-C1,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.27,
201.924072843,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
201.924072843,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
201.924072843,S0-C2,Frontend_Bound,32.01,% Slots,,,0.00,5.11,
201.924072843,S0-C2,Backend_Bound,46.79,% Slots,,,0.00,5.11,
201.924072843,S0-C2,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
201.924072843,S0-C2,Frontend_Bound.Frontend_Latency,34.90,% Slots,,rs_events.empty_end,0.00,5.11,
201.924072843,S0-C2,Backend_Bound.Memory_Bound,38.23,% Slots,,,0.00,5.11,
201.924072843,S0-C2,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.27,
201.924072843,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.27,
201.924072843,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
201.924072843,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
201.924072843,S0-C3,Frontend_Bound,42.08,% Slots,,,0.00,5.11,
201.924072843,S0-C3,Backend_Bound,33.54,% Slots,,,0.00,5.11,
201.924072843,S0-C3,Retiring,15.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
201.924072843,S0-C3,Frontend_Bound.Frontend_Latency,24.20,% Slots,,rs_events.empty_end,0.00,5.11,<==
201.924072843,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.17,
201.924072843,S0-C3,Backend_Bound.Memory_Bound,22.57,% Slots,,,0.00,5.11,
201.924072843,S0-C3,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.11,
201.924072843,S0-C3,Retiring.Microcode_Sequencer,12.27,% Slots,,idq.ms_uops,0.00,5.26,
201.924072843,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.26,
201.924072843,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.26,
201.924072843,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.61,% Core_Clocks,,,0.00,5.27,
201.924072843,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
201.924072843,S0-C4,Frontend_Bound,50.66,% Slots,,,0.00,5.11,
201.924072843,S0-C4,Retiring,25.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
201.924072843,S0-C4,Frontend_Bound.Frontend_Latency,35.82,% Slots,,rs_events.empty_end,0.00,5.11,
201.924072843,S0-C4,Frontend_Bound.Frontend_Bandwidth,51.58,% Slots,,,0.00,5.17,
201.924072843,S0-C4,Retiring.Microcode_Sequencer,12.64,% Slots,,idq.ms_uops,0.00,5.27,
201.924072843,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.19,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.98,% Core_Clocks,,,0.00,5.27,<==
201.924072843,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
201.924072843,S0-C5,Frontend_Bound,32.57,% Slots,,,0.00,5.11,
201.924072843,S0-C5,Backend_Bound,46.96,% Slots,,,0.00,5.11,
201.924072843,S0-C5,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
201.924072843,S0-C5,Frontend_Bound.Frontend_Latency,30.96,% Slots,,rs_events.empty_end,0.00,5.11,
201.924072843,S0-C5,Backend_Bound.Memory_Bound,36.12,% Slots,,,0.00,5.11,
201.924072843,S0-C5,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.11,
201.924072843,S0-C5,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.26,
201.924072843,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.27,
201.924072843,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.46,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
201.924072843,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
201.924072843,S0-C6,Frontend_Bound,54.99,% Slots,,,0.00,5.12,
201.924072843,S0-C6,Backend_Bound,19.14,% Slots,,,0.00,5.12,
201.924072843,S0-C6,Retiring,14.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
201.924072843,S0-C6,Frontend_Bound.Frontend_Latency,37.87,% Slots,,rs_events.empty_end,0.00,5.12,<==
201.924072843,S0-C6,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.12,
201.924072843,S0-C6,Retiring.Microcode_Sequencer,11.34,% Slots,,idq.ms_uops,0.00,5.27,
201.924072843,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.27,
201.924072843,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.42,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
201.924072843,S0-C7,Frontend_Bound,46.57,% Slots,,,0.00,5.12,
201.924072843,S0-C7,Backend_Bound,27.97,% Slots,,,0.00,5.12,
201.924072843,S0-C7,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
201.924072843,S0-C7,Frontend_Bound.Frontend_Latency,30.46,% Slots,,rs_events.empty_end,0.00,5.12,<==
201.924072843,S0-C7,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.12,
201.924072843,S0-C7,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.27,
201.924072843,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.67,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
201.924072843,S1-C0,Frontend_Bound,31.32,% Slots,,,0.00,5.12,
201.924072843,S1-C0,Backend_Bound,47.94,% Slots,,,0.00,5.12,
201.924072843,S1-C0,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
201.924072843,S1-C0,Frontend_Bound.Frontend_Latency,39.17,% Slots,,rs_events.empty_end,0.00,5.12,
201.924072843,S1-C0,Backend_Bound.Memory_Bound,35.36,% Slots,,,0.00,5.12,
201.924072843,S1-C0,Backend_Bound.Core_Bound,12.59,% Slots,,,0.00,5.12,
201.924072843,S1-C0,Retiring.Microcode_Sequencer,12.67,% Slots,,idq.ms_uops,0.00,5.26,
201.924072843,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.27,
201.924072843,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.08,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
201.924072843,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
201.924072843,S1-C1,Frontend_Bound,36.34,% Slots,,,0.00,5.09,
201.924072843,S1-C1,Backend_Bound,34.43,% Slots,,,0.00,5.09,
201.924072843,S1-C1,Retiring,30.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
201.924072843,S1-C1,Frontend_Bound.Frontend_Latency,57.00,% Slots,,rs_events.empty_end,0.00,5.09,<==
201.924072843,S1-C1,Backend_Bound.Memory_Bound,34.12,% Slots,,,0.00,5.09,
201.924072843,S1-C1,Retiring.Microcode_Sequencer,11.82,% Slots,,idq.ms_uops,0.00,5.27,
201.924072843,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.27,
201.924072843,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.12,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
201.924072843,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
201.924072843,S1-C2,Frontend_Bound,45.39,% Slots,,,0.00,5.09,
201.924072843,S1-C2,Backend_Bound,32.21,% Slots,,,0.00,5.09,
201.924072843,S1-C2,Retiring,15.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
201.924072843,S1-C2,Frontend_Bound.Frontend_Latency,34.03,% Slots,,rs_events.empty_end,0.00,5.09,<==
201.924072843,S1-C2,Backend_Bound.Memory_Bound,26.28,% Slots,,,0.00,5.09,
201.924072843,S1-C2,Retiring.Microcode_Sequencer,11.31,% Slots,,idq.ms_uops,0.00,5.27,
201.924072843,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.27,
201.924072843,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
201.924072843,S1-C3,Frontend_Bound,45.65,% Slots,,,0.00,5.09,
201.924072843,S1-C3,Backend_Bound,31.98,% Slots,,,0.00,5.09,
201.924072843,S1-C3,Retiring,15.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
201.924072843,S1-C3,Frontend_Bound.Frontend_Latency,33.32,% Slots,,rs_events.empty_end,0.00,5.09,<==
201.924072843,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.27,% Slots,,,0.00,5.14,
201.924072843,S1-C3,Backend_Bound.Memory_Bound,29.63,% Slots,,,0.00,5.09,
201.924072843,S1-C3,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.26,
201.924072843,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.77,% Clocks,,,0.00,5.27,
201.924072843,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.90,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.20,% Core_Clocks,,,0.00,5.26,
201.924072843,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
201.924072843,S1-C4,Frontend_Bound,25.20,% Slots,,,0.00,5.09,
201.924072843,S1-C4,Backend_Bound,33.04,% Slots,,,0.00,5.09,
201.924072843,S1-C4,Backend_Bound.Memory_Bound,11.85,% Slots,,,0.00,5.09,
201.924072843,S1-C4,Backend_Bound.Core_Bound,21.19,% Slots,,,0.00,5.09,
201.924072843,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.91,% Clocks,,,0.00,5.26,<==
201.924072843,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
201.924072843,S1-C5,Frontend_Bound,48.58,% Slots,,,0.00,5.09,
201.924072843,S1-C5,Backend_Bound,31.42,% Slots,,,0.00,5.09,
201.924072843,S1-C5,Retiring,16.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
201.924072843,S1-C5,Frontend_Bound.Frontend_Bandwidth,43.86,% Slots,,,0.00,5.15,
201.924072843,S1-C5,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.09,
201.924072843,S1-C5,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.09,
201.924072843,S1-C5,Retiring.Microcode_Sequencer,10.90,% Slots,,idq.ms_uops,0.00,5.26,
201.924072843,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.86,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.70,% Core_Clocks,,,0.00,5.27,<==
201.924072843,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.74,% Clocks,,,0.00,5.24,
201.924072843,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
201.924072843,S1-C6,Frontend_Bound,43.97,% Slots,,,0.00,5.1,<==
201.924072843,S1-C6,Backend_Bound,31.45,% Slots,,,0.00,5.1,
201.924072843,S1-C6,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
201.924072843,S1-C6,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.1,
201.924072843,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.76,% Slots,,,0.00,5.15,
201.924072843,S1-C6,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.1,
201.924072843,S1-C6,Retiring.Microcode_Sequencer,14.07,% Slots,,idq.ms_uops,0.00,5.27,
201.924072843,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.27,
201.924072843,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.91,% Core_Clocks,,,0.00,5.27,
201.924072843,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
201.924072843,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
201.924072843,S1-C7,Frontend_Bound,44.84,% Slots,,,0.00,5.1,
201.924072843,S1-C7,Backend_Bound,31.32,% Slots,,,0.00,5.1,
201.924072843,S1-C7,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
201.924072843,S1-C7,Frontend_Bound.Frontend_Latency,27.80,% Slots,,rs_events.empty_end,0.00,5.1,<==
201.924072843,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.15,
201.924072843,S1-C7,Backend_Bound.Memory_Bound,22.14,% Slots,,,0.00,5.1,
201.924072843,S1-C7,Retiring.Microcode_Sequencer,13.18,% Slots,,idq.ms_uops,0.00,5.26,
201.924072843,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.27,
201.924072843,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
201.924072843,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.27,
201.924072843,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.86,% Core_Clocks,,,0.00,5.27,
201.924072843,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
201.924072843,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
201.924072843,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
201.924072843,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
201.924072843,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
201.924072843,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
201.924072843,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
201.924072843,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
201.924072843,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
201.924072843,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
201.924072843,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
201.924072843,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
201.924072843,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
201.924072843,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
201.924072843,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
201.924072843,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
201.924072843,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
201.924072843,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
201.924072843,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
203.763042544,S0-C0,Frontend_Bound,24.90,% Slots,,,0.00,5.21,
203.763042544,S0-C0,Backend_Bound,25.99,% Slots,,,0.00,5.21,<==
203.763042544,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.11,% Slots,,,0.00,5.21,
203.763042544,S0-C0,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.21,
203.763042544,S0-C0,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.21,
203.763042544,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.95,% Core_Clocks,,,0.00,5.21,
203.763042544,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.98,% Core_Clocks,,,0.00,5.21,
203.763042544,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
203.763042544,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.24,% Clocks,,,0.00,5.21,
203.763042544,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C1,Frontend_Bound,22.44,% Slots,,,0.00,5.21,
203.763042544,S0-C1,Backend_Bound,29.07,% Slots,,,0.00,5.21,<==
203.763042544,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.21,
203.763042544,S0-C1,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.21,
203.763042544,S0-C1,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.21,
203.763042544,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.63,% Core_Clocks,,,0.00,5.21,
203.763042544,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.44,% Core_Clocks,,,0.00,5.21,
203.763042544,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
203.763042544,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.20,% Clocks,,,0.00,5.22,
203.763042544,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C2,Frontend_Bound,27.21,% Slots,,,0.00,5.21,
203.763042544,S0-C2,Backend_Bound,46.21,% Slots,,,0.00,5.21,
203.763042544,S0-C2,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S0-C2,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.21,
203.763042544,S0-C2,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.21,
203.763042544,S0-C2,Backend_Bound.Core_Bound,26.22,% Slots,,,0.00,5.21,
203.763042544,S0-C2,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.85,
203.763042544,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.33,
203.763042544,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
203.763042544,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
203.763042544,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.24,% Clocks,,,0.00,5.21,<==
203.763042544,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
203.763042544,S0-C3,Frontend_Bound,36.88,% Slots,,,0.00,5.2,
203.763042544,S0-C3,Backend_Bound,29.69,% Slots,,,0.00,5.2,
203.763042544,S0-C3,Retiring,31.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S0-C3,Frontend_Bound.Frontend_Latency,24.61,% Slots,,rs_events.empty_end,0.00,5.2,<==
203.763042544,S0-C3,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.2,
203.763042544,S0-C3,Backend_Bound.Core_Bound,18.58,% Slots,,,0.00,5.2,
203.763042544,S0-C3,Retiring.Microcode_Sequencer,10.75,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.53,% Clocks,,,0.00,5.38,
203.763042544,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
203.763042544,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.40,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
203.763042544,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
203.763042544,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.53,% Clocks,,,0.00,5.21,
203.763042544,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
203.763042544,S0-C4,Frontend_Bound,33.47,% Slots,,,0.00,5.21,
203.763042544,S0-C4,Backend_Bound,49.13,% Slots,,,0.00,5.21,
203.763042544,S0-C4,Retiring,14.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S0-C4,Frontend_Bound.Frontend_Latency,26.35,% Slots,,rs_events.empty_end,0.00,5.21,
203.763042544,S0-C4,Backend_Bound.Memory_Bound,20.76,% Slots,,,0.00,5.21,
203.763042544,S0-C4,Backend_Bound.Core_Bound,28.37,% Slots,,,0.00,5.21,
203.763042544,S0-C4,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.38,
203.763042544,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
203.763042544,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.25,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
203.763042544,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
203.763042544,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.46,% Clocks,,,0.00,5.21,<==
203.763042544,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C5,Frontend_Bound,26.84,% Slots,,,0.00,5.21,
203.763042544,S0-C5,Backend_Bound,49.09,% Slots,,,0.00,5.21,<==
203.763042544,S0-C5,Retiring,21.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S0-C5,Frontend_Bound.Frontend_Latency,23.13,% Slots,,rs_events.empty_end,0.00,5.21,
203.763042544,S0-C5,Backend_Bound.Memory_Bound,24.91,% Slots,,,0.00,5.21,
203.763042544,S0-C5,Backend_Bound.Core_Bound,24.19,% Slots,,,0.00,5.21,
203.763042544,S0-C5,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.38,
203.763042544,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.87,
203.763042544,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.81,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
203.763042544,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.90,% Clocks,,,0.00,5.21,
203.763042544,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C6,Frontend_Bound,30.13,% Slots,,,0.00,5.21,
203.763042544,S0-C6,Backend_Bound,29.74,% Slots,,,0.00,5.21,
203.763042544,S0-C6,Retiring,11.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S0-C6,Frontend_Bound.Frontend_Latency,23.00,% Slots,,rs_events.empty_end,0.00,5.21,<==
203.763042544,S0-C6,Backend_Bound.Memory_Bound,19.53,% Slots,,,0.00,5.21,
203.763042544,S0-C6,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.21,
203.763042544,S0-C6,Retiring.Microcode_Sequencer,4.84,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.38,
203.763042544,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
203.763042544,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
203.763042544,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.48,% Clocks,,,0.00,5.21,
203.763042544,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C7,Frontend_Bound,28.57,% Slots,,,0.00,5.21,
203.763042544,S0-C7,Backend_Bound,56.05,% Slots,,,0.00,5.21,
203.763042544,S0-C7,Retiring,13.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
203.763042544,S0-C7,Frontend_Bound.Frontend_Latency,24.54,% Slots,,rs_events.empty_end,0.00,5.21,
203.763042544,S0-C7,Backend_Bound.Memory_Bound,67.45,% Slots,,,0.00,5.21,<==
203.763042544,S0-C7,Retiring.Microcode_Sequencer,5.91,% Slots,,idq.ms_uops,0.00,5.22,
203.763042544,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.38,
203.763042544,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.85,
203.763042544,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
203.763042544,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
203.763042544,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
203.763042544,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C0,Frontend_Bound,26.16,% Slots,,,0.00,5.2,
203.763042544,S1-C0,Bad_Speculation,11.52,% Slots,,,0.00,5.2,
203.763042544,S1-C0,Backend_Bound,29.00,% Slots,,,0.00,5.2,
203.763042544,S1-C0,Retiring,31.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S1-C0,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.2,
203.763042544,S1-C0,Bad_Speculation.Branch_Mispredicts,11.15,% Slots,,br_misp_retired.all_branches,0.00,5.2,
203.763042544,S1-C0,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.2,
203.763042544,S1-C0,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.2,
203.763042544,S1-C0,Retiring.Microcode_Sequencer,3.04,% Slots,,idq.ms_uops,0.00,5.21,<==
203.763042544,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.38,
203.763042544,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
203.763042544,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.93,% Clocks,,idq.ms_switches,0.00,5.33,
203.763042544,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
203.763042544,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.84,% Clocks,,,0.00,5.21,
203.763042544,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
203.763042544,S1-C1,Frontend_Bound,29.98,% Slots,,,0.00,5.29,
203.763042544,S1-C1,Backend_Bound,47.04,% Slots,,,0.00,5.22,
203.763042544,S1-C1,Retiring,21.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S1-C1,Frontend_Bound.Frontend_Latency,32.18,% Slots,,rs_events.empty_end,0.00,5.22,
203.763042544,S1-C1,Retiring.Microcode_Sequencer,8.08,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.38,
203.763042544,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.87,
203.763042544,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.33,
203.763042544,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
203.763042544,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
203.763042544,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C2,Frontend_Bound,47.52,% Slots,,,0.00,5.28,
203.763042544,S1-C2,Backend_Bound,32.88,% Slots,,,0.00,5.21,
203.763042544,S1-C2,Retiring,21.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S1-C2,Frontend_Bound.Frontend_Latency,58.87,% Slots,,rs_events.empty_end,0.00,5.22,
203.763042544,S1-C2,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.38,
203.763042544,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,<==
203.763042544,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.90,% Clocks,,idq.ms_switches,0.00,5.33,
203.763042544,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
203.763042544,S1-C3,Frontend_Bound,41.80,% Slots,,,0.00,5.28,
203.763042544,S1-C3,Backend_Bound,36.27,% Slots,,,0.00,5.21,
203.763042544,S1-C3,Retiring,13.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S1-C3,Frontend_Bound.Frontend_Latency,36.17,% Slots,,rs_events.empty_end,0.00,5.22,<==
203.763042544,S1-C3,Backend_Bound.Memory_Bound,56.27,% Slots,,,0.00,5.21,
203.763042544,S1-C3,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.39,
203.763042544,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
203.763042544,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.02,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
203.763042544,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
203.763042544,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C4,Frontend_Bound,37.14,% Slots,,,0.00,5.28,
203.763042544,S1-C4,Backend_Bound,41.19,% Slots,,,0.00,5.21,
203.763042544,S1-C4,Retiring,14.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S1-C4,Frontend_Bound.Frontend_Latency,50.30,% Slots,,rs_events.empty_end,0.00,5.21,
203.763042544,S1-C4,Backend_Bound.Core_Bound,83.91,% Slots,,,0.00,5.21,
203.763042544,S1-C4,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.39,
203.763042544,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
203.763042544,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.71,% Clocks,,,0.00,5.22,<==
203.763042544,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C5,Backend_Bound,62.95,% Slots,,,0.00,5.21,<==
203.763042544,S1-C5,Retiring,20.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
203.763042544,S1-C5,Retiring.Microcode_Sequencer,9.16,% Slots,,idq.ms_uops,0.00,5.21,
203.763042544,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.80,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C6,Backend_Bound,62.77,% Slots,,,0.00,5.21,
203.763042544,S1-C6,Retiring,20.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
203.763042544,S1-C6,Backend_Bound.Core_Bound,95.38,% Slots,,,0.00,5.21,<==
203.763042544,S1-C6,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.22,
203.763042544,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.44,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C7,Backend_Bound,63.88,% Slots,,,0.00,5.21,
203.763042544,S1-C7,Retiring,23.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
203.763042544,S1-C7,Backend_Bound.Core_Bound,102.55,% Slots,,,0.00,5.21,<==
203.763042544,S1-C7,Retiring.Microcode_Sequencer,9.79,% Slots,,idq.ms_uops,0.00,5.22,
203.763042544,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.19,% Clocks,,idq.ms_switches,0.00,5.34,
203.763042544,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
203.763042544,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
203.763042544,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
203.763042544,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
203.763042544,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
205.315306065,S0-C0,Backend_Bound,40.86,% Slots,,,0.00,5.15,
205.315306065,S0-C0,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.15,
205.315306065,S0-C0,Backend_Bound.Core_Bound,25.36,% Slots,,,0.00,5.15,
205.315306065,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
205.315306065,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.44,% Clocks,,,0.00,5.15,<==
205.315306065,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
205.315306065,S0-C1,Frontend_Bound,37.73,% Slots,,,0.00,5.15,
205.315306065,S0-C1,Backend_Bound,16.25,% Slots,,,0.00,5.15,
205.315306065,S0-C1,Frontend_Bound.Frontend_Latency,25.85,% Slots,,rs_events.empty_end,0.00,5.15,<==
205.315306065,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.15,
205.315306065,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.15,
205.315306065,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
205.315306065,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.54,% Core_Clocks,,,0.00,5.41,
205.315306065,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C2,Frontend_Bound,22.51,% Slots,,,0.00,5.16,
205.315306065,S0-C2,Backend_Bound,48.40,% Slots,,,0.00,5.15,
205.315306065,S0-C2,Retiring,7.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S0-C2,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.15,
205.315306065,S0-C2,Backend_Bound.Memory_Bound,54.07,% Slots,,,0.00,5.15,
205.315306065,S0-C2,Retiring.Microcode_Sequencer,4.16,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.15,
205.315306065,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
205.315306065,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.38,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,22.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
205.315306065,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
205.315306065,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
205.315306065,S0-C3,Backend_Bound,66.00,% Slots,,,0.00,5.15,
205.315306065,S0-C3,Retiring,12.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S0-C3,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.15,
205.315306065,S0-C3,Backend_Bound.Core_Bound,37.78,% Slots,,,0.00,5.15,<==
205.315306065,S0-C3,Retiring.Microcode_Sequencer,9.28,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.89,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
205.315306065,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
205.315306065,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
205.315306065,S0-C4,Backend_Bound,72.15,% Slots,,,0.00,5.15,
205.315306065,S0-C4,Retiring,37.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S0-C4,Backend_Bound.Memory_Bound,22.76,% Slots,,,0.00,5.15,
205.315306065,S0-C4,Backend_Bound.Core_Bound,49.39,% Slots,,,0.00,5.15,
205.315306065,S0-C4,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.96,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
205.315306065,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
205.315306065,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.56,% Clocks,,,0.00,5.15,<==
205.315306065,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C5,Backend_Bound,51.71,% Slots,,,0.00,5.15,
205.315306065,S0-C5,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S0-C5,Backend_Bound.Core_Bound,70.85,% Slots,,,0.00,5.15,<==
205.315306065,S0-C5,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,26.59,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
205.315306065,S0-C6,Frontend_Bound,30.87,% Slots,,,0.00,5.16,
205.315306065,S0-C6,Bad_Speculation,29.87,% Slots,,,0.00,5.15,
205.315306065,S0-C6,Retiring,8.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S0-C6,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.15,<==
205.315306065,S0-C6,Bad_Speculation.Branch_Mispredicts,28.84,% Slots,,br_misp_retired.all_branches,0.00,5.15,
205.315306065,S0-C6,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.20,% Clocks,,,0.00,5.15,
205.315306065,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
205.315306065,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.94,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C7,Backend_Bound,71.98,% Slots,,,0.00,5.15,
205.315306065,S0-C7,Retiring,15.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S0-C7,Backend_Bound.Memory_Bound,57.60,% Slots,,,0.00,5.15,
205.315306065,S0-C7,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.15,
205.315306065,S0-C7,Retiring.Microcode_Sequencer,12.08,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.01,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
205.315306065,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C0,Frontend_Bound,36.11,% Slots,,,0.00,5.15,
205.315306065,S1-C0,Backend_Bound,18.27,% Slots,,,0.00,5.15,
205.315306065,S1-C0,Frontend_Bound.Frontend_Latency,23.31,% Slots,,rs_events.empty_end,0.00,5.15,<==
205.315306065,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.63,% Slots,,,0.00,5.15,
205.315306065,S1-C0,Backend_Bound.Memory_Bound,16.20,% Slots,,,0.00,5.15,
205.315306065,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.15,
205.315306065,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
205.315306065,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.68,% Core_Clocks,,,0.00,5.41,
205.315306065,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.03,% Core_Clocks,,,0.00,5.16,
205.315306065,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C1,Backend_Bound,69.45,% Slots,,,0.00,5.15,
205.315306065,S1-C1,Retiring,29.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S1-C1,Backend_Bound.Memory_Bound,53.90,% Slots,,,0.00,5.15,<==
205.315306065,S1-C1,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.15,
205.315306065,S1-C1,Retiring.Microcode_Sequencer,12.07,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.81,% Clocks,,idq.ms_switches,0.00,5.16,
205.315306065,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
205.315306065,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
205.315306065,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C2,Backend_Bound,71.21,% Slots,,,0.00,5.15,
205.315306065,S1-C2,Retiring,35.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S1-C2,Backend_Bound.Memory_Bound,66.97,% Slots,,,0.00,5.15,
205.315306065,S1-C2,Retiring.Microcode_Sequencer,14.74,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.56,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
205.315306065,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
205.315306065,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C3,Backend_Bound,72.15,% Slots,,,0.00,5.15,
205.315306065,S1-C3,Retiring,37.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S1-C3,Backend_Bound.Memory_Bound,81.84,% Slots,,,0.00,5.15,
205.315306065,S1-C3,Retiring.Microcode_Sequencer,15.02,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.10,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
205.315306065,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C4,Backend_Bound,64.00,% Slots,,,0.00,5.15,
205.315306065,S1-C4,Retiring,29.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S1-C4,Backend_Bound.Memory_Bound,80.36,% Slots,,,0.00,5.15,
205.315306065,S1-C4,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.00,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
205.315306065,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
205.315306065,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
205.315306065,S1-C5,Frontend_Bound,25.26,% Slots,,,0.00,5.15,
205.315306065,S1-C5,Backend_Bound,44.31,% Slots,,,0.00,5.15,
205.315306065,S1-C5,Retiring,16.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S1-C5,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.15,
205.315306065,S1-C5,Backend_Bound.Core_Bound,61.54,% Slots,,,0.00,5.15,<==
205.315306065,S1-C5,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.24,% Clocks,,,0.00,5.15,
205.315306065,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
205.315306065,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.35,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C6,Backend_Bound,62.45,% Slots,,,0.00,5.15,
205.315306065,S1-C6,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S1-C6,Backend_Bound.Memory_Bound,67.45,% Slots,,,0.00,5.15,<==
205.315306065,S1-C6,Retiring.Microcode_Sequencer,7.91,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.67,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
205.315306065,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
205.315306065,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
205.315306065,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C7,Backend_Bound,69.44,% Slots,,,0.00,5.15,
205.315306065,S1-C7,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
205.315306065,S1-C7,Backend_Bound.Memory_Bound,41.06,% Slots,,,0.00,5.15,<==
205.315306065,S1-C7,Backend_Bound.Core_Bound,28.38,% Slots,,,0.00,5.15,
205.315306065,S1-C7,Retiring.Microcode_Sequencer,11.68,% Slots,,idq.ms_uops,0.00,5.15,
205.315306065,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.15,
205.315306065,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
205.315306065,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
205.315306065,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
205.315306065,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
205.315306065,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
205.315306065,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
205.315306065,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
205.315306065,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
206.81854067,S0-C0,Frontend_Bound,26.14,% Slots,,,0.00,5.28,
206.81854067,S0-C0,Backend_Bound,48.53,% Slots,,,0.00,5.21,
206.81854067,S0-C0,Retiring,23.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S0-C0,Frontend_Bound.Frontend_Latency,27.84,% Slots,,rs_events.empty_end,0.00,5.3,
206.81854067,S0-C0,Backend_Bound.Memory_Bound,59.15,% Slots,,,0.00,5.07,
206.81854067,S0-C0,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.34,
206.81854067,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.83,% Clocks,,idq.ms_switches,0.00,5.34,
206.81854067,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
206.81854067,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
206.81854067,S0-C1,Frontend_Bound,35.19,% Slots,,,0.00,5.28,
206.81854067,S0-C1,Backend_Bound,41.87,% Slots,,,0.00,5.21,
206.81854067,S0-C1,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S0-C1,Frontend_Bound.Frontend_Latency,22.64,% Slots,,rs_events.empty_end,0.00,5.3,
206.81854067,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.28,
206.81854067,S0-C1,Backend_Bound.Memory_Bound,25.91,% Slots,,,0.00,5.07,
206.81854067,S0-C1,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.07,
206.81854067,S0-C1,Retiring.Microcode_Sequencer,15.56,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.97,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.38,% Core_Clocks,,,0.00,5.06,
206.81854067,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
206.81854067,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.45,% Clocks,,,0.00,5.32,
206.81854067,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C2,Frontend_Bound,26.41,% Slots,,,0.00,5.28,
206.81854067,S0-C2,Backend_Bound,57.38,% Slots,,,0.00,5.21,
206.81854067,S0-C2,Retiring,27.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S0-C2,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.3,
206.81854067,S0-C2,Backend_Bound.Memory_Bound,49.11,% Slots,,,0.00,5.07,
206.81854067,S0-C2,Retiring.Microcode_Sequencer,11.69,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.41,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
206.81854067,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
206.81854067,S0-C3,Frontend_Bound,32.15,% Slots,,,0.00,5.28,
206.81854067,S0-C3,Backend_Bound,47.25,% Slots,,,0.00,5.21,
206.81854067,S0-C3,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S0-C3,Frontend_Bound.Frontend_Latency,23.08,% Slots,,rs_events.empty_end,0.00,5.3,
206.81854067,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.48,% Slots,,,0.00,5.28,
206.81854067,S0-C3,Backend_Bound.Memory_Bound,29.05,% Slots,,,0.00,5.07,
206.81854067,S0-C3,Backend_Bound.Core_Bound,18.20,% Slots,,,0.00,5.07,
206.81854067,S0-C3,Retiring.Microcode_Sequencer,13.11,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.33,
206.81854067,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.75,% Core_Clocks,,,0.00,5.06,
206.81854067,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
206.81854067,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.90,% Clocks,,,0.00,5.32,
206.81854067,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C4,Frontend_Bound,25.09,% Slots,,,0.00,5.27,
206.81854067,S0-C4,Backend_Bound,57.81,% Slots,,,0.00,5.2,
206.81854067,S0-C4,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S0-C4,Frontend_Bound.Frontend_Latency,22.56,% Slots,,rs_events.empty_end,0.00,5.3,
206.81854067,S0-C4,Backend_Bound.Memory_Bound,39.39,% Slots,,,0.00,5.07,
206.81854067,S0-C4,Backend_Bound.Core_Bound,18.43,% Slots,,,0.00,5.07,
206.81854067,S0-C4,Retiring.Microcode_Sequencer,15.13,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
206.81854067,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.42,% Clocks,,,0.00,5.32,
206.81854067,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C5,Backend_Bound,69.72,% Slots,,,0.00,5.2,
206.81854067,S0-C5,Retiring,43.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S0-C5,Backend_Bound.Core_Bound,96.75,% Slots,,,0.00,5.07,
206.81854067,S0-C5,Retiring.Microcode_Sequencer,13.22,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.87,% Clocks,,idq.ms_switches,0.00,5.34,
206.81854067,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.66,% Clocks,,,0.00,5.32,<==
206.81854067,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C6,Frontend_Bound,34.07,% Slots,,,0.00,5.27,<==
206.81854067,S0-C6,Backend_Bound,16.95,% Slots,,,0.00,5.2,
206.81854067,S0-C6,Frontend_Bound.Frontend_Latency,17.95,% Slots,,rs_events.empty_end,0.00,5.29,
206.81854067,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.27,
206.81854067,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.33,
206.81854067,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.61,% Core_Clocks,,,0.00,5.07,
206.81854067,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C7,Frontend_Bound,40.59,% Slots,,,0.00,5.27,
206.81854067,S0-C7,Backend_Bound,34.83,% Slots,,,0.00,5.19,
206.81854067,S0-C7,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
206.81854067,S0-C7,Frontend_Bound.Frontend_Latency,32.02,% Slots,,rs_events.empty_end,0.00,5.29,<==
206.81854067,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.10,% Slots,,,0.00,5.27,
206.81854067,S0-C7,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.19,
206.81854067,S0-C7,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.19,
206.81854067,S0-C7,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.32,
206.81854067,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.33,
206.81854067,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.09,% Core_Clocks,,,0.00,5.07,
206.81854067,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
206.81854067,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
206.81854067,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.01,% Clocks,,,0.00,5.32,
206.81854067,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C0,Frontend_Bound,35.39,% Slots,,,0.00,5.27,
206.81854067,S1-C0,Backend_Bound,42.39,% Slots,,,0.00,5.2,
206.81854067,S1-C0,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
206.81854067,S1-C0,Frontend_Bound.Frontend_Latency,36.08,% Slots,,rs_events.empty_end,0.00,5.29,
206.81854067,S1-C0,Backend_Bound.Memory_Bound,31.78,% Slots,,,0.00,5.2,
206.81854067,S1-C0,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.2,
206.81854067,S1-C0,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.34,
206.81854067,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.33,
206.81854067,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
206.81854067,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C1,Frontend_Bound,36.99,% Slots,,,0.00,5.33,
206.81854067,S1-C1,Backend_Bound,39.56,% Slots,,,0.00,5.33,
206.81854067,S1-C1,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
206.81854067,S1-C1,Frontend_Bound.Frontend_Latency,30.03,% Slots,,rs_events.empty_end,0.00,5.33,
206.81854067,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.33,
206.81854067,S1-C1,Backend_Bound.Memory_Bound,24.71,% Slots,,,0.00,5.25,
206.81854067,S1-C1,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.25,
206.81854067,S1-C1,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.17,
206.81854067,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.33,
206.81854067,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.85,% Core_Clocks,,,0.00,5.06,
206.81854067,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
206.81854067,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C2,Frontend_Bound,35.00,% Slots,,,0.00,5.33,
206.81854067,S1-C2,Backend_Bound,42.60,% Slots,,,0.00,5.33,
206.81854067,S1-C2,Retiring,11.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
206.81854067,S1-C2,Frontend_Bound.Frontend_Latency,29.70,% Slots,,rs_events.empty_end,0.00,5.33,
206.81854067,S1-C2,Backend_Bound.Memory_Bound,27.92,% Slots,,,0.00,5.25,
206.81854067,S1-C2,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.25,
206.81854067,S1-C2,Retiring.Microcode_Sequencer,9.52,% Slots,,idq.ms_uops,0.00,5.17,
206.81854067,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.33,
206.81854067,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
206.81854067,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C3,Frontend_Bound,35.89,% Slots,,,0.00,5.33,
206.81854067,S1-C3,Backend_Bound,41.65,% Slots,,,0.00,5.33,
206.81854067,S1-C3,Retiring,15.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
206.81854067,S1-C3,Frontend_Bound.Frontend_Latency,34.86,% Slots,,rs_events.empty_end,0.00,5.33,
206.81854067,S1-C3,Backend_Bound.Memory_Bound,34.78,% Slots,,,0.00,5.25,
206.81854067,S1-C3,Retiring.Microcode_Sequencer,12.63,% Slots,,idq.ms_uops,0.00,5.17,
206.81854067,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.33,
206.81854067,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.37,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
206.81854067,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C4,Frontend_Bound,32.92,% Slots,,,0.00,5.33,
206.81854067,S1-C4,Backend_Bound,44.35,% Slots,,,0.00,5.33,
206.81854067,S1-C4,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
206.81854067,S1-C4,Frontend_Bound.Frontend_Latency,49.84,% Slots,,rs_events.empty_end,0.00,5.33,
206.81854067,S1-C4,Backend_Bound.Memory_Bound,35.40,% Slots,,,0.00,5.26,<==
206.81854067,S1-C4,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.17,
206.81854067,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.33,
206.81854067,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
206.81854067,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
206.81854067,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
206.81854067,S1-C5,Frontend_Bound,35.37,% Slots,,,0.00,5.33,
206.81854067,S1-C5,Backend_Bound,41.53,% Slots,,,0.00,5.33,
206.81854067,S1-C5,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S1-C5,Frontend_Bound.Frontend_Latency,37.49,% Slots,,rs_events.empty_end,0.00,5.33,
206.81854067,S1-C5,Backend_Bound.Memory_Bound,26.42,% Slots,,,0.00,5.26,
206.81854067,S1-C5,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.26,
206.81854067,S1-C5,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.33,
206.81854067,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
206.81854067,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.79,% Clocks,,,0.00,5.31,
206.81854067,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
206.81854067,S1-C6,Frontend_Bound,34.89,% Slots,,,0.00,5.33,
206.81854067,S1-C6,Backend_Bound,42.37,% Slots,,,0.00,5.33,
206.81854067,S1-C6,Retiring,17.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S1-C6,Frontend_Bound.Frontend_Latency,45.39,% Slots,,rs_events.empty_end,0.00,5.33,
206.81854067,S1-C6,Backend_Bound.Memory_Bound,37.12,% Slots,,,0.00,5.26,
206.81854067,S1-C6,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.33,
206.81854067,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
206.81854067,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C7,Frontend_Bound,35.07,% Slots,,,0.00,5.33,
206.81854067,S1-C7,Backend_Bound,42.41,% Slots,,,0.00,5.33,
206.81854067,S1-C7,Retiring,16.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
206.81854067,S1-C7,Frontend_Bound.Frontend_Latency,35.29,% Slots,,rs_events.empty_end,0.00,5.33,
206.81854067,S1-C7,Backend_Bound.Memory_Bound,27.10,% Slots,,,0.00,5.26,
206.81854067,S1-C7,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.26,
206.81854067,S1-C7,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.33,
206.81854067,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.33,
206.81854067,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
206.81854067,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.33,
206.81854067,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
206.81854067,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
206.81854067,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
206.81854067,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
206.81854067,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
206.81854067,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
206.81854067,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
206.81854067,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
208.296307176,S0-C0,Backend_Bound,45.80,% Slots,,,0.00,5.14,
208.296307176,S0-C0,Retiring,24.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
208.296307176,S0-C0,Backend_Bound.Memory_Bound,15.72,% Slots,,,0.00,5.13,
208.296307176,S0-C0,Backend_Bound.Core_Bound,30.08,% Slots,,,0.00,5.13,
208.296307176,S0-C0,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.14,
208.296307176,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.94,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
208.296307176,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.27,% Clocks,,,0.00,5.14,<==
208.296307176,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C1,Frontend_Bound,25.86,% Slots,,,0.00,5.14,
208.296307176,S0-C1,Backend_Bound,40.13,% Slots,,,0.00,5.14,
208.296307176,S0-C1,Retiring,20.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
208.296307176,S0-C1,Frontend_Bound.Frontend_Latency,25.70,% Slots,,rs_events.empty_end,0.00,5.14,
208.296307176,S0-C1,Frontend_Bound.Frontend_Bandwidth,70.31,% Slots,,,0.00,5.14,
208.296307176,S0-C1,Backend_Bound.Memory_Bound,32.99,% Slots,,,0.00,5.13,
208.296307176,S0-C1,Retiring.Microcode_Sequencer,11.62,% Slots,,idq.ms_uops,0.00,5.13,
208.296307176,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.14,
208.296307176,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
208.296307176,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C2,Frontend_Bound,24.57,% Slots,,,0.00,5.14,
208.296307176,S0-C2,Backend_Bound,46.50,% Slots,,,0.00,5.14,
208.296307176,S0-C2,Retiring,12.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
208.296307176,S0-C2,Frontend_Bound.Frontend_Latency,25.77,% Slots,,rs_events.empty_end,0.00,5.14,
208.296307176,S0-C2,Backend_Bound.Memory_Bound,25.78,% Slots,,,0.00,5.13,
208.296307176,S0-C2,Backend_Bound.Core_Bound,20.73,% Slots,,,0.00,5.13,
208.296307176,S0-C2,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.13,
208.296307176,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.14,
208.296307176,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
208.296307176,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.14,
208.296307176,S0-C3,Backend_Bound.Memory_Bound,25.11,% Slots,,,0.00,5.13,
208.296307176,S0-C3,Backend_Bound.Core_Bound,30.34,% Slots,,,0.00,5.13,
208.296307176,S0-C3,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.13,
208.296307176,S0-C3,Backend_Bound,55.45,% Slots,,,0.00,5.14,
208.296307176,S0-C3,Retiring,22.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
208.296307176,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.24,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
208.296307176,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.17,% Clocks,,,0.00,5.14,<==
208.296307176,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C4,Backend_Bound,52.89,% Slots,,,0.00,5.14,
208.296307176,S0-C4,Backend_Bound.Memory_Bound,40.49,% Slots,,,0.00,5.13,
208.296307176,S0-C4,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.13,
208.296307176,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
208.296307176,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.47,% Clocks,,,0.00,5.14,
208.296307176,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C5,Frontend_Bound,36.36,% Slots,,,0.00,5.14,
208.296307176,S0-C5,Backend_Bound,25.62,% Slots,,,0.00,5.14,
208.296307176,S0-C5,Retiring,13.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
208.296307176,S0-C5,Frontend_Bound.Frontend_Latency,31.97,% Slots,,rs_events.empty_end,0.00,5.14,<==
208.296307176,S0-C5,Frontend_Bound.Frontend_Bandwidth,26.58,% Slots,,,0.00,5.14,
208.296307176,S0-C5,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.13,
208.296307176,S0-C5,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.13,
208.296307176,S0-C5,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.13,
208.296307176,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.14,
208.296307176,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
208.296307176,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.42,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.97,% Core_Clocks,,,0.00,5.41,
208.296307176,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
208.296307176,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C6,Frontend_Bound,33.70,% Slots,,,0.00,5.14,<==
208.296307176,S0-C6,Backend_Bound,13.92,% Slots,,,0.00,5.14,
208.296307176,S0-C6,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.14,
208.296307176,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.93,% Slots,,,0.00,5.14,
208.296307176,S0-C6,Backend_Bound.Memory_Bound,10.86,% Slots,,,0.00,5.13,
208.296307176,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.13,
208.296307176,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
208.296307176,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.68,% Core_Clocks,,,0.00,5.41,
208.296307176,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C7,Frontend_Bound,25.46,% Slots,,,0.00,5.13,
208.296307176,S0-C7,Backend_Bound,43.31,% Slots,,,0.00,5.13,
208.296307176,S0-C7,Retiring,13.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
208.296307176,S0-C7,Frontend_Bound.Frontend_Latency,29.74,% Slots,,rs_events.empty_end,0.00,5.13,
208.296307176,S0-C7,Backend_Bound.Core_Bound,61.39,% Slots,,,0.00,5.13,
208.296307176,S0-C7,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.14,
208.296307176,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.13,
208.296307176,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
208.296307176,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.56,% Clocks,,idq.ms_switches,0.00,5.13,
208.296307176,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.23,% Clocks,,,0.00,5.15,<==
208.296307176,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C0,Backend_Bound,66.44,% Slots,,,0.00,5.14,
208.296307176,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
208.296307176,S1-C1,Frontend_Bound,41.60,% Slots,,,0.00,5.14,
208.296307176,S1-C1,Backend_Bound,36.67,% Slots,,,0.00,5.14,
208.296307176,S1-C1,Retiring,30.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
208.296307176,S1-C1,Frontend_Bound.Frontend_Latency,24.76,% Slots,,rs_events.empty_end,0.00,5.14,<==
208.296307176,S1-C1,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.14,
208.296307176,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.55,% Clocks,,,0.00,5.14,
208.296307176,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.94,% Clocks,,itlb_misses.walk_completed,0.00,5.14,
208.296307176,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
208.296307176,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.78,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C2,Frontend_Bound,32.08,% Slots,,,0.00,5.14,
208.296307176,S1-C2,Backend_Bound,42.67,% Slots,,,0.00,5.14,
208.296307176,S1-C2,Retiring,24.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
208.296307176,S1-C2,Frontend_Bound.Frontend_Latency,27.54,% Slots,,rs_events.empty_end,0.00,5.14,
208.296307176,S1-C2,Backend_Bound.Memory_Bound,49.27,% Slots,,,0.00,5.13,<==
208.296307176,S1-C2,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.14,
208.296307176,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.14,
208.296307176,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
208.296307176,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.71,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
208.296307176,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.37,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.14,
208.296307176,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
208.296307176,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C3,Frontend_Bound,48.54,% Slots,,,0.00,5.13,
208.296307176,S1-C3,Backend_Bound,29.20,% Slots,,,0.00,5.13,
208.296307176,S1-C3,Retiring,11.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
208.296307176,S1-C3,Frontend_Bound.Frontend_Latency,34.59,% Slots,,rs_events.empty_end,0.00,5.13,
208.296307176,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.17,% Slots,,,0.00,5.13,
208.296307176,S1-C3,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.13,
208.296307176,S1-C3,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.13,
208.296307176,S1-C3,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.14,
208.296307176,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,0.00,5.14,
208.296307176,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
208.296307176,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.13,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
208.296307176,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
208.296307176,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C4,Frontend_Bound,42.05,% Slots,,,0.00,5.14,
208.296307176,S1-C4,Backend_Bound,38.47,% Slots,,,0.00,5.14,
208.296307176,S1-C4,Retiring,19.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
208.296307176,S1-C4,Frontend_Bound.Frontend_Latency,38.06,% Slots,,rs_events.empty_end,0.00,5.14,<==
208.296307176,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.44,% Slots,,,0.00,5.14,
208.296307176,S1-C4,Backend_Bound.Memory_Bound,37.88,% Slots,,,0.00,5.13,
208.296307176,S1-C4,Retiring.Microcode_Sequencer,4.00,% Slots,,idq.ms_uops,0.00,5.14,
208.296307176,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.02,% Clocks,,,0.00,5.13,
208.296307176,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.76,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
208.296307176,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
208.296307176,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.50,% Clocks,,idq.ms_switches,0.00,5.13,
208.296307176,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.41,% Core_Clocks,,,0.00,5.41,
208.296307176,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
208.296307176,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.19,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.14,
208.296307176,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
208.296307176,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C5,Frontend_Bound,42.81,% Slots,,,0.00,5.14,
208.296307176,S1-C5,Backend_Bound,36.09,% Slots,,,0.00,5.14,
208.296307176,S1-C5,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
208.296307176,S1-C5,Frontend_Bound.Frontend_Latency,27.10,% Slots,,rs_events.empty_end,0.00,5.14,
208.296307176,S1-C5,Backend_Bound.Memory_Bound,20.79,% Slots,,,0.00,5.13,
208.296307176,S1-C5,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.13,
208.296307176,S1-C5,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.14,
208.296307176,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.13,
208.296307176,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.85,% Clocks,,itlb_misses.walk_completed,0.00,5.14,
208.296307176,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
208.296307176,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.13,
208.296307176,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
208.296307176,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.38,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.14,
208.296307176,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
208.296307176,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C6,Backend_Bound,30.82,% Slots,,,0.00,5.14,
208.296307176,S1-C6,Backend_Bound.Core_Bound,21.62,% Slots,,,0.00,5.14,
208.296307176,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.86,% Clocks,,,0.00,5.15,<==
208.296307176,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C7,Frontend_Bound,37.33,% Slots,,,0.00,5.13,
208.296307176,S1-C7,Backend_Bound,38.41,% Slots,,,0.00,5.13,
208.296307176,S1-C7,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
208.296307176,S1-C7,Frontend_Bound.Frontend_Latency,61.25,% Slots,,rs_events.empty_end,0.00,5.13,
208.296307176,S1-C7,Backend_Bound.Memory_Bound,31.86,% Slots,,,0.00,5.13,
208.296307176,S1-C7,Retiring.Microcode_Sequencer,13.20,% Slots,,idq.ms_uops,0.00,5.13,
208.296307176,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.14,
208.296307176,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
208.296307176,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.14,
208.296307176,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
208.296307176,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
208.296307176,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
208.296307176,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
209.804549764,S0-C0,Backend_Bound,29.01,% Slots,,,0.00,5.17,
209.804549764,S0-C0,Backend_Bound.Core_Bound,20.87,% Slots,,,0.00,5.17,
209.804549764,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.20,% Clocks,,,0.00,5.04,<==
209.804549764,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C1,Frontend_Bound,36.21,% Slots,,,0.00,5.17,
209.804549764,S0-C1,Backend_Bound,40.65,% Slots,,,0.00,5.17,<==
209.804549764,S0-C1,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
209.804549764,S0-C1,Frontend_Bound.Frontend_Latency,30.41,% Slots,,rs_events.empty_end,0.00,5.14,
209.804549764,S0-C1,Backend_Bound.Memory_Bound,21.36,% Slots,,,0.00,5.09,
209.804549764,S0-C1,Backend_Bound.Core_Bound,19.29,% Slots,,,0.00,5.09,
209.804549764,S0-C1,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.31,
209.804549764,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.31,
209.804549764,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.31,
209.804549764,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
209.804549764,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.27,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.31,
209.804549764,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
209.804549764,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.29,% Clocks,,,0.00,5.05,
209.804549764,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C2,Frontend_Bound,32.57,% Slots,,,0.00,5.17,
209.804549764,S0-C2,Backend_Bound,46.70,% Slots,,,0.00,5.17,
209.804549764,S0-C2,Retiring,16.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
209.804549764,S0-C2,Frontend_Bound.Frontend_Latency,24.71,% Slots,,rs_events.empty_end,0.00,5.14,
209.804549764,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.23,% Slots,,,0.00,5.18,
209.804549764,S0-C2,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.09,
209.804549764,S0-C2,Backend_Bound.Core_Bound,28.65,% Slots,,,0.00,5.09,<==
209.804549764,S0-C2,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.3,
209.804549764,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.87,% Clocks,,,0.00,5.31,
209.804549764,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.31,
209.804549764,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.55,% Core_Clocks,,,0.00,5.31,
209.804549764,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
209.804549764,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
209.804549764,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C3,Frontend_Bound,22.82,% Slots,,,0.00,5.17,
209.804549764,S0-C3,Backend_Bound,53.53,% Slots,,,0.00,5.17,
209.804549764,S0-C3,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
209.804549764,S0-C3,Frontend_Bound.Frontend_Latency,20.72,% Slots,,rs_events.empty_end,0.00,5.13,
209.804549764,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.18,
209.804549764,S0-C3,Backend_Bound.Memory_Bound,35.36,% Slots,,,0.00,5.08,<==
209.804549764,S0-C3,Backend_Bound.Core_Bound,18.18,% Slots,,,0.00,5.08,
209.804549764,S0-C3,Retiring.Microcode_Sequencer,8.52,% Slots,,idq.ms_uops,0.00,5.31,
209.804549764,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.80,% Clocks,,,0.00,5.31,
209.804549764,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.11,% Clocks,,idq.ms_switches,0.00,5.31,
209.804549764,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.81,% Core_Clocks,,,0.00,5.3,
209.804549764,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
209.804549764,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
209.804549764,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.98,% Clocks,,,0.00,5.06,
209.804549764,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C4,Frontend_Bound,23.64,% Slots,,,0.00,5.17,
209.804549764,S0-C4,Backend_Bound,25.95,% Slots,,,0.00,5.17,
209.804549764,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.69,% Slots,,,0.00,5.18,
209.804549764,S0-C4,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.09,
209.804549764,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
209.804549764,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C5,Frontend_Bound,34.89,% Slots,,,0.00,5.18,
209.804549764,S0-C5,Backend_Bound,40.91,% Slots,,,0.00,5.18,
209.804549764,S0-C5,Retiring,22.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
209.804549764,S0-C5,Frontend_Bound.Frontend_Latency,30.21,% Slots,,rs_events.empty_end,0.00,5.14,
209.804549764,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.17,% Slots,,,0.00,5.19,
209.804549764,S0-C5,Backend_Bound.Memory_Bound,30.24,% Slots,,,0.00,5.09,<==
209.804549764,S0-C5,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.09,
209.804549764,S0-C5,Retiring.Microcode_Sequencer,7.77,% Slots,,idq.ms_uops,0.00,5.31,
209.804549764,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.11,% Clocks,,,0.00,5.31,
209.804549764,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.31,
209.804549764,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.56,% Core_Clocks,,,0.00,5.31,
209.804549764,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
209.804549764,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
209.804549764,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.52,% Clocks,,,0.00,5.05,
209.804549764,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C6,Frontend_Bound,32.82,% Slots,,,0.00,5.18,
209.804549764,S0-C6,Backend_Bound,20.36,% Slots,,,0.00,5.18,
209.804549764,S0-C6,Frontend_Bound.Frontend_Latency,21.90,% Slots,,rs_events.empty_end,0.00,5.14,<==
209.804549764,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.19,
209.804549764,S0-C6,Backend_Bound.Memory_Bound,10.47,% Slots,,,0.00,5.09,
209.804549764,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.31,
209.804549764,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.96,% Core_Clocks,,,0.00,5.31,
209.804549764,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C7,Frontend_Bound,22.07,% Slots,,,0.00,5.18,
209.804549764,S0-C7,Backend_Bound,51.01,% Slots,,,0.00,5.18,
209.804549764,S0-C7,Retiring,21.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
209.804549764,S0-C7,Frontend_Bound.Frontend_Latency,29.63,% Slots,,rs_events.empty_end,0.00,5.14,
209.804549764,S0-C7,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.31,
209.804549764,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.3,
209.804549764,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.25,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
209.804549764,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.54,% Clocks,,idq.ms_switches,0.00,5.3,
209.804549764,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
209.804549764,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C0,Frontend_Bound,26.87,% Slots,,,0.00,5.19,
209.804549764,S1-C0,Backend_Bound,53.80,% Slots,,,0.00,5.19,
209.804549764,S1-C0,Retiring,21.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
209.804549764,S1-C0,Frontend_Bound.Frontend_Latency,32.43,% Slots,,rs_events.empty_end,0.00,5.14,
209.804549764,S1-C0,Backend_Bound.Core_Bound,79.92,% Slots,,,0.00,5.09,
209.804549764,S1-C0,Retiring.Microcode_Sequencer,8.57,% Slots,,idq.ms_uops,0.00,5.31,
209.804549764,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.84,% Clocks,,,0.00,5.32,
209.804549764,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.09,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
209.804549764,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.90,% Clocks,,idq.ms_switches,0.00,5.32,
209.804549764,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.10,% Clocks,,,0.00,5.05,<==
209.804549764,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C1,Frontend_Bound,28.98,% Slots,,,0.00,5.32,
209.804549764,S1-C1,Backend_Bound,42.22,% Slots,,,0.00,5.32,
209.804549764,S1-C1,Retiring,20.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
209.804549764,S1-C1,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.15,
209.804549764,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.50,% Slots,,,0.00,5.05,
209.804549764,S1-C1,Backend_Bound.Core_Bound,55.41,% Slots,,,0.00,5.09,<==
209.804549764,S1-C1,Retiring.Microcode_Sequencer,9.07,% Slots,,idq.ms_uops,0.00,5.22,
209.804549764,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.87,% Clocks,,,0.00,5.31,
209.804549764,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.67,% Clocks,,idq.ms_switches,0.00,5.31,
209.804549764,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C2,Frontend_Bound,24.63,% Slots,,,0.00,5.32,
209.804549764,S1-C2,Backend_Bound,52.21,% Slots,,,0.00,5.32,
209.804549764,S1-C2,Retiring,22.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
209.804549764,S1-C2,Frontend_Bound.Frontend_Latency,25.83,% Slots,,rs_events.empty_end,0.00,5.15,
209.804549764,S1-C2,Backend_Bound.Memory_Bound,87.16,% Slots,,,0.00,5.09,<==
209.804549764,S1-C2,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.22,
209.804549764,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.14,% Clocks,,,0.00,5.31,
209.804549764,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
209.804549764,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.24,% Clocks,,idq.ms_switches,0.00,5.31,
209.804549764,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
209.804549764,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.15,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.31,
209.804549764,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
209.804549764,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
209.804549764,S1-C3,Backend_Bound,60.80,% Slots,,,0.00,5.32,<==
209.804549764,S1-C3,Retiring,26.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
209.804549764,S1-C3,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.22,
209.804549764,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.02,% Clocks,,idq.ms_switches,0.00,5.31,
209.804549764,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C4,Backend_Bound,60.17,% Slots,,,0.00,5.32,
209.804549764,S1-C4,Retiring,22.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
209.804549764,S1-C4,Backend_Bound.Core_Bound,100.14,% Slots,,,0.00,5.1,<==
209.804549764,S1-C4,Retiring.Microcode_Sequencer,8.68,% Slots,,idq.ms_uops,0.00,5.22,
209.804549764,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.3,
209.804549764,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C5,Frontend_Bound,20.70,% Slots,,,0.00,5.32,
209.804549764,S1-C5,Backend_Bound,34.51,% Slots,,,0.00,5.32,<==
209.804549764,S1-C5,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.04,
209.804549764,S1-C5,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.04,
209.804549764,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
209.804549764,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.30,% Clocks,,,0.00,5.04,
209.804549764,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C6,Backend_Bound,62.33,% Slots,,,0.00,5.32,
209.804549764,S1-C6,Retiring,11.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
209.804549764,S1-C6,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.31,
209.804549764,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.63,% Clocks,,idq.ms_switches,0.00,5.3,
209.804549764,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
209.804549764,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
209.804549764,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
209.804549764,S1-C7,Backend_Bound,59.26,% Slots,,,0.00,5.32,<==
209.804549764,S1-C7,Retiring,16.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
209.804549764,S1-C7,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.31,
209.804549764,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.64,% Clocks,,idq.ms_switches,0.00,5.31,
209.804549764,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
209.804549764,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
209.804549764,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
209.804549764,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
209.804549764,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
211.293363306,S0-C0,Backend_Bound,30.50,% Slots,,,0.00,5.21,
211.293363306,S0-C0,Backend_Bound.Core_Bound,20.68,% Slots,,,0.00,5.09,<==
211.293363306,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C1,Frontend_Bound,40.32,% Slots,,,0.00,5.23,
211.293363306,S0-C1,Backend_Bound,38.43,% Slots,,,0.00,5.21,
211.293363306,S0-C1,Retiring,14.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
211.293363306,S0-C1,Frontend_Bound.Frontend_Latency,31.67,% Slots,,rs_events.empty_end,0.00,5.24,
211.293363306,S0-C1,Backend_Bound.Memory_Bound,23.23,% Slots,,,0.00,5.09,
211.293363306,S0-C1,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.09,
211.293363306,S0-C1,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.32,
211.293363306,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.37,
211.293363306,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.92,% Clocks,,itlb_misses.walk_completed,0.00,5.38,
211.293363306,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
211.293363306,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
211.293363306,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
211.293363306,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.93,% Clocks,,,0.00,5.37,
211.293363306,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C2,Frontend_Bound,38.14,% Slots,,,0.00,5.22,
211.293363306,S0-C2,Backend_Bound,41.60,% Slots,,,0.00,5.2,
211.293363306,S0-C2,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
211.293363306,S0-C2,Frontend_Bound.Frontend_Latency,35.52,% Slots,,rs_events.empty_end,0.00,5.24,
211.293363306,S0-C2,Backend_Bound.Memory_Bound,39.78,% Slots,,,0.00,5.09,<==
211.293363306,S0-C2,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.32,
211.293363306,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.88,% Clocks,,,0.00,5.38,
211.293363306,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.30,% Clocks,,itlb_misses.walk_completed,0.00,5.37,
211.293363306,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
211.293363306,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.38,
211.293363306,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
211.293363306,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
211.293363306,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C3,Frontend_Bound,23.94,% Slots,,,0.00,5.22,
211.293363306,S0-C3,Backend_Bound,25.42,% Slots,,,0.00,5.2,<==
211.293363306,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.22,
211.293363306,S0-C3,Backend_Bound.Memory_Bound,11.14,% Slots,,,0.00,5.09,
211.293363306,S0-C3,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.09,
211.293363306,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.46,% Core_Clocks,,,0.00,5.1,
211.293363306,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
211.293363306,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.77,% Clocks,,,0.00,5.37,
211.293363306,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C4,Frontend_Bound,34.72,% Slots,,,0.00,5.23,
211.293363306,S0-C4,Backend_Bound,45.01,% Slots,,,0.00,5.21,
211.293363306,S0-C4,Retiring,51.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
211.293363306,S0-C4,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.24,
211.293363306,S0-C4,Backend_Bound.Memory_Bound,31.14,% Slots,,,0.00,5.09,
211.293363306,S0-C4,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.09,
211.293363306,S0-C4,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.33,<==
211.293363306,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.84,% Clocks,,,0.00,5.37,
211.293363306,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
211.293363306,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
211.293363306,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
211.293363306,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
211.293363306,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C5,Frontend_Bound,31.97,% Slots,,,0.00,5.22,
211.293363306,S0-C5,Backend_Bound,43.37,% Slots,,,0.00,5.2,
211.293363306,S0-C5,Retiring,15.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
211.293363306,S0-C5,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,0.00,5.23,
211.293363306,S0-C5,Backend_Bound.Memory_Bound,37.73,% Slots,,,0.00,5.09,<==
211.293363306,S0-C5,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.32,
211.293363306,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.45,% Clocks,,,0.00,5.38,
211.293363306,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
211.293363306,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.38,
211.293363306,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
211.293363306,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
211.293363306,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C6,Frontend_Bound,34.70,% Slots,,,0.00,5.22,
211.293363306,S0-C6,Backend_Bound,18.68,% Slots,,,0.00,5.2,
211.293363306,S0-C6,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.23,<==
211.293363306,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.22,
211.293363306,S0-C6,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.09,
211.293363306,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.37,
211.293363306,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
211.293363306,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.36,% Core_Clocks,,,0.00,5.11,
211.293363306,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
211.293363306,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C7,Frontend_Bound,41.04,% Slots,,,0.00,5.22,
211.293363306,S0-C7,Backend_Bound,38.61,% Slots,,,0.00,5.2,
211.293363306,S0-C7,Retiring,14.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
211.293363306,S0-C7,Frontend_Bound.Frontend_Latency,34.77,% Slots,,rs_events.empty_end,0.00,5.23,
211.293363306,S0-C7,Backend_Bound.Memory_Bound,30.51,% Slots,,,0.00,5.11,
211.293363306,S0-C7,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.33,
211.293363306,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.82,% Clocks,,,0.00,5.37,
211.293363306,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.07,% Clocks,,itlb_misses.walk_completed,0.00,5.37,
211.293363306,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,<==
211.293363306,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.89,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
211.293363306,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
211.293363306,S1-C0,Backend_Bound,79.67,% Slots,,,0.00,5.2,
211.293363306,S1-C0,Backend_Bound.Memory_Bound,76.60,% Slots,,,0.00,5.1,<==
211.293363306,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
211.293363306,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
211.293363306,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C1,Frontend_Bound,22.31,% Slots,,,0.00,5.36,
211.293363306,S1-C1,Backend_Bound,54.48,% Slots,,,0.00,5.36,
211.293363306,S1-C1,Retiring,16.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
211.293363306,S1-C1,Frontend_Bound.Frontend_Latency,29.28,% Slots,,rs_events.empty_end,0.00,5.23,
211.293363306,S1-C1,Backend_Bound.Core_Bound,63.00,% Slots,,,0.00,5.1,<==
211.293363306,S1-C1,Retiring.Microcode_Sequencer,6.91,% Slots,,idq.ms_uops,0.00,5.14,
211.293363306,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
211.293363306,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C2,Backend_Bound,31.08,% Slots,,,0.00,5.36,
211.293363306,S1-C2,Backend_Bound.Memory_Bound,23.84,% Slots,,,0.00,5.1,
211.293363306,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
211.293363306,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C3,Frontend_Bound,31.69,% Slots,,,0.00,5.36,
211.293363306,S1-C3,Backend_Bound,40.73,% Slots,,,0.00,5.36,
211.293363306,S1-C3,Retiring,31.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
211.293363306,S1-C3,Frontend_Bound.Frontend_Latency,68.10,% Slots,,rs_events.empty_end,0.00,5.23,
211.293363306,S1-C3,Backend_Bound.Core_Bound,43.84,% Slots,,,0.00,5.1,<==
211.293363306,S1-C3,Retiring.Microcode_Sequencer,11.46,% Slots,,idq.ms_uops,0.00,5.14,
211.293363306,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.72,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C4,Frontend_Bound,28.57,% Slots,,,0.00,5.36,
211.293363306,S1-C4,Backend_Bound,41.32,% Slots,,,0.00,5.36,
211.293363306,S1-C4,Retiring,37.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
211.293363306,S1-C4,Frontend_Bound.Frontend_Latency,43.27,% Slots,,rs_events.empty_end,0.00,5.22,
211.293363306,S1-C4,Backend_Bound.Core_Bound,44.34,% Slots,,,0.00,5.1,<==
211.293363306,S1-C4,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.14,
211.293363306,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.19,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C5,Frontend_Bound,28.92,% Slots,,,0.00,5.36,
211.293363306,S1-C5,Backend_Bound,42.94,% Slots,,,0.00,5.36,
211.293363306,S1-C5,Retiring,29.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
211.293363306,S1-C5,Frontend_Bound.Frontend_Latency,54.19,% Slots,,rs_events.empty_end,0.00,5.25,
211.293363306,S1-C5,Backend_Bound.Core_Bound,48.28,% Slots,,,0.00,5.09,<==
211.293363306,S1-C5,Retiring.Microcode_Sequencer,12.31,% Slots,,idq.ms_uops,0.00,5.31,
211.293363306,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.35,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C6,Backend_Bound,56.57,% Slots,,,0.00,5.36,
211.293363306,S1-C6,Retiring,10.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
211.293363306,S1-C6,Backend_Bound.Core_Bound,64.71,% Slots,,,0.00,5.1,<==
211.293363306,S1-C6,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.31,
211.293363306,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.07,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C7,Frontend_Bound,28.41,% Slots,,,0.00,5.36,
211.293363306,S1-C7,Backend_Bound,43.35,% Slots,,,0.00,5.36,
211.293363306,S1-C7,Retiring,29.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
211.293363306,S1-C7,Frontend_Bound.Frontend_Latency,40.36,% Slots,,rs_events.empty_end,0.00,5.25,
211.293363306,S1-C7,Backend_Bound.Core_Bound,47.57,% Slots,,,0.00,5.1,<==
211.293363306,S1-C7,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.31,
211.293363306,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.99,% Clocks,,idq.ms_switches,0.00,5.37,
211.293363306,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
211.293363306,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
211.293363306,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
211.293363306,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
211.293363306,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C0,Backend_Bound,61.50,% Slots,,,0.00,5.1,
212.704367829,S0-C0,Retiring,28.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S0-C0,Retiring.Microcode_Sequencer,10.59,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
212.704367829,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
212.704367829,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
212.704367829,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C1,Frontend_Bound,35.67,% Slots,,,0.00,5.1,
212.704367829,S0-C1,Backend_Bound,43.82,% Slots,,,0.00,5.1,
212.704367829,S0-C1,Retiring,13.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S0-C1,Frontend_Bound.Frontend_Latency,72.66,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S0-C1,Backend_Bound.Memory_Bound,33.61,% Slots,,,0.00,5.1,
212.704367829,S0-C1,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.1,
212.704367829,S0-C1,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.94,% Clocks,,,0.00,5.1,
212.704367829,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
212.704367829,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.41,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
212.704367829,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
212.704367829,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
212.704367829,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.51,% Clocks,,,0.00,5.1,
212.704367829,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C2,Frontend_Bound,42.48,% Slots,,,0.00,5.1,
212.704367829,S0-C2,Backend_Bound,32.89,% Slots,,,0.00,5.1,
212.704367829,S0-C2,Retiring,14.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S0-C2,Frontend_Bound.Frontend_Latency,65.07,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S0-C2,Backend_Bound.Memory_Bound,67.47,% Slots,,,0.00,5.1,
212.704367829,S0-C2,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.02,% Clocks,,,0.00,5.1,
212.704367829,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,<==
212.704367829,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
212.704367829,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
212.704367829,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C3,Frontend_Bound,48.08,% Slots,,,0.00,5.1,
212.704367829,S0-C3,Backend_Bound,32.33,% Slots,,,0.00,5.1,
212.704367829,S0-C3,Retiring,12.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S0-C3,Frontend_Bound.Frontend_Latency,50.15,% Slots,,rs_events.empty_end,0.00,5.1,<==
212.704367829,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.26,% Slots,,,0.00,5.1,
212.704367829,S0-C3,Backend_Bound.Memory_Bound,34.81,% Slots,,,0.00,5.1,
212.704367829,S0-C3,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.41,% Clocks,,,0.00,5.1,
212.704367829,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.48,% Clocks,,itlb_misses.walk_completed,0.00,5.1,
212.704367829,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
212.704367829,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.39,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.50,% Core_Clocks,,,0.00,5.38,
212.704367829,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
212.704367829,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
212.704367829,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C4,Frontend_Bound,40.13,% Slots,,,0.00,5.1,
212.704367829,S0-C4,Backend_Bound,36.20,% Slots,,,0.00,5.1,
212.704367829,S0-C4,Retiring,15.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
212.704367829,S0-C4,Frontend_Bound.Frontend_Latency,41.39,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S0-C4,Backend_Bound.Memory_Bound,31.28,% Slots,,,0.00,5.1,
212.704367829,S0-C4,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.09,
212.704367829,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.1,
212.704367829,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,<==
212.704367829,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.08,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
212.704367829,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
212.704367829,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
212.704367829,S0-C5,Frontend_Bound,25.65,% Slots,,,0.00,5.1,
212.704367829,S0-C5,Backend_Bound,56.49,% Slots,,,0.00,5.1,
212.704367829,S0-C5,Retiring,24.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S0-C5,Frontend_Bound.Frontend_Latency,30.67,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S0-C5,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.1,
212.704367829,S0-C5,Backend_Bound.Core_Bound,32.35,% Slots,,,0.00,5.1,<==
212.704367829,S0-C5,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.77,% Clocks,,,0.00,5.1,
212.704367829,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
212.704367829,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.68,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
212.704367829,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C6,Frontend_Bound,36.78,% Slots,,,0.00,5.1,<==
212.704367829,S0-C6,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.86,% Slots,,,0.00,5.1,
212.704367829,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.1,
212.704367829,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
212.704367829,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.09,% Core_Clocks,,,0.00,5.39,
212.704367829,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.56,% Core_Clocks,,,0.00,5.38,
212.704367829,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C7,Frontend_Bound,47.06,% Slots,,,0.00,5.1,
212.704367829,S0-C7,Backend_Bound,29.11,% Slots,,,0.00,5.1,
212.704367829,S0-C7,Retiring,12.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S0-C7,Frontend_Bound.Frontend_Latency,53.59,% Slots,,rs_events.empty_end,0.00,5.1,<==
212.704367829,S0-C7,Backend_Bound.Memory_Bound,23.37,% Slots,,,0.00,5.1,
212.704367829,S0-C7,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.1,
212.704367829,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
212.704367829,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.21,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
212.704367829,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
212.704367829,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C0,Frontend_Bound,22.44,% Slots,,,0.00,5.1,
212.704367829,S1-C0,Backend_Bound,44.68,% Slots,,,0.00,5.1,
212.704367829,S1-C0,Retiring,29.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S1-C0,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.1,
212.704367829,S1-C0,Backend_Bound.Core_Bound,50.03,% Slots,,,0.00,5.1,<==
212.704367829,S1-C0,Retiring.Microcode_Sequencer,11.80,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.68,% Clocks,,,0.00,5.1,
212.704367829,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.21,
212.704367829,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.73,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.60,% Core_Clocks,,,0.00,5.39,
212.704367829,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.85,% Core_Clocks,,,0.00,5.38,
212.704367829,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
212.704367829,S1-C1,Backend_Bound,48.61,% Slots,,,0.00,5.1,
212.704367829,S1-C1,Retiring,9.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S1-C1,Backend_Bound.Memory_Bound,44.53,% Slots,,,0.00,5.1,
212.704367829,S1-C1,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,<==
212.704367829,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C2,Backend_Bound,35.56,% Slots,,,0.00,5.1,
212.704367829,S1-C2,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.1,
212.704367829,S1-C2,Backend_Bound.Core_Bound,23.94,% Slots,,,0.00,5.1,
212.704367829,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
212.704367829,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.88,% Clocks,,,0.00,5.1,<==
212.704367829,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C3,Frontend_Bound,23.10,% Slots,,,0.00,5.1,
212.704367829,S1-C3,Backend_Bound,46.19,% Slots,,,0.00,5.1,
212.704367829,S1-C3,Retiring,12.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S1-C3,Frontend_Bound.Frontend_Latency,21.92,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S1-C3,Backend_Bound.Memory_Bound,70.47,% Slots,,,0.00,5.1,
212.704367829,S1-C3,Retiring.Microcode_Sequencer,4.78,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.28,% Clocks,,,0.00,5.1,
212.704367829,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
212.704367829,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.53,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
212.704367829,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.62,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.11,
212.704367829,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
212.704367829,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,24.75,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.38,<==
212.704367829,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C4,Frontend_Bound,27.79,% Slots,,,0.00,5.1,
212.704367829,S1-C4,Backend_Bound,43.70,% Slots,,,0.00,5.1,<==
212.704367829,S1-C4,Retiring,21.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S1-C4,Frontend_Bound.Frontend_Latency,24.50,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S1-C4,Retiring.Microcode_Sequencer,9.00,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.59,% Clocks,,,0.00,5.1,
212.704367829,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
212.704367829,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.61,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C5,Frontend_Bound,24.43,% Slots,,,0.00,5.1,
212.704367829,S1-C5,Backend_Bound,45.78,% Slots,,,0.00,5.1,<==
212.704367829,S1-C5,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S1-C5,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.1,
212.704367829,S1-C5,Retiring.Microcode_Sequencer,7.91,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.88,% Clocks,,,0.00,5.1,
212.704367829,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
212.704367829,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C6,Backend_Bound,63.88,% Slots,,,0.00,5.1,
212.704367829,S1-C6,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S1-C6,Backend_Bound.Core_Bound,85.55,% Slots,,,0.00,5.1,<==
212.704367829,S1-C6,Retiring.Microcode_Sequencer,9.87,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.04,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C7,Backend_Bound,71.53,% Slots,,,0.00,5.11,
212.704367829,S1-C7,Retiring,23.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
212.704367829,S1-C7,Backend_Bound.Core_Bound,80.44,% Slots,,,0.00,5.11,<==
212.704367829,S1-C7,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.1,
212.704367829,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.1,
212.704367829,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
212.704367829,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
212.704367829,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
212.704367829,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
212.704367829,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
214.13658528,S0-C0,Frontend_Bound,32.27,% Slots,,,0.00,5.3,
214.13658528,S0-C0,Backend_Bound,37.81,% Slots,,,0.00,5.3,
214.13658528,S0-C0,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
214.13658528,S0-C0,Frontend_Bound.Frontend_Latency,27.76,% Slots,,rs_events.empty_end,0.00,5.3,
214.13658528,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.3,
214.13658528,S0-C0,Backend_Bound.Memory_Bound,56.20,% Slots,,,0.00,5.27,
214.13658528,S0-C0,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.3,
214.13658528,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
214.13658528,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.89,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.74,% Core_Clocks,,,0.00,5.3,
214.13658528,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
214.13658528,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
214.13658528,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S0-C1,Frontend_Bound,33.05,% Slots,,,0.00,5.31,
214.13658528,S0-C1,Backend_Bound,39.29,% Slots,,,0.00,5.31,<==
214.13658528,S0-C1,Retiring,19.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S0-C1,Frontend_Bound.Frontend_Latency,27.00,% Slots,,rs_events.empty_end,0.00,5.3,
214.13658528,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.31,
214.13658528,S0-C1,Backend_Bound.Memory_Bound,20.88,% Slots,,,0.00,5.27,
214.13658528,S0-C1,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.27,
214.13658528,S0-C1,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.92,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
214.13658528,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
214.13658528,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.39,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.09,% Core_Clocks,,,0.00,5.31,
214.13658528,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
214.13658528,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S0-C2,Frontend_Bound,27.13,% Slots,,,0.00,5.3,
214.13658528,S0-C2,Backend_Bound,54.27,% Slots,,,0.00,5.3,
214.13658528,S0-C2,Retiring,17.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S0-C2,Frontend_Bound.Frontend_Latency,23.72,% Slots,,rs_events.empty_end,0.00,5.3,
214.13658528,S0-C2,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
214.13658528,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.18,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
214.13658528,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
214.13658528,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S0-C3,Backend_Bound,35.63,% Slots,,,0.00,5.31,
214.13658528,S0-C3,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.3,
214.13658528,S0-C3,Backend_Bound.Core_Bound,24.82,% Slots,,,0.00,5.3,<==
214.13658528,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
214.13658528,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
214.13658528,S0-C4,Frontend_Bound,22.10,% Slots,,,0.00,5.3,
214.13658528,S0-C4,Backend_Bound,58.79,% Slots,,,0.00,5.3,
214.13658528,S0-C4,Retiring,27.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S0-C4,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.3,
214.13658528,S0-C4,Backend_Bound.Memory_Bound,33.80,% Slots,,,0.00,5.29,
214.13658528,S0-C4,Backend_Bound.Core_Bound,24.99,% Slots,,,0.00,5.29,
214.13658528,S0-C4,Retiring.Microcode_Sequencer,9.85,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
214.13658528,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.34,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
214.13658528,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
214.13658528,S0-C5,Frontend_Bound,30.81,% Slots,,,0.00,5.31,
214.13658528,S0-C5,Backend_Bound,30.75,% Slots,,,0.00,5.31,
214.13658528,S0-C5,Retiring,26.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
214.13658528,S0-C5,Frontend_Bound.Frontend_Latency,30.70,% Slots,,rs_events.empty_end,0.00,5.3,
214.13658528,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.31,
214.13658528,S0-C5,Backend_Bound.Memory_Bound,39.54,% Slots,,,0.00,5.28,
214.13658528,S0-C5,Retiring.Microcode_Sequencer,8.94,% Slots,,idq.ms_uops,0.00,5.3,
214.13658528,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.28,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
214.13658528,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
214.13658528,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.99,% Clocks,,idq.ms_switches,0.00,5.31,<==
214.13658528,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.79,% Core_Clocks,,,0.00,5.31,
214.13658528,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
214.13658528,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
214.13658528,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
214.13658528,S0-C6,Frontend_Bound,31.01,% Slots,,,0.00,5.31,
214.13658528,S0-C6,Backend_Bound,28.83,% Slots,,,0.00,5.31,
214.13658528,S0-C6,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.31,<==
214.13658528,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.97,% Slots,,,0.00,5.31,
214.13658528,S0-C6,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.29,
214.13658528,S0-C6,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.29,
214.13658528,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.31,
214.13658528,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
214.13658528,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.88,% Core_Clocks,,,0.00,5.31,
214.13658528,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
214.13658528,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S0-C7,Frontend_Bound,27.65,% Slots,,,0.00,5.31,
214.13658528,S0-C7,Backend_Bound,55.37,% Slots,,,0.00,5.31,
214.13658528,S0-C7,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S0-C7,Frontend_Bound.Frontend_Latency,25.26,% Slots,,rs_events.empty_end,0.00,5.3,
214.13658528,S0-C7,Backend_Bound.Memory_Bound,19.89,% Slots,,,0.00,5.29,
214.13658528,S0-C7,Backend_Bound.Core_Bound,35.48,% Slots,,,0.00,5.29,<==
214.13658528,S0-C7,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
214.13658528,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.07,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
214.13658528,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
214.13658528,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C0,Frontend_Bound,22.80,% Slots,,,0.00,5.31,
214.13658528,S1-C0,Backend_Bound,25.77,% Slots,,,0.00,5.31,<==
214.13658528,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.62,% Slots,,,0.00,5.31,
214.13658528,S1-C0,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.29,
214.13658528,S1-C0,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.29,
214.13658528,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.56,% Core_Clocks,,,0.00,5.31,
214.13658528,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.40,% Core_Clocks,,,0.00,5.03,
214.13658528,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
214.13658528,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
214.13658528,S1-C1,Backend_Bound,59.33,% Slots,,,0.00,5.31,
214.13658528,S1-C1,Backend_Bound.Memory_Bound,17.95,% Slots,,,0.00,5.29,
214.13658528,S1-C1,Backend_Bound.Core_Bound,41.38,% Slots,,,0.00,5.29,
214.13658528,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
214.13658528,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.75,% Clocks,,,0.00,5.02,<==
214.13658528,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C2,Backend_Bound,36.73,% Slots,,,0.00,5.3,<==
214.13658528,S1-C2,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.3,
214.13658528,S1-C2,Backend_Bound.Core_Bound,20.59,% Slots,,,0.00,5.3,
214.13658528,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
214.13658528,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
214.13658528,S1-C3,Frontend_Bound.Frontend_Bandwidth,39.37,% Slots,,,0.00,5.03,
214.13658528,S1-C3,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.31,
214.13658528,S1-C3,Backend_Bound.Core_Bound,38.00,% Slots,,,0.00,5.31,<==
214.13658528,S1-C3,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S1-C3,Bad_Speculation,10.17,% Slots,,,0.00,5.31,
214.13658528,S1-C3,Backend_Bound,47.84,% Slots,,,0.00,5.31,
214.13658528,S1-C3,Retiring,21.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.80,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.33,% Core_Clocks,,,0.00,5.31,
214.13658528,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.80,% Core_Clocks,,,0.00,5.03,
214.13658528,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C4,Frontend_Bound,25.04,% Slots,,,0.00,5.31,
214.13658528,S1-C4,Backend_Bound,46.62,% Slots,,,0.00,5.31,
214.13658528,S1-C4,Retiring,26.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S1-C4,Frontend_Bound.Frontend_Latency,25.95,% Slots,,rs_events.empty_end,0.00,5.3,
214.13658528,S1-C4,Backend_Bound.Memory_Bound,28.69,% Slots,,,0.00,5.29,
214.13658528,S1-C4,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.29,
214.13658528,S1-C4,Retiring.Microcode_Sequencer,8.59,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.66,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
214.13658528,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C5,Frontend_Bound,27.29,% Slots,,,0.00,5.31,
214.13658528,S1-C5,Backend_Bound,46.13,% Slots,,,0.00,5.31,
214.13658528,S1-C5,Retiring,22.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S1-C5,Frontend_Bound.Frontend_Latency,21.47,% Slots,,rs_events.empty_end,0.00,5.02,
214.13658528,S1-C5,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.02,
214.13658528,S1-C5,Backend_Bound.Core_Bound,32.85,% Slots,,,0.00,5.02,<==
214.13658528,S1-C5,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
214.13658528,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.52,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
214.13658528,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
214.13658528,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C6,Frontend_Bound,21.51,% Slots,,,0.00,5.31,
214.13658528,S1-C6,Backend_Bound,43.94,% Slots,,,0.00,5.31,
214.13658528,S1-C6,Retiring,15.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.49,% Slots,,,0.00,5.24,
214.13658528,S1-C6,Backend_Bound.Core_Bound,35.00,% Slots,,,0.00,5.03,<==
214.13658528,S1-C6,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.35,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.08,% Core_Clocks,,,0.00,5.31,
214.13658528,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
214.13658528,S1-C7,Frontend_Bound,28.57,% Slots,,,0.00,5.3,
214.13658528,S1-C7,Backend_Bound,42.94,% Slots,,,0.00,5.3,<==
214.13658528,S1-C7,Retiring,26.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
214.13658528,S1-C7,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.03,
214.13658528,S1-C7,Backend_Bound.Memory_Bound,20.43,% Slots,,,0.00,5.03,
214.13658528,S1-C7,Backend_Bound.Core_Bound,22.51,% Slots,,,0.00,5.03,
214.13658528,S1-C7,Retiring.Microcode_Sequencer,10.84,% Slots,,idq.ms_uops,0.00,5.31,
214.13658528,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
214.13658528,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.54,% Clocks,,idq.ms_switches,0.00,5.31,
214.13658528,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
214.13658528,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.66,% Clocks,,,0.00,5.03,
214.13658528,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
214.13658528,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
214.13658528,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
214.13658528,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
214.13658528,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
214.13658528,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
214.13658528,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
214.13658528,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
214.13658528,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
214.13658528,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
214.13658528,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
214.13658528,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
214.13658528,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
215.543730954,S0-C0,Frontend_Bound,40.34,% Slots,,,0.00,5.11,
215.543730954,S0-C0,Backend_Bound,37.34,% Slots,,,0.00,5.11,
215.543730954,S0-C0,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S0-C0,Frontend_Bound.Frontend_Latency,31.06,% Slots,,rs_events.empty_end,0.00,5.11,
215.543730954,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.11,
215.543730954,S0-C0,Backend_Bound.Memory_Bound,17.01,% Slots,,,0.00,5.11,
215.543730954,S0-C0,Backend_Bound.Core_Bound,20.32,% Slots,,,0.00,5.11,
215.543730954,S0-C0,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.38,
215.543730954,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.23,% Clocks,,itlb_misses.walk_completed,0.00,5.4,
215.543730954,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,<==
215.543730954,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.32,
215.543730954,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.39,% Core_Clocks,,,0.00,5.12,
215.543730954,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
215.543730954,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
215.543730954,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.07,% Clocks,,,0.00,5.4,
215.543730954,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S0-C1,Frontend_Bound,43.48,% Slots,,,0.00,5.12,
215.543730954,S0-C1,Backend_Bound,33.25,% Slots,,,0.00,5.12,
215.543730954,S0-C1,Retiring,20.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S0-C1,Frontend_Bound.Frontend_Latency,34.92,% Slots,,rs_events.empty_end,0.00,5.12,<==
215.543730954,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.12,
215.543730954,S0-C1,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.11,
215.543730954,S0-C1,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.50,% Clocks,,,0.00,5.38,
215.543730954,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.47,% Clocks,,itlb_misses.walk_completed,0.00,5.4,
215.543730954,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
215.543730954,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.32,
215.543730954,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.22,% Core_Clocks,,,0.00,5.11,
215.543730954,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
215.543730954,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.22,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.11,
215.543730954,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
215.543730954,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S0-C2,Frontend_Bound,38.19,% Slots,,,0.00,5.11,
215.543730954,S0-C2,Backend_Bound,37.59,% Slots,,,0.00,5.11,
215.543730954,S0-C2,Retiring,17.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S0-C2,Frontend_Bound.Frontend_Latency,24.40,% Slots,,rs_events.empty_end,0.00,5.11,
215.543730954,S0-C2,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.11,
215.543730954,S0-C2,Backend_Bound.Core_Bound,26.85,% Slots,,,0.00,5.11,
215.543730954,S0-C2,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
215.543730954,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.05,% Clocks,,idq.ms_switches,0.00,5.32,<==
215.543730954,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,
215.543730954,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.59,% Clocks,,,0.00,5.4,
215.543730954,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
215.543730954,S0-C3,Frontend_Bound,50.69,% Slots,,,0.00,5.12,
215.543730954,S0-C3,Backend_Bound,20.40,% Slots,,,0.00,5.12,
215.543730954,S0-C3,Retiring,24.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S0-C3,Frontend_Bound.Frontend_Latency,38.50,% Slots,,rs_events.empty_end,0.00,5.12,<==
215.543730954,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.77,% Slots,,,0.00,5.12,
215.543730954,S0-C3,Backend_Bound.Core_Bound,14.75,% Slots,,,0.00,5.12,
215.543730954,S0-C3,Retiring.Microcode_Sequencer,10.13,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.00,% Clocks,,,0.00,5.38,
215.543730954,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.19,% Clocks,,itlb_misses.walk_completed,0.00,5.41,
215.543730954,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
215.543730954,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.70,% Clocks,,idq.ms_switches,0.00,5.32,
215.543730954,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.83,% Clocks,,,0.00,5.4,
215.543730954,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
215.543730954,S0-C4,Frontend_Bound,41.60,% Slots,,,0.00,5.12,
215.543730954,S0-C4,Backend_Bound,35.00,% Slots,,,0.00,5.12,
215.543730954,S0-C4,Retiring,23.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S0-C4,Frontend_Bound.Frontend_Latency,36.55,% Slots,,rs_events.empty_end,0.00,5.12,<==
215.543730954,S0-C4,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.12,
215.543730954,S0-C4,Backend_Bound.Core_Bound,18.06,% Slots,,,0.00,5.12,
215.543730954,S0-C4,Retiring.Microcode_Sequencer,8.15,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.35,% Clocks,,,0.00,5.39,
215.543730954,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
215.543730954,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.21,% Clocks,,idq.ms_switches,0.00,5.33,
215.543730954,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
215.543730954,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
215.543730954,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S0-C5,Frontend_Bound,21.59,% Slots,,,0.00,5.11,
215.543730954,S0-C5,Backend_Bound,29.73,% Slots,,,0.00,5.11,<==
215.543730954,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.11,
215.543730954,S0-C5,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.11,
215.543730954,S0-C5,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.11,
215.543730954,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.55,% Core_Clocks,,,0.00,5.12,
215.543730954,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
215.543730954,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.49,% Clocks,,,0.00,5.4,
215.543730954,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
215.543730954,S0-C6,Frontend_Bound,32.74,% Slots,,,0.00,5.11,
215.543730954,S0-C6,Backend_Bound,22.88,% Slots,,,0.00,5.11,
215.543730954,S0-C6,Frontend_Bound.Frontend_Latency,19.31,% Slots,,rs_events.empty_end,0.00,5.11,<==
215.543730954,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.11,
215.543730954,S0-C6,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.11,
215.543730954,S0-C6,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.11,
215.543730954,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.39,
215.543730954,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
215.543730954,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.62,% Core_Clocks,,,0.00,5.11,
215.543730954,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
215.543730954,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S0-C7,Frontend_Bound,20.25,% Slots,,,0.00,5.12,
215.543730954,S0-C7,Backend_Bound,28.53,% Slots,,,0.00,5.12,
215.543730954,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.12,
215.543730954,S0-C7,Backend_Bound.Memory_Bound,10.62,% Slots,,,0.00,5.12,
215.543730954,S0-C7,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.12,
215.543730954,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.44,% Core_Clocks,,,0.00,5.11,
215.543730954,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
215.543730954,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.14,% Clocks,,,0.00,5.4,<==
215.543730954,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C0,Frontend_Bound,21.05,% Slots,,,0.00,5.12,
215.543730954,S1-C0,Backend_Bound,47.90,% Slots,,,0.00,5.12,
215.543730954,S1-C0,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.12,
215.543730954,S1-C0,Backend_Bound.Core_Bound,35.38,% Slots,,,0.00,5.12,<==
215.543730954,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
215.543730954,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S1-C1,Frontend_Bound,42.67,% Slots,,,0.00,5.41,
215.543730954,S1-C1,Backend_Bound,34.13,% Slots,,,0.00,5.41,
215.543730954,S1-C1,Retiring,28.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
215.543730954,S1-C1,Frontend_Bound.Frontend_Latency,25.39,% Slots,,rs_events.empty_end,0.00,5.11,
215.543730954,S1-C1,Frontend_Bound.Frontend_Bandwidth,39.11,% Slots,,,0.00,5.4,<==
215.543730954,S1-C1,Backend_Bound.Core_Bound,27.80,% Slots,,,0.00,5.11,
215.543730954,S1-C1,Retiring.Microcode_Sequencer,10.64,% Slots,,idq.ms_uops,0.00,5.13,
215.543730954,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.02,% Clocks,,idq.ms_switches,0.00,5.33,
215.543730954,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S1-C2,Frontend_Bound,36.32,% Slots,,,0.00,5.41,
215.543730954,S1-C2,Backend_Bound,39.67,% Slots,,,0.00,5.41,
215.543730954,S1-C2,Retiring,30.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
215.543730954,S1-C2,Frontend_Bound.Frontend_Latency,30.25,% Slots,,rs_events.empty_end,0.00,5.11,
215.543730954,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.4,
215.543730954,S1-C2,Backend_Bound.Core_Bound,31.52,% Slots,,,0.00,5.11,<==
215.543730954,S1-C2,Retiring.Microcode_Sequencer,11.72,% Slots,,idq.ms_uops,0.00,5.13,
215.543730954,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.50,% Clocks,,idq.ms_switches,0.00,5.33,
215.543730954,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S1-C3,Frontend_Bound,44.68,% Slots,,,0.00,5.41,
215.543730954,S1-C3,Backend_Bound,31.96,% Slots,,,0.00,5.41,
215.543730954,S1-C3,Retiring,5.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
215.543730954,S1-C3,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,0.00,5.11,
215.543730954,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.41,
215.543730954,S1-C3,Backend_Bound.Core_Bound,26.58,% Slots,,,0.00,5.11,
215.543730954,S1-C3,Retiring.Microcode_Sequencer,3.09,% Slots,,idq.ms_uops,0.00,5.13,
215.543730954,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.51,% Clocks,,idq.ms_switches,0.00,5.34,<==
215.543730954,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.70,% Clocks,,,0.00,5.39,
215.543730954,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S1-C4,Frontend_Bound,38.18,% Slots,,,0.00,5.41,
215.543730954,S1-C4,Backend_Bound,41.32,% Slots,,,0.00,5.41,
215.543730954,S1-C4,Retiring,3.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S1-C4,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.11,
215.543730954,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.4,
215.543730954,S1-C4,Backend_Bound.Core_Bound,35.41,% Slots,,,0.00,5.11,<==
215.543730954,S1-C4,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.83,% Clocks,,idq.ms_switches,0.00,5.34,
215.543730954,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S1-C5,Frontend_Bound,37.57,% Slots,,,0.00,5.41,
215.543730954,S1-C5,Backend_Bound,39.50,% Slots,,,0.00,5.41,
215.543730954,S1-C5,Retiring,13.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S1-C5,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.12,
215.543730954,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.39,% Slots,,,0.00,5.17,
215.543730954,S1-C5,Backend_Bound.Core_Bound,31.58,% Slots,,,0.00,5.12,<==
215.543730954,S1-C5,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.13,% Clocks,,idq.ms_switches,0.00,5.35,
215.543730954,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S1-C6,Frontend_Bound,36.78,% Slots,,,0.00,5.41,
215.543730954,S1-C6,Backend_Bound,39.09,% Slots,,,0.00,5.41,
215.543730954,S1-C6,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S1-C6,Frontend_Bound.Frontend_Latency,29.65,% Slots,,rs_events.empty_end,0.00,5.11,
215.543730954,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,5.17,
215.543730954,S1-C6,Backend_Bound.Core_Bound,30.60,% Slots,,,0.00,5.11,<==
215.543730954,S1-C6,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.12,% Clocks,,idq.ms_switches,0.00,5.35,
215.543730954,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
215.543730954,S1-C7,Frontend_Bound,51.09,% Slots,,,0.00,5.41,
215.543730954,S1-C7,Backend_Bound,28.98,% Slots,,,0.00,5.41,
215.543730954,S1-C7,Retiring,24.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
215.543730954,S1-C7,Frontend_Bound.Frontend_Latency,44.58,% Slots,,rs_events.empty_end,0.00,5.11,
215.543730954,S1-C7,Backend_Bound.Core_Bound,21.96,% Slots,,,0.00,5.11,
215.543730954,S1-C7,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.12,
215.543730954,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.94,% Clocks,,,0.00,5.41,
215.543730954,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,,itlb_misses.walk_completed,0.00,5.4,
215.543730954,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
215.543730954,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.35,<==
215.543730954,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
215.543730954,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
215.543730954,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
215.543730954,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
215.543730954,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
215.543730954,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
217.06937869,S0-C0,Frontend_Bound,22.07,% Slots,,,0.00,5.23,
217.06937869,S0-C0,Backend_Bound,37.05,% Slots,,,0.00,5.23,
217.06937869,S0-C0,Backend_Bound.Memory_Bound,23.42,% Slots,,,0.00,5.23,
217.06937869,S0-C0,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.23,
217.06937869,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
217.06937869,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.48,% Clocks,,,0.00,5.25,
217.06937869,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C1,Frontend_Bound,31.38,% Slots,,,0.00,5.24,
217.06937869,S0-C1,Backend_Bound,39.12,% Slots,,,0.00,5.24,
217.06937869,S0-C1,Retiring,39.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
217.06937869,S0-C1,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.24,
217.06937869,S0-C1,Backend_Bound.Memory_Bound,20.31,% Slots,,,0.00,5.24,
217.06937869,S0-C1,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.24,
217.06937869,S0-C1,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.24,<==
217.06937869,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.67,% Clocks,,,0.00,5.24,
217.06937869,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
217.06937869,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.20,% Clocks,,idq.ms_switches,0.00,5.24,
217.06937869,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
217.06937869,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.74,% Clocks,,,0.00,5.24,
217.06937869,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C2,Frontend_Bound,27.93,% Slots,,,0.00,5.24,
217.06937869,S0-C2,Backend_Bound,22.79,% Slots,,,0.00,5.24,
217.06937869,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.24,
217.06937869,S0-C2,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.23,
217.06937869,S0-C2,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.23,
217.06937869,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.17,% Core_Clocks,,,0.00,5.25,<==
217.06937869,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.29,% Clocks,,,0.00,5.24,
217.06937869,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C3,Frontend_Bound,30.28,% Slots,,,0.00,5.24,
217.06937869,S0-C3,Backend_Bound,32.12,% Slots,,,0.00,5.24,
217.06937869,S0-C3,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
217.06937869,S0-C3,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.24,
217.06937869,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.24,
217.06937869,S0-C3,Backend_Bound.Memory_Bound,32.12,% Slots,,,0.00,5.24,
217.06937869,S0-C3,Retiring.Microcode_Sequencer,7.00,% Slots,,idq.ms_uops,0.00,5.23,
217.06937869,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.57,% Clocks,,,0.00,5.24,
217.06937869,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
217.06937869,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.91,% Clocks,,idq.ms_switches,0.00,5.24,
217.06937869,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.89,% Core_Clocks,,,0.00,5.25,
217.06937869,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
217.06937869,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C4,Frontend_Bound,31.48,% Slots,,,0.00,5.24,
217.06937869,S0-C4,Backend_Bound,50.65,% Slots,,,0.00,5.24,
217.06937869,S0-C4,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
217.06937869,S0-C4,Frontend_Bound.Frontend_Latency,23.04,% Slots,,rs_events.empty_end,0.00,5.24,
217.06937869,S0-C4,Backend_Bound.Memory_Bound,28.65,% Slots,,,0.00,5.24,<==
217.06937869,S0-C4,Backend_Bound.Core_Bound,22.00,% Slots,,,0.00,5.24,
217.06937869,S0-C4,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.24,
217.06937869,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.88,% Clocks,,,0.00,5.25,
217.06937869,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
217.06937869,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.37,% Clocks,,idq.ms_switches,0.00,5.25,
217.06937869,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.48,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.46,
217.06937869,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
217.06937869,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.61,% Clocks,,,0.00,5.24,
217.06937869,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C5,Frontend_Bound,27.70,% Slots,,,0.00,5.23,
217.06937869,S0-C5,Backend_Bound,50.17,% Slots,,,0.00,5.23,
217.06937869,S0-C5,Retiring,24.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
217.06937869,S0-C5,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.23,
217.06937869,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.23,
217.06937869,S0-C5,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.24,
217.06937869,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.72,% Clocks,,,0.00,5.24,
217.06937869,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
217.06937869,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.24,
217.06937869,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.81,% Core_Clocks,,,0.00,5.24,
217.06937869,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
217.06937869,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.39,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.47,
217.06937869,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
217.06937869,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C6,Frontend_Bound,36.13,% Slots,,,0.00,5.24,
217.06937869,S0-C6,Backend_Bound,35.86,% Slots,,,0.00,5.24,
217.06937869,S0-C6,Retiring,12.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
217.06937869,S0-C6,Frontend_Bound.Frontend_Latency,25.94,% Slots,,rs_events.empty_end,0.00,5.24,<==
217.06937869,S0-C6,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.24,
217.06937869,S0-C6,Backend_Bound.Core_Bound,23.73,% Slots,,,0.00,5.24,
217.06937869,S0-C6,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.24,
217.06937869,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,0.00,5.25,
217.06937869,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.79,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
217.06937869,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
217.06937869,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.25,
217.06937869,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
217.06937869,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.03,% Clocks,,,0.00,5.24,
217.06937869,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
217.06937869,S0-C7,Frontend_Bound,21.42,% Slots,,,0.00,5.23,
217.06937869,S0-C7,Backend_Bound,40.65,% Slots,,,0.00,5.23,<==
217.06937869,S0-C7,Backend_Bound.Memory_Bound,18.89,% Slots,,,0.00,5.23,
217.06937869,S0-C7,Backend_Bound.Core_Bound,21.77,% Slots,,,0.00,5.23,
217.06937869,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.36,% Clocks,,,0.00,5.24,
217.06937869,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C0,Frontend_Bound,27.87,% Slots,,,0.00,5.24,
217.06937869,S1-C0,Backend_Bound,42.27,% Slots,,,0.00,5.24,
217.06937869,S1-C0,Frontend_Bound.Frontend_Latency,24.46,% Slots,,rs_events.empty_end,0.00,5.24,
217.06937869,S1-C0,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.24,
217.06937869,S1-C0,Backend_Bound.Core_Bound,27.56,% Slots,,,0.00,5.24,
217.06937869,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.24,
217.06937869,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.50,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
217.06937869,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
217.06937869,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.51,
217.06937869,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.42,% Clocks,,,0.00,5.24,<==
217.06937869,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
217.06937869,S1-C1,Frontend_Bound,25.80,% Slots,,,0.00,5.24,
217.06937869,S1-C1,Backend_Bound,45.75,% Slots,,,0.00,5.24,<==
217.06937869,S1-C1,Retiring,18.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
217.06937869,S1-C1,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.23,
217.06937869,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.23,
217.06937869,S1-C1,Backend_Bound.Memory_Bound,22.06,% Slots,,,0.00,5.23,
217.06937869,S1-C1,Backend_Bound.Core_Bound,23.69,% Slots,,,0.00,5.23,
217.06937869,S1-C1,Retiring.Microcode_Sequencer,7.00,% Slots,,idq.ms_uops,0.00,5.24,
217.06937869,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.32,% Clocks,,,0.00,5.25,
217.06937869,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
217.06937869,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.96,% Clocks,,idq.ms_switches,0.00,5.25,
217.06937869,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.54,% Core_Clocks,,,0.00,5.25,
217.06937869,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
217.06937869,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.23,% Clocks,,,0.00,5.25,
217.06937869,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C2,Frontend_Bound.Frontend_Bandwidth,56.32,% Slots,,,0.00,5.24,
217.06937869,S1-C2,Backend_Bound.Memory_Bound,12.88,% Slots,,,0.00,5.24,
217.06937869,S1-C2,Backend_Bound.Core_Bound,36.24,% Slots,,,0.00,5.24,
217.06937869,S1-C2,Backend_Bound,49.12,% Slots,,,0.00,5.24,
217.06937869,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.35,% Core_Clocks,,,0.00,5.24,
217.06937869,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.42,% Clocks,,,0.00,5.24,<==
217.06937869,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
217.06937869,S1-C3,Backend_Bound,68.61,% Slots,,,0.00,5.24,
217.06937869,S1-C3,Retiring,11.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
217.06937869,S1-C3,Backend_Bound.Memory_Bound,20.04,% Slots,,,0.00,5.24,
217.06937869,S1-C3,Backend_Bound.Core_Bound,48.57,% Slots,,,0.00,5.24,
217.06937869,S1-C3,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.24,
217.06937869,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.61,% Clocks,,idq.ms_switches,0.00,5.24,
217.06937869,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.51,
217.06937869,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.44,% Clocks,,,0.00,5.24,<==
217.06937869,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C4,Backend_Bound,35.42,% Slots,,,0.00,5.24,
217.06937869,S1-C4,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.24,
217.06937869,S1-C4,Backend_Bound.Core_Bound,23.97,% Slots,,,0.00,5.24,
217.06937869,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.05,% Clocks,,,0.00,5.24,<==
217.06937869,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C5,Backend_Bound,66.04,% Slots,,,0.00,5.24,<==
217.06937869,S1-C5,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
217.06937869,S1-C5,Backend_Bound.Memory_Bound,33.64,% Slots,,,0.00,5.24,
217.06937869,S1-C5,Backend_Bound.Core_Bound,32.40,% Slots,,,0.00,5.24,
217.06937869,S1-C5,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.23,
217.06937869,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.32,% Clocks,,idq.ms_switches,0.00,5.24,
217.06937869,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
217.06937869,S1-C6,Backend_Bound,59.67,% Slots,,,0.00,5.24,<==
217.06937869,S1-C6,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
217.06937869,S1-C6,Backend_Bound.Memory_Bound,30.94,% Slots,,,0.00,5.23,
217.06937869,S1-C6,Backend_Bound.Core_Bound,28.72,% Slots,,,0.00,5.23,
217.06937869,S1-C6,Retiring.Microcode_Sequencer,10.66,% Slots,,idq.ms_uops,0.00,5.24,
217.06937869,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.28,% Clocks,,idq.ms_switches,0.00,5.25,
217.06937869,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C7,Frontend_Bound,31.66,% Slots,,,0.00,5.23,
217.06937869,S1-C7,Backend_Bound,43.21,% Slots,,,0.00,5.23,
217.06937869,S1-C7,Retiring,12.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
217.06937869,S1-C7,Frontend_Bound.Frontend_Latency,21.05,% Slots,,rs_events.empty_end,0.00,5.23,
217.06937869,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.23,
217.06937869,S1-C7,Backend_Bound.Memory_Bound,18.22,% Slots,,,0.00,5.23,
217.06937869,S1-C7,Backend_Bound.Core_Bound,24.99,% Slots,,,0.00,5.23,<==
217.06937869,S1-C7,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.24,
217.06937869,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.07,% Clocks,,,0.00,5.24,
217.06937869,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
217.06937869,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.70,% Clocks,,idq.ms_switches,0.00,5.24,
217.06937869,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.28,% Core_Clocks,,,0.00,5.25,
217.06937869,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
217.06937869,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
217.06937869,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
217.06937869,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
217.06937869,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
217.06937869,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
217.06937869,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
217.06937869,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
217.06937869,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
217.06937869,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
217.06937869,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
217.06937869,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
218.582385519,S0-C0,Frontend_Bound,34.86,% Slots,,,0.00,5.29,
218.582385519,S0-C0,Backend_Bound,40.50,% Slots,,,0.00,5.29,
218.582385519,S0-C0,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
218.582385519,S0-C0,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S0-C0,Frontend_Bound.Frontend_Bandwidth,25.81,% Slots,,,0.00,5.29,
218.582385519,S0-C0,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.29,
218.582385519,S0-C0,Backend_Bound.Core_Bound,23.95,% Slots,,,0.00,5.29,
218.582385519,S0-C0,Retiring.Microcode_Sequencer,7.58,% Slots,,idq.ms_uops,0.00,5.03,
218.582385519,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.23,% Clocks,,,0.00,5.13,
218.582385519,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
218.582385519,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.88,% Clocks,,idq.ms_switches,0.00,5.07,
218.582385519,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.52,% Core_Clocks,,,0.00,5.29,
218.582385519,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.38,% Clocks,,,0.00,5.28,<==
218.582385519,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C1,Frontend_Bound,38.53,% Slots,,,0.00,5.3,<==
218.582385519,S0-C1,Bad_Speculation,10.07,% Slots,,,0.00,5.3,
218.582385519,S0-C1,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.24,% Slots,,,0.00,5.3,
218.582385519,S0-C1,Bad_Speculation.Branch_Mispredicts,9.78,% Slots,,br_misp_retired.all_branches,0.00,5.03,
218.582385519,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.13,
218.582385519,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
218.582385519,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.12,% Core_Clocks,,,0.00,5.28,
218.582385519,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C2,Backend_Bound,32.90,% Slots,,,0.00,5.3,
218.582385519,S0-C2,Backend_Bound.Core_Bound,22.91,% Slots,,,0.00,5.29,
218.582385519,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.15,% Clocks,,,0.00,5.29,<==
218.582385519,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C3,Backend_Bound,39.54,% Slots,,,0.00,5.29,
218.582385519,S0-C3,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.29,
218.582385519,S0-C3,Backend_Bound.Core_Bound,25.63,% Slots,,,0.00,5.29,
218.582385519,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.56,% Clocks,,,0.00,5.28,<==
218.582385519,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C4,Frontend_Bound,35.60,% Slots,,,0.00,5.29,
218.582385519,S0-C4,Backend_Bound,44.24,% Slots,,,0.00,5.29,
218.582385519,S0-C4,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
218.582385519,S0-C4,Frontend_Bound.Frontend_Latency,30.96,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S0-C4,Backend_Bound.Memory_Bound,28.44,% Slots,,,0.00,5.29,<==
218.582385519,S0-C4,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.29,
218.582385519,S0-C4,Retiring.Microcode_Sequencer,11.03,% Slots,,idq.ms_uops,0.00,5.03,
218.582385519,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.14,
218.582385519,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
218.582385519,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.08,
218.582385519,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.35,% Clocks,,,0.00,5.29,
218.582385519,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C5,Frontend_Bound,32.12,% Slots,,,0.00,5.29,
218.582385519,S0-C5,Backend_Bound,41.44,% Slots,,,0.00,5.29,<==
218.582385519,S0-C5,Retiring,20.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
218.582385519,S0-C5,Frontend_Bound.Frontend_Latency,26.73,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S0-C5,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.29,
218.582385519,S0-C5,Backend_Bound.Core_Bound,20.16,% Slots,,,0.00,5.29,
218.582385519,S0-C5,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.03,
218.582385519,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.37,% Clocks,,,0.00,5.14,
218.582385519,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
218.582385519,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.02,% Clocks,,idq.ms_switches,0.00,5.08,
218.582385519,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.02,% Clocks,,,0.00,5.29,
218.582385519,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C6,Frontend_Bound,34.75,% Slots,,,0.00,5.3,
218.582385519,S0-C6,Backend_Bound,40.21,% Slots,,,0.00,5.3,
218.582385519,S0-C6,Retiring,22.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
218.582385519,S0-C6,Frontend_Bound.Frontend_Latency,29.11,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S0-C6,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.29,
218.582385519,S0-C6,Backend_Bound.Core_Bound,26.01,% Slots,,,0.00,5.29,
218.582385519,S0-C6,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.03,
218.582385519,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.14,
218.582385519,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
218.582385519,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.08,
218.582385519,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.28,% Clocks,,,0.00,5.28,<==
218.582385519,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C7,Frontend_Bound,51.87,% Slots,,,0.00,5.29,
218.582385519,S0-C7,Backend_Bound,24.86,% Slots,,,0.00,5.29,
218.582385519,S0-C7,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
218.582385519,S0-C7,Frontend_Bound.Frontend_Latency,44.68,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S0-C7,Backend_Bound.Core_Bound,16.64,% Slots,,,0.00,5.29,
218.582385519,S0-C7,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.04,
218.582385519,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.65,% Clocks,,,0.00,5.14,
218.582385519,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
218.582385519,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.24,% Clocks,,idq.ms_switches,0.00,5.08,
218.582385519,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C0,Frontend_Bound,39.66,% Slots,,,0.00,5.29,
218.582385519,S1-C0,Backend_Bound,25.80,% Slots,,,0.00,5.29,
218.582385519,S1-C0,Frontend_Bound.Frontend_Latency,27.50,% Slots,,rs_events.empty_end,0.00,5.29,<==
218.582385519,S1-C0,Backend_Bound.Memory_Bound,14.26,% Slots,,,0.00,5.29,
218.582385519,S1-C0,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.29,
218.582385519,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.18,% Clocks,,,0.00,5.15,
218.582385519,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
218.582385519,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C1,Frontend_Bound,45.87,% Slots,,,0.00,5.3,
218.582385519,S1-C1,Backend_Bound,30.74,% Slots,,,0.00,5.3,
218.582385519,S1-C1,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
218.582385519,S1-C1,Frontend_Bound.Frontend_Latency,33.59,% Slots,,rs_events.empty_end,0.00,5.3,
218.582385519,S1-C1,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.3,
218.582385519,S1-C1,Backend_Bound.Core_Bound,19.96,% Slots,,,0.00,5.3,
218.582385519,S1-C1,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.29,
218.582385519,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.90,% Clocks,,,0.00,5.14,
218.582385519,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.18,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
218.582385519,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
218.582385519,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.08,
218.582385519,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
218.582385519,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.00,% Clocks,,,0.00,5.28,
218.582385519,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C2,Backend_Bound,30.21,% Slots,,,0.00,5.29,
218.582385519,S1-C2,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.29,
218.582385519,S1-C2,Backend_Bound.Core_Bound,19.91,% Slots,,,0.00,5.29,
218.582385519,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.95,% Clocks,,,0.00,5.29,<==
218.582385519,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C3,Frontend_Bound,41.27,% Slots,,,0.00,5.3,
218.582385519,S1-C3,Backend_Bound,36.14,% Slots,,,0.00,5.3,
218.582385519,S1-C3,Retiring,20.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
218.582385519,S1-C3,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S1-C3,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.29,
218.582385519,S1-C3,Backend_Bound.Core_Bound,24.43,% Slots,,,0.00,5.29,
218.582385519,S1-C3,Retiring.Microcode_Sequencer,9.06,% Slots,,idq.ms_uops,0.00,5.29,
218.582385519,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.45,% Clocks,,,0.00,5.15,
218.582385519,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.18,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
218.582385519,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
218.582385519,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.09,
218.582385519,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.93,% Clocks,,,0.00,5.29,
218.582385519,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C4,Frontend_Bound,44.20,% Slots,,,0.00,5.29,
218.582385519,S1-C4,Backend_Bound,34.97,% Slots,,,0.00,5.29,
218.582385519,S1-C4,Retiring,15.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
218.582385519,S1-C4,Frontend_Bound.Frontend_Latency,37.31,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S1-C4,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.29,
218.582385519,S1-C4,Backend_Bound.Core_Bound,19.52,% Slots,,,0.00,5.29,
218.582385519,S1-C4,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.29,
218.582385519,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.74,% Clocks,,,0.00,5.15,
218.582385519,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.36,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
218.582385519,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
218.582385519,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.52,% Clocks,,idq.ms_switches,0.00,5.1,
218.582385519,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
218.582385519,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C5,Frontend_Bound,38.08,% Slots,,,0.00,5.3,
218.582385519,S1-C5,Backend_Bound,38.13,% Slots,,,0.00,5.3,
218.582385519,S1-C5,Retiring,30.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
218.582385519,S1-C5,Frontend_Bound.Frontend_Latency,30.44,% Slots,,rs_events.empty_end,0.00,5.3,
218.582385519,S1-C5,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.3,
218.582385519,S1-C5,Backend_Bound.Core_Bound,26.16,% Slots,,,0.00,5.3,<==
218.582385519,S1-C5,Retiring.Microcode_Sequencer,11.26,% Slots,,idq.ms_uops,0.00,5.02,
218.582385519,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.15,
218.582385519,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
218.582385519,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.09,
218.582385519,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C6,Frontend_Bound,33.46,% Slots,,,0.00,5.29,
218.582385519,S1-C6,Backend_Bound,40.96,% Slots,,,0.00,5.29,
218.582385519,S1-C6,Retiring,29.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
218.582385519,S1-C6,Frontend_Bound.Frontend_Latency,30.28,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S1-C6,Backend_Bound.Memory_Bound,11.18,% Slots,,,0.00,5.29,
218.582385519,S1-C6,Backend_Bound.Core_Bound,29.78,% Slots,,,0.00,5.29,<==
218.582385519,S1-C6,Retiring.Microcode_Sequencer,12.72,% Slots,,idq.ms_uops,0.00,5.03,
218.582385519,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.16,
218.582385519,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
218.582385519,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.1,
218.582385519,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
218.582385519,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C7,Frontend_Bound,34.43,% Slots,,,0.00,5.29,
218.582385519,S1-C7,Backend_Bound,40.79,% Slots,,,0.00,5.29,
218.582385519,S1-C7,Retiring,23.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
218.582385519,S1-C7,Frontend_Bound.Frontend_Latency,28.60,% Slots,,rs_events.empty_end,0.00,5.29,
218.582385519,S1-C7,Backend_Bound.Memory_Bound,25.43,% Slots,,,0.00,5.29,<==
218.582385519,S1-C7,Backend_Bound.Core_Bound,15.36,% Slots,,,0.00,5.29,
218.582385519,S1-C7,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.02,
218.582385519,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.16,
218.582385519,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
218.582385519,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.07,% Clocks,,idq.ms_switches,0.00,5.1,
218.582385519,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
218.582385519,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
218.582385519,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.33,% Clocks,,,0.00,5.3,
218.582385519,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
218.582385519,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
218.582385519,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
218.582385519,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
218.582385519,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
218.582385519,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
220.204902485,S0-C0,Frontend_Bound,22.82,% Slots,,,0.00,5.17,
220.204902485,S0-C0,Backend_Bound,35.05,% Slots,,,0.00,5.17,
220.204902485,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.17,
220.204902485,S0-C0,Backend_Bound.Memory_Bound,12.19,% Slots,,,0.00,5.17,
220.204902485,S0-C0,Backend_Bound.Core_Bound,22.85,% Slots,,,0.00,5.17,<==
220.204902485,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.12,% Core_Clocks,,,0.00,5.43,
220.204902485,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S0-C1,Frontend_Bound,34.43,% Slots,,,0.00,5.17,
220.204902485,S0-C1,Backend_Bound,21.25,% Slots,,,0.00,5.17,
220.204902485,S0-C1,Retiring,30.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
220.204902485,S0-C1,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.17,
220.204902485,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.17,
220.204902485,S0-C1,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.17,
220.204902485,S0-C1,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.17,
220.204902485,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.43,% Clocks,,idq.ms_switches,0.00,5.19,<==
220.204902485,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.54,% Core_Clocks,,,0.00,5.43,
220.204902485,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C2,Backend_Bound,58.05,% Slots,,,0.00,5.17,
220.204902485,S0-C2,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
220.204902485,S0-C2,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.17,
220.204902485,S0-C2,Backend_Bound.Core_Bound,38.56,% Slots,,,0.00,5.17,
220.204902485,S0-C2,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.16,
220.204902485,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.09,% Clocks,,idq.ms_switches,0.00,5.18,
220.204902485,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.92,% Clocks,,,0.00,5.18,<==
220.204902485,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S0-C3,Backend_Bound,32.76,% Slots,,,0.00,5.17,
220.204902485,S0-C3,Backend_Bound.Core_Bound,23.06,% Slots,,,0.00,5.17,
220.204902485,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.35,% Clocks,,,0.00,5.18,<==
220.204902485,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C4,Frontend_Bound,28.15,% Slots,,,0.00,5.17,
220.204902485,S0-C4,Backend_Bound,47.41,% Slots,,,0.00,5.17,
220.204902485,S0-C4,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
220.204902485,S0-C4,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.17,
220.204902485,S0-C4,Backend_Bound.Memory_Bound,17.39,% Slots,,,0.00,5.17,
220.204902485,S0-C4,Backend_Bound.Core_Bound,30.02,% Slots,,,0.00,5.17,<==
220.204902485,S0-C4,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.17,
220.204902485,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
220.204902485,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.19,
220.204902485,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.85,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.43,
220.204902485,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
220.204902485,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C5,Frontend_Bound,35.81,% Slots,,,0.00,5.17,
220.204902485,S0-C5,Backend_Bound,26.26,% Slots,,,0.00,5.17,
220.204902485,S0-C5,Retiring,32.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
220.204902485,S0-C5,Frontend_Bound.Frontend_Latency,26.33,% Slots,,rs_events.empty_end,0.00,5.17,
220.204902485,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.88,% Slots,,,0.00,5.17,
220.204902485,S0-C5,Backend_Bound.Memory_Bound,16.15,% Slots,,,0.00,5.17,
220.204902485,S0-C5,Backend_Bound.Core_Bound,10.11,% Slots,,,0.00,5.17,
220.204902485,S0-C5,Retiring.Microcode_Sequencer,10.41,% Slots,,idq.ms_uops,0.00,5.16,
220.204902485,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.52,% Clocks,,idq.ms_switches,0.00,5.18,<==
220.204902485,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.32,% Core_Clocks,,,0.00,5.43,
220.204902485,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.32,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.43,
220.204902485,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
220.204902485,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S0-C6,Frontend_Bound,26.53,% Slots,,,0.00,5.17,
220.204902485,S0-C6,Backend_Bound,46.73,% Slots,,,0.00,5.17,
220.204902485,S0-C6,Retiring,25.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
220.204902485,S0-C6,Frontend_Bound.Frontend_Latency,22.42,% Slots,,rs_events.empty_end,0.00,5.17,
220.204902485,S0-C6,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.17,
220.204902485,S0-C6,Backend_Bound.Core_Bound,25.98,% Slots,,,0.00,5.17,<==
220.204902485,S0-C6,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.16,
220.204902485,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
220.204902485,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.18,
220.204902485,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
220.204902485,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.33,% Slots,,,0.00,5.17,
220.204902485,S0-C7,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.17,
220.204902485,S0-C7,Backend_Bound.Core_Bound,40.51,% Slots,,,0.00,5.17,<==
220.204902485,S0-C7,Retiring.Microcode_Sequencer,11.64,% Slots,,idq.ms_uops,0.00,5.17,
220.204902485,S0-C7,Backend_Bound,52.56,% Slots,,,0.00,5.17,
220.204902485,S0-C7,Retiring,32.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
220.204902485,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.77,% Clocks,,idq.ms_switches,0.00,5.19,
220.204902485,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.19,% Core_Clocks,,,0.00,5.43,
220.204902485,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
220.204902485,S1-C0,Frontend_Bound,38.91,% Slots,,,0.00,5.16,
220.204902485,S1-C0,Backend_Bound,16.50,% Slots,,,0.00,5.16,
220.204902485,S1-C0,Frontend_Bound.Frontend_Latency,26.70,% Slots,,rs_events.empty_end,0.00,5.16,<==
220.204902485,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.03,% Slots,,,0.00,5.16,
220.204902485,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.18,
220.204902485,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
220.204902485,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.70,% Core_Clocks,,,0.00,5.44,
220.204902485,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C1,Frontend_Bound,42.22,% Slots,,,0.00,5.16,
220.204902485,S1-C1,Backend_Bound,34.31,% Slots,,,0.00,5.16,
220.204902485,S1-C1,Retiring,21.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
220.204902485,S1-C1,Frontend_Bound.Frontend_Latency,35.32,% Slots,,rs_events.empty_end,0.00,5.16,
220.204902485,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.16,
220.204902485,S1-C1,Backend_Bound.Memory_Bound,30.38,% Slots,,,0.00,5.16,
220.204902485,S1-C1,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.16,
220.204902485,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.19,
220.204902485,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
220.204902485,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.19,<==
220.204902485,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.98,% Core_Clocks,,,0.00,5.44,
220.204902485,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
220.204902485,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C2,Frontend_Bound,22.67,% Slots,,,0.00,5.16,
220.204902485,S1-C2,Backend_Bound,31.91,% Slots,,,0.00,5.16,
220.204902485,S1-C2,Backend_Bound.Memory_Bound,23.96,% Slots,,,0.00,5.16,
220.204902485,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
220.204902485,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C3,Frontend_Bound,36.67,% Slots,,,0.00,5.16,
220.204902485,S1-C3,Backend_Bound,41.23,% Slots,,,0.00,5.16,
220.204902485,S1-C3,Retiring,24.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
220.204902485,S1-C3,Frontend_Bound.Frontend_Latency,22.38,% Slots,,rs_events.empty_end,0.00,5.16,
220.204902485,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.16,
220.204902485,S1-C3,Backend_Bound.Memory_Bound,45.11,% Slots,,,0.00,5.16,<==
220.204902485,S1-C3,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.17,
220.204902485,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.04,% Clocks,,idq.ms_switches,0.00,5.18,
220.204902485,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.89,% Core_Clocks,,,0.00,5.43,
220.204902485,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
220.204902485,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C4,Frontend_Bound,34.38,% Slots,,,0.00,5.16,
220.204902485,S1-C4,Backend_Bound,43.05,% Slots,,,0.00,5.16,
220.204902485,S1-C4,Retiring,12.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
220.204902485,S1-C4,Frontend_Bound.Frontend_Latency,31.66,% Slots,,rs_events.empty_end,0.00,5.16,
220.204902485,S1-C4,Backend_Bound.Memory_Bound,38.58,% Slots,,,0.00,5.16,<==
220.204902485,S1-C4,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.16,
220.204902485,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
220.204902485,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.84,% Clocks,,idq.ms_switches,0.00,5.19,
220.204902485,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
220.204902485,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C5,Backend_Bound,66.59,% Slots,,,0.00,5.16,
220.204902485,S1-C5,Retiring,13.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
220.204902485,S1-C5,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.16,
220.204902485,S1-C5,Backend_Bound.Core_Bound,50.72,% Slots,,,0.00,5.16,<==
220.204902485,S1-C5,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.17,
220.204902485,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.83,% Clocks,,idq.ms_switches,0.00,5.18,
220.204902485,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
220.204902485,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
220.204902485,S1-C6,Frontend_Bound,38.73,% Slots,,,0.00,5.17,
220.204902485,S1-C6,Backend_Bound,38.54,% Slots,,,0.00,5.17,
220.204902485,S1-C6,Retiring,7.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
220.204902485,S1-C6,Frontend_Bound.Frontend_Latency,34.48,% Slots,,rs_events.empty_end,0.00,5.17,
220.204902485,S1-C6,Backend_Bound.Memory_Bound,46.19,% Slots,,,0.00,5.17,
220.204902485,S1-C6,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.17,
220.204902485,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.18,
220.204902485,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
220.204902485,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.67,% Clocks,,idq.ms_switches,0.00,5.18,<==
220.204902485,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
220.204902485,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C7,Frontend_Bound,32.65,% Slots,,,0.00,5.16,
220.204902485,S1-C7,Backend_Bound,45.97,% Slots,,,0.00,5.16,
220.204902485,S1-C7,Retiring,8.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
220.204902485,S1-C7,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.16,
220.204902485,S1-C7,Backend_Bound.Memory_Bound,39.60,% Slots,,,0.00,5.16,<==
220.204902485,S1-C7,Retiring.Microcode_Sequencer,4.20,% Slots,,idq.ms_uops,0.00,5.17,
220.204902485,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.83,% Clocks,,idq.ms_switches,0.00,5.18,
220.204902485,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
220.204902485,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
220.204902485,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
220.204902485,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
220.204902485,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
220.204902485,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
221.724605383,S0-C0,Frontend_Bound,30.10,% Slots,,,0.00,5.28,<==
221.724605383,S0-C0,Backend_Bound,20.28,% Slots,,,0.00,5.28,
221.724605383,S0-C0,Frontend_Bound.Frontend_Latency,15.09,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.28,
221.724605383,S0-C0,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.26,
221.724605383,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.28,
221.724605383,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.02,% Core_Clocks,,,0.00,5.1,
221.724605383,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
221.724605383,S0-C1,Frontend_Bound,21.58,% Slots,,,0.00,5.27,
221.724605383,S0-C1,Backend_Bound,31.67,% Slots,,,0.00,5.27,<==
221.724605383,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.70,% Slots,,,0.00,5.27,
221.724605383,S0-C1,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.27,
221.724605383,S0-C1,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.27,
221.724605383,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.28,% Core_Clocks,,,0.00,5.1,
221.724605383,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
221.724605383,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
221.724605383,S0-C2,Frontend_Bound,41.61,% Slots,,,0.00,5.28,
221.724605383,S0-C2,Backend_Bound,37.09,% Slots,,,0.00,5.28,
221.724605383,S0-C2,Retiring,21.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S0-C2,Frontend_Bound.Frontend_Latency,39.35,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S0-C2,Backend_Bound.Memory_Bound,15.54,% Slots,,,0.00,5.27,
221.724605383,S0-C2,Backend_Bound.Core_Bound,21.55,% Slots,,,0.00,5.27,
221.724605383,S0-C2,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.28,
221.724605383,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.28,
221.724605383,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.79,% Clocks,,idq.ms_switches,0.00,5.28,<==
221.724605383,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
221.724605383,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
221.724605383,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
221.724605383,S0-C3,Frontend_Bound,37.47,% Slots,,,0.00,5.29,
221.724605383,S0-C3,Backend_Bound,43.80,% Slots,,,0.00,5.29,<==
221.724605383,S0-C3,Retiring,22.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S0-C3,Frontend_Bound.Frontend_Latency,34.80,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S0-C3,Backend_Bound.Memory_Bound,20.55,% Slots,,,0.00,5.28,
221.724605383,S0-C3,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.28,
221.724605383,S0-C3,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.28,
221.724605383,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.29,
221.724605383,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
221.724605383,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
221.724605383,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
221.724605383,S0-C4,Frontend_Bound,26.60,% Slots,,,0.00,5.28,
221.724605383,S0-C4,Backend_Bound,32.65,% Slots,,,0.00,5.28,
221.724605383,S0-C4,Retiring,37.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S0-C4,Frontend_Bound.Frontend_Latency,18.35,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S0-C4,Backend_Bound.Memory_Bound,16.05,% Slots,,,0.00,5.27,
221.724605383,S0-C4,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.27,
221.724605383,S0-C4,Retiring.Microcode_Sequencer,4.40,% Slots,,idq.ms_uops,0.00,5.28,<==
221.724605383,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.46,% Clocks,,idq.ms_switches,0.00,5.28,
221.724605383,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
221.724605383,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
221.724605383,S0-C5,Frontend_Bound,34.08,% Slots,,,0.00,5.29,
221.724605383,S0-C5,Backend_Bound,40.98,% Slots,,,0.00,5.29,
221.724605383,S0-C5,Retiring,23.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S0-C5,Frontend_Bound.Frontend_Latency,21.90,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S0-C5,Backend_Bound.Memory_Bound,14.55,% Slots,,,0.00,5.27,
221.724605383,S0-C5,Backend_Bound.Core_Bound,26.43,% Slots,,,0.00,5.27,<==
221.724605383,S0-C5,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.28,
221.724605383,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.29,
221.724605383,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.45,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
221.724605383,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.48,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
221.724605383,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
221.724605383,S0-C6,Frontend_Bound,49.43,% Slots,,,0.00,5.28,
221.724605383,S0-C6,Backend_Bound,23.17,% Slots,,,0.00,5.28,
221.724605383,S0-C6,Retiring,24.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S0-C6,Frontend_Bound.Frontend_Latency,37.86,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S0-C6,Frontend_Bound.Frontend_Bandwidth,21.80,% Slots,,,0.00,5.28,
221.724605383,S0-C6,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.28,
221.724605383,S0-C6,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.28,
221.724605383,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.65,% Clocks,,idq.ms_switches,0.00,5.28,<==
221.724605383,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.99,% Core_Clocks,,,0.00,5.11,
221.724605383,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
221.724605383,S0-C7,Frontend_Bound,34.60,% Slots,,,0.00,5.28,
221.724605383,S0-C7,Backend_Bound,47.69,% Slots,,,0.00,5.28,
221.724605383,S0-C7,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S0-C7,Frontend_Bound.Frontend_Latency,27.86,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S0-C7,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.28,
221.724605383,S0-C7,Backend_Bound.Core_Bound,30.93,% Slots,,,0.00,5.28,
221.724605383,S0-C7,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.28,
221.724605383,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.75,% Clocks,,idq.ms_switches,0.00,5.28,
221.724605383,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
221.724605383,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.82,% Clocks,,,0.00,5.26,<==
221.724605383,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
221.724605383,S1-C0,Frontend_Bound,41.39,% Slots,,,0.00,5.28,
221.724605383,S1-C0,Backend_Bound,35.68,% Slots,,,0.00,5.28,
221.724605383,S1-C0,Retiring,19.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
221.724605383,S1-C0,Frontend_Bound.Frontend_Latency,36.07,% Slots,,rs_events.empty_end,0.00,5.28,<==
221.724605383,S1-C0,Backend_Bound.Memory_Bound,50.54,% Slots,,,0.00,5.28,
221.724605383,S1-C0,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.27,
221.724605383,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.06,% Clocks,,,0.00,5.29,
221.724605383,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.86,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
221.724605383,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
221.724605383,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
221.724605383,S1-C1,Frontend_Bound,20.10,% Slots,,,0.00,5.28,
221.724605383,S1-C1,Backend_Bound,30.32,% Slots,,,0.00,5.28,
221.724605383,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.28,
221.724605383,S1-C1,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.28,
221.724605383,S1-C1,Backend_Bound.Core_Bound,20.03,% Slots,,,0.00,5.28,
221.724605383,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.12,% Core_Clocks,,,0.00,5.11,
221.724605383,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
221.724605383,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.32,% Clocks,,,0.00,5.26,<==
221.724605383,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
221.724605383,S1-C2,Frontend_Bound,20.76,% Slots,,,0.00,5.28,
221.724605383,S1-C2,Backend_Bound,30.11,% Slots,,,0.00,5.28,
221.724605383,S1-C2,Retiring,52.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.28,
221.724605383,S1-C2,Backend_Bound.Memory_Bound,44.92,% Slots,,,0.00,5.28,
221.724605383,S1-C2,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.28,<==
221.724605383,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.66,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.20,% Core_Clocks,,,0.00,5.12,
221.724605383,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
221.724605383,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
221.724605383,S1-C3,Frontend_Bound,36.81,% Slots,,,0.00,5.28,
221.724605383,S1-C3,Backend_Bound,38.95,% Slots,,,0.00,5.28,
221.724605383,S1-C3,Retiring,7.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
221.724605383,S1-C3,Frontend_Bound.Frontend_Latency,26.83,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S1-C3,Backend_Bound.Memory_Bound,22.74,% Slots,,,0.00,5.28,
221.724605383,S1-C3,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.28,
221.724605383,S1-C3,Retiring.Microcode_Sequencer,4.58,% Slots,,idq.ms_uops,0.00,5.27,
221.724605383,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.29,
221.724605383,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.29,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
221.724605383,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.57,% Clocks,,,0.00,5.26,
221.724605383,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
221.724605383,S1-C4,Frontend_Bound,45.55,% Slots,,,0.00,5.28,
221.724605383,S1-C4,Backend_Bound,31.06,% Slots,,,0.00,5.28,
221.724605383,S1-C4,Retiring,7.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
221.724605383,S1-C4,Frontend_Bound.Frontend_Latency,38.15,% Slots,,rs_events.empty_end,0.00,5.28,<==
221.724605383,S1-C4,Backend_Bound.Memory_Bound,20.07,% Slots,,,0.00,5.28,
221.724605383,S1-C4,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.28,
221.724605383,S1-C4,Retiring.Microcode_Sequencer,4.18,% Slots,,idq.ms_uops,0.00,5.27,
221.724605383,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.58,% Clocks,,,0.00,5.29,
221.724605383,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.02,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
221.724605383,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.52,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
221.724605383,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
221.724605383,S1-C5,Frontend_Bound,35.31,% Slots,,,0.00,5.28,
221.724605383,S1-C5,Backend_Bound,42.96,% Slots,,,0.00,5.28,<==
221.724605383,S1-C5,Retiring,10.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
221.724605383,S1-C5,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S1-C5,Backend_Bound.Memory_Bound,22.61,% Slots,,,0.00,5.28,
221.724605383,S1-C5,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.28,
221.724605383,S1-C5,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.27,
221.724605383,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.29,
221.724605383,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
221.724605383,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
221.724605383,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.45,% Clocks,,,0.00,5.26,
221.724605383,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
221.724605383,S1-C6,Frontend_Bound,35.29,% Slots,,,0.00,5.28,
221.724605383,S1-C6,Backend_Bound,40.42,% Slots,,,0.00,5.28,
221.724605383,S1-C6,Retiring,10.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S1-C6,Frontend_Bound.Frontend_Latency,30.22,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S1-C6,Backend_Bound.Memory_Bound,24.95,% Slots,,,0.00,5.28,
221.724605383,S1-C6,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.28,
221.724605383,S1-C6,Retiring.Microcode_Sequencer,3.99,% Slots,,idq.ms_uops,0.00,5.28,
221.724605383,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.29,
221.724605383,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.92,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
221.724605383,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
221.724605383,S1-C7,Frontend_Bound,37.75,% Slots,,,0.00,5.28,
221.724605383,S1-C7,Backend_Bound,41.04,% Slots,,,0.00,5.28,
221.724605383,S1-C7,Retiring,12.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
221.724605383,S1-C7,Frontend_Bound.Frontend_Latency,30.94,% Slots,,rs_events.empty_end,0.00,5.28,
221.724605383,S1-C7,Backend_Bound.Memory_Bound,31.01,% Slots,,,0.00,5.28,
221.724605383,S1-C7,Backend_Bound.Core_Bound,10.03,% Slots,,,0.00,5.28,
221.724605383,S1-C7,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.28,
221.724605383,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.29,
221.724605383,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
221.724605383,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.71,% Clocks,,idq.ms_switches,0.00,5.29,
221.724605383,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
221.724605383,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
221.724605383,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
221.724605383,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
221.724605383,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
221.724605383,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
221.724605383,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
221.724605383,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
223.256426363,S0-C0,Frontend_Bound,21.64,% Slots,,,0.00,5.23,
223.256426363,S0-C0,Backend_Bound,42.66,% Slots,,,0.00,5.23,
223.256426363,S0-C0,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.23,
223.256426363,S0-C0,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.22,
223.256426363,S0-C0,Backend_Bound.Core_Bound,14.44,% Slots,,,0.00,5.22,
223.256426363,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
223.256426363,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
223.256426363,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.07,% Clocks,,,0.00,5.22,
223.256426363,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C1,Frontend_Bound,24.31,% Slots,,,0.00,5.23,
223.256426363,S0-C1,Backend_Bound,49.85,% Slots,,,0.00,5.23,
223.256426363,S0-C1,Retiring,26.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
223.256426363,S0-C1,Backend_Bound.Memory_Bound,29.67,% Slots,,,0.00,5.22,
223.256426363,S0-C1,Backend_Bound.Core_Bound,20.18,% Slots,,,0.00,5.22,
223.256426363,S0-C1,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.22,
223.256426363,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.77,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
223.256426363,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
223.256426363,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.38,% Clocks,,,0.00,5.22,
223.256426363,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C2,Backend_Bound,44.05,% Slots,,,0.00,5.22,
223.256426363,S0-C2,Backend_Bound.Memory_Bound,27.18,% Slots,,,0.00,5.22,
223.256426363,S0-C2,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.22,
223.256426363,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
223.256426363,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.32,% Clocks,,,0.00,5.22,
223.256426363,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C3,Frontend_Bound,33.59,% Slots,,,0.00,5.23,
223.256426363,S0-C3,Backend_Bound,21.79,% Slots,,,0.00,5.23,
223.256426363,S0-C3,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.23,<==
223.256426363,S0-C3,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.22,
223.256426363,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.21,
223.256426363,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
223.256426363,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.76,% Clocks,,,0.00,5.22,
223.256426363,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C4,Frontend_Bound,25.36,% Slots,,,0.00,5.22,
223.256426363,S0-C4,Backend_Bound,48.64,% Slots,,,0.00,5.22,
223.256426363,S0-C4,Retiring,24.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
223.256426363,S0-C4,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.22,
223.256426363,S0-C4,Backend_Bound.Memory_Bound,28.01,% Slots,,,0.00,5.22,<==
223.256426363,S0-C4,Backend_Bound.Core_Bound,20.63,% Slots,,,0.00,5.22,
223.256426363,S0-C4,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.22,
223.256426363,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.39,% Clocks,,,0.00,5.2,
223.256426363,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
223.256426363,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.72,% Clocks,,idq.ms_switches,0.00,5.2,
223.256426363,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
223.256426363,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.50,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.23,
223.256426363,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
223.256426363,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.36,% Clocks,,,0.00,5.22,
223.256426363,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
223.256426363,S0-C5,Frontend_Bound,31.34,% Slots,,,0.00,5.22,
223.256426363,S0-C5,Backend_Bound,44.82,% Slots,,,0.00,5.22,
223.256426363,S0-C5,Retiring,19.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
223.256426363,S0-C5,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.22,
223.256426363,S0-C5,Backend_Bound.Memory_Bound,54.62,% Slots,,,0.00,5.22,
223.256426363,S0-C5,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.22,
223.256426363,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.03,% Clocks,,,0.00,5.21,
223.256426363,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.96,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
223.256426363,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
223.256426363,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.48,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.35,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
223.256426363,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,<==
223.256426363,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C6,Frontend_Bound,31.93,% Slots,,,0.00,5.23,
223.256426363,S0-C6,Backend_Bound,40.86,% Slots,,,0.00,5.23,
223.256426363,S0-C6,Retiring,14.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
223.256426363,S0-C6,Frontend_Bound.Frontend_Latency,30.00,% Slots,,rs_events.empty_end,0.00,5.23,
223.256426363,S0-C6,Backend_Bound.Memory_Bound,83.09,% Slots,,,0.00,5.22,<==
223.256426363,S0-C6,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.22,
223.256426363,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.89,% Clocks,,,0.00,5.21,
223.256426363,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.55,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
223.256426363,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
223.256426363,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.03,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
223.256426363,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
223.256426363,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
223.256426363,S0-C7,Backend_Bound,38.55,% Slots,,,0.00,5.23,
223.256426363,S0-C7,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.22,
223.256426363,S0-C7,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.22,
223.256426363,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
223.256426363,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.29,% Clocks,,,0.00,5.22,
223.256426363,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C0,Frontend_Bound,27.85,% Slots,,,0.00,5.23,
223.256426363,S1-C0,Backend_Bound,27.31,% Slots,,,0.00,5.23,
223.256426363,S1-C0,Retiring,31.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
223.256426363,S1-C0,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.23,
223.256426363,S1-C0,Backend_Bound.Memory_Bound,45.13,% Slots,,,0.00,5.22,
223.256426363,S1-C0,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.23,<==
223.256426363,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.95,% Clocks,,,0.00,5.21,
223.256426363,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
223.256426363,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.71,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C1,Backend_Bound,35.54,% Slots,,,0.00,5.22,<==
223.256426363,S1-C1,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.22,
223.256426363,S1-C1,Backend_Bound.Core_Bound,18.39,% Slots,,,0.00,5.22,
223.256426363,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
223.256426363,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.46,% Clocks,,,0.00,5.22,
223.256426363,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C2,Frontend_Bound,24.99,% Slots,,,0.00,5.23,
223.256426363,S1-C2,Backend_Bound,44.17,% Slots,,,0.00,5.23,
223.256426363,S1-C2,Retiring,40.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
223.256426363,S1-C2,Frontend_Bound.Frontend_Latency,20.64,% Slots,,rs_events.empty_end,0.00,5.23,
223.256426363,S1-C2,Backend_Bound.Core_Bound,56.19,% Slots,,,0.00,5.22,<==
223.256426363,S1-C2,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.23,
223.256426363,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.21,
223.256426363,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
223.256426363,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.41,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C3,Backend_Bound,66.13,% Slots,,,0.00,5.23,
223.256426363,S1-C3,Retiring,50.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
223.256426363,S1-C3,Backend_Bound.Core_Bound,89.89,% Slots,,,0.00,5.22,<==
223.256426363,S1-C3,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.23,
223.256426363,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.44,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C4,Bad_Speculation,12.48,% Slots,,,0.00,5.22,
223.256426363,S1-C4,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.22,
223.256426363,S1-C4,Backend_Bound,46.63,% Slots,,,0.00,5.22,<==
223.256426363,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C5,Backend_Bound,49.56,% Slots,,,0.00,5.22,
223.256426363,S1-C5,Retiring,10.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
223.256426363,S1-C5,Backend_Bound.Memory_Bound,20.62,% Slots,,,0.00,5.21,
223.256426363,S1-C5,Backend_Bound.Core_Bound,28.94,% Slots,,,0.00,5.21,
223.256426363,S1-C5,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.22,
223.256426363,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
223.256426363,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.06,% Clocks,,,0.00,5.22,<==
223.256426363,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C6,Backend_Bound,68.41,% Slots,,,0.00,5.23,
223.256426363,S1-C6,Retiring,13.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
223.256426363,S1-C6,Backend_Bound.Core_Bound,73.81,% Slots,,,0.00,5.21,<==
223.256426363,S1-C6,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.22,
223.256426363,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C7,Backend_Bound,68.17,% Slots,,,0.00,5.23,
223.256426363,S1-C7,Retiring,12.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
223.256426363,S1-C7,Backend_Bound.Memory_Bound,48.33,% Slots,,,0.00,5.22,
223.256426363,S1-C7,Backend_Bound.Core_Bound,19.85,% Slots,,,0.00,5.22,
223.256426363,S1-C7,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.22,
223.256426363,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.21,
223.256426363,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
223.256426363,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
223.256426363,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
223.256426363,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
223.256426363,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
223.256426363,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
223.256426363,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
223.256426363,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
225.811150092,S0-C0,Frontend_Bound,26.52,% Slots,,,0.00,5.22,
225.811150092,S0-C0,Backend_Bound,23.70,% Slots,,,0.00,5.21,
225.811150092,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.22,
225.811150092,S0-C0,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.15,
225.811150092,S0-C0,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.15,
225.811150092,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.08,% Core_Clocks,,,0.00,5.17,<==
225.811150092,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.06,% Clocks,,,0.00,5.32,
225.811150092,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
225.811150092,S0-C1,Frontend_Bound,35.16,% Slots,,,0.00,5.22,
225.811150092,S0-C1,Backend_Bound,37.61,% Slots,,,0.00,5.21,
225.811150092,S0-C1,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S0-C1,Frontend_Bound.Frontend_Latency,30.61,% Slots,,rs_events.empty_end,0.00,5.23,
225.811150092,S0-C1,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.16,
225.811150092,S0-C1,Backend_Bound.Core_Bound,24.03,% Slots,,,0.00,5.16,<==
225.811150092,S0-C1,Retiring.Microcode_Sequencer,9.06,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.61,% Clocks,,,0.00,5.32,
225.811150092,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
225.811150092,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.55,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
225.811150092,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C2,Frontend_Bound,28.41,% Slots,,,0.00,5.22,
225.811150092,S0-C2,Backend_Bound,24.87,% Slots,,,0.00,5.21,
225.811150092,S0-C2,Retiring,48.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S0-C2,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.22,
225.811150092,S0-C2,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.15,
225.811150092,S0-C2,Retiring.Microcode_Sequencer,10.92,% Slots,,idq.ms_uops,0.00,5.31,<==
225.811150092,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.32,
225.811150092,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.38,% Clocks,,,0.00,5.32,
225.811150092,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
225.811150092,S0-C3,Backend_Bound,70.19,% Slots,,,0.00,5.21,
225.811150092,S0-C3,Retiring,14.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S0-C3,Backend_Bound.Memory_Bound,20.64,% Slots,,,0.00,5.15,
225.811150092,S0-C3,Backend_Bound.Core_Bound,49.55,% Slots,,,0.00,5.15,<==
225.811150092,S0-C3,Retiring.Microcode_Sequencer,9.86,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
225.811150092,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
225.811150092,S0-C4,Frontend_Bound,27.79,% Slots,,,0.00,5.22,
225.811150092,S0-C4,Backend_Bound,51.81,% Slots,,,0.00,5.21,
225.811150092,S0-C4,Retiring,18.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S0-C4,Frontend_Bound.Frontend_Latency,30.78,% Slots,,rs_events.empty_end,0.00,5.22,
225.811150092,S0-C4,Backend_Bound.Memory_Bound,16.88,% Slots,,,0.00,5.15,
225.811150092,S0-C4,Backend_Bound.Core_Bound,34.93,% Slots,,,0.00,5.15,
225.811150092,S0-C4,Retiring.Microcode_Sequencer,9.24,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.32,
225.811150092,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
225.811150092,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
225.811150092,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.61,% Clocks,,,0.00,5.32,<==
225.811150092,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
225.811150092,S0-C5,Frontend_Bound,28.44,% Slots,,,0.00,5.22,
225.811150092,S0-C5,Backend_Bound,46.49,% Slots,,,0.00,5.21,
225.811150092,S0-C5,Retiring,16.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S0-C5,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.22,
225.811150092,S0-C5,Backend_Bound.Memory_Bound,19.59,% Slots,,,0.00,5.15,
225.811150092,S0-C5,Backend_Bound.Core_Bound,26.90,% Slots,,,0.00,5.15,
225.811150092,S0-C5,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.08,% Clocks,,,0.00,5.33,
225.811150092,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
225.811150092,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.45,% Clocks,,idq.ms_switches,0.00,5.33,
225.811150092,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
225.811150092,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.25,% Clocks,,,0.00,5.32,<==
225.811150092,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
225.811150092,S0-C6,Frontend_Bound,30.52,% Slots,,,0.00,5.22,
225.811150092,S0-C6,Backend_Bound,49.89,% Slots,,,0.00,5.21,
225.811150092,S0-C6,Retiring,22.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S0-C6,Frontend_Bound.Frontend_Latency,25.85,% Slots,,rs_events.empty_end,0.00,5.22,
225.811150092,S0-C6,Backend_Bound.Memory_Bound,37.53,% Slots,,,0.00,5.16,<==
225.811150092,S0-C6,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.16,
225.811150092,S0-C6,Retiring.Microcode_Sequencer,9.31,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.24,% Clocks,,,0.00,5.32,
225.811150092,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
225.811150092,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
225.811150092,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.71,% Clocks,,,0.00,5.32,
225.811150092,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C7,Frontend_Bound,22.66,% Slots,,,0.00,5.22,
225.811150092,S0-C7,Backend_Bound,58.45,% Slots,,,0.00,5.21,
225.811150092,S0-C7,Retiring,40.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S0-C7,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.22,
225.811150092,S0-C7,Backend_Bound.Memory_Bound,62.19,% Slots,,,0.00,5.16,<==
225.811150092,S0-C7,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.28,% Clocks,,,0.00,5.32,
225.811150092,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
225.811150092,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.25,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
225.811150092,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C0,Frontend_Bound,26.09,% Slots,,,0.00,5.22,
225.811150092,S1-C0,Backend_Bound,38.23,% Slots,,,0.00,5.21,
225.811150092,S1-C0,Retiring,16.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S1-C0,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.22,
225.811150092,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.28,% Slots,,,0.00,5.22,
225.811150092,S1-C0,Backend_Bound.Memory_Bound,97.91,% Slots,,,0.00,5.16,
225.811150092,S1-C0,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.32,
225.811150092,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
225.811150092,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.41,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.23,% Core_Clocks,,,0.00,5.17,
225.811150092,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.93,% Core_Clocks,,,0.00,5.32,
225.811150092,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
225.811150092,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C1,Frontend_Bound,39.77,% Slots,,,0.00,5.31,
225.811150092,S1-C1,Backend_Bound,37.55,% Slots,,,0.00,5.31,
225.811150092,S1-C1,Retiring,20.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
225.811150092,S1-C1,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.25,
225.811150092,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.31,
225.811150092,S1-C1,Backend_Bound.Memory_Bound,29.08,% Slots,,,0.00,5.16,
225.811150092,S1-C1,Retiring.Microcode_Sequencer,10.97,% Slots,,idq.ms_uops,0.00,5.19,
225.811150092,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.32,
225.811150092,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
225.811150092,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.19,% Clocks,,idq.ms_switches,0.00,5.32,<==
225.811150092,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.15,% Core_Clocks,,,0.00,5.32,
225.811150092,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
225.811150092,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C2,Frontend_Bound,35.16,% Slots,,,0.00,5.31,
225.811150092,S1-C2,Backend_Bound,41.34,% Slots,,,0.00,5.31,
225.811150092,S1-C2,Retiring,13.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
225.811150092,S1-C2,Frontend_Bound.Frontend_Latency,16.48,% Slots,,rs_events.empty_end,0.00,5.24,
225.811150092,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.11,% Slots,,,0.00,5.31,
225.811150092,S1-C2,Backend_Bound.Memory_Bound,32.90,% Slots,,,0.00,5.16,
225.811150092,S1-C2,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.19,
225.811150092,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.32,
225.811150092,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
225.811150092,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.73,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.95,% Core_Clocks,,,0.00,5.17,
225.811150092,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.05,% Core_Clocks,,,0.00,5.32,
225.811150092,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
225.811150092,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.12,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
225.811150092,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
225.811150092,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C3,Frontend_Bound,40.38,% Slots,,,0.00,5.31,
225.811150092,S1-C3,Backend_Bound,36.63,% Slots,,,0.00,5.31,
225.811150092,S1-C3,Retiring,14.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
225.811150092,S1-C3,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,0.00,5.24,<==
225.811150092,S1-C3,Backend_Bound.Memory_Bound,25.66,% Slots,,,0.00,5.16,
225.811150092,S1-C3,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.16,
225.811150092,S1-C3,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.19,
225.811150092,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.32,
225.811150092,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
225.811150092,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C4,Frontend_Bound,36.95,% Slots,,,0.00,5.31,
225.811150092,S1-C4,Backend_Bound,41.22,% Slots,,,0.00,5.31,
225.811150092,S1-C4,Retiring,15.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
225.811150092,S1-C4,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.24,
225.811150092,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.31,
225.811150092,S1-C4,Backend_Bound.Memory_Bound,30.56,% Slots,,,0.00,5.16,<==
225.811150092,S1-C4,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.16,
225.811150092,S1-C4,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.19,
225.811150092,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.67,% Clocks,,,0.00,5.32,
225.811150092,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
225.811150092,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.07,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.74,% Core_Clocks,,,0.00,5.32,
225.811150092,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
225.811150092,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C5,Frontend_Bound,36.28,% Slots,,,0.00,5.31,
225.811150092,S1-C5,Backend_Bound,42.12,% Slots,,,0.00,5.31,<==
225.811150092,S1-C5,Retiring,16.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S1-C5,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.26,
225.811150092,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.88,% Slots,,,0.00,5.31,
225.811150092,S1-C5,Retiring.Microcode_Sequencer,12.57,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.32,
225.811150092,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
225.811150092,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.59,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.55,% Core_Clocks,,,0.00,5.32,
225.811150092,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C6,Frontend_Bound,21.06,% Slots,,,0.00,5.31,
225.811150092,S1-C6,Backend_Bound,32.43,% Slots,,,0.00,5.31,
225.811150092,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.11,% Slots,,,0.00,5.31,
225.811150092,S1-C6,Backend_Bound.Memory_Bound,39.14,% Slots,,,0.00,5.16,
225.811150092,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.63,% Core_Clocks,,,0.00,5.17,
225.811150092,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.76,% Core_Clocks,,,0.00,5.32,
225.811150092,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
225.811150092,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C7,Frontend_Bound,34.60,% Slots,,,0.00,5.31,
225.811150092,S1-C7,Backend_Bound,44.02,% Slots,,,0.00,5.31,
225.811150092,S1-C7,Retiring,17.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
225.811150092,S1-C7,Frontend_Bound.Frontend_Latency,20.27,% Slots,,rs_events.empty_end,0.00,5.25,
225.811150092,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.31,
225.811150092,S1-C7,Backend_Bound.Memory_Bound,33.28,% Slots,,,0.00,5.16,
225.811150092,S1-C7,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.16,
225.811150092,S1-C7,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.31,
225.811150092,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.32,
225.811150092,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
225.811150092,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.32,
225.811150092,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,53.24,% Core_Clocks,,,0.00,5.32,
225.811150092,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
225.811150092,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
225.811150092,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
225.811150092,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
227.337089782,S0-C0,Frontend_Bound,36.86,% Slots,,,0.00,5.25,
227.337089782,S0-C0,Backend_Bound,12.65,% Slots,,,0.00,5.25,
227.337089782,S0-C0,Retiring,36.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
227.337089782,S0-C0,Frontend_Bound.Frontend_Latency,22.76,% Slots,,rs_events.empty_end,0.00,5.25,
227.337089782,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.13,% Slots,,,0.00,5.25,
227.337089782,S0-C0,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.25,
227.337089782,S0-C0,Retiring.Microcode_Sequencer,2.03,% Slots,,idq.ms_uops,0.00,5.26,
227.337089782,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
227.337089782,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.18,% Clocks,,idq.ms_switches,0.00,5.24,<==
227.337089782,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.25,% Core_Clocks,,,0.00,5.25,
227.337089782,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
227.337089782,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,14.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
227.337089782,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C1,Backend_Bound,51.74,% Slots,,,0.00,5.25,
227.337089782,S0-C1,Backend_Bound.Core_Bound,90.30,% Slots,,,0.00,5.25,
227.337089782,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.70,% Clocks,,,0.00,5.24,<==
227.337089782,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C2,Backend_Bound,62.96,% Slots,,,0.00,5.25,
227.337089782,S0-C2,Backend_Bound.Memory_Bound,25.69,% Slots,,,0.00,5.25,
227.337089782,S0-C2,Backend_Bound.Core_Bound,37.27,% Slots,,,0.00,5.25,
227.337089782,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
227.337089782,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
227.337089782,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.62,% Clocks,,,0.00,5.24,<==
227.337089782,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C3,Backend_Bound,32.61,% Slots,,,0.00,5.25,<==
227.337089782,S0-C3,Backend_Bound.Memory_Bound,14.09,% Slots,,,0.00,5.25,
227.337089782,S0-C3,Backend_Bound.Core_Bound,18.52,% Slots,,,0.00,5.25,
227.337089782,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
227.337089782,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.45,% Clocks,,,0.00,5.24,
227.337089782,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C4,Frontend_Bound,21.16,% Slots,,,0.00,5.25,
227.337089782,S0-C4,Backend_Bound,45.75,% Slots,,,0.00,5.25,
227.337089782,S0-C4,Retiring,29.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S0-C4,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.25,
227.337089782,S0-C4,Backend_Bound.Core_Bound,57.11,% Slots,,,0.00,5.25,
227.337089782,S0-C4,Retiring.Microcode_Sequencer,11.82,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
227.337089782,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.11,% Clocks,,idq.ms_switches,0.00,5.25,
227.337089782,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.76,% Clocks,,,0.00,5.24,<==
227.337089782,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C5,Backend_Bound,49.18,% Slots,,,0.00,5.25,
227.337089782,S0-C5,Retiring,19.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S0-C5,Backend_Bound.Memory_Bound,41.50,% Slots,,,0.00,5.25,
227.337089782,S0-C5,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.25,
227.337089782,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
227.337089782,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
227.337089782,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C6,Bad_Speculation,11.02,% Slots,,,0.00,5.25,
227.337089782,S0-C6,Bad_Speculation.Branch_Mispredicts,10.23,% Slots,,br_misp_retired.all_branches,0.00,5.25,
227.337089782,S0-C6,Backend_Bound,40.65,% Slots,,,0.00,5.25,
227.337089782,S0-C6,Retiring,20.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
227.337089782,S0-C6,Backend_Bound.Core_Bound,62.86,% Slots,,,0.00,5.25,
227.337089782,S0-C6,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.26,
227.337089782,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.24,
227.337089782,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.73,% Clocks,,,0.00,5.24,<==
227.337089782,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C7,Backend_Bound,55.42,% Slots,,,0.00,5.25,
227.337089782,S0-C7,Retiring,29.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S0-C7,Backend_Bound.Core_Bound,67.41,% Slots,,,0.00,5.25,
227.337089782,S0-C7,Retiring.Microcode_Sequencer,12.11,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.09,% Clocks,,idq.ms_switches,0.00,5.24,
227.337089782,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.01,% Clocks,,,0.00,5.24,<==
227.337089782,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C0,Frontend_Bound,38.58,% Slots,,,0.00,5.24,
227.337089782,S1-C0,Backend_Bound,33.42,% Slots,,,0.00,5.24,
227.337089782,S1-C0,Retiring,19.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S1-C0,Frontend_Bound.Frontend_Latency,31.24,% Slots,,rs_events.empty_end,0.00,5.24,<==
227.337089782,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.59,% Slots,,,0.00,5.24,
227.337089782,S1-C0,Backend_Bound.Memory_Bound,42.11,% Slots,,,0.00,5.24,
227.337089782,S1-C0,Retiring.Microcode_Sequencer,4.71,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.25,
227.337089782,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
227.337089782,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.75,% Clocks,,idq.ms_switches,0.00,5.25,
227.337089782,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.66,% Core_Clocks,,,0.00,5.24,
227.337089782,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
227.337089782,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
227.337089782,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C1,Frontend_Bound,35.87,% Slots,,,0.00,5.25,
227.337089782,S1-C1,Backend_Bound,40.28,% Slots,,,0.00,5.25,
227.337089782,S1-C1,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S1-C1,Frontend_Bound.Frontend_Latency,28.93,% Slots,,rs_events.empty_end,0.00,5.24,
227.337089782,S1-C1,Backend_Bound.Memory_Bound,34.21,% Slots,,,0.00,5.24,<==
227.337089782,S1-C1,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.13,% Clocks,,,0.00,5.25,
227.337089782,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.06,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
227.337089782,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
227.337089782,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.25,
227.337089782,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
227.337089782,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
227.337089782,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C2,Frontend_Bound,41.83,% Slots,,,0.00,5.26,
227.337089782,S1-C2,Backend_Bound,37.54,% Slots,,,0.00,5.26,
227.337089782,S1-C2,Retiring,22.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S1-C2,Frontend_Bound.Frontend_Latency,32.65,% Slots,,rs_events.empty_end,0.00,5.25,<==
227.337089782,S1-C2,Backend_Bound.Memory_Bound,31.12,% Slots,,,0.00,5.25,
227.337089782,S1-C2,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.24,
227.337089782,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
227.337089782,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.24,
227.337089782,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
227.337089782,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
227.337089782,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
227.337089782,S1-C3,Frontend_Bound,26.46,% Slots,,,0.00,5.26,
227.337089782,S1-C3,Backend_Bound,50.86,% Slots,,,0.00,5.26,
227.337089782,S1-C3,Retiring,21.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
227.337089782,S1-C3,Frontend_Bound.Frontend_Latency,27.78,% Slots,,rs_events.empty_end,0.00,5.25,
227.337089782,S1-C3,Retiring.Microcode_Sequencer,8.29,% Slots,,idq.ms_uops,0.00,5.24,
227.337089782,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,0.00,5.25,
227.337089782,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
227.337089782,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.38,% Clocks,,idq.ms_switches,0.00,5.25,
227.337089782,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
227.337089782,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
227.337089782,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C4,Frontend_Bound,22.76,% Slots,,,0.00,5.26,
227.337089782,S1-C4,Backend_Bound,56.99,% Slots,,,0.00,5.26,
227.337089782,S1-C4,Retiring,24.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S1-C4,Frontend_Bound.Frontend_Latency,18.73,% Slots,,rs_events.empty_end,0.00,5.25,
227.337089782,S1-C4,Retiring.Microcode_Sequencer,10.13,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.25,
227.337089782,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.88,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
227.337089782,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
227.337089782,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.25,
227.337089782,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
227.337089782,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
227.337089782,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C5,Backend_Bound,59.40,% Slots,,,0.00,5.25,
227.337089782,S1-C5,Retiring,30.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S1-C5,Backend_Bound.Memory_Bound,102.70,% Slots,,,0.00,5.25,<==
227.337089782,S1-C5,Retiring.Microcode_Sequencer,11.53,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.20,% Clocks,,idq.ms_switches,0.00,5.25,
227.337089782,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
227.337089782,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
227.337089782,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C6,Frontend_Bound,20.66,% Slots,,,0.00,5.26,
227.337089782,S1-C6,Backend_Bound,29.67,% Slots,,,0.00,5.26,
227.337089782,S1-C6,Backend_Bound.Memory_Bound,12.14,% Slots,,,0.00,5.25,
227.337089782,S1-C6,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.25,
227.337089782,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
227.337089782,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.92,% Clocks,,,0.00,5.24,<==
227.337089782,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C7,Backend_Bound,59.80,% Slots,,,0.00,5.25,<==
227.337089782,S1-C7,Retiring,28.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
227.337089782,S1-C7,Retiring.Microcode_Sequencer,11.25,% Slots,,idq.ms_uops,0.00,5.25,
227.337089782,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.42,% Clocks,,idq.ms_switches,0.00,5.24,
227.337089782,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
227.337089782,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
228.892410266,S0-C0,Frontend_Bound,44.12,% Slots,,,0.00,5.13,
228.892410266,S0-C0,Backend_Bound,34.51,% Slots,,,0.00,5.13,
228.892410266,S0-C0,Retiring,11.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S0-C0,Frontend_Bound.Frontend_Latency,38.21,% Slots,,rs_events.empty_end,0.00,5.13,
228.892410266,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.13,
228.892410266,S0-C0,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.13,
228.892410266,S0-C0,Backend_Bound.Core_Bound,22.06,% Slots,,,0.00,5.13,
228.892410266,S0-C0,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.95,% Clocks,,,0.00,5.14,
228.892410266,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.53,% Clocks,,itlb_misses.walk_completed,0.00,5.14,
228.892410266,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
228.892410266,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.28,% Core_Clocks,,,0.00,5.4,
228.892410266,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
228.892410266,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C1,Frontend_Bound,43.74,% Slots,,,0.00,5.14,
228.892410266,S0-C1,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S0-C1,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.14,<==
228.892410266,S0-C1,Retiring.Microcode_Sequencer,3.42,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.13,
228.892410266,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
228.892410266,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.44,% Clocks,,idq.ms_switches,0.00,5.13,
228.892410266,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C2,Frontend_Bound,35.86,% Slots,,,0.00,5.14,<==
228.892410266,S0-C2,Backend_Bound,14.39,% Slots,,,0.00,5.14,
228.892410266,S0-C2,Retiring,31.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S0-C2,Frontend_Bound.Frontend_Latency,20.98,% Slots,,rs_events.empty_end,0.00,5.14,
228.892410266,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.36,% Slots,,,0.00,5.14,
228.892410266,S0-C2,Retiring.Microcode_Sequencer,2.62,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.14,
228.892410266,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
228.892410266,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.49,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.44,% Core_Clocks,,,0.00,5.4,
228.892410266,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C3,Frontend_Bound,22.40,% Slots,,,0.00,5.14,
228.892410266,S0-C3,Backend_Bound,33.24,% Slots,,,0.00,5.14,<==
228.892410266,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.14,
228.892410266,S0-C3,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.14,
228.892410266,S0-C3,Backend_Bound.Core_Bound,14.56,% Slots,,,0.00,5.14,
228.892410266,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.73,% Core_Clocks,,,0.00,5.4,
228.892410266,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C4,Frontend_Bound,28.32,% Slots,,,0.00,5.14,
228.892410266,S0-C4,Bad_Speculation,12.48,% Slots,,,0.00,5.14,
228.892410266,S0-C4,Backend_Bound,24.50,% Slots,,,0.00,5.14,
228.892410266,S0-C4,Retiring,22.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S0-C4,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.14,
228.892410266,S0-C4,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.13,
228.892410266,S0-C4,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.14,
228.892410266,S0-C4,Retiring.Microcode_Sequencer,3.73,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.14,
228.892410266,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,<==
228.892410266,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.26,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C5,Frontend_Bound,23.45,% Slots,,,0.00,5.13,
228.892410266,S0-C5,Backend_Bound,33.85,% Slots,,,0.00,5.13,<==
228.892410266,S0-C5,Backend_Bound.Memory_Bound,16.46,% Slots,,,0.00,5.13,
228.892410266,S0-C5,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.13,
228.892410266,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.95,% Clocks,,,0.00,5.15,
228.892410266,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C6,Frontend_Bound,39.06,% Slots,,,0.00,5.13,
228.892410266,S0-C6,Backend_Bound,42.41,% Slots,,,0.00,5.13,
228.892410266,S0-C6,Retiring,15.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S0-C6,Frontend_Bound.Frontend_Latency,32.36,% Slots,,rs_events.empty_end,0.00,5.13,
228.892410266,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.64,% Slots,,,0.00,5.13,
228.892410266,S0-C6,Backend_Bound.Memory_Bound,17.45,% Slots,,,0.00,5.13,
228.892410266,S0-C6,Backend_Bound.Core_Bound,24.96,% Slots,,,0.00,5.13,<==
228.892410266,S0-C6,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.15,% Clocks,,,0.00,5.14,
228.892410266,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.09,% Clocks,,itlb_misses.walk_completed,0.00,5.14,
228.892410266,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
228.892410266,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.03,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
228.892410266,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C7,Frontend_Bound,45.58,% Slots,,,0.00,5.13,
228.892410266,S0-C7,Backend_Bound,26.01,% Slots,,,0.00,5.13,
228.892410266,S0-C7,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S0-C7,Frontend_Bound.Frontend_Latency,32.83,% Slots,,rs_events.empty_end,0.00,5.13,
228.892410266,S0-C7,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.13,
228.892410266,S0-C7,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.80,% Clocks,,,0.00,5.14,
228.892410266,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.34,% Clocks,,itlb_misses.walk_completed,0.00,5.14,
228.892410266,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,<==
228.892410266,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.69,% Clocks,,,0.00,5.15,
228.892410266,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C0,Frontend_Bound,27.88,% Slots,,,0.00,5.14,
228.892410266,S1-C0,Bad_Speculation,10.55,% Slots,,,0.00,5.14,
228.892410266,S1-C0,Backend_Bound,27.66,% Slots,,,0.00,5.14,
228.892410266,S1-C0,Retiring,34.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S1-C0,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.14,
228.892410266,S1-C0,Frontend_Bound.Frontend_Bandwidth,21.69,% Slots,,,0.00,5.14,
228.892410266,S1-C0,Bad_Speculation.Branch_Mispredicts,10.19,% Slots,,br_misp_retired.all_branches,0.00,5.13,
228.892410266,S1-C0,Backend_Bound.Memory_Bound,13.85,% Slots,,,0.00,5.14,
228.892410266,S1-C0,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.14,
228.892410266,S1-C0,Retiring.Microcode_Sequencer,2.84,% Slots,,idq.ms_uops,0.00,5.13,<==
228.892410266,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.14,
228.892410266,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
228.892410266,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.91,% Core_Clocks,,,0.00,5.4,
228.892410266,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C1,Frontend_Bound,33.77,% Slots,,,0.00,5.14,
228.892410266,S1-C1,Backend_Bound,42.61,% Slots,,,0.00,5.14,
228.892410266,S1-C1,Retiring,28.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S1-C1,Frontend_Bound.Frontend_Latency,61.78,% Slots,,rs_events.empty_end,0.00,5.14,
228.892410266,S1-C1,Retiring.Microcode_Sequencer,11.28,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.35,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
228.892410266,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C2,Frontend_Bound,42.16,% Slots,,,0.00,5.14,
228.892410266,S1-C2,Backend_Bound,38.71,% Slots,,,0.00,5.14,
228.892410266,S1-C2,Retiring,19.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S1-C2,Frontend_Bound.Frontend_Latency,48.98,% Slots,,rs_events.empty_end,0.00,5.14,
228.892410266,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.96,% Slots,,,0.00,5.14,
228.892410266,S1-C2,Backend_Bound.Memory_Bound,19.32,% Slots,,,0.00,5.14,
228.892410266,S1-C2,Backend_Bound.Core_Bound,19.39,% Slots,,,0.00,5.14,
228.892410266,S1-C2,Retiring.Microcode_Sequencer,8.30,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
228.892410266,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.73,% Clocks,,idq.ms_switches,0.00,5.14,<==
228.892410266,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.58,% Clocks,,,0.00,5.14,
228.892410266,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C3,Frontend_Bound,20.29,% Slots,,,0.00,5.13,
228.892410266,S1-C3,Backend_Bound,30.35,% Slots,,,0.00,5.13,
228.892410266,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.48,% Slots,,,0.00,5.13,
228.892410266,S1-C3,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.13,
228.892410266,S1-C3,Backend_Bound.Core_Bound,12.21,% Slots,,,0.00,5.13,
228.892410266,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.47,% Core_Clocks,,,0.00,5.4,
228.892410266,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.97,% Core_Clocks,,,0.00,5.4,
228.892410266,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
228.892410266,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.81,% Clocks,,,0.00,5.14,
228.892410266,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C4,Frontend_Bound,22.83,% Slots,,,0.00,5.13,
228.892410266,S1-C4,Backend_Bound,47.15,% Slots,,,0.00,5.13,
228.892410266,S1-C4,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S1-C4,Frontend_Bound.Frontend_Latency,30.88,% Slots,,rs_events.empty_end,0.00,5.13,
228.892410266,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.58,% Slots,,,0.00,5.13,
228.892410266,S1-C4,Backend_Bound.Memory_Bound,17.99,% Slots,,,0.00,5.13,
228.892410266,S1-C4,Backend_Bound.Core_Bound,29.16,% Slots,,,0.00,5.13,<==
228.892410266,S1-C4,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.14,
228.892410266,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
228.892410266,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
228.892410266,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C5,Frontend_Bound,37.39,% Slots,,,0.00,5.14,
228.892410266,S1-C5,Backend_Bound,38.54,% Slots,,,0.00,5.14,
228.892410266,S1-C5,Retiring,34.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S1-C5,Frontend_Bound.Frontend_Latency,61.50,% Slots,,rs_events.empty_end,0.00,5.14,
228.892410266,S1-C5,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.14,
228.892410266,S1-C5,Backend_Bound.Core_Bound,23.21,% Slots,,,0.00,5.14,<==
228.892410266,S1-C5,Retiring.Microcode_Sequencer,12.44,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
228.892410266,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.59,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C6,Frontend_Bound,32.90,% Slots,,,0.00,5.14,
228.892410266,S1-C6,Backend_Bound,41.64,% Slots,,,0.00,5.14,
228.892410266,S1-C6,Retiring,32.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S1-C6,Frontend_Bound.Frontend_Latency,71.20,% Slots,,rs_events.empty_end,0.00,5.14,
228.892410266,S1-C6,Backend_Bound.Memory_Bound,15.57,% Slots,,,0.00,5.14,
228.892410266,S1-C6,Backend_Bound.Core_Bound,26.07,% Slots,,,0.00,5.14,
228.892410266,S1-C6,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.84,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.15,% Clocks,,,0.00,5.15,<==
228.892410266,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
228.892410266,S1-C7,Frontend_Bound,37.40,% Slots,,,0.00,5.14,
228.892410266,S1-C7,Backend_Bound,38.78,% Slots,,,0.00,5.14,
228.892410266,S1-C7,Retiring,32.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
228.892410266,S1-C7,Frontend_Bound.Frontend_Latency,55.95,% Slots,,rs_events.empty_end,0.00,5.14,
228.892410266,S1-C7,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.14,
228.892410266,S1-C7,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.14,
228.892410266,S1-C7,Retiring.Microcode_Sequencer,11.41,% Slots,,idq.ms_uops,0.00,5.13,
228.892410266,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
228.892410266,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.60,% Clocks,,idq.ms_switches,0.00,5.14,
228.892410266,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
228.892410266,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.23,% Clocks,,,0.00,5.15,<==
228.892410266,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
228.892410266,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
228.892410266,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
230.445226991,S0-C0,Frontend_Bound,29.15,% Slots,,,0.00,5.15,
230.445226991,S0-C0,Backend_Bound,28.11,% Slots,,,0.00,5.15,
230.445226991,S0-C0,Retiring,45.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
230.445226991,S0-C0,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.15,
230.445226991,S0-C0,Backend_Bound.Memory_Bound,27.70,% Slots,,,0.00,5.15,
230.445226991,S0-C0,Retiring.Microcode_Sequencer,4.25,% Slots,,idq.ms_uops,0.00,5.39,<==
230.445226991,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
230.445226991,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.87,% Clocks,,idq.ms_switches,0.00,5.42,
230.445226991,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
230.445226991,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
230.445226991,S0-C1,Frontend_Bound,24.97,% Slots,,,0.00,5.15,
230.445226991,S0-C1,Backend_Bound,47.87,% Slots,,,0.00,5.15,
230.445226991,S0-C1,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
230.445226991,S0-C1,Frontend_Bound.Frontend_Latency,28.64,% Slots,,rs_events.empty_end,0.00,5.15,
230.445226991,S0-C1,Backend_Bound.Memory_Bound,34.99,% Slots,,,0.00,5.15,
230.445226991,S0-C1,Backend_Bound.Core_Bound,12.87,% Slots,,,0.00,5.15,
230.445226991,S0-C1,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.39,
230.445226991,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
230.445226991,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.85,% Clocks,,idq.ms_switches,0.00,5.41,
230.445226991,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
230.445226991,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.14,% Clocks,,,0.00,5.15,
230.445226991,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C2,Frontend_Bound,35.19,% Slots,,,0.00,5.15,
230.445226991,S0-C2,Backend_Bound,10.93,% Slots,,,0.00,5.15,
230.445226991,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.64,% Slots,,,0.00,5.15,
230.445226991,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.00,% Core_Clocks,,,0.00,5.15,<==
230.445226991,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.73,% Core_Clocks,,,0.00,5.16,
230.445226991,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
230.445226991,S0-C3,Backend_Bound,73.08,% Slots,,,0.00,5.15,
230.445226991,S0-C3,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
230.445226991,S0-C3,Backend_Bound.Memory_Bound,18.69,% Slots,,,0.00,5.15,
230.445226991,S0-C3,Backend_Bound.Core_Bound,54.39,% Slots,,,0.00,5.15,<==
230.445226991,S0-C3,Retiring.Microcode_Sequencer,7.60,% Slots,,idq.ms_uops,0.00,5.39,
230.445226991,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.30,% Clocks,,idq.ms_switches,0.00,5.41,
230.445226991,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
230.445226991,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C4,Backend_Bound,53.97,% Slots,,,0.00,5.16,
230.445226991,S0-C4,Retiring,19.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
230.445226991,S0-C4,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.15,
230.445226991,S0-C4,Backend_Bound.Core_Bound,42.01,% Slots,,,0.00,5.15,<==
230.445226991,S0-C4,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.4,
230.445226991,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.28,% Clocks,,idq.ms_switches,0.00,5.41,
230.445226991,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
230.445226991,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C5,Backend_Bound,38.78,% Slots,,,0.00,5.15,
230.445226991,S0-C5,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.15,
230.445226991,S0-C5,Backend_Bound.Core_Bound,26.84,% Slots,,,0.00,5.15,
230.445226991,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
230.445226991,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.29,% Clocks,,,0.00,5.15,<==
230.445226991,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C6,Backend_Bound,46.51,% Slots,,,0.00,5.15,
230.445226991,S0-C6,Backend_Bound.Memory_Bound,18.56,% Slots,,,0.00,5.15,
230.445226991,S0-C6,Backend_Bound.Core_Bound,27.95,% Slots,,,0.00,5.15,
230.445226991,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
230.445226991,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.02,% Clocks,,,0.00,5.16,<==
230.445226991,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C7,Backend_Bound,61.65,% Slots,,,0.00,5.15,
230.445226991,S0-C7,Retiring,22.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
230.445226991,S0-C7,Backend_Bound.Memory_Bound,14.49,% Slots,,,0.00,5.15,
230.445226991,S0-C7,Backend_Bound.Core_Bound,47.16,% Slots,,,0.00,5.15,<==
230.445226991,S0-C7,Retiring.Microcode_Sequencer,7.72,% Slots,,idq.ms_uops,0.00,5.4,
230.445226991,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.45,% Clocks,,idq.ms_switches,0.00,5.41,
230.445226991,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
230.445226991,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C0,Frontend_Bound,37.12,% Slots,,,0.00,5.16,
230.445226991,S1-C0,Backend_Bound,30.74,% Slots,,,0.00,5.16,
230.445226991,S1-C0,Frontend_Bound.Frontend_Latency,33.51,% Slots,,rs_events.empty_end,0.00,5.15,<==
230.445226991,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.04,% Slots,,,0.00,5.16,
230.445226991,S1-C0,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.15,
230.445226991,S1-C0,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.15,
230.445226991,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.41,
230.445226991,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
230.445226991,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.12,% Core_Clocks,,,0.00,5.15,
230.445226991,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
230.445226991,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C1,Frontend_Bound,20.55,% Slots,,,0.00,5.42,
230.445226991,S1-C1,Backend_Bound,29.92,% Slots,,,0.00,5.42,
230.445226991,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.84,% Slots,,,0.00,5.15,
230.445226991,S1-C1,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.15,
230.445226991,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.86,% Core_Clocks,,,0.00,5.15,
230.445226991,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.98,% Core_Clocks,,,0.00,5.15,
230.445226991,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.00,% Clocks,,,0.00,5.15,<==
230.445226991,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C2,Frontend_Bound,44.78,% Slots,,,0.00,5.42,
230.445226991,S1-C2,Backend_Bound,31.97,% Slots,,,0.00,5.42,
230.445226991,S1-C2,Retiring,14.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
230.445226991,S1-C2,Frontend_Bound.Frontend_Latency,33.12,% Slots,,rs_events.empty_end,0.00,5.15,
230.445226991,S1-C2,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.15,
230.445226991,S1-C2,Backend_Bound.Core_Bound,12.07,% Slots,,,0.00,5.15,
230.445226991,S1-C2,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.16,
230.445226991,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.45,% Clocks,,,0.00,5.41,
230.445226991,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,,itlb_misses.walk_completed,0.00,5.42,
230.445226991,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,<==
230.445226991,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.71,% Clocks,,idq.ms_switches,0.00,5.41,
230.445226991,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
230.445226991,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
230.445226991,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.64,% Clocks,,,0.00,5.15,
230.445226991,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
230.445226991,S1-C3,Frontend_Bound,47.56,% Slots,,,0.00,5.41,
230.445226991,S1-C3,Backend_Bound,33.47,% Slots,,,0.00,5.41,
230.445226991,S1-C3,Retiring,10.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
230.445226991,S1-C3,Frontend_Bound.Frontend_Latency,37.53,% Slots,,rs_events.empty_end,0.00,5.16,
230.445226991,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.15,
230.445226991,S1-C3,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.15,
230.445226991,S1-C3,Backend_Bound.Core_Bound,21.08,% Slots,,,0.00,5.15,
230.445226991,S1-C3,Retiring.Microcode_Sequencer,5.81,% Slots,,idq.ms_uops,0.00,5.16,
230.445226991,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.4,
230.445226991,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.03,% Clocks,,itlb_misses.walk_completed,0.00,5.41,
230.445226991,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,<==
230.445226991,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.4,
230.445226991,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.09,% Core_Clocks,,,0.00,5.15,
230.445226991,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
230.445226991,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
230.445226991,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.35,% Clocks,,,0.00,5.15,
230.445226991,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C4,Frontend_Bound,44.18,% Slots,,,0.00,5.41,
230.445226991,S1-C4,Backend_Bound,34.55,% Slots,,,0.00,5.41,
230.445226991,S1-C4,Retiring,14.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
230.445226991,S1-C4,Frontend_Bound.Frontend_Latency,35.89,% Slots,,rs_events.empty_end,0.00,5.15,
230.445226991,S1-C4,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.15,
230.445226991,S1-C4,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.15,
230.445226991,S1-C4,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.16,
230.445226991,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.37,% Clocks,,,0.00,5.42,
230.445226991,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.93,% Clocks,,itlb_misses.walk_completed,0.00,5.41,
230.445226991,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,<==
230.445226991,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.42,
230.445226991,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
230.445226991,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
230.445226991,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.24,% Clocks,,,0.00,5.15,
230.445226991,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C5,Frontend_Bound,37.27,% Slots,,,0.00,5.41,
230.445226991,S1-C5,Backend_Bound,40.88,% Slots,,,0.00,5.41,
230.445226991,S1-C5,Retiring,21.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
230.445226991,S1-C5,Frontend_Bound.Frontend_Latency,32.42,% Slots,,rs_events.empty_end,0.00,5.15,
230.445226991,S1-C5,Backend_Bound.Memory_Bound,29.78,% Slots,,,0.00,5.15,<==
230.445226991,S1-C5,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.15,
230.445226991,S1-C5,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.38,
230.445226991,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.56,% Clocks,,,0.00,5.41,
230.445226991,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.04,% Clocks,,itlb_misses.walk_completed,0.00,5.41,
230.445226991,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
230.445226991,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.41,
230.445226991,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
230.445226991,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
230.445226991,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.12,% Clocks,,,0.00,5.15,
230.445226991,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C6,Frontend_Bound,35.65,% Slots,,,0.00,5.41,
230.445226991,S1-C6,Backend_Bound,41.11,% Slots,,,0.00,5.41,
230.445226991,S1-C6,Retiring,22.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
230.445226991,S1-C6,Frontend_Bound.Frontend_Latency,26.98,% Slots,,rs_events.empty_end,0.00,5.15,
230.445226991,S1-C6,Backend_Bound.Memory_Bound,31.00,% Slots,,,0.00,5.15,<==
230.445226991,S1-C6,Backend_Bound.Core_Bound,10.11,% Slots,,,0.00,5.15,
230.445226991,S1-C6,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.39,
230.445226991,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.30,% Clocks,,,0.00,5.41,
230.445226991,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
230.445226991,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.98,% Clocks,,idq.ms_switches,0.00,5.41,
230.445226991,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
230.445226991,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
230.445226991,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.77,% Clocks,,,0.00,5.16,
230.445226991,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C7,Frontend_Bound,34.12,% Slots,,,0.00,5.42,
230.445226991,S1-C7,Backend_Bound,40.04,% Slots,,,0.00,5.42,
230.445226991,S1-C7,Retiring,39.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
230.445226991,S1-C7,Frontend_Bound.Frontend_Latency,28.73,% Slots,,rs_events.empty_end,0.00,5.15,
230.445226991,S1-C7,Backend_Bound.Memory_Bound,26.82,% Slots,,,0.00,5.15,
230.445226991,S1-C7,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.15,
230.445226991,S1-C7,Retiring.Microcode_Sequencer,7.36,% Slots,,idq.ms_uops,0.00,5.39,
230.445226991,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.41,
230.445226991,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.82,
230.445226991,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.41,
230.445226991,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
230.445226991,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.47,% Clocks,,,0.00,5.15,
230.445226991,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
230.445226991,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
230.445226991,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
230.445226991,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
230.445226991,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
230.445226991,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
232.019790815,S0-C0,Backend_Bound,33.77,% Slots,,,0.00,5.34,
232.019790815,S0-C0,Backend_Bound.Core_Bound,24.01,% Slots,,,0.00,5.34,
232.019790815,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.88,% Clocks,,,0.00,5.34,<==
232.019790815,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
232.019790815,S0-C1,Frontend_Bound,35.73,% Slots,,,0.00,5.34,
232.019790815,S0-C1,Backend_Bound,27.18,% Slots,,,0.00,5.34,
232.019790815,S0-C1,Retiring,25.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S0-C1,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S0-C1,Frontend_Bound.Frontend_Bandwidth,36.54,% Slots,,,0.00,5.34,
232.019790815,S0-C1,Backend_Bound.Core_Bound,21.07,% Slots,,,0.00,5.34,
232.019790815,S0-C1,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.57,% Clocks,,idq.ms_switches,0.00,5.08,
232.019790815,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.52,% Core_Clocks,,,0.00,5.34,<==
232.019790815,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C2,Frontend_Bound,33.02,% Slots,,,0.00,5.34,
232.019790815,S0-C2,Backend_Bound,41.98,% Slots,,,0.00,5.34,
232.019790815,S0-C2,Retiring,26.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S0-C2,Frontend_Bound.Frontend_Latency,26.03,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S0-C2,Frontend_Bound.Frontend_Bandwidth,21.31,% Slots,,,0.00,5.34,
232.019790815,S0-C2,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.34,
232.019790815,S0-C2,Backend_Bound.Core_Bound,31.06,% Slots,,,0.00,5.34,<==
232.019790815,S0-C2,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.61,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
232.019790815,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.83,% Clocks,,idq.ms_switches,0.00,5.09,
232.019790815,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.42,% Core_Clocks,,,0.00,5.35,
232.019790815,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
232.019790815,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
232.019790815,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C3,Frontend_Bound,40.27,% Slots,,,0.00,5.34,<==
232.019790815,S0-C3,Backend_Bound,15.07,% Slots,,,0.00,5.34,
232.019790815,S0-C3,Retiring,35.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S0-C3,Frontend_Bound.Frontend_Latency,24.45,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.53,% Slots,,,0.00,5.34,
232.019790815,S0-C3,Retiring.Microcode_Sequencer,4.87,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.08,
232.019790815,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.90,% Clocks,,idq.ms_switches,0.00,5.08,
232.019790815,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.64,% Core_Clocks,,,0.00,5.34,
232.019790815,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C4,Frontend_Bound,35.50,% Slots,,,0.00,5.34,
232.019790815,S0-C4,Backend_Bound,33.86,% Slots,,,0.00,5.34,
232.019790815,S0-C4,Retiring,22.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S0-C4,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S0-C4,Frontend_Bound.Frontend_Bandwidth,29.33,% Slots,,,0.00,5.34,
232.019790815,S0-C4,Backend_Bound.Memory_Bound,10.62,% Slots,,,0.00,5.34,
232.019790815,S0-C4,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.34,
232.019790815,S0-C4,Retiring.Microcode_Sequencer,7.72,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.67,% Clocks,,idq.ms_switches,0.00,5.08,
232.019790815,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.77,% Core_Clocks,,,0.00,5.34,<==
232.019790815,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
232.019790815,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C5,Frontend_Bound,28.88,% Slots,,,0.00,5.34,
232.019790815,S0-C5,Backend_Bound,35.43,% Slots,,,0.00,5.34,
232.019790815,S0-C5,Retiring,29.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S0-C5,Frontend_Bound.Frontend_Latency,18.81,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.44,% Slots,,,0.00,5.34,
232.019790815,S0-C5,Backend_Bound.Core_Bound,28.20,% Slots,,,0.00,5.34,<==
232.019790815,S0-C5,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.64,% Clocks,,idq.ms_switches,0.00,5.09,
232.019790815,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
232.019790815,S0-C6,Frontend_Bound,38.46,% Slots,,,0.00,5.34,
232.019790815,S0-C6,Backend_Bound,40.96,% Slots,,,0.00,5.34,
232.019790815,S0-C6,Retiring,21.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S0-C6,Frontend_Bound.Frontend_Latency,28.00,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.34,
232.019790815,S0-C6,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.34,
232.019790815,S0-C6,Backend_Bound.Core_Bound,30.38,% Slots,,,0.00,5.34,<==
232.019790815,S0-C6,Retiring.Microcode_Sequencer,7.70,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.09,
232.019790815,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.06,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
232.019790815,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.74,% Clocks,,idq.ms_switches,0.00,5.09,
232.019790815,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.59,% Core_Clocks,,,0.00,5.34,
232.019790815,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
232.019790815,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
232.019790815,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C7,Frontend_Bound,38.58,% Slots,,,0.00,5.34,
232.019790815,S0-C7,Retiring,31.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
232.019790815,S0-C7,Frontend_Bound.Frontend_Latency,26.00,% Slots,,rs_events.empty_end,0.00,5.34,<==
232.019790815,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.97,% Slots,,,0.00,5.34,
232.019790815,S0-C7,Retiring.Microcode_Sequencer,4.37,% Slots,,idq.ms_uops,0.00,5.08,
232.019790815,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.09,
232.019790815,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
232.019790815,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.09,
232.019790815,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.42,% Core_Clocks,,,0.00,5.34,
232.019790815,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C0,Frontend_Bound,31.81,% Slots,,,0.00,5.34,
232.019790815,S1-C0,Backend_Bound,31.86,% Slots,,,0.00,5.34,
232.019790815,S1-C0,Retiring,33.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S1-C0,Frontend_Bound.Frontend_Latency,24.12,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S1-C0,Backend_Bound.Memory_Bound,16.17,% Slots,,,0.00,5.34,
232.019790815,S1-C0,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.34,
232.019790815,S1-C0,Retiring.Microcode_Sequencer,3.10,% Slots,,idq.ms_uops,0.00,5.09,<==
232.019790815,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.40,% Clocks,,idq.ms_switches,0.00,5.09,
232.019790815,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
232.019790815,S1-C1,Frontend_Bound,35.66,% Slots,,,0.00,5.33,
232.019790815,S1-C1,Backend_Bound,43.69,% Slots,,,0.00,5.33,
232.019790815,S1-C1,Retiring,16.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S1-C1,Frontend_Bound.Frontend_Latency,39.18,% Slots,,rs_events.empty_end,0.00,5.33,
232.019790815,S1-C1,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.33,
232.019790815,S1-C1,Backend_Bound.Core_Bound,26.92,% Slots,,,0.00,5.33,<==
232.019790815,S1-C1,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.74,% Clocks,,idq.ms_switches,0.00,5.08,
232.019790815,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
232.019790815,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C2,Frontend_Bound,35.51,% Slots,,,0.00,5.33,
232.019790815,S1-C2,Backend_Bound,41.55,% Slots,,,0.00,5.33,
232.019790815,S1-C2,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S1-C2,Frontend_Bound.Frontend_Latency,20.99,% Slots,,rs_events.empty_end,0.00,5.33,
232.019790815,S1-C2,Backend_Bound.Memory_Bound,23.29,% Slots,,,0.00,5.33,<==
232.019790815,S1-C2,Backend_Bound.Core_Bound,18.26,% Slots,,,0.00,5.33,
232.019790815,S1-C2,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.09,
232.019790815,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.47,% Clocks,,idq.ms_switches,0.00,5.09,
232.019790815,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
232.019790815,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
232.019790815,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.33,% Clocks,,,0.00,5.34,
232.019790815,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C3,Frontend_Bound,35.46,% Slots,,,0.00,5.34,
232.019790815,S1-C3,Backend_Bound,45.01,% Slots,,,0.00,5.34,
232.019790815,S1-C3,Retiring,12.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S1-C3,Frontend_Bound.Frontend_Latency,47.25,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S1-C3,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.34,
232.019790815,S1-C3,Backend_Bound.Core_Bound,31.11,% Slots,,,0.00,5.34,<==
232.019790815,S1-C3,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.18,% Clocks,,itlb_misses.walk_completed,0.00,5.09,
232.019790815,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.38,% Clocks,,idq.ms_switches,0.00,5.09,
232.019790815,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
232.019790815,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
232.019790815,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C4,Frontend_Bound,46.06,% Slots,,,0.00,5.34,
232.019790815,S1-C4,Backend_Bound,33.72,% Slots,,,0.00,5.34,
232.019790815,S1-C4,Retiring,36.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S1-C4,Frontend_Bound.Frontend_Latency,44.37,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S1-C4,Backend_Bound.Memory_Bound,18.24,% Slots,,,0.00,5.34,
232.019790815,S1-C4,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.34,
232.019790815,S1-C4,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.08,
232.019790815,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.67,% Clocks,,itlb_misses.walk_completed,0.00,5.08,
232.019790815,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,<==
232.019790815,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.08,
232.019790815,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
232.019790815,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
232.019790815,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C5,Frontend_Bound,36.24,% Slots,,,0.00,5.34,
232.019790815,S1-C5,Backend_Bound,39.68,% Slots,,,0.00,5.34,
232.019790815,S1-C5,Retiring,24.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S1-C5,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S1-C5,Backend_Bound.Memory_Bound,37.70,% Slots,,,0.00,5.34,<==
232.019790815,S1-C5,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.08,
232.019790815,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
232.019790815,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.70,% Clocks,,idq.ms_switches,0.00,5.08,
232.019790815,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
232.019790815,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
232.019790815,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C6,Frontend_Bound,39.85,% Slots,,,0.00,5.34,
232.019790815,S1-C6,Backend_Bound,41.04,% Slots,,,0.00,5.34,
232.019790815,S1-C6,Retiring,23.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
232.019790815,S1-C6,Frontend_Bound.Frontend_Latency,36.14,% Slots,,rs_events.empty_end,0.00,5.34,
232.019790815,S1-C6,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.09,
232.019790815,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.09,
232.019790815,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.71,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
232.019790815,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
232.019790815,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.09,
232.019790815,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
232.019790815,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
232.019790815,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
232.019790815,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
232.019790815,S1-C7,Bad_Speculation,13.32,% Slots,,,0.00,5.34,
232.019790815,S1-C7,Bad_Speculation.Branch_Mispredicts,13.15,% Slots,,br_misp_retired.all_branches,0.00,5.34,
232.019790815,S1-C7,Backend_Bound,32.64,% Slots,,,0.00,5.34,
232.019790815,S1-C7,Backend_Bound.Memory_Bound,36.56,% Slots,,,0.00,5.34,
232.019790815,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
232.019790815,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
232.019790815,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
232.019790815,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
232.019790815,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
232.019790815,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
232.019790815,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
232.019790815,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
232.019790815,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
233.485172291,S0-C0,Backend_Bound,33.73,% Slots,,,0.00,5.17,
233.485172291,S0-C0,Backend_Bound.Memory_Bound,13.10,% Slots,,,0.00,5.17,
233.485172291,S0-C0,Backend_Bound.Core_Bound,20.62,% Slots,,,0.00,5.17,
233.485172291,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
233.485172291,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.24,% Clocks,,,0.00,5.18,<==
233.485172291,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.18,
233.485172291,S0-C1,Backend_Bound.Core_Bound,23.09,% Slots,,,0.00,5.18,
233.485172291,S0-C1,Backend_Bound,32.86,% Slots,,,0.00,5.18,
233.485172291,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.03,% Core_Clocks,,,0.00,5.18,
233.485172291,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.07,% Core_Clocks,,,0.00,5.18,
233.485172291,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.40,% Clocks,,,0.00,5.18,<==
233.485172291,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
233.485172291,S0-C2,Frontend_Bound,22.40,% Slots,,,0.00,5.18,
233.485172291,S0-C2,Backend_Bound,44.83,% Slots,,,0.00,5.18,
233.485172291,S0-C2,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
233.485172291,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.18,
233.485172291,S0-C2,Backend_Bound.Memory_Bound,33.96,% Slots,,,0.00,5.17,
233.485172291,S0-C2,Backend_Bound.Core_Bound,10.87,% Slots,,,0.00,5.17,
233.485172291,S0-C2,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.45,
233.485172291,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.23,% Core_Clocks,,,0.00,5.18,
233.485172291,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
233.485172291,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C3,Frontend_Bound,21.52,% Slots,,,0.00,5.17,
233.485172291,S0-C3,Backend_Bound,54.58,% Slots,,,0.00,5.17,
233.485172291,S0-C3,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
233.485172291,S0-C3,Frontend_Bound.Frontend_Latency,16.38,% Slots,,rs_events.empty_end,0.00,5.17,
233.485172291,S0-C3,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.45,
233.485172291,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.40,% Clocks,,,0.00,5.45,
233.485172291,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.91,
233.485172291,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.98,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
233.485172291,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C4,Frontend_Bound,20.77,% Slots,,,0.00,5.17,
233.485172291,S0-C4,Backend_Bound,53.88,% Slots,,,0.00,5.17,
233.485172291,S0-C4,Retiring,22.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
233.485172291,S0-C4,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,0.00,5.17,
233.485172291,S0-C4,Backend_Bound.Memory_Bound,41.39,% Slots,,,0.00,5.17,
233.485172291,S0-C4,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.17,
233.485172291,S0-C4,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.45,
233.485172291,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.30,% Clocks,,,0.00,5.45,
233.485172291,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.9,
233.485172291,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
233.485172291,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.26,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.36,
233.485172291,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C5,Frontend_Bound,21.78,% Slots,,,0.00,5.17,
233.485172291,S0-C5,Backend_Bound,54.17,% Slots,,,0.00,5.17,
233.485172291,S0-C5,Retiring,19.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
233.485172291,S0-C5,Frontend_Bound.Frontend_Latency,22.19,% Slots,,rs_events.empty_end,0.00,5.17,
233.485172291,S0-C5,Backend_Bound.Memory_Bound,49.57,% Slots,,,0.00,5.17,
233.485172291,S0-C5,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.44,
233.485172291,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.76,% Clocks,,,0.00,5.45,
233.485172291,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.91,
233.485172291,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
233.485172291,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C6,Backend_Bound,54.78,% Slots,,,0.00,5.17,
233.485172291,S0-C6,Retiring,32.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
233.485172291,S0-C6,Backend_Bound.Memory_Bound,16.87,% Slots,,,0.00,5.17,
233.485172291,S0-C6,Backend_Bound.Core_Bound,37.91,% Slots,,,0.00,5.17,<==
233.485172291,S0-C6,Retiring.Microcode_Sequencer,12.62,% Slots,,idq.ms_uops,0.00,5.45,
233.485172291,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.14,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
233.485172291,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C7,Frontend_Bound,30.79,% Slots,,,0.00,5.17,<==
233.485172291,S0-C7,Backend_Bound,23.47,% Slots,,,0.00,5.17,
233.485172291,S0-C7,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.17,
233.485172291,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.17,
233.485172291,S0-C7,Backend_Bound.Memory_Bound,10.67,% Slots,,,0.00,5.17,
233.485172291,S0-C7,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.17,
233.485172291,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.45,
233.485172291,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.91,
233.485172291,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.53,% Core_Clocks,,,0.00,5.18,
233.485172291,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.07,% Core_Clocks,,,0.00,5.18,
233.485172291,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C0,Frontend_Bound,28.60,% Slots,,,0.00,5.18,
233.485172291,S1-C0,Backend_Bound,40.99,% Slots,,,0.00,5.18,
233.485172291,S1-C0,Retiring,15.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
233.485172291,S1-C0,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.18,
233.485172291,S1-C0,Backend_Bound.Memory_Bound,23.65,% Slots,,,0.00,5.17,<==
233.485172291,S1-C0,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.17,
233.485172291,S1-C0,Retiring.Microcode_Sequencer,3.60,% Slots,,idq.ms_uops,0.00,5.18,
233.485172291,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.87,% Clocks,,,0.00,5.45,
233.485172291,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.92,
233.485172291,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.51,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
233.485172291,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C1,Backend_Bound,42.30,% Slots,,,0.00,5.18,
233.485172291,S1-C1,Backend_Bound.Memory_Bound,15.07,% Slots,,,0.00,5.17,
233.485172291,S1-C1,Backend_Bound.Core_Bound,27.23,% Slots,,,0.00,5.17,
233.485172291,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
233.485172291,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.76,% Clocks,,,0.00,5.18,<==
233.485172291,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C2,Frontend_Bound,22.26,% Slots,,,0.00,5.18,
233.485172291,S1-C2,Backend_Bound,53.20,% Slots,,,0.00,5.18,
233.485172291,S1-C2,Retiring,19.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
233.485172291,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.56,% Slots,,,0.00,5.18,
233.485172291,S1-C2,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.17,
233.485172291,S1-C2,Backend_Bound.Core_Bound,34.84,% Slots,,,0.00,5.17,
233.485172291,S1-C2,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.19,
233.485172291,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.55,% Core_Clocks,,,0.00,5.18,
233.485172291,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.91,% Core_Clocks,,,0.00,5.18,
233.485172291,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
233.485172291,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.58,% Clocks,,,0.00,5.18,<==
233.485172291,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C3,Backend_Bound,58.29,% Slots,,,0.00,5.18,<==
233.485172291,S1-C3,Retiring,22.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
233.485172291,S1-C3,Backend_Bound.Memory_Bound,26.84,% Slots,,,0.00,5.17,
233.485172291,S1-C3,Backend_Bound.Core_Bound,31.45,% Slots,,,0.00,5.17,
233.485172291,S1-C3,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.18,
233.485172291,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.04,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
233.485172291,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C4,Frontend_Bound,24.58,% Slots,,,0.00,5.18,
233.485172291,S1-C4,Backend_Bound,49.93,% Slots,,,0.00,5.18,
233.485172291,S1-C4,Retiring,13.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
233.485172291,S1-C4,Frontend_Bound.Frontend_Latency,17.00,% Slots,,rs_events.empty_end,0.00,5.18,
233.485172291,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.02,% Slots,,,0.00,5.18,
233.485172291,S1-C4,Backend_Bound.Memory_Bound,16.68,% Slots,,,0.00,5.17,
233.485172291,S1-C4,Backend_Bound.Core_Bound,33.25,% Slots,,,0.00,5.17,
233.485172291,S1-C4,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.18,
233.485172291,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.92,% Clocks,,,0.00,5.45,
233.485172291,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.92,
233.485172291,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.30,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.48,% Core_Clocks,,,0.00,5.18,
233.485172291,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
233.485172291,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
233.485172291,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.23,% Clocks,,,0.00,5.18,<==
233.485172291,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C5,Frontend_Bound,23.67,% Slots,,,0.00,5.18,
233.485172291,S1-C5,Backend_Bound,51.40,% Slots,,,0.00,5.18,
233.485172291,S1-C5,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
233.485172291,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.03,% Slots,,,0.00,5.18,
233.485172291,S1-C5,Backend_Bound.Memory_Bound,17.17,% Slots,,,0.00,5.17,
233.485172291,S1-C5,Backend_Bound.Core_Bound,34.23,% Slots,,,0.00,5.17,
233.485172291,S1-C5,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.45,
233.485172291,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.52,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.26,% Core_Clocks,,,0.00,5.18,
233.485172291,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
233.485172291,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.35,% Clocks,,,0.00,5.18,<==
233.485172291,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.17,
233.485172291,S1-C6,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.17,
233.485172291,S1-C6,Backend_Bound.Core_Bound,43.34,% Slots,,,0.00,5.17,<==
233.485172291,S1-C6,Retiring.Microcode_Sequencer,5.84,% Slots,,idq.ms_uops,0.00,5.45,
233.485172291,S1-C6,Backend_Bound,60.10,% Slots,,,0.00,5.18,
233.485172291,S1-C6,Retiring,11.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
233.485172291,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.68,% Core_Clocks,,,0.00,5.17,
233.485172291,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
233.485172291,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C7,Frontend_Bound,28.10,% Slots,,,0.00,5.18,
233.485172291,S1-C7,Backend_Bound,44.79,% Slots,,,0.00,5.18,
233.485172291,S1-C7,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
233.485172291,S1-C7,Frontend_Bound.Frontend_Latency,16.41,% Slots,,rs_events.empty_end,0.00,5.18,
233.485172291,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.87,% Slots,,,0.00,5.18,
233.485172291,S1-C7,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.17,
233.485172291,S1-C7,Backend_Bound.Core_Bound,30.50,% Slots,,,0.00,5.17,<==
233.485172291,S1-C7,Retiring.Microcode_Sequencer,7.49,% Slots,,idq.ms_uops,0.00,5.45,
233.485172291,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.62,% Clocks,,,0.00,5.45,
233.485172291,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.92,
233.485172291,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.89,% Clocks,,idq.ms_switches,0.00,5.45,
233.485172291,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.74,% Core_Clocks,,,0.00,5.18,
233.485172291,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
233.485172291,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
233.485172291,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
233.485172291,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
233.485172291,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
234.983997194,S0-C0,Backend_Bound,70.73,% Slots,,,0.00,5.35,
234.983997194,S0-C0,Retiring,22.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S0-C0,Backend_Bound.Memory_Bound,22.25,% Slots,,,0.00,5.34,
234.983997194,S0-C0,Backend_Bound.Core_Bound,48.48,% Slots,,,0.00,5.34,<==
234.983997194,S0-C0,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.66,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
234.983997194,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C1,Backend_Bound,56.15,% Slots,,,0.00,5.34,
234.983997194,S0-C1,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S0-C1,Backend_Bound.Memory_Bound,31.16,% Slots,,,0.00,5.34,
234.983997194,S0-C1,Backend_Bound.Core_Bound,25.00,% Slots,,,0.00,5.34,
234.983997194,S0-C1,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.07,
234.983997194,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,<==
234.983997194,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.28,% Clocks,,,0.00,5.34,
234.983997194,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C2,Frontend_Bound,20.82,% Slots,,,0.00,5.34,
234.983997194,S0-C2,Backend_Bound,54.13,% Slots,,,0.00,5.34,
234.983997194,S0-C2,Retiring,24.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S0-C2,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.34,
234.983997194,S0-C2,Backend_Bound.Memory_Bound,22.17,% Slots,,,0.00,5.34,
234.983997194,S0-C2,Backend_Bound.Core_Bound,31.96,% Slots,,,0.00,5.34,<==
234.983997194,S0-C2,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
234.983997194,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.51,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
234.983997194,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C3,Frontend_Bound,29.40,% Slots,,,0.00,5.35,
234.983997194,S0-C3,Backend_Bound,43.20,% Slots,,,0.00,5.35,
234.983997194,S0-C3,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S0-C3,Frontend_Bound.Frontend_Latency,25.36,% Slots,,rs_events.empty_end,0.00,5.34,
234.983997194,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.35,
234.983997194,S0-C3,Backend_Bound.Memory_Bound,57.94,% Slots,,,0.00,5.34,
234.983997194,S0-C3,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,0.00,5.08,
234.983997194,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
234.983997194,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.32,% Core_Clocks,,,0.00,5.34,
234.983997194,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
234.983997194,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
234.983997194,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C4,Frontend_Bound,31.27,% Slots,,,0.00,5.35,
234.983997194,S0-C4,Backend_Bound,37.14,% Slots,,,0.00,5.35,
234.983997194,S0-C4,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S0-C4,Frontend_Bound.Frontend_Latency,25.41,% Slots,,rs_events.empty_end,0.00,5.35,
234.983997194,S0-C4,Frontend_Bound.Frontend_Bandwidth,29.93,% Slots,,,0.00,5.35,
234.983997194,S0-C4,Backend_Bound.Memory_Bound,29.42,% Slots,,,0.00,5.34,
234.983997194,S0-C4,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.52,% Clocks,,,0.00,5.08,
234.983997194,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
234.983997194,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.18,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
234.983997194,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C5,Frontend_Bound,24.33,% Slots,,,0.00,5.35,
234.983997194,S0-C5,Backend_Bound,46.98,% Slots,,,0.00,5.35,
234.983997194,S0-C5,Retiring,13.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S0-C5,Frontend_Bound.Frontend_Latency,21.05,% Slots,,rs_events.empty_end,0.00,5.35,
234.983997194,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.35,
234.983997194,S0-C5,Backend_Bound.Memory_Bound,41.43,% Slots,,,0.00,5.34,
234.983997194,S0-C5,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.39,% Clocks,,,0.00,5.08,
234.983997194,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
234.983997194,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
234.983997194,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C6,Backend_Bound,63.75,% Slots,,,0.00,5.35,
234.983997194,S0-C6,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S0-C6,Backend_Bound.Memory_Bound,14.35,% Slots,,,0.00,5.34,
234.983997194,S0-C6,Backend_Bound.Core_Bound,49.40,% Slots,,,0.00,5.34,<==
234.983997194,S0-C6,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.88,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
234.983997194,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
234.983997194,S0-C7,Frontend_Bound,33.69,% Slots,,,0.00,5.34,<==
234.983997194,S0-C7,Backend_Bound,15.96,% Slots,,,0.00,5.34,
234.983997194,S0-C7,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.34,
234.983997194,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.09,% Slots,,,0.00,5.34,
234.983997194,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.08,
234.983997194,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
234.983997194,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.15,% Core_Clocks,,,0.00,5.35,
234.983997194,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C0,Backend_Bound,62.57,% Slots,,,0.00,5.35,
234.983997194,S1-C0,Retiring,30.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S1-C0,Retiring.Microcode_Sequencer,12.30,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.36,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
234.983997194,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
234.983997194,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C1,Backend_Bound,33.02,% Slots,,,0.00,5.34,<==
234.983997194,S1-C1,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.34,
234.983997194,S1-C1,Backend_Bound.Core_Bound,17.99,% Slots,,,0.00,5.34,
234.983997194,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
234.983997194,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.37,% Clocks,,,0.00,5.34,
234.983997194,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C2,Frontend_Bound,24.72,% Slots,,,0.00,5.35,
234.983997194,S1-C2,Backend_Bound,50.89,% Slots,,,0.00,5.35,
234.983997194,S1-C2,Retiring,29.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
234.983997194,S1-C2,Frontend_Bound.Frontend_Latency,18.73,% Slots,,rs_events.empty_end,0.00,5.35,
234.983997194,S1-C2,Backend_Bound.Memory_Bound,30.72,% Slots,,,0.00,5.34,
234.983997194,S1-C2,Backend_Bound.Core_Bound,20.17,% Slots,,,0.00,5.34,
234.983997194,S1-C2,Retiring.Microcode_Sequencer,9.71,% Slots,,idq.ms_uops,0.00,5.07,
234.983997194,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.88,% Clocks,,,0.00,5.07,
234.983997194,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
234.983997194,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.07,
234.983997194,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
234.983997194,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.02,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.08,
234.983997194,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
234.983997194,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.30,% Clocks,,,0.00,5.34,
234.983997194,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C3,Frontend_Bound,20.02,% Slots,,,0.00,5.35,
234.983997194,S1-C3,Backend_Bound,35.65,% Slots,,,0.00,5.35,
234.983997194,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.34,
234.983997194,S1-C3,Backend_Bound.Memory_Bound,23.62,% Slots,,,0.00,5.34,
234.983997194,S1-C3,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.34,
234.983997194,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.00,% Core_Clocks,,,0.00,5.34,
234.983997194,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
234.983997194,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.12,% Clocks,,,0.00,5.34,
234.983997194,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C4,Backend_Bound,66.06,% Slots,,,0.00,5.35,<==
234.983997194,S1-C4,Retiring,45.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
234.983997194,S1-C4,Retiring.Microcode_Sequencer,10.06,% Slots,,idq.ms_uops,0.00,5.07,
234.983997194,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.90,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C5,Backend_Bound,72.88,% Slots,,,0.00,5.35,
234.983997194,S1-C5,Retiring,20.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S1-C5,Backend_Bound.Memory_Bound,17.07,% Slots,,,0.00,5.34,
234.983997194,S1-C5,Backend_Bound.Core_Bound,55.81,% Slots,,,0.00,5.34,<==
234.983997194,S1-C5,Retiring.Microcode_Sequencer,10.48,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.01,% Clocks,,idq.ms_switches,0.00,5.07,
234.983997194,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
234.983997194,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.72,% Slots,,,0.00,5.34,
234.983997194,S1-C6,Backend_Bound.Memory_Bound,18.51,% Slots,,,0.00,5.34,
234.983997194,S1-C6,Backend_Bound.Core_Bound,29.61,% Slots,,,0.00,5.34,
234.983997194,S1-C6,Retiring.Microcode_Sequencer,10.93,% Slots,,idq.ms_uops,0.00,5.08,<==
234.983997194,S1-C6,Backend_Bound,48.12,% Slots,,,0.00,5.34,
234.983997194,S1-C6,Retiring,49.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.78,% Core_Clocks,,,0.00,5.34,
234.983997194,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
234.983997194,S1-C7,Frontend_Bound,31.84,% Slots,,,0.00,5.35,
234.983997194,S1-C7,Backend_Bound,43.77,% Slots,,,0.00,5.35,
234.983997194,S1-C7,Retiring,15.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
234.983997194,S1-C7,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.34,
234.983997194,S1-C7,Backend_Bound.Memory_Bound,50.06,% Slots,,,0.00,5.34,<==
234.983997194,S1-C7,Retiring.Microcode_Sequencer,6.63,% Slots,,idq.ms_uops,0.00,5.08,
234.983997194,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.45,% Clocks,,,0.00,5.08,
234.983997194,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.32,% Clocks,,itlb_misses.walk_completed,0.00,5.32,
234.983997194,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
234.983997194,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.42,% Clocks,,idq.ms_switches,0.00,5.08,
234.983997194,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
234.983997194,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.22,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.08,
234.983997194,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
234.983997194,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
234.983997194,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
234.983997194,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
234.983997194,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
234.983997194,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
234.983997194,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
234.983997194,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
234.983997194,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
236.484971174,S0-C0,Frontend_Bound,23.57,% Slots,,,0.00,5.06,
236.484971174,S0-C0,Backend_Bound,27.41,% Slots,,,0.00,5.06,<==
236.484971174,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.73,% Slots,,,0.00,5.06,
236.484971174,S0-C0,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.06,
236.484971174,S0-C0,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.06,
236.484971174,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.07,% Core_Clocks,,,0.00,5.33,
236.484971174,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.06,% Clocks,,,0.00,5.05,
236.484971174,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C1,Frontend_Bound,21.50,% Slots,,,0.00,5.06,
236.484971174,S0-C1,Backend_Bound,35.92,% Slots,,,0.00,5.06,
236.484971174,S0-C1,Retiring,44.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.484971174,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.06,
236.484971174,S0-C1,Backend_Bound.Memory_Bound,25.03,% Slots,,,0.00,5.06,
236.484971174,S0-C1,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.06,
236.484971174,S0-C1,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.32,<==
236.484971174,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.32,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.41,% Core_Clocks,,,0.00,5.33,
236.484971174,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.46,% Core_Clocks,,,0.00,5.14,
236.484971174,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C2,Frontend_Bound,28.65,% Slots,,,0.00,5.06,
236.484971174,S0-C2,Backend_Bound,53.54,% Slots,,,0.00,5.06,
236.484971174,S0-C2,Retiring,22.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.484971174,S0-C2,Frontend_Bound.Frontend_Latency,29.28,% Slots,,rs_events.empty_end,0.00,5.06,
236.484971174,S0-C2,Backend_Bound.Memory_Bound,21.32,% Slots,,,0.00,5.06,
236.484971174,S0-C2,Backend_Bound.Core_Bound,32.22,% Slots,,,0.00,5.06,<==
236.484971174,S0-C2,Retiring.Microcode_Sequencer,7.36,% Slots,,idq.ms_uops,0.00,5.32,
236.484971174,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.32,
236.484971174,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,,itlb_misses.walk_completed,0.00,5.05,
236.484971174,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
236.484971174,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.62,% Clocks,,idq.ms_switches,0.00,5.32,
236.484971174,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C3,Frontend_Bound,36.62,% Slots,,,0.00,5.06,<==
236.484971174,S0-C3,Backend_Bound,11.87,% Slots,,,0.00,5.06,
236.484971174,S0-C3,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.06,
236.484971174,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.93,% Slots,,,0.00,5.06,
236.484971174,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.32,
236.484971174,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
236.484971174,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.79,% Core_Clocks,,,0.00,5.33,
236.484971174,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.60,% Core_Clocks,,,0.00,5.14,
236.484971174,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C4,Frontend_Bound,32.61,% Slots,,,0.00,5.06,
236.484971174,S0-C4,Backend_Bound,43.82,% Slots,,,0.00,5.06,
236.484971174,S0-C4,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.484971174,S0-C4,Frontend_Bound.Frontend_Latency,25.50,% Slots,,rs_events.empty_end,0.00,5.06,
236.484971174,S0-C4,Backend_Bound.Memory_Bound,32.60,% Slots,,,0.00,5.06,<==
236.484971174,S0-C4,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.06,
236.484971174,S0-C4,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.32,
236.484971174,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.33,
236.484971174,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.01,% Clocks,,itlb_misses.walk_completed,0.00,5.05,
236.484971174,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
236.484971174,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.33,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
236.484971174,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.10,% Clocks,,,0.00,5.06,
236.484971174,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C5,Frontend_Bound,29.21,% Slots,,,0.00,5.06,
236.484971174,S0-C5,Backend_Bound,50.62,% Slots,,,0.00,5.06,
236.484971174,S0-C5,Retiring,14.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
236.484971174,S0-C5,Frontend_Bound.Frontend_Latency,29.24,% Slots,,rs_events.empty_end,0.00,5.06,
236.484971174,S0-C5,Backend_Bound.Memory_Bound,47.16,% Slots,,,0.00,5.06,<==
236.484971174,S0-C5,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.33,
236.484971174,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.33,
236.484971174,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.09,% Clocks,,itlb_misses.walk_completed,0.00,5.06,
236.484971174,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
236.484971174,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.63,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
236.484971174,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C6,Frontend_Bound,44.76,% Slots,,,0.00,5.06,
236.484971174,S0-C6,Backend_Bound,35.31,% Slots,,,0.00,5.06,
236.484971174,S0-C6,Retiring,12.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.484971174,S0-C6,Frontend_Bound.Frontend_Latency,38.31,% Slots,,rs_events.empty_end,0.00,5.06,<==
236.484971174,S0-C6,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.06,
236.484971174,S0-C6,Backend_Bound.Core_Bound,23.21,% Slots,,,0.00,5.06,
236.484971174,S0-C6,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.32,
236.484971174,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.32,
236.484971174,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.27,% Clocks,,itlb_misses.walk_completed,0.00,5.05,
236.484971174,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
236.484971174,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.32,
236.484971174,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
236.484971174,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C7,Frontend_Bound,31.00,% Slots,,,0.00,5.06,
236.484971174,S0-C7,Backend_Bound,49.89,% Slots,,,0.00,5.06,
236.484971174,S0-C7,Retiring,19.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.484971174,S0-C7,Frontend_Bound.Frontend_Latency,26.95,% Slots,,rs_events.empty_end,0.00,5.06,
236.484971174,S0-C7,Backend_Bound.Memory_Bound,22.09,% Slots,,,0.00,5.06,
236.484971174,S0-C7,Backend_Bound.Core_Bound,27.80,% Slots,,,0.00,5.06,<==
236.484971174,S0-C7,Retiring.Microcode_Sequencer,8.31,% Slots,,idq.ms_uops,0.00,5.32,
236.484971174,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,0.00,5.32,
236.484971174,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.03,% Clocks,,itlb_misses.walk_completed,0.00,5.05,
236.484971174,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
236.484971174,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.32,
236.484971174,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
236.484971174,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
236.484971174,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.14,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,
236.484971174,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C0,Frontend_Bound,30.78,% Slots,,,0.00,5.07,
236.484971174,S1-C0,Backend_Bound,56.72,% Slots,,,0.00,5.07,
236.484971174,S1-C0,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
236.484971174,S1-C0,Frontend_Bound.Frontend_Latency,27.71,% Slots,,rs_events.empty_end,0.00,5.07,
236.484971174,S1-C0,Backend_Bound.Memory_Bound,16.82,% Slots,,,0.00,5.07,
236.484971174,S1-C0,Backend_Bound.Core_Bound,39.90,% Slots,,,0.00,5.07,<==
236.484971174,S1-C0,Retiring.Microcode_Sequencer,3.55,% Slots,,idq.ms_uops,0.00,5.07,
236.484971174,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.33,
236.484971174,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
236.484971174,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.78,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
236.484971174,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C1,Frontend_Bound,34.95,% Slots,,,0.00,5.06,
236.484971174,S1-C1,Backend_Bound,40.09,% Slots,,,0.00,5.06,
236.484971174,S1-C1,Retiring,14.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
236.484971174,S1-C1,Frontend_Bound.Frontend_Latency,28.38,% Slots,,rs_events.empty_end,0.00,5.06,
236.484971174,S1-C1,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.06,
236.484971174,S1-C1,Backend_Bound.Core_Bound,24.43,% Slots,,,0.00,5.06,<==
236.484971174,S1-C1,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.33,
236.484971174,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.33,
236.484971174,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
236.484971174,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
236.484971174,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,
236.484971174,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C2,Frontend_Bound,42.06,% Slots,,,0.00,5.06,
236.484971174,S1-C2,Backend_Bound,35.69,% Slots,,,0.00,5.06,
236.484971174,S1-C2,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
236.484971174,S1-C2,Frontend_Bound.Frontend_Latency,43.77,% Slots,,rs_events.empty_end,0.00,5.06,<==
236.484971174,S1-C2,Backend_Bound.Memory_Bound,16.24,% Slots,,,0.00,5.06,
236.484971174,S1-C2,Backend_Bound.Core_Bound,19.45,% Slots,,,0.00,5.06,
236.484971174,S1-C2,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.33,
236.484971174,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.33,
236.484971174,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
236.484971174,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.25,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
236.484971174,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.69,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,
236.484971174,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C3,Frontend_Bound,20.66,% Slots,,,0.00,5.06,
236.484971174,S1-C3,Backend_Bound,31.67,% Slots,,,0.00,5.06,
236.484971174,S1-C3,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.06,
236.484971174,S1-C3,Backend_Bound.Core_Bound,20.51,% Slots,,,0.00,5.06,
236.484971174,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.18,% Clocks,,,0.00,5.05,<==
236.484971174,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C4,Frontend_Bound,21.99,% Slots,,,0.00,5.07,
236.484971174,S1-C4,Backend_Bound,30.06,% Slots,,,0.00,5.07,
236.484971174,S1-C4,Retiring,56.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
236.484971174,S1-C4,Backend_Bound.Core_Bound,21.12,% Slots,,,0.00,5.07,
236.484971174,S1-C4,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.33,<==
236.484971174,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C5,Frontend_Bound,35.47,% Slots,,,0.00,5.06,
236.484971174,S1-C5,Backend_Bound,38.83,% Slots,,,0.00,5.06,
236.484971174,S1-C5,Retiring,13.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.484971174,S1-C5,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,0.00,5.06,
236.484971174,S1-C5,Backend_Bound.Core_Bound,29.86,% Slots,,,0.00,5.06,<==
236.484971174,S1-C5,Retiring.Microcode_Sequencer,10.34,% Slots,,idq.ms_uops,0.00,5.32,
236.484971174,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.33,
236.484971174,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
236.484971174,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.03,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C6,Frontend_Bound,38.88,% Slots,,,0.00,5.06,
236.484971174,S1-C6,Backend_Bound,36.44,% Slots,,,0.00,5.06,
236.484971174,S1-C6,Retiring,19.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
236.484971174,S1-C6,Frontend_Bound.Frontend_Latency,29.55,% Slots,,rs_events.empty_end,0.00,5.06,<==
236.484971174,S1-C6,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.06,
236.484971174,S1-C6,Backend_Bound.Core_Bound,25.64,% Slots,,,0.00,5.06,
236.484971174,S1-C6,Retiring.Microcode_Sequencer,12.64,% Slots,,idq.ms_uops,0.00,5.33,
236.484971174,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.32,
236.484971174,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
236.484971174,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.84,% Clocks,,idq.ms_switches,0.00,5.32,
236.484971174,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
236.484971174,S1-C7,Frontend_Bound,35.79,% Slots,,,0.00,5.06,
236.484971174,S1-C7,Backend_Bound,38.58,% Slots,,,0.00,5.06,
236.484971174,S1-C7,Retiring,23.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.484971174,S1-C7,Frontend_Bound.Frontend_Latency,61.62,% Slots,,rs_events.empty_end,0.00,5.06,
236.484971174,S1-C7,Backend_Bound.Memory_Bound,14.73,% Slots,,,0.00,5.06,
236.484971174,S1-C7,Backend_Bound.Core_Bound,23.84,% Slots,,,0.00,5.06,<==
236.484971174,S1-C7,Retiring.Microcode_Sequencer,9.10,% Slots,,idq.ms_uops,0.00,5.32,
236.484971174,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.22,% Clocks,,idq.ms_switches,0.00,5.33,
236.484971174,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
236.484971174,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
236.484971174,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
236.484971174,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
236.484971174,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
236.484971174,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
236.484971174,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
238.033296492,S0-C0,Backend_Bound,78.82,% Slots,,,0.00,5.17,
238.033296492,S0-C0,Retiring,36.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S0-C0,Backend_Bound.Memory_Bound,65.04,% Slots,,,0.00,5.17,<==
238.033296492,S0-C0,Backend_Bound.Core_Bound,13.79,% Slots,,,0.00,5.17,
238.033296492,S0-C0,Retiring.Microcode_Sequencer,12.57,% Slots,,idq.ms_uops,0.00,5.17,
238.033296492,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.88,% Clocks,,idq.ms_switches,0.00,5.17,
238.033296492,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
238.033296492,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
238.033296492,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C1,Backend_Bound,48.59,% Slots,,,0.00,5.17,
238.033296492,S0-C1,Retiring,22.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S0-C1,Backend_Bound.Core_Bound,97.12,% Slots,,,0.00,5.17,<==
238.033296492,S0-C1,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.17,
238.033296492,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.76,% Clocks,,idq.ms_switches,0.00,5.17,
238.033296492,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C2,Backend_Bound,40.47,% Slots,,,0.00,5.17,
238.033296492,S0-C2,Retiring,45.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S0-C2,Backend_Bound.Memory_Bound,25.04,% Slots,,,0.00,5.17,
238.033296492,S0-C2,Backend_Bound.Core_Bound,15.43,% Slots,,,0.00,5.17,
238.033296492,S0-C2,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.17,<==
238.033296492,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.11,% Clocks,,idq.ms_switches,0.00,5.17,
238.033296492,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
238.033296492,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.97,% Clocks,,,0.00,5.42,
238.033296492,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C3,Frontend_Bound,30.97,% Slots,,,0.00,5.17,
238.033296492,S0-C3,Backend_Bound,23.40,% Slots,,,0.00,5.17,
238.033296492,S0-C3,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.17,<==
238.033296492,S0-C3,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.17,
238.033296492,S0-C3,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.17,
238.033296492,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.17,
238.033296492,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
238.033296492,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.42,
238.033296492,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C4,Backend_Bound,56.82,% Slots,,,0.00,5.17,
238.033296492,S0-C4,Retiring,22.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S0-C4,Retiring.Microcode_Sequencer,8.49,% Slots,,idq.ms_uops,0.00,5.17,
238.033296492,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.17,% Clocks,,idq.ms_switches,0.00,5.17,
238.033296492,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C5,Backend_Bound,32.45,% Slots,,,0.00,5.17,
238.033296492,S0-C5,Backend_Bound.Memory_Bound,22.84,% Slots,,,0.00,5.17,
238.033296492,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
238.033296492,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
238.033296492,S0-C6,Frontend_Bound,21.12,% Slots,,,0.00,5.17,
238.033296492,S0-C6,Backend_Bound,46.66,% Slots,,,0.00,5.17,
238.033296492,S0-C6,Retiring,26.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S0-C6,Frontend_Bound.Frontend_Latency,24.19,% Slots,,rs_events.empty_end,0.00,5.17,
238.033296492,S0-C6,Backend_Bound.Core_Bound,55.55,% Slots,,,0.00,5.17,
238.033296492,S0-C6,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.17,
238.033296492,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.17,
238.033296492,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
238.033296492,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.93,% Clocks,,idq.ms_switches,0.00,5.17,
238.033296492,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.06,% Clocks,,,0.00,5.43,<==
238.033296492,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C7,Frontend_Bound,21.22,% Slots,,,0.00,5.17,
238.033296492,S0-C7,Backend_Bound,42.85,% Slots,,,0.00,5.17,
238.033296492,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.17,
238.033296492,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.80,% Core_Clocks,,,0.00,5.17,
238.033296492,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.69,% Core_Clocks,,,0.00,5.26,
238.033296492,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
238.033296492,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C0,Frontend_Bound,26.21,% Slots,,,0.00,5.17,
238.033296492,S1-C0,Backend_Bound,22.82,% Slots,,,0.00,5.17,
238.033296492,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.17,
238.033296492,S1-C0,Backend_Bound.Memory_Bound,12.20,% Slots,,,0.00,5.17,
238.033296492,S1-C0,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.17,
238.033296492,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.22,% Core_Clocks,,,0.00,5.17,<==
238.033296492,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
238.033296492,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C1,Backend_Bound,54.17,% Slots,,,0.00,5.43,
238.033296492,S1-C1,Retiring,11.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
238.033296492,S1-C1,Backend_Bound.Memory_Bound,37.09,% Slots,,,0.00,5.16,<==
238.033296492,S1-C1,Backend_Bound.Core_Bound,17.08,% Slots,,,0.00,5.16,
238.033296492,S1-C1,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.16,
238.033296492,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.16,
238.033296492,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
238.033296492,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
238.033296492,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
238.033296492,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C2,Frontend_Bound,27.82,% Slots,,,0.00,5.44,
238.033296492,S1-C2,Backend_Bound,47.08,% Slots,,,0.00,5.44,
238.033296492,S1-C2,Retiring,15.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S1-C2,Frontend_Bound.Frontend_Latency,21.77,% Slots,,rs_events.empty_end,0.00,5.17,
238.033296492,S1-C2,Backend_Bound.Memory_Bound,30.51,% Slots,,,0.00,5.17,<==
238.033296492,S1-C2,Backend_Bound.Core_Bound,16.57,% Slots,,,0.00,5.17,
238.033296492,S1-C2,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.16,
238.033296492,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.38,% Clocks,,,0.00,5.16,
238.033296492,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
238.033296492,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.96,% Clocks,,idq.ms_switches,0.00,5.16,
238.033296492,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
238.033296492,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
238.033296492,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.61,% Clocks,,,0.00,5.42,
238.033296492,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C3,Backend_Bound,66.29,% Slots,,,0.00,5.44,
238.033296492,S1-C3,Retiring,14.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
238.033296492,S1-C3,Backend_Bound.Memory_Bound,50.52,% Slots,,,0.00,5.17,
238.033296492,S1-C3,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.17,
238.033296492,S1-C3,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.16,
238.033296492,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.17,
238.033296492,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
238.033296492,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
238.033296492,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.11,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
238.033296492,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.11,% Clocks,,,0.00,5.43,
238.033296492,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C4,Backend_Bound,64.00,% Slots,,,0.00,5.44,
238.033296492,S1-C4,Retiring,14.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S1-C4,Backend_Bound.Memory_Bound,42.68,% Slots,,,0.00,5.16,
238.033296492,S1-C4,Backend_Bound.Core_Bound,21.32,% Slots,,,0.00,5.16,
238.033296492,S1-C4,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.17,
238.033296492,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.93,% Clocks,,idq.ms_switches,0.00,5.16,
238.033296492,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.15,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.17,
238.033296492,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,14.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
238.033296492,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C5,Frontend_Bound,25.54,% Slots,,,0.00,5.44,
238.033296492,S1-C5,Backend_Bound,45.40,% Slots,,,0.00,5.44,
238.033296492,S1-C5,Retiring,14.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
238.033296492,S1-C5,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.17,
238.033296492,S1-C5,Backend_Bound.Memory_Bound,29.42,% Slots,,,0.00,5.16,<==
238.033296492,S1-C5,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.16,
238.033296492,S1-C5,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.16,
238.033296492,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,0.00,5.17,
238.033296492,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
238.033296492,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.75,% Clocks,,idq.ms_switches,0.00,5.17,
238.033296492,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
238.033296492,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
238.033296492,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.19,% Clocks,,,0.00,5.42,
238.033296492,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C6,Frontend_Bound,24.67,% Slots,,,0.00,5.45,
238.033296492,S1-C6,Backend_Bound,48.66,% Slots,,,0.00,5.45,
238.033296492,S1-C6,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S1-C6,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.17,
238.033296492,S1-C6,Backend_Bound.Memory_Bound,30.98,% Slots,,,0.00,5.17,<==
238.033296492,S1-C6,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.17,
238.033296492,S1-C6,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.16,
238.033296492,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.16,
238.033296492,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
238.033296492,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.16,
238.033296492,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
238.033296492,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.58,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.17,
238.033296492,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
238.033296492,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.55,% Clocks,,,0.00,5.42,
238.033296492,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C7,Backend_Bound,69.26,% Slots,,,0.00,5.44,
238.033296492,S1-C7,Retiring,7.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
238.033296492,S1-C7,Backend_Bound.Memory_Bound,24.73,% Slots,,,0.00,5.17,
238.033296492,S1-C7,Backend_Bound.Core_Bound,44.53,% Slots,,,0.00,5.17,
238.033296492,S1-C7,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.17,
238.033296492,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.17,
238.033296492,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.88,% Clocks,,,0.00,5.43,<==
238.033296492,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
238.033296492,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
238.033296492,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
239.596498192,S0-C0,Frontend_Bound,40.54,% Slots,,,0.00,5.12,
239.596498192,S0-C0,Backend_Bound,23.72,% Slots,,,0.00,5.12,
239.596498192,S0-C0,Retiring,24.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
239.596498192,S0-C0,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.12,<==
239.596498192,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.87,% Slots,,,0.00,5.12,
239.596498192,S0-C0,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.12,
239.596498192,S0-C0,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.12,
239.596498192,S0-C0,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.12,
239.596498192,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.37,
239.596498192,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
239.596498192,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.72,% Clocks,,idq.ms_switches,0.00,5.37,
239.596498192,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.86,% Core_Clocks,,,0.00,5.38,
239.596498192,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
239.596498192,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C1,Frontend_Bound,33.00,% Slots,,,0.00,5.12,
239.596498192,S0-C1,Backend_Bound,25.92,% Slots,,,0.00,5.12,
239.596498192,S0-C1,Retiring,37.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
239.596498192,S0-C1,Frontend_Bound.Frontend_Latency,20.04,% Slots,,rs_events.empty_end,0.00,5.12,
239.596498192,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.97,% Slots,,,0.00,5.12,
239.596498192,S0-C1,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.12,
239.596498192,S0-C1,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.12,
239.596498192,S0-C1,Retiring.Microcode_Sequencer,4.74,% Slots,,idq.ms_uops,0.00,5.12,<==
239.596498192,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.47,% Clocks,,,0.00,5.38,
239.596498192,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.07,% Clocks,,idq.ms_switches,0.00,5.38,
239.596498192,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
239.596498192,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.94,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.39,
239.596498192,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,15.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.19,% Clocks,,,0.00,5.12,
239.596498192,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C2,Frontend_Bound,20.91,% Slots,,,0.00,5.12,
239.596498192,S0-C2,Backend_Bound,28.77,% Slots,,,0.00,5.12,
239.596498192,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.16,% Slots,,,0.00,5.12,
239.596498192,S0-C2,Backend_Bound.Core_Bound,19.37,% Slots,,,0.00,5.12,
239.596498192,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.56,% Core_Clocks,,,0.00,5.37,
239.596498192,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.99,% Core_Clocks,,,0.00,5.12,
239.596498192,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.64,% Clocks,,,0.00,5.12,<==
239.596498192,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
239.596498192,S0-C3,Frontend_Bound,34.80,% Slots,,,0.00,5.11,
239.596498192,S0-C3,Backend_Bound,44.05,% Slots,,,0.00,5.11,<==
239.596498192,S0-C3,Retiring,26.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
239.596498192,S0-C3,Frontend_Bound.Frontend_Latency,36.73,% Slots,,rs_events.empty_end,0.00,5.11,
239.596498192,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.43,% Slots,,,0.00,5.11,
239.596498192,S0-C3,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.11,
239.596498192,S0-C3,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.11,
239.596498192,S0-C3,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.12,
239.596498192,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.93,% Clocks,,,0.00,5.38,
239.596498192,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
239.596498192,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.38,
239.596498192,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.33,% Core_Clocks,,,0.00,5.37,
239.596498192,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C4,Frontend_Bound,25.65,% Slots,,,0.00,5.12,
239.596498192,S0-C4,Backend_Bound,57.78,% Slots,,,0.00,5.12,<==
239.596498192,S0-C4,Retiring,26.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
239.596498192,S0-C4,Frontend_Bound.Frontend_Latency,28.11,% Slots,,rs_events.empty_end,0.00,5.12,
239.596498192,S0-C4,Backend_Bound.Memory_Bound,31.02,% Slots,,,0.00,5.12,
239.596498192,S0-C4,Backend_Bound.Core_Bound,26.76,% Slots,,,0.00,5.12,
239.596498192,S0-C4,Retiring.Microcode_Sequencer,9.53,% Slots,,idq.ms_uops,0.00,5.13,
239.596498192,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.38,
239.596498192,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.24,
239.596498192,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.45,% Clocks,,idq.ms_switches,0.00,5.38,
239.596498192,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
239.596498192,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C5,Frontend_Bound,38.77,% Slots,,,0.00,5.12,
239.596498192,S0-C5,Backend_Bound,42.51,% Slots,,,0.00,5.12,
239.596498192,S0-C5,Retiring,25.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
239.596498192,S0-C5,Frontend_Bound.Frontend_Latency,32.19,% Slots,,rs_events.empty_end,0.00,5.12,
239.596498192,S0-C5,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.12,<==
239.596498192,S0-C5,Backend_Bound.Core_Bound,18.47,% Slots,,,0.00,5.12,
239.596498192,S0-C5,Retiring.Microcode_Sequencer,9.16,% Slots,,idq.ms_uops,0.00,5.12,
239.596498192,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.66,% Clocks,,,0.00,5.38,
239.596498192,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
239.596498192,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.91,% Clocks,,idq.ms_switches,0.00,5.38,
239.596498192,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C6,Frontend_Bound,46.14,% Slots,,,0.00,5.12,
239.596498192,S0-C6,Backend_Bound,29.57,% Slots,,,0.00,5.12,
239.596498192,S0-C6,Retiring,20.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
239.596498192,S0-C6,Frontend_Bound.Frontend_Latency,42.19,% Slots,,rs_events.empty_end,0.00,5.12,<==
239.596498192,S0-C6,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.12,
239.596498192,S0-C6,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.12,
239.596498192,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.71,% Clocks,,,0.00,5.37,
239.596498192,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
239.596498192,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.37,% Clocks,,idq.ms_switches,0.00,5.37,
239.596498192,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C7,Frontend_Bound,39.09,% Slots,,,0.00,5.12,
239.596498192,S0-C7,Backend_Bound,23.19,% Slots,,,0.00,5.12,
239.596498192,S0-C7,Retiring,29.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
239.596498192,S0-C7,Frontend_Bound.Frontend_Latency,23.71,% Slots,,rs_events.empty_end,0.00,5.12,<==
239.596498192,S0-C7,Backend_Bound.Memory_Bound,27.36,% Slots,,,0.00,5.12,
239.596498192,S0-C7,Retiring.Microcode_Sequencer,6.53,% Slots,,idq.ms_uops,0.00,5.12,
239.596498192,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.38,
239.596498192,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
239.596498192,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.67,% Clocks,,idq.ms_switches,0.00,5.38,
239.596498192,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
239.596498192,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C0,Frontend_Bound,23.78,% Slots,,,0.00,5.12,
239.596498192,S1-C0,Backend_Bound,31.72,% Slots,,,0.00,5.12,<==
239.596498192,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.12,
239.596498192,S1-C0,Backend_Bound.Memory_Bound,13.71,% Slots,,,0.00,5.12,
239.596498192,S1-C0,Backend_Bound.Core_Bound,18.01,% Slots,,,0.00,5.12,
239.596498192,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.22,% Core_Clocks,,,0.00,5.37,
239.596498192,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C1,Frontend_Bound,23.96,% Slots,,,0.00,5.12,
239.596498192,S1-C1,Backend_Bound,51.97,% Slots,,,0.00,5.12,
239.596498192,S1-C1,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
239.596498192,S1-C1,Frontend_Bound.Frontend_Latency,30.41,% Slots,,rs_events.empty_end,0.00,5.12,
239.596498192,S1-C1,Backend_Bound.Memory_Bound,43.34,% Slots,,,0.00,5.12,<==
239.596498192,S1-C1,Retiring.Microcode_Sequencer,3.67,% Slots,,idq.ms_uops,0.00,5.2,
239.596498192,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.62,% Clocks,,,0.00,5.37,
239.596498192,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.26,
239.596498192,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.37,
239.596498192,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
239.596498192,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C2,Frontend_Bound,33.07,% Slots,,,0.00,5.12,
239.596498192,S1-C2,Backend_Bound,45.19,% Slots,,,0.00,5.12,
239.596498192,S1-C2,Retiring,8.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
239.596498192,S1-C2,Frontend_Bound.Frontend_Latency,22.48,% Slots,,rs_events.empty_end,0.00,5.12,
239.596498192,S1-C2,Backend_Bound.Memory_Bound,30.65,% Slots,,,0.00,5.12,<==
239.596498192,S1-C2,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.12,
239.596498192,S1-C2,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.2,
239.596498192,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.31,% Clocks,,,0.00,5.37,
239.596498192,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.26,
239.596498192,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.23,% Clocks,,idq.ms_switches,0.00,5.37,
239.596498192,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
239.596498192,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.25,% Clocks,,,0.00,5.12,
239.596498192,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C3,Frontend_Bound,31.52,% Slots,,,0.00,5.12,
239.596498192,S1-C3,Backend_Bound,42.10,% Slots,,,0.00,5.12,
239.596498192,S1-C3,Retiring,22.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
239.596498192,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.50,% Slots,,,0.00,5.12,
239.596498192,S1-C3,Backend_Bound.Memory_Bound,28.26,% Slots,,,0.00,5.12,<==
239.596498192,S1-C3,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.12,
239.596498192,S1-C3,Retiring.Microcode_Sequencer,9.99,% Slots,,idq.ms_uops,0.00,5.2,
239.596498192,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.84,% Clocks,,idq.ms_switches,0.00,5.37,
239.596498192,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.60,% Core_Clocks,,,0.00,5.38,
239.596498192,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
239.596498192,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.94,% Clocks,,,0.00,5.12,
239.596498192,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
239.596498192,S1-C4,Frontend_Bound,24.65,% Slots,,,0.00,5.12,
239.596498192,S1-C4,Backend_Bound,50.42,% Slots,,,0.00,5.12,
239.596498192,S1-C4,Retiring,25.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
239.596498192,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.04,% Slots,,,0.00,5.12,
239.596498192,S1-C4,Backend_Bound.Memory_Bound,31.48,% Slots,,,0.00,5.12,<==
239.596498192,S1-C4,Backend_Bound.Core_Bound,18.94,% Slots,,,0.00,5.12,
239.596498192,S1-C4,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.2,
239.596498192,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.37,
239.596498192,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.71,% Core_Clocks,,,0.00,5.37,
239.596498192,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
239.596498192,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C5,Frontend_Bound,30.18,% Slots,,,0.00,5.13,
239.596498192,S1-C5,Backend_Bound,44.55,% Slots,,,0.00,5.12,
239.596498192,S1-C5,Retiring,7.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
239.596498192,S1-C5,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.12,
239.596498192,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.08,% Slots,,,0.00,5.13,
239.596498192,S1-C5,Backend_Bound.Memory_Bound,43.43,% Slots,,,0.00,5.12,<==
239.596498192,S1-C5,Retiring.Microcode_Sequencer,4.41,% Slots,,idq.ms_uops,0.00,5.19,
239.596498192,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.03,% Clocks,,,0.00,5.37,
239.596498192,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.25,
239.596498192,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.78,% Clocks,,idq.ms_switches,0.00,5.37,
239.596498192,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.46,% Core_Clocks,,,0.00,5.37,
239.596498192,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.34,% Slots,,,0.00,5.12,
239.596498192,S1-C6,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.12,
239.596498192,S1-C6,Backend_Bound.Core_Bound,41.93,% Slots,,,0.00,5.12,
239.596498192,S1-C6,Backend_Bound,66.09,% Slots,,,0.00,5.12,
239.596498192,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.31,% Core_Clocks,,,0.00,5.38,
239.596498192,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.11,% Clocks,,,0.00,5.12,<==
239.596498192,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C7,Frontend_Bound.Frontend_Bandwidth,32.31,% Slots,,,0.00,5.12,
239.596498192,S1-C7,Backend_Bound.Memory_Bound,19.93,% Slots,,,0.00,5.11,
239.596498192,S1-C7,Backend_Bound.Core_Bound,34.84,% Slots,,,0.00,5.11,<==
239.596498192,S1-C7,Backend_Bound,54.78,% Slots,,,0.00,5.11,
239.596498192,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.85,% Core_Clocks,,,0.00,5.38,
239.596498192,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
239.596498192,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
239.596498192,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
239.596498192,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
239.596498192,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
239.596498192,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
239.596498192,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
239.596498192,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
239.596498192,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
239.596498192,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
241.104089516,S0-C0,Frontend_Bound,29.26,% Slots,,,0.00,5.06,
241.104089516,S0-C0,Backend_Bound,41.11,% Slots,,,0.00,5.02,
241.104089516,S0-C0,Retiring,38.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S0-C0,Frontend_Bound.Frontend_Latency,15.43,% Slots,,rs_events.empty_end,0.00,5.08,
241.104089516,S0-C0,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.02,
241.104089516,S0-C0,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.02,
241.104089516,S0-C0,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
241.104089516,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
241.104089516,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
241.104089516,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C1,Frontend_Bound,31.67,% Slots,,,0.00,5.06,
241.104089516,S0-C1,Backend_Bound,22.52,% Slots,,,0.00,5.03,
241.104089516,S0-C1,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.08,<==
241.104089516,S0-C1,Backend_Bound.Memory_Bound,11.70,% Slots,,,0.00,5.03,
241.104089516,S0-C1,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.03,
241.104089516,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
241.104089516,S0-C2,Frontend_Bound,43.86,% Slots,,,0.00,5.06,<==
241.104089516,S0-C2,Retiring,28.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S0-C2,Retiring.Microcode_Sequencer,9.00,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.46,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C3,Backend_Bound,46.02,% Slots,,,0.00,5.02,
241.104089516,S0-C3,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S0-C3,Backend_Bound.Core_Bound,36.88,% Slots,,,0.00,5.02,<==
241.104089516,S0-C3,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.23,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C4,Backend_Bound,51.29,% Slots,,,0.00,5.03,
241.104089516,S0-C4,Retiring,30.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S0-C4,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.03,
241.104089516,S0-C4,Backend_Bound.Core_Bound,40.76,% Slots,,,0.00,5.03,<==
241.104089516,S0-C4,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.62,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
241.104089516,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
241.104089516,S0-C5,Frontend_Bound,20.61,% Slots,,,0.00,5.05,
241.104089516,S0-C5,Backend_Bound,66.03,% Slots,,,0.00,5.03,
241.104089516,S0-C5,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S0-C5,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.07,
241.104089516,S0-C5,Backend_Bound.Memory_Bound,52.09,% Slots,,,0.00,5.03,
241.104089516,S0-C5,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.03,
241.104089516,S0-C5,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
241.104089516,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.95,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
241.104089516,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
241.104089516,S0-C6,Backend_Bound,58.76,% Slots,,,0.00,5.02,
241.104089516,S0-C6,Retiring,24.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S0-C6,Backend_Bound.Memory_Bound,24.76,% Slots,,,0.00,5.02,
241.104089516,S0-C6,Backend_Bound.Core_Bound,34.00,% Slots,,,0.00,5.02,<==
241.104089516,S0-C6,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.92,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
241.104089516,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
241.104089516,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C7,Frontend_Bound,20.25,% Slots,,,0.00,5.04,
241.104089516,S0-C7,Backend_Bound,29.00,% Slots,,,0.00,5.02,
241.104089516,S0-C7,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.02,
241.104089516,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.57,% Clocks,,,0.00,5.31,<==
241.104089516,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C0,Backend_Bound,46.42,% Slots,,,0.00,5.02,
241.104089516,S1-C0,Retiring,46.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S1-C0,Backend_Bound.Memory_Bound,37.93,% Slots,,,0.00,5.02,
241.104089516,S1-C0,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.28,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
241.104089516,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C1,Frontend_Bound,26.44,% Slots,,,0.00,5.29,
241.104089516,S1-C1,Backend_Bound,34.50,% Slots,,,0.00,5.29,
241.104089516,S1-C1,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.13,
241.104089516,S1-C1,Backend_Bound.Memory_Bound,24.51,% Slots,,,0.00,5.07,
241.104089516,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
241.104089516,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
241.104089516,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C2,Frontend_Bound,40.15,% Slots,,,0.00,5.29,
241.104089516,S1-C2,Backend_Bound,40.53,% Slots,,,0.00,5.29,
241.104089516,S1-C2,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
241.104089516,S1-C2,Frontend_Bound.Frontend_Latency,45.04,% Slots,,rs_events.empty_end,0.00,5.12,
241.104089516,S1-C2,Backend_Bound.Memory_Bound,26.67,% Slots,,,0.00,5.06,<==
241.104089516,S1-C2,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.06,
241.104089516,S1-C2,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.01,
241.104089516,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.19,% Clocks,,,0.00,5.3,
241.104089516,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.25,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
241.104089516,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
241.104089516,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.32,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
241.104089516,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
241.104089516,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.25,% Clocks,,,0.00,5.3,
241.104089516,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
241.104089516,S1-C3,Frontend_Bound,46.80,% Slots,,,0.00,5.29,
241.104089516,S1-C3,Backend_Bound,32.60,% Slots,,,0.00,5.29,
241.104089516,S1-C3,Retiring,15.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
241.104089516,S1-C3,Frontend_Bound.Frontend_Latency,47.98,% Slots,,rs_events.empty_end,0.00,5.13,
241.104089516,S1-C3,Backend_Bound.Memory_Bound,16.82,% Slots,,,0.00,5.06,
241.104089516,S1-C3,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.06,
241.104089516,S1-C3,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.02,
241.104089516,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.3,
241.104089516,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
241.104089516,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.79,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
241.104089516,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
241.104089516,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.39,% Clocks,,,0.00,5.3,
241.104089516,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C4,Frontend_Bound,40.08,% Slots,,,0.00,5.29,
241.104089516,S1-C4,Backend_Bound,40.27,% Slots,,,0.00,5.29,
241.104089516,S1-C4,Retiring,23.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
241.104089516,S1-C4,Frontend_Bound.Frontend_Latency,27.82,% Slots,,rs_events.empty_end,0.00,5.12,
241.104089516,S1-C4,Backend_Bound.Memory_Bound,25.42,% Slots,,,0.00,5.06,
241.104089516,S1-C4,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.06,
241.104089516,S1-C4,Retiring.Microcode_Sequencer,9.99,% Slots,,idq.ms_uops,0.00,5.02,
241.104089516,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.47,% Clocks,,,0.00,5.3,
241.104089516,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.14,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
241.104089516,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
241.104089516,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
241.104089516,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C5,Frontend_Bound,39.45,% Slots,,,0.00,5.29,
241.104089516,S1-C5,Backend_Bound,37.36,% Slots,,,0.00,5.29,
241.104089516,S1-C5,Retiring,25.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S1-C5,Frontend_Bound.Frontend_Latency,59.64,% Slots,,rs_events.empty_end,0.00,5.16,
241.104089516,S1-C5,Backend_Bound.Memory_Bound,64.29,% Slots,,,0.00,5.09,
241.104089516,S1-C5,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.98,% Clocks,,,0.00,5.3,
241.104089516,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
241.104089516,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.01,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
241.104089516,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C6,Frontend_Bound,38.16,% Slots,,,0.00,5.29,
241.104089516,S1-C6,Backend_Bound,40.48,% Slots,,,0.00,5.29,
241.104089516,S1-C6,Retiring,14.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
241.104089516,S1-C6,Frontend_Bound.Frontend_Latency,42.67,% Slots,,rs_events.empty_end,0.00,5.15,
241.104089516,S1-C6,Backend_Bound.Memory_Bound,27.56,% Slots,,,0.00,5.09,<==
241.104089516,S1-C6,Backend_Bound.Core_Bound,12.91,% Slots,,,0.00,5.09,
241.104089516,S1-C6,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.28,
241.104089516,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.25,% Clocks,,,0.00,5.3,
241.104089516,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.19,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
241.104089516,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
241.104089516,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
241.104089516,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
241.104089516,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C7,Frontend_Bound,25.36,% Slots,,,0.00,5.3,
241.104089516,S1-C7,Backend_Bound,51.27,% Slots,,,0.00,5.3,<==
241.104089516,S1-C7,Retiring,23.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
241.104089516,S1-C7,Frontend_Bound.Frontend_Latency,36.06,% Slots,,rs_events.empty_end,0.00,5.15,
241.104089516,S1-C7,Retiring.Microcode_Sequencer,12.08,% Slots,,idq.ms_uops,0.00,5.29,
241.104089516,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.3,
241.104089516,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
241.104089516,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.3,
241.104089516,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
241.104089516,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
241.104089516,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
241.104089516,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
241.104089516,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
241.104089516,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
241.104089516,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
242.648302896,S0-C0,Backend_Bound,56.77,% Slots,,,0.00,5.2,<==
242.648302896,S0-C0,Retiring,27.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S0-C0,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.2,
242.648302896,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.82,% Clocks,,idq.ms_switches,0.00,5.19,
242.648302896,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C1,Frontend_Bound,33.89,% Slots,,,0.00,5.2,
242.648302896,S0-C1,Backend_Bound,19.04,% Slots,,,0.00,5.2,
242.648302896,S0-C1,Frontend_Bound.Frontend_Latency,20.98,% Slots,,rs_events.empty_end,0.00,5.2,<==
242.648302896,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.2,
242.648302896,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.2,
242.648302896,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.23,% Core_Clocks,,,0.00,5.19,
242.648302896,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C2,Backend_Bound,77.14,% Slots,,,0.00,5.2,
242.648302896,S0-C2,Retiring,41.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S0-C2,Backend_Bound.Memory_Bound,69.27,% Slots,,,0.00,5.19,
242.648302896,S0-C2,Retiring.Microcode_Sequencer,12.74,% Slots,,idq.ms_uops,0.00,5.19,
242.648302896,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
242.648302896,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
242.648302896,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C3,Frontend_Bound,30.76,% Slots,,,0.00,5.2,
242.648302896,S0-C3,Backend_Bound,46.17,% Slots,,,0.00,5.2,
242.648302896,S0-C3,Retiring,17.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
242.648302896,S0-C3,Frontend_Bound.Frontend_Latency,80.64,% Slots,,rs_events.empty_end,0.00,5.2,
242.648302896,S0-C3,Backend_Bound.Core_Bound,62.25,% Slots,,,0.00,5.2,<==
242.648302896,S0-C3,Retiring.Microcode_Sequencer,13.04,% Slots,,idq.ms_uops,0.00,5.19,
242.648302896,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.2,
242.648302896,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.60,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C4,Frontend_Bound,43.97,% Slots,,,0.00,5.2,
242.648302896,S0-C4,Backend_Bound,24.12,% Slots,,,0.00,5.2,
242.648302896,S0-C4,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
242.648302896,S0-C4,Frontend_Bound.Frontend_Latency,28.73,% Slots,,rs_events.empty_end,0.00,5.2,<==
242.648302896,S0-C4,Frontend_Bound.Frontend_Bandwidth,22.54,% Slots,,,0.00,5.2,
242.648302896,S0-C4,Backend_Bound.Core_Bound,47.77,% Slots,,,0.00,5.2,
242.648302896,S0-C4,Retiring.Microcode_Sequencer,9.71,% Slots,,idq.ms_uops,0.00,5.19,
242.648302896,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.30,% Clocks,,,0.00,5.2,
242.648302896,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.77,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.91,% Core_Clocks,,,0.00,5.19,
242.648302896,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.88,% Core_Clocks,,,0.00,5.46,
242.648302896,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C5,Frontend_Bound,45.10,% Slots,,,0.00,5.2,
242.648302896,S0-C5,Backend_Bound,29.66,% Slots,,,0.00,5.2,
242.648302896,S0-C5,Retiring,14.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
242.648302896,S0-C5,Frontend_Bound.Frontend_Latency,44.20,% Slots,,rs_events.empty_end,0.00,5.2,<==
242.648302896,S0-C5,Backend_Bound.Core_Bound,51.59,% Slots,,,0.00,5.2,
242.648302896,S0-C5,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.19,
242.648302896,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.71,% Clocks,,,0.00,5.2,
242.648302896,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.18,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C6,Frontend_Bound,35.64,% Slots,,,0.00,5.2,
242.648302896,S0-C6,Backend_Bound,40.39,% Slots,,,0.00,5.2,
242.648302896,S0-C6,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
242.648302896,S0-C6,Frontend_Bound.Frontend_Latency,52.53,% Slots,,rs_events.empty_end,0.00,5.2,
242.648302896,S0-C6,Backend_Bound.Core_Bound,81.76,% Slots,,,0.00,5.2,<==
242.648302896,S0-C6,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.19,
242.648302896,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.2,
242.648302896,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.68,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C7,Frontend_Bound,28.13,% Slots,,,0.00,5.2,
242.648302896,S0-C7,Backend_Bound,20.56,% Slots,,,0.00,5.2,
242.648302896,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.00,% Slots,,,0.00,5.2,
242.648302896,S0-C7,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.2,
242.648302896,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.42,% Core_Clocks,,,0.00,5.19,<==
242.648302896,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.50,% Clocks,,,0.00,5.18,
242.648302896,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C0,Frontend_Bound,22.79,% Slots,,,0.00,5.2,
242.648302896,S1-C0,Backend_Bound,30.43,% Slots,,,0.00,5.2,
242.648302896,S1-C0,Backend_Bound.Memory_Bound,21.61,% Slots,,,0.00,5.19,
242.648302896,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
242.648302896,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C1,Frontend_Bound,34.24,% Slots,,,0.00,5.2,
242.648302896,S1-C1,Backend_Bound,42.98,% Slots,,,0.00,5.2,
242.648302896,S1-C1,Retiring,22.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S1-C1,Frontend_Bound.Frontend_Latency,33.15,% Slots,,rs_events.empty_end,0.00,5.2,
242.648302896,S1-C1,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.2,
242.648302896,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.19,
242.648302896,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
242.648302896,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.19,
242.648302896,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
242.648302896,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
242.648302896,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
242.648302896,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.68,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.19,<==
242.648302896,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C2,Frontend_Bound,30.44,% Slots,,,0.00,5.2,
242.648302896,S1-C2,Backend_Bound,38.74,% Slots,,,0.00,5.2,
242.648302896,S1-C2,Retiring,39.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S1-C2,Frontend_Bound.Frontend_Latency,27.02,% Slots,,rs_events.empty_end,0.00,5.2,
242.648302896,S1-C2,Retiring.Microcode_Sequencer,8.59,% Slots,,idq.ms_uops,0.00,5.2,<==
242.648302896,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C3,Frontend_Bound,49.83,% Slots,,,0.00,5.2,
242.648302896,S1-C3,Backend_Bound,29.94,% Slots,,,0.00,5.2,
242.648302896,S1-C3,Retiring,20.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S1-C3,Frontend_Bound.Frontend_Latency,51.50,% Slots,,rs_events.empty_end,0.00,5.2,<==
242.648302896,S1-C3,Backend_Bound.Core_Bound,41.70,% Slots,,,0.00,5.19,
242.648302896,S1-C3,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.2,
242.648302896,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.2,
242.648302896,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.07,% Clocks,,itlb_misses.walk_completed,0.00,5.19,
242.648302896,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.99,% Clocks,,,0.00,5.18,
242.648302896,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C4,Frontend_Bound,42.87,% Slots,,,0.00,5.2,
242.648302896,S1-C4,Backend_Bound,35.25,% Slots,,,0.00,5.2,
242.648302896,S1-C4,Retiring,31.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S1-C4,Frontend_Bound.Frontend_Latency,41.40,% Slots,,rs_events.empty_end,0.00,5.2,<==
242.648302896,S1-C4,Backend_Bound.Core_Bound,88.52,% Slots,,,0.00,5.19,
242.648302896,S1-C4,Retiring.Microcode_Sequencer,12.98,% Slots,,idq.ms_uops,0.00,5.2,
242.648302896,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.68,% Clocks,,,0.00,5.2,
242.648302896,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.83,% Clocks,,,0.00,5.18,
242.648302896,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C5,Frontend_Bound,42.52,% Slots,,,0.00,5.2,
242.648302896,S1-C5,Backend_Bound,35.09,% Slots,,,0.00,5.2,
242.648302896,S1-C5,Retiring,13.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S1-C5,Frontend_Bound.Frontend_Latency,66.32,% Slots,,rs_events.empty_end,0.00,5.2,<==
242.648302896,S1-C5,Backend_Bound.Core_Bound,39.01,% Slots,,,0.00,5.19,
242.648302896,S1-C5,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.2,
242.648302896,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.24,% Clocks,,itlb_misses.walk_completed,0.00,5.19,
242.648302896,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.23,% Clocks,,idq.ms_switches,0.00,5.19,
242.648302896,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.83,% Clocks,,,0.00,5.18,
242.648302896,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C6,Frontend_Bound,36.90,% Slots,,,0.00,5.19,
242.648302896,S1-C6,Backend_Bound,40.09,% Slots,,,0.00,5.19,
242.648302896,S1-C6,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S1-C6,Frontend_Bound.Frontend_Latency,88.23,% Slots,,rs_events.empty_end,0.00,5.2,
242.648302896,S1-C6,Backend_Bound.Core_Bound,45.16,% Slots,,,0.00,5.19,
242.648302896,S1-C6,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.2,
242.648302896,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.75,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.88,% Clocks,,,0.00,5.18,<==
242.648302896,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C7,Frontend_Bound,39.43,% Slots,,,0.00,5.19,
242.648302896,S1-C7,Backend_Bound,38.03,% Slots,,,0.00,5.19,
242.648302896,S1-C7,Retiring,27.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
242.648302896,S1-C7,Frontend_Bound.Frontend_Latency,80.23,% Slots,,rs_events.empty_end,0.00,5.19,<==
242.648302896,S1-C7,Backend_Bound.Core_Bound,48.03,% Slots,,,0.00,5.19,
242.648302896,S1-C7,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.2,
242.648302896,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
242.648302896,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.16,% Clocks,,idq.ms_switches,0.00,5.2,
242.648302896,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.65,% Clocks,,,0.00,5.18,
242.648302896,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
242.648302896,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
244.151357858,S0-C0,Frontend_Bound,27.23,% Slots,,,0.00,5.12,
244.151357858,S0-C0,Backend_Bound,14.31,% Slots,,,0.00,5.12,
244.151357858,S0-C0,Retiring,34.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
244.151357858,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.39,% Slots,,,0.00,5.14,
244.151357858,S0-C0,Backend_Bound.Core_Bound,10.56,% Slots,,,0.00,5.07,
244.151357858,S0-C0,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,5.3,<==
244.151357858,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.15,% Clocks,,idq.ms_switches,0.00,5.3,
244.151357858,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.94,% Core_Clocks,,,0.00,5.31,
244.151357858,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C1,Frontend_Bound,36.94,% Slots,,,0.00,5.12,
244.151357858,S0-C1,Backend_Bound,29.60,% Slots,,,0.00,5.12,
244.151357858,S0-C1,Retiring,5.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
244.151357858,S0-C1,Frontend_Bound.Frontend_Latency,36.87,% Slots,,rs_events.empty_end,0.00,5.06,<==
244.151357858,S0-C1,Backend_Bound.Memory_Bound,26.62,% Slots,,,0.00,5.05,
244.151357858,S0-C1,Retiring.Microcode_Sequencer,4.40,% Slots,,idq.ms_uops,0.00,5.3,
244.151357858,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
244.151357858,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.31,
244.151357858,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
244.151357858,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C2,Frontend_Bound,52.55,% Slots,,,0.00,5.12,
244.151357858,S0-C2,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
244.151357858,S0-C2,Frontend_Bound.Frontend_Bandwidth,48.12,% Slots,,,0.00,5.14,
244.151357858,S0-C2,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.3,
244.151357858,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.57,% Clocks,,idq.ms_switches,0.00,5.3,
244.151357858,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.43,% Core_Clocks,,,0.00,5.31,<==
244.151357858,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C3,Frontend_Bound,40.47,% Slots,,,0.00,5.12,
244.151357858,S0-C3,Backend_Bound,32.32,% Slots,,,0.00,5.12,
244.151357858,S0-C3,Retiring,26.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
244.151357858,S0-C3,Frontend_Bound.Frontend_Latency,28.92,% Slots,,rs_events.empty_end,0.00,5.06,<==
244.151357858,S0-C3,Backend_Bound.Core_Bound,24.25,% Slots,,,0.00,5.05,
244.151357858,S0-C3,Retiring.Microcode_Sequencer,11.89,% Slots,,idq.ms_uops,0.00,5.3,
244.151357858,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.31,
244.151357858,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
244.151357858,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.31,
244.151357858,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.05,% Clocks,,,0.00,5.17,
244.151357858,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C4,Frontend_Bound,21.49,% Slots,,,0.00,5.12,
244.151357858,S0-C4,Backend_Bound,60.56,% Slots,,,0.00,5.12,<==
244.151357858,S0-C4,Retiring,5.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
244.151357858,S0-C4,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.06,
244.151357858,S0-C4,Backend_Bound.Memory_Bound,31.85,% Slots,,,0.00,5.05,
244.151357858,S0-C4,Backend_Bound.Core_Bound,28.71,% Slots,,,0.00,5.05,
244.151357858,S0-C4,Retiring.Microcode_Sequencer,4.37,% Slots,,idq.ms_uops,0.00,5.31,
244.151357858,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
244.151357858,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.3,
244.151357858,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
244.151357858,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.01,% Clocks,,,0.00,5.17,
244.151357858,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C5,Frontend_Bound,25.73,% Slots,,,0.00,5.13,
244.151357858,S0-C5,Backend_Bound,54.55,% Slots,,,0.00,5.13,
244.151357858,S0-C5,Retiring,28.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
244.151357858,S0-C5,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.06,
244.151357858,S0-C5,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.05,
244.151357858,S0-C5,Backend_Bound.Core_Bound,41.27,% Slots,,,0.00,5.05,
244.151357858,S0-C5,Retiring.Microcode_Sequencer,11.85,% Slots,,idq.ms_uops,0.00,5.3,
244.151357858,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.31,
244.151357858,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
244.151357858,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.41,% Clocks,,idq.ms_switches,0.00,5.31,
244.151357858,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
244.151357858,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
244.151357858,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.34,% Clocks,,,0.00,5.17,<==
244.151357858,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C6,Frontend_Bound,46.06,% Slots,,,0.00,5.13,<==
244.151357858,S0-C6,Bad_Speculation,10.51,% Slots,,,0.00,5.13,
244.151357858,S0-C6,Retiring,6.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
244.151357858,S0-C6,Frontend_Bound.Frontend_Latency,15.63,% Slots,,rs_events.empty_end,0.00,5.06,
244.151357858,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.26,% Slots,,,0.00,5.14,
244.151357858,S0-C6,Bad_Speculation.Branch_Mispredicts,9.74,% Slots,,br_misp_retired.all_branches,0.00,5.13,
244.151357858,S0-C6,Retiring.Microcode_Sequencer,4.81,% Slots,,idq.ms_uops,0.00,5.31,
244.151357858,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.3,
244.151357858,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
244.151357858,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.3,
244.151357858,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.97,% Core_Clocks,,,0.00,5.31,
244.151357858,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.07,% Core_Clocks,,,0.00,5.04,
244.151357858,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C7,Frontend_Bound,34.75,% Slots,,,0.00,5.13,<==
244.151357858,S0-C7,Backend_Bound,16.55,% Slots,,,0.00,5.13,
244.151357858,S0-C7,Frontend_Bound.Frontend_Latency,19.51,% Slots,,rs_events.empty_end,0.00,5.06,
244.151357858,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.13,% Slots,,,0.00,5.15,
244.151357858,S0-C7,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.05,
244.151357858,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.3,
244.151357858,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
244.151357858,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.87,% Core_Clocks,,,0.00,5.31,
244.151357858,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C0,Backend_Bound,33.27,% Slots,,,0.00,5.13,
244.151357858,S1-C0,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.08,
244.151357858,S1-C0,Backend_Bound.Core_Bound,20.74,% Slots,,,0.00,5.08,
244.151357858,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
244.151357858,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.02,% Clocks,,,0.00,5.1,<==
244.151357858,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C1,Frontend_Bound,36.11,% Slots,,,0.00,5.31,
244.151357858,S1-C1,Backend_Bound,38.87,% Slots,,,0.00,5.31,
244.151357858,S1-C1,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
244.151357858,S1-C1,Frontend_Bound.Frontend_Latency,59.01,% Slots,,rs_events.empty_end,0.00,5.06,
244.151357858,S1-C1,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.05,<==
244.151357858,S1-C1,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.05,
244.151357858,S1-C1,Retiring.Microcode_Sequencer,13.63,% Slots,,idq.ms_uops,0.00,5.21,
244.151357858,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.31,
244.151357858,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
244.151357858,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.51,% Clocks,,idq.ms_switches,0.00,5.31,
244.151357858,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
244.151357858,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
244.151357858,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.70,% Clocks,,,0.00,5.16,
244.151357858,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C2,Frontend_Bound,35.13,% Slots,,,0.00,5.32,
244.151357858,S1-C2,Backend_Bound,40.07,% Slots,,,0.00,5.32,
244.151357858,S1-C2,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
244.151357858,S1-C2,Frontend_Bound.Frontend_Latency,57.34,% Slots,,rs_events.empty_end,0.00,5.06,
244.151357858,S1-C2,Backend_Bound.Core_Bound,31.80,% Slots,,,0.00,5.05,
244.151357858,S1-C2,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.21,
244.151357858,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.31,
244.151357858,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
244.151357858,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.31,
244.151357858,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.13,% Clocks,,,0.00,5.15,<==
244.151357858,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C3,Frontend_Bound,37.13,% Slots,,,0.00,5.31,
244.151357858,S1-C3,Backend_Bound,38.82,% Slots,,,0.00,5.31,
244.151357858,S1-C3,Frontend_Bound.Frontend_Latency,71.16,% Slots,,rs_events.empty_end,0.00,5.06,
244.151357858,S1-C3,Backend_Bound.Core_Bound,29.72,% Slots,,,0.00,5.05,
244.151357858,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.83,% Clocks,,,0.00,5.31,
244.151357858,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
244.151357858,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.86,% Clocks,,,0.00,5.16,<==
244.151357858,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C4,Frontend_Bound,47.84,% Slots,,,0.00,5.31,
244.151357858,S1-C4,Backend_Bound,30.26,% Slots,,,0.00,5.31,
244.151357858,S1-C4,Retiring,13.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
244.151357858,S1-C4,Frontend_Bound.Frontend_Latency,41.38,% Slots,,rs_events.empty_end,0.00,5.06,
244.151357858,S1-C4,Backend_Bound.Core_Bound,20.53,% Slots,,,0.00,5.05,
244.151357858,S1-C4,Retiring.Microcode_Sequencer,6.87,% Slots,,idq.ms_uops,0.00,5.21,
244.151357858,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.66,% Clocks,,,0.00,5.3,
244.151357858,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.16,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
244.151357858,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,28.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
244.151357858,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.3,
244.151357858,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.89,% Clocks,,,0.00,5.15,
244.151357858,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C5,Frontend_Bound,36.07,% Slots,,,0.00,5.31,
244.151357858,S1-C5,Backend_Bound,39.73,% Slots,,,0.00,5.31,<==
244.151357858,S1-C5,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
244.151357858,S1-C5,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,0.00,5.04,
244.151357858,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.26,% Slots,,,0.00,5.04,
244.151357858,S1-C5,Backend_Bound.Memory_Bound,19.59,% Slots,,,0.00,5.04,
244.151357858,S1-C5,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.04,
244.151357858,S1-C5,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.3,
244.151357858,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.33,% Clocks,,,0.00,5.31,
244.151357858,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
244.151357858,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.31,
244.151357858,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.96,% Core_Clocks,,,0.00,5.31,
244.151357858,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
244.151357858,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
244.151357858,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.69,% Clocks,,,0.00,5.15,
244.151357858,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C6,Frontend_Bound,40.46,% Slots,,,0.00,5.31,
244.151357858,S1-C6,Backend_Bound,38.76,% Slots,,,0.00,5.31,
244.151357858,S1-C6,Retiring,14.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
244.151357858,S1-C6,Frontend_Bound.Frontend_Latency,37.56,% Slots,,rs_events.empty_end,0.00,5.04,
244.151357858,S1-C6,Backend_Bound.Memory_Bound,26.08,% Slots,,,0.00,5.04,
244.151357858,S1-C6,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.04,
244.151357858,S1-C6,Retiring.Microcode_Sequencer,8.45,% Slots,,idq.ms_uops,0.00,5.31,
244.151357858,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.59,% Clocks,,,0.00,5.3,
244.151357858,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.16,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
244.151357858,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
244.151357858,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.42,% Clocks,,idq.ms_switches,0.00,5.3,
244.151357858,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
244.151357858,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
244.151357858,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.76,% Clocks,,,0.00,5.15,
244.151357858,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C7,Frontend_Bound,28.23,% Slots,,,0.00,5.31,
244.151357858,S1-C7,Backend_Bound,47.70,% Slots,,,0.00,5.31,
244.151357858,S1-C7,Retiring,14.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
244.151357858,S1-C7,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.04,
244.151357858,S1-C7,Backend_Bound.Memory_Bound,43.14,% Slots,,,0.00,5.04,<==
244.151357858,S1-C7,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.31,
244.151357858,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.19,% Clocks,,,0.00,5.31,
244.151357858,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
244.151357858,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.78,% Clocks,,idq.ms_switches,0.00,5.31,
244.151357858,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
244.151357858,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
244.151357858,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
244.151357858,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
245.653422128,S0-C0,Frontend_Bound,21.45,% Slots,,,0.00,5.23,
245.653422128,S0-C0,Backend_Bound,31.24,% Slots,,,0.00,5.18,
245.653422128,S0-C0,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.06,
245.653422128,S0-C0,Backend_Bound.Core_Bound,20.23,% Slots,,,0.00,5.06,
245.653422128,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.04,% Clocks,,,0.00,5.33,<==
245.653422128,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C1,Frontend_Bound,44.42,% Slots,,,0.00,5.23,
245.653422128,S0-C1,Backend_Bound,29.95,% Slots,,,0.00,5.18,
245.653422128,S0-C1,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
245.653422128,S0-C1,Frontend_Bound.Frontend_Latency,36.96,% Slots,,rs_events.empty_end,0.00,5.25,
245.653422128,S0-C1,Backend_Bound.Memory_Bound,13.81,% Slots,,,0.00,5.06,
245.653422128,S0-C1,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.06,
245.653422128,S0-C1,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.32,
245.653422128,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.11,% Clocks,,,0.00,5.33,
245.653422128,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
245.653422128,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.90,% Clocks,,idq.ms_switches,0.00,5.33,
245.653422128,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
245.653422128,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C2,Frontend_Bound,37.84,% Slots,,,0.00,5.23,
245.653422128,S0-C2,Backend_Bound,38.44,% Slots,,,0.00,5.18,
245.653422128,S0-C2,Retiring,11.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
245.653422128,S0-C2,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.25,
245.653422128,S0-C2,Backend_Bound.Memory_Bound,21.95,% Slots,,,0.00,5.06,<==
245.653422128,S0-C2,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.06,
245.653422128,S0-C2,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.33,
245.653422128,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.33,
245.653422128,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
245.653422128,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.98,% Clocks,,idq.ms_switches,0.00,5.33,
245.653422128,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
245.653422128,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.82,% Clocks,,,0.00,5.32,
245.653422128,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C3,Frontend_Bound,44.63,% Slots,,,0.00,5.23,
245.653422128,S0-C3,Backend_Bound,32.86,% Slots,,,0.00,5.18,
245.653422128,S0-C3,Retiring,14.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
245.653422128,S0-C3,Frontend_Bound.Frontend_Latency,39.68,% Slots,,rs_events.empty_end,0.00,5.25,
245.653422128,S0-C3,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.06,
245.653422128,S0-C3,Backend_Bound.Core_Bound,19.52,% Slots,,,0.00,5.06,
245.653422128,S0-C3,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.33,
245.653422128,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.77,% Clocks,,,0.00,5.33,
245.653422128,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,<==
245.653422128,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.61,% Clocks,,idq.ms_switches,0.00,5.33,
245.653422128,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
245.653422128,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.16,% Clocks,,,0.00,5.33,
245.653422128,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C4,Backend_Bound,66.49,% Slots,,,0.00,5.17,
245.653422128,S0-C4,Retiring,26.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
245.653422128,S0-C4,Backend_Bound.Memory_Bound,19.83,% Slots,,,0.00,5.06,
245.653422128,S0-C4,Backend_Bound.Core_Bound,46.66,% Slots,,,0.00,5.06,<==
245.653422128,S0-C4,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.32,
245.653422128,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.20,% Clocks,,idq.ms_switches,0.00,5.34,
245.653422128,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
245.653422128,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C5,Frontend_Bound,35.97,% Slots,,,0.00,5.23,
245.653422128,S0-C5,Backend_Bound,45.09,% Slots,,,0.00,5.18,
245.653422128,S0-C5,Retiring,15.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
245.653422128,S0-C5,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.25,
245.653422128,S0-C5,Backend_Bound.Memory_Bound,19.78,% Slots,,,0.00,5.06,
245.653422128,S0-C5,Backend_Bound.Core_Bound,25.31,% Slots,,,0.00,5.06,<==
245.653422128,S0-C5,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.32,
245.653422128,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.90,% Clocks,,,0.00,5.34,
245.653422128,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
245.653422128,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.84,% Clocks,,idq.ms_switches,0.00,5.34,
245.653422128,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
245.653422128,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C6,Backend_Bound,45.12,% Slots,,,0.00,5.17,
245.653422128,S0-C6,Backend_Bound.Memory_Bound,28.66,% Slots,,,0.00,5.17,
245.653422128,S0-C6,Backend_Bound.Core_Bound,16.46,% Slots,,,0.00,5.17,
245.653422128,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
245.653422128,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,8.22,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.33,
245.653422128,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
245.653422128,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C7,Frontend_Bound,34.63,% Slots,,,0.00,5.22,
245.653422128,S0-C7,Backend_Bound,17.94,% Slots,,,0.00,5.17,
245.653422128,S0-C7,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,0.00,5.24,<==
245.653422128,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.22,
245.653422128,S0-C7,Backend_Bound.Memory_Bound,10.27,% Slots,,,0.00,5.17,
245.653422128,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.34,
245.653422128,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
245.653422128,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.51,% Core_Clocks,,,0.00,5.07,
245.653422128,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C0,Frontend_Bound,23.16,% Slots,,,0.00,5.22,
245.653422128,S1-C0,Backend_Bound,23.06,% Slots,,,0.00,5.16,
245.653422128,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.22,
245.653422128,S1-C0,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.16,
245.653422128,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.34,% Core_Clocks,,,0.00,5.07,<==
245.653422128,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.78,% Core_Clocks,,,0.00,5.33,
245.653422128,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.36,% Clocks,,,0.00,5.33,
245.653422128,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C1,Frontend_Bound,37.02,% Slots,,,0.00,5.33,
245.653422128,S1-C1,Backend_Bound,38.45,% Slots,,,0.00,5.33,<==
245.653422128,S1-C1,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
245.653422128,S1-C1,Frontend_Bound.Frontend_Latency,35.02,% Slots,,rs_events.empty_end,0.00,5.31,
245.653422128,S1-C1,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.3,
245.653422128,S1-C1,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.3,
245.653422128,S1-C1,Retiring.Microcode_Sequencer,9.58,% Slots,,idq.ms_uops,0.00,5.14,
245.653422128,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.37,% Clocks,,,0.00,5.33,
245.653422128,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.65,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
245.653422128,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
245.653422128,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.11,% Clocks,,idq.ms_switches,0.00,5.33,
245.653422128,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
245.653422128,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.96,% Clocks,,,0.00,5.33,
245.653422128,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
245.653422128,S1-C2,Frontend_Bound,30.66,% Slots,,,0.00,5.32,
245.653422128,S1-C2,Backend_Bound,40.12,% Slots,,,0.00,5.32,
245.653422128,S1-C2,Retiring,24.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
245.653422128,S1-C2,Frontend_Bound.Frontend_Latency,28.29,% Slots,,rs_events.empty_end,0.00,5.31,
245.653422128,S1-C2,Backend_Bound.Memory_Bound,42.93,% Slots,,,0.00,5.3,<==
245.653422128,S1-C2,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.14,
245.653422128,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.74,% Clocks,,,0.00,5.34,
245.653422128,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
245.653422128,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.34,
245.653422128,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
245.653422128,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C3,Frontend_Bound,24.41,% Slots,,,0.00,5.32,
245.653422128,S1-C3,Backend_Bound,36.86,% Slots,,,0.00,5.32,
245.653422128,S1-C3,Retiring,33.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
245.653422128,S1-C3,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.31,
245.653422128,S1-C3,Backend_Bound.Memory_Bound,43.93,% Slots,,,0.00,5.3,
245.653422128,S1-C3,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.13,
245.653422128,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
245.653422128,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.33,
245.653422128,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
245.653422128,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C4,Frontend_Bound,21.39,% Slots,,,0.00,5.32,
245.653422128,S1-C4,Backend_Bound,29.82,% Slots,,,0.00,5.32,
245.653422128,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.32,
245.653422128,S1-C4,Backend_Bound.Core_Bound,21.28,% Slots,,,0.00,5.29,
245.653422128,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.76,% Core_Clocks,,,0.00,5.06,
245.653422128,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.42,% Clocks,,,0.00,5.33,<==
245.653422128,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C5,Frontend_Bound,34.63,% Slots,,,0.00,5.32,
245.653422128,S1-C5,Backend_Bound,40.72,% Slots,,,0.00,5.32,
245.653422128,S1-C5,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
245.653422128,S1-C5,Frontend_Bound.Frontend_Latency,30.09,% Slots,,rs_events.empty_end,0.00,5.31,
245.653422128,S1-C5,Backend_Bound.Memory_Bound,78.63,% Slots,,,0.00,5.31,<==
245.653422128,S1-C5,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.33,
245.653422128,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.10,% Clocks,,,0.00,5.33,
245.653422128,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
245.653422128,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.33,
245.653422128,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
245.653422128,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
245.653422128,S1-C6,Frontend_Bound,40.03,% Slots,,,0.00,5.32,
245.653422128,S1-C6,Backend_Bound,37.91,% Slots,,,0.00,5.32,
245.653422128,S1-C6,Retiring,14.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
245.653422128,S1-C6,Frontend_Bound.Frontend_Latency,28.69,% Slots,,rs_events.empty_end,0.00,5.32,<==
245.653422128,S1-C6,Backend_Bound.Memory_Bound,23.89,% Slots,,,0.00,5.31,
245.653422128,S1-C6,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.31,
245.653422128,S1-C6,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.32,
245.653422128,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.61,% Clocks,,,0.00,5.33,
245.653422128,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.40,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
245.653422128,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
245.653422128,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.99,% Clocks,,idq.ms_switches,0.00,5.33,
245.653422128,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
245.653422128,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
245.653422128,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.51,% Clocks,,,0.00,5.33,
245.653422128,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C7,Frontend_Bound,49.98,% Slots,,,0.00,5.32,
245.653422128,S1-C7,Backend_Bound,28.68,% Slots,,,0.00,5.32,
245.653422128,S1-C7,Retiring,13.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
245.653422128,S1-C7,Frontend_Bound.Frontend_Latency,41.91,% Slots,,rs_events.empty_end,0.00,5.32,
245.653422128,S1-C7,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.31,
245.653422128,S1-C7,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.31,
245.653422128,S1-C7,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.32,
245.653422128,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.17,% Clocks,,,0.00,5.33,
245.653422128,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.44,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
245.653422128,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,27.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,<==
245.653422128,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.87,% Clocks,,idq.ms_switches,0.00,5.33,
245.653422128,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
245.653422128,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
245.653422128,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.28,% Clocks,,,0.00,5.32,
245.653422128,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
245.653422128,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
245.653422128,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
247.159456943,S0-C0,Frontend_Bound,24.95,% Slots,,,0.00,5.31,
247.159456943,S0-C0,Backend_Bound,56.87,% Slots,,,0.00,5.31,
247.159456943,S0-C0,Retiring,11.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
247.159456943,S0-C0,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.31,
247.159456943,S0-C0,Backend_Bound.Memory_Bound,49.28,% Slots,,,0.00,5.05,<==
247.159456943,S0-C0,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.05,
247.159456943,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.2,
247.159456943,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
247.159456943,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.95,% Clocks,,idq.ms_switches,0.00,5.14,
247.159456943,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
247.159456943,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
247.159456943,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C1,Frontend_Bound,28.27,% Slots,,,0.00,5.32,
247.159456943,S0-C1,Backend_Bound,48.43,% Slots,,,0.00,5.32,
247.159456943,S0-C1,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
247.159456943,S0-C1,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.32,
247.159456943,S0-C1,Backend_Bound.Memory_Bound,30.51,% Slots,,,0.00,5.06,
247.159456943,S0-C1,Backend_Bound.Core_Bound,17.92,% Slots,,,0.00,5.06,
247.159456943,S0-C1,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.05,
247.159456943,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.2,
247.159456943,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
247.159456943,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.15,
247.159456943,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
247.159456943,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C2,Frontend_Bound,24.83,% Slots,,,0.00,5.32,
247.159456943,S0-C2,Backend_Bound,33.20,% Slots,,,0.00,5.32,
247.159456943,S0-C2,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.32,
247.159456943,S0-C2,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.06,
247.159456943,S0-C2,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.06,
247.159456943,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
247.159456943,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
247.159456943,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C3,Frontend_Bound,22.14,% Slots,,,0.00,5.32,
247.159456943,S0-C3,Backend_Bound,60.91,% Slots,,,0.00,5.32,
247.159456943,S0-C3,Retiring,8.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
247.159456943,S0-C3,Frontend_Bound.Frontend_Latency,17.12,% Slots,,rs_events.empty_end,0.00,5.32,
247.159456943,S0-C3,Backend_Bound.Memory_Bound,24.03,% Slots,,,0.00,5.06,
247.159456943,S0-C3,Backend_Bound.Core_Bound,36.88,% Slots,,,0.00,5.06,
247.159456943,S0-C3,Retiring.Microcode_Sequencer,4.82,% Slots,,idq.ms_uops,0.00,5.05,
247.159456943,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.2,
247.159456943,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
247.159456943,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.66,% Clocks,,idq.ms_switches,0.00,5.15,
247.159456943,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
247.159456943,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.20,% Clocks,,,0.00,5.31,<==
247.159456943,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
247.159456943,S0-C4,Frontend_Bound,27.21,% Slots,,,0.00,5.32,
247.159456943,S0-C4,Backend_Bound,51.76,% Slots,,,0.00,5.32,
247.159456943,S0-C4,Retiring,13.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
247.159456943,S0-C4,Frontend_Bound.Frontend_Latency,23.50,% Slots,,rs_events.empty_end,0.00,5.32,
247.159456943,S0-C4,Backend_Bound.Memory_Bound,36.80,% Slots,,,0.00,5.05,<==
247.159456943,S0-C4,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.05,
247.159456943,S0-C4,Retiring.Microcode_Sequencer,6.63,% Slots,,idq.ms_uops,0.00,5.05,
247.159456943,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.82,% Clocks,,,0.00,5.2,
247.159456943,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
247.159456943,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.14,
247.159456943,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
247.159456943,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
247.159456943,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.73,% Clocks,,,0.00,5.32,
247.159456943,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
247.159456943,S0-C5,Frontend_Bound,33.43,% Slots,,,0.00,5.32,
247.159456943,S0-C5,Backend_Bound,41.80,% Slots,,,0.00,5.32,
247.159456943,S0-C5,Retiring,19.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
247.159456943,S0-C5,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.32,
247.159456943,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.19,% Slots,,,0.00,5.32,
247.159456943,S0-C5,Backend_Bound.Memory_Bound,30.14,% Slots,,,0.00,5.05,<==
247.159456943,S0-C5,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.05,
247.159456943,S0-C5,Retiring.Microcode_Sequencer,7.29,% Slots,,idq.ms_uops,0.00,5.05,
247.159456943,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.2,
247.159456943,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
247.159456943,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.15,
247.159456943,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.73,% Core_Clocks,,,0.00,5.31,
247.159456943,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
247.159456943,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.38,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.04,
247.159456943,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
247.159456943,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.29,% Clocks,,,0.00,5.31,
247.159456943,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C6,Backend_Bound,52.52,% Slots,,,0.00,5.32,
247.159456943,S0-C6,Retiring,15.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
247.159456943,S0-C6,Backend_Bound.Memory_Bound,13.41,% Slots,,,0.00,5.06,
247.159456943,S0-C6,Backend_Bound.Core_Bound,39.11,% Slots,,,0.00,5.06,
247.159456943,S0-C6,Retiring.Microcode_Sequencer,9.31,% Slots,,idq.ms_uops,0.00,5.05,
247.159456943,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.61,% Clocks,,idq.ms_switches,0.00,5.15,
247.159456943,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
247.159456943,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.45,% Clocks,,,0.00,5.31,<==
247.159456943,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C7,Frontend_Bound,34.64,% Slots,,,0.00,5.32,
247.159456943,S0-C7,Backend_Bound,14.86,% Slots,,,0.00,5.32,
247.159456943,S0-C7,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.32,<==
247.159456943,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.32,
247.159456943,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.21,
247.159456943,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
247.159456943,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.31,% Core_Clocks,,,0.00,5.31,
247.159456943,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
247.159456943,S1-C0,Backend_Bound,49.32,% Slots,,,0.00,5.32,
247.159456943,S1-C0,Retiring,20.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
247.159456943,S1-C0,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.06,
247.159456943,S1-C0,Backend_Bound.Core_Bound,38.53,% Slots,,,0.00,5.06,<==
247.159456943,S1-C0,Retiring.Microcode_Sequencer,9.16,% Slots,,idq.ms_uops,0.00,5.32,
247.159456943,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.14,
247.159456943,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
247.159456943,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
247.159456943,S1-C1,Backend_Bound,69.13,% Slots,,,0.00,5.32,
247.159456943,S1-C1,Retiring,44.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
247.159456943,S1-C1,Backend_Bound.Memory_Bound,25.64,% Slots,,,0.00,5.06,
247.159456943,S1-C1,Backend_Bound.Core_Bound,43.48,% Slots,,,0.00,5.06,<==
247.159456943,S1-C1,Retiring.Microcode_Sequencer,9.24,% Slots,,idq.ms_uops,0.00,5.32,
247.159456943,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.15,
247.159456943,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
247.159456943,S1-C2,Backend_Bound,68.73,% Slots,,,0.00,5.32,
247.159456943,S1-C2,Retiring,27.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
247.159456943,S1-C2,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.06,
247.159456943,S1-C2,Backend_Bound.Core_Bound,55.82,% Slots,,,0.00,5.06,<==
247.159456943,S1-C2,Retiring.Microcode_Sequencer,11.06,% Slots,,idq.ms_uops,0.00,5.32,
247.159456943,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.15,
247.159456943,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
247.159456943,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
247.159456943,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.31,
247.159456943,S1-C3,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.06,
247.159456943,S1-C3,Backend_Bound.Core_Bound,51.37,% Slots,,,0.00,5.06,<==
247.159456943,S1-C3,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.32,
247.159456943,S1-C3,Backend_Bound,65.94,% Slots,,,0.00,5.31,
247.159456943,S1-C3,Retiring,34.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
247.159456943,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.15,
247.159456943,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
247.159456943,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S1-C4,Backend_Bound,36.97,% Slots,,,0.00,5.32,
247.159456943,S1-C4,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.06,
247.159456943,S1-C4,Backend_Bound.Core_Bound,26.21,% Slots,,,0.00,5.06,<==
247.159456943,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
247.159456943,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.94,% Slots,,,0.00,5.32,
247.159456943,S1-C5,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.06,
247.159456943,S1-C5,Backend_Bound,32.49,% Slots,,,0.00,5.32,
247.159456943,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.99,% Core_Clocks,,,0.00,5.32,
247.159456943,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.32,% Core_Clocks,,,0.00,5.31,
247.159456943,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.33,% Clocks,,,0.00,5.31,<==
247.159456943,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S1-C6,Backend_Bound,67.33,% Slots,,,0.00,5.32,
247.159456943,S1-C6,Retiring,21.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
247.159456943,S1-C6,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.06,
247.159456943,S1-C6,Backend_Bound.Core_Bound,54.07,% Slots,,,0.00,5.06,
247.159456943,S1-C6,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.06,
247.159456943,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.16,
247.159456943,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
247.159456943,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.40,% Clocks,,,0.00,5.31,<==
247.159456943,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S1-C7,Backend_Bound,68.61,% Slots,,,0.00,5.32,
247.159456943,S1-C7,Retiring,20.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
247.159456943,S1-C7,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.05,
247.159456943,S1-C7,Backend_Bound.Core_Bound,53.96,% Slots,,,0.00,5.05,
247.159456943,S1-C7,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.05,
247.159456943,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.16,
247.159456943,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
247.159456943,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.41,% Clocks,,,0.00,5.31,<==
247.159456943,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
247.159456943,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
247.159456943,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
247.159456943,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
247.159456943,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
247.159456943,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
247.159456943,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
247.159456943,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
247.159456943,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
247.159456943,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
247.159456943,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
247.159456943,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
247.159456943,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
247.159456943,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
248.749521032,S0-C0,Frontend_Bound,36.33,% Slots,,,0.00,5.27,<==
248.749521032,S0-C0,Backend_Bound,10.70,% Slots,,,0.00,5.27,
248.749521032,S0-C0,Frontend_Bound.Frontend_Latency,20.58,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.70,% Slots,,,0.00,5.27,
248.749521032,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.04,
248.749521032,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
248.749521032,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.80,% Core_Clocks,,,0.00,5.29,
248.749521032,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C1,Frontend_Bound,35.50,% Slots,,,0.00,5.27,
248.749521032,S0-C1,Backend_Bound,36.22,% Slots,,,0.00,5.27,
248.749521032,S0-C1,Retiring,13.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
248.749521032,S0-C1,Frontend_Bound.Frontend_Latency,28.99,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.29,% Slots,,,0.00,5.27,
248.749521032,S0-C1,Backend_Bound.Memory_Bound,24.24,% Slots,,,0.00,5.27,
248.749521032,S0-C1,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.27,
248.749521032,S0-C1,Retiring.Microcode_Sequencer,8.82,% Slots,,idq.ms_uops,0.00,5.28,
248.749521032,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
248.749521032,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.10,% Clocks,,idq.ms_switches,0.00,5.03,
248.749521032,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.98,% Core_Clocks,,,0.00,5.29,
248.749521032,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
248.749521032,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
248.749521032,S0-C2,Frontend_Bound,28.47,% Slots,,,0.00,5.27,
248.749521032,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.20,% Slots,,,0.00,5.27,
248.749521032,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.79,% Core_Clocks,,,0.00,5.28,<==
248.749521032,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.26,% Core_Clocks,,,0.00,5.28,
248.749521032,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C3,Frontend_Bound,28.41,% Slots,,,0.00,5.27,<==
248.749521032,S0-C3,Backend_Bound,26.12,% Slots,,,0.00,5.27,
248.749521032,S0-C3,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.49,% Slots,,,0.00,5.27,
248.749521032,S0-C3,Backend_Bound.Memory_Bound,16.37,% Slots,,,0.00,5.27,
248.749521032,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
248.749521032,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.30,% Core_Clocks,,,0.00,5.29,
248.749521032,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
248.749521032,S0-C4,Frontend_Bound,30.41,% Slots,,,0.00,5.27,
248.749521032,S0-C4,Backend_Bound,47.90,% Slots,,,0.00,5.27,
248.749521032,S0-C4,Retiring,14.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
248.749521032,S0-C4,Frontend_Bound.Frontend_Latency,29.66,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S0-C4,Backend_Bound.Memory_Bound,30.03,% Slots,,,0.00,5.27,
248.749521032,S0-C4,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.27,
248.749521032,S0-C4,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.27,
248.749521032,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.04,
248.749521032,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
248.749521032,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.13,% Clocks,,idq.ms_switches,0.00,5.04,
248.749521032,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
248.749521032,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C5,Frontend_Bound,33.18,% Slots,,,0.00,5.27,
248.749521032,S0-C5,Backend_Bound,34.54,% Slots,,,0.00,5.27,
248.749521032,S0-C5,Retiring,5.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
248.749521032,S0-C5,Frontend_Bound.Frontend_Latency,26.70,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S0-C5,Backend_Bound.Memory_Bound,28.14,% Slots,,,0.00,5.27,
248.749521032,S0-C5,Retiring.Microcode_Sequencer,3.81,% Slots,,idq.ms_uops,0.00,5.27,
248.749521032,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
248.749521032,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,46.04,% Clocks,,idq.ms_switches,0.00,5.04,
248.749521032,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
248.749521032,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C6,Frontend_Bound,35.04,% Slots,,,0.00,5.27,
248.749521032,S0-C6,Backend_Bound,41.81,% Slots,,,0.00,5.27,<==
248.749521032,S0-C6,Retiring,12.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
248.749521032,S0-C6,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S0-C6,Backend_Bound.Memory_Bound,21.13,% Slots,,,0.00,5.27,
248.749521032,S0-C6,Backend_Bound.Core_Bound,20.68,% Slots,,,0.00,5.27,
248.749521032,S0-C6,Retiring.Microcode_Sequencer,8.98,% Slots,,idq.ms_uops,0.00,5.28,
248.749521032,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.56,% Clocks,,,0.00,5.03,
248.749521032,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
248.749521032,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.12,% Clocks,,idq.ms_switches,0.00,5.03,
248.749521032,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
248.749521032,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.48,% Clocks,,,0.00,5.28,
248.749521032,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
248.749521032,S0-C7,Frontend_Bound,45.07,% Slots,,,0.00,5.27,<==
248.749521032,S0-C7,Bad_Speculation,11.83,% Slots,,,0.00,5.27,
248.749521032,S0-C7,Frontend_Bound.Frontend_Latency,26.03,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.20,% Slots,,,0.00,5.27,
248.749521032,S0-C7,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.27,
248.749521032,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.04,
248.749521032,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
248.749521032,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.79,% Core_Clocks,,,0.00,5.29,
248.749521032,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S1-C0,Backend_Bound,78.56,% Slots,,,0.00,5.27,
248.749521032,S1-C0,Backend_Bound.Memory_Bound,18.68,% Slots,,,0.00,5.27,
248.749521032,S1-C0,Backend_Bound.Core_Bound,59.88,% Slots,,,0.00,5.27,<==
248.749521032,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
248.749521032,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S1-C1,Frontend_Bound,35.02,% Slots,,,0.00,5.28,
248.749521032,S1-C1,Backend_Bound,41.24,% Slots,,,0.00,5.28,
248.749521032,S1-C1,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
248.749521032,S1-C1,Frontend_Bound.Frontend_Latency,89.25,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S1-C1,Backend_Bound.Memory_Bound,56.66,% Slots,,,0.00,5.27,
248.749521032,S1-C1,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.27,
248.749521032,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.04,
248.749521032,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
248.749521032,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.47,% Clocks,,idq.ms_switches,0.00,5.04,
248.749521032,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
248.749521032,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S1-C2,Frontend_Bound,31.72,% Slots,,,0.00,5.28,
248.749521032,S1-C2,Backend_Bound,34.66,% Slots,,,0.00,5.28,
248.749521032,S1-C2,Frontend_Bound.Frontend_Bandwidth,42.63,% Slots,,,0.00,5.28,
248.749521032,S1-C2,Backend_Bound.Memory_Bound,12.84,% Slots,,,0.00,5.27,
248.749521032,S1-C2,Backend_Bound.Core_Bound,21.82,% Slots,,,0.00,5.27,<==
248.749521032,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.84,% Core_Clocks,,,0.00,5.29,
248.749521032,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
248.749521032,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
248.749521032,S1-C3,Frontend_Bound,36.97,% Slots,,,0.00,5.28,
248.749521032,S1-C3,Backend_Bound,39.83,% Slots,,,0.00,5.28,
248.749521032,S1-C3,Retiring,14.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
248.749521032,S1-C3,Frontend_Bound.Frontend_Latency,104.07,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S1-C3,Backend_Bound.Memory_Bound,52.35,% Slots,,,0.00,5.27,
248.749521032,S1-C3,Retiring.Microcode_Sequencer,11.46,% Slots,,idq.ms_uops,0.00,5.27,
248.749521032,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.04,
248.749521032,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
248.749521032,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.30,% Clocks,,idq.ms_switches,0.00,5.04,
248.749521032,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
248.749521032,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S1-C4,Frontend_Bound,34.84,% Slots,,,0.00,5.27,
248.749521032,S1-C4,Backend_Bound,41.77,% Slots,,,0.00,5.27,
248.749521032,S1-C4,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
248.749521032,S1-C4,Frontend_Bound.Frontend_Latency,47.58,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S1-C4,Backend_Bound.Memory_Bound,31.20,% Slots,,,0.00,5.27,
248.749521032,S1-C4,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.27,
248.749521032,S1-C4,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.27,
248.749521032,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.03,
248.749521032,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
248.749521032,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.14,% Clocks,,idq.ms_switches,0.00,5.03,
248.749521032,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
248.749521032,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.25,% Clocks,,,0.00,5.28,
248.749521032,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
248.749521032,S1-C5,Frontend_Bound,33.22,% Slots,,,0.00,5.28,
248.749521032,S1-C5,Backend_Bound,43.30,% Slots,,,0.00,5.28,
248.749521032,S1-C5,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
248.749521032,S1-C5,Frontend_Bound.Frontend_Latency,28.99,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S1-C5,Backend_Bound.Memory_Bound,25.88,% Slots,,,0.00,5.27,
248.749521032,S1-C5,Backend_Bound.Core_Bound,17.42,% Slots,,,0.00,5.27,
248.749521032,S1-C5,Retiring.Microcode_Sequencer,15.49,% Slots,,idq.ms_uops,0.00,5.27,
248.749521032,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.03,
248.749521032,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
248.749521032,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.85,% Clocks,,idq.ms_switches,0.00,5.03,
248.749521032,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
248.749521032,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.82,% Clocks,,,0.00,5.28,
248.749521032,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
248.749521032,S1-C6,Frontend_Bound,34.50,% Slots,,,0.00,5.27,
248.749521032,S1-C6,Backend_Bound,42.10,% Slots,,,0.00,5.27,
248.749521032,S1-C6,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
248.749521032,S1-C6,Frontend_Bound.Frontend_Latency,33.60,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S1-C6,Backend_Bound.Memory_Bound,29.58,% Slots,,,0.00,5.27,
248.749521032,S1-C6,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.27,
248.749521032,S1-C6,Retiring.Microcode_Sequencer,14.51,% Slots,,idq.ms_uops,0.00,5.28,
248.749521032,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.03,
248.749521032,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
248.749521032,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.20,% Clocks,,idq.ms_switches,0.00,5.03,
248.749521032,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
248.749521032,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.81,% Clocks,,,0.00,5.28,
248.749521032,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
248.749521032,S1-C7,Frontend_Bound,35.34,% Slots,,,0.00,5.28,
248.749521032,S1-C7,Backend_Bound,41.44,% Slots,,,0.00,5.28,
248.749521032,S1-C7,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
248.749521032,S1-C7,Frontend_Bound.Frontend_Latency,39.20,% Slots,,rs_events.empty_end,0.00,5.27,
248.749521032,S1-C7,Backend_Bound.Memory_Bound,37.52,% Slots,,,0.00,5.27,
248.749521032,S1-C7,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.27,
248.749521032,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.04,
248.749521032,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
248.749521032,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.86,% Clocks,,idq.ms_switches,0.00,5.04,
248.749521032,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
248.749521032,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
248.749521032,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
248.749521032,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
248.749521032,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
248.749521032,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
248.749521032,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
248.749521032,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
248.749521032,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
248.749521032,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
248.749521032,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
248.749521032,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
248.749521032,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
248.749521032,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
248.749521032,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
250.248446423,S0-C0,Frontend_Bound,25.42,% Slots,,,0.00,5.08,
250.248446423,S0-C0,Backend_Bound,19.56,% Slots,,,0.00,5.08,
250.248446423,S0-C0,Retiring,33.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S0-C0,Frontend_Bound.Frontend_Bandwidth,28.65,% Slots,,,0.00,5.08,
250.248446423,S0-C0,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.08,
250.248446423,S0-C0,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.08,<==
250.248446423,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.69,% Clocks,,idq.ms_switches,0.00,5.33,
250.248446423,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.99,% Core_Clocks,,,0.00,5.34,
250.248446423,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.11,% Clocks,,,0.00,5.07,
250.248446423,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C1,Frontend_Bound,42.28,% Slots,,,0.00,5.08,
250.248446423,S0-C1,Backend_Bound,22.28,% Slots,,,0.00,5.08,
250.248446423,S0-C1,Retiring,38.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S0-C1,Frontend_Bound.Frontend_Latency,20.14,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S0-C1,Frontend_Bound.Frontend_Bandwidth,47.34,% Slots,,,0.00,5.08,
250.248446423,S0-C1,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.08,
250.248446423,S0-C1,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.08,
250.248446423,S0-C1,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.83,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.54,% Core_Clocks,,,0.00,5.34,<==
250.248446423,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
250.248446423,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C2,Frontend_Bound,34.25,% Slots,,,0.00,5.08,
250.248446423,S0-C2,Backend_Bound,41.68,% Slots,,,0.00,5.08,<==
250.248446423,S0-C2,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S0-C2,Frontend_Bound.Frontend_Latency,26.94,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S0-C2,Backend_Bound.Memory_Bound,22.35,% Slots,,,0.00,5.08,
250.248446423,S0-C2,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.08,
250.248446423,S0-C2,Retiring.Microcode_Sequencer,14.51,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.34,
250.248446423,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
250.248446423,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
250.248446423,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C3,Frontend_Bound,36.08,% Slots,,,0.00,5.08,<==
250.248446423,S0-C3,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.51,% Slots,,,0.00,5.08,
250.248446423,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.34,
250.248446423,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.72,% Core_Clocks,,,0.00,5.34,
250.248446423,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C4,Frontend_Bound,33.92,% Slots,,,0.00,5.08,
250.248446423,S0-C4,Backend_Bound,43.32,% Slots,,,0.00,5.08,<==
250.248446423,S0-C4,Retiring,15.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S0-C4,Frontend_Bound.Frontend_Latency,25.19,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S0-C4,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.08,
250.248446423,S0-C4,Backend_Bound.Core_Bound,20.86,% Slots,,,0.00,5.08,
250.248446423,S0-C4,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.26,% Clocks,,,0.00,5.34,
250.248446423,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.93,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
250.248446423,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
250.248446423,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.84,% Clocks,,,0.00,5.07,
250.248446423,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C5,Frontend_Bound,49.95,% Slots,,,0.00,5.08,
250.248446423,S0-C5,Retiring,9.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S0-C5,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S0-C5,Frontend_Bound.Frontend_Bandwidth,45.02,% Slots,,,0.00,5.08,
250.248446423,S0-C5,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.14,
250.248446423,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.23,% Core_Clocks,,,0.00,5.34,<==
250.248446423,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C6,Frontend_Bound,29.46,% Slots,,,0.00,5.08,
250.248446423,S0-C6,Backend_Bound,48.49,% Slots,,,0.00,5.08,<==
250.248446423,S0-C6,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S0-C6,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S0-C6,Backend_Bound.Memory_Bound,25.43,% Slots,,,0.00,5.08,
250.248446423,S0-C6,Backend_Bound.Core_Bound,23.06,% Slots,,,0.00,5.08,
250.248446423,S0-C6,Retiring.Microcode_Sequencer,13.07,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.54,% Clocks,,,0.00,5.34,
250.248446423,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.09,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
250.248446423,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
250.248446423,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C7,Frontend_Bound,39.13,% Slots,,,0.00,5.08,
250.248446423,S0-C7,Backend_Bound,37.20,% Slots,,,0.00,5.08,
250.248446423,S0-C7,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S0-C7,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.08,<==
250.248446423,S0-C7,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.08,
250.248446423,S0-C7,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.08,
250.248446423,S0-C7,Retiring.Microcode_Sequencer,14.50,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
250.248446423,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.98,% Clocks,,,0.00,5.07,
250.248446423,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C0,Frontend_Bound,37.00,% Slots,,,0.00,5.08,
250.248446423,S1-C0,Backend_Bound,39.83,% Slots,,,0.00,5.08,
250.248446423,S1-C0,Retiring,17.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S1-C0,Frontend_Bound.Frontend_Latency,25.78,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.05,% Slots,,,0.00,5.08,
250.248446423,S1-C0,Backend_Bound.Memory_Bound,25.52,% Slots,,,0.00,5.08,
250.248446423,S1-C0,Backend_Bound.Core_Bound,14.32,% Slots,,,0.00,5.08,
250.248446423,S1-C0,Retiring.Microcode_Sequencer,14.37,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.34,
250.248446423,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.98,% Core_Clocks,,,0.00,5.34,
250.248446423,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
250.248446423,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.61,% Clocks,,,0.00,5.07,
250.248446423,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C1,Frontend_Bound,34.10,% Slots,,,0.00,5.08,
250.248446423,S1-C1,Backend_Bound,41.44,% Slots,,,0.00,5.08,
250.248446423,S1-C1,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S1-C1,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S1-C1,Backend_Bound.Memory_Bound,29.20,% Slots,,,0.00,5.08,
250.248446423,S1-C1,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.08,
250.248446423,S1-C1,Retiring.Microcode_Sequencer,15.49,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.34,
250.248446423,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
250.248446423,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C2,Frontend_Bound,33.82,% Slots,,,0.00,5.08,
250.248446423,S1-C2,Backend_Bound,42.35,% Slots,,,0.00,5.08,
250.248446423,S1-C2,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S1-C2,Frontend_Bound.Frontend_Latency,31.64,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S1-C2,Backend_Bound.Memory_Bound,32.03,% Slots,,,0.00,5.08,
250.248446423,S1-C2,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.08,
250.248446423,S1-C2,Retiring.Microcode_Sequencer,13.68,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.34,
250.248446423,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.84,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
250.248446423,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.08,% Clocks,,,0.00,5.07,
250.248446423,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C3,Frontend_Bound,36.80,% Slots,,,0.00,5.08,
250.248446423,S1-C3,Backend_Bound,39.42,% Slots,,,0.00,5.08,
250.248446423,S1-C3,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S1-C3,Frontend_Bound.Frontend_Latency,23.70,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S1-C3,Backend_Bound.Memory_Bound,27.47,% Slots,,,0.00,5.08,
250.248446423,S1-C3,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.08,
250.248446423,S1-C3,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,0.00,5.34,
250.248446423,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
250.248446423,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C4,Frontend_Bound,35.38,% Slots,,,0.00,5.08,
250.248446423,S1-C4,Backend_Bound,41.11,% Slots,,,0.00,5.08,
250.248446423,S1-C4,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
250.248446423,S1-C4,Frontend_Bound.Frontend_Latency,26.95,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.08,
250.248446423,S1-C4,Backend_Bound.Memory_Bound,27.90,% Slots,,,0.00,5.08,
250.248446423,S1-C4,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.08,
250.248446423,S1-C4,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.07,
250.248446423,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.34,
250.248446423,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.08,% Core_Clocks,,,0.00,5.34,
250.248446423,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
250.248446423,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.75,% Clocks,,,0.00,5.07,
250.248446423,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C5,Frontend_Bound,34.94,% Slots,,,0.00,5.08,
250.248446423,S1-C5,Backend_Bound,40.88,% Slots,,,0.00,5.08,
250.248446423,S1-C5,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S1-C5,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.08,% Slots,,,0.00,5.08,
250.248446423,S1-C5,Backend_Bound.Memory_Bound,29.21,% Slots,,,0.00,5.08,
250.248446423,S1-C5,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.08,
250.248446423,S1-C5,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.34,
250.248446423,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.78,% Core_Clocks,,,0.00,5.34,
250.248446423,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
250.248446423,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.48,% Clocks,,,0.00,5.07,
250.248446423,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C6,Frontend_Bound,37.16,% Slots,,,0.00,5.08,
250.248446423,S1-C6,Backend_Bound,39.54,% Slots,,,0.00,5.08,
250.248446423,S1-C6,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S1-C6,Frontend_Bound.Frontend_Latency,28.17,% Slots,,rs_events.empty_end,0.00,5.08,
250.248446423,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.84,% Slots,,,0.00,5.08,
250.248446423,S1-C6,Backend_Bound.Memory_Bound,27.29,% Slots,,,0.00,5.08,
250.248446423,S1-C6,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.08,
250.248446423,S1-C6,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.34,
250.248446423,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.63,% Core_Clocks,,,0.00,5.34,
250.248446423,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
250.248446423,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.43,% Clocks,,,0.00,5.07,
250.248446423,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C7,Frontend_Bound,38.29,% Slots,,,0.00,5.07,
250.248446423,S1-C7,Backend_Bound,39.24,% Slots,,,0.00,5.07,
250.248446423,S1-C7,Retiring,17.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
250.248446423,S1-C7,Frontend_Bound.Frontend_Latency,23.46,% Slots,,rs_events.empty_end,0.00,5.07,
250.248446423,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.58,% Slots,,,0.00,5.07,
250.248446423,S1-C7,Backend_Bound.Memory_Bound,23.46,% Slots,,,0.00,5.07,
250.248446423,S1-C7,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.07,
250.248446423,S1-C7,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.08,
250.248446423,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.34,
250.248446423,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.15,
250.248446423,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.34,
250.248446423,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.99,% Core_Clocks,,,0.00,5.34,
250.248446423,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
250.248446423,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
250.248446423,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.58,% Clocks,,,0.00,5.07,
250.248446423,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
250.248446423,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
250.248446423,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
250.248446423,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
253.340759273,S0-C0,Frontend_Bound,23.38,% Slots,,,0.00,5.17,
253.340759273,S0-C0,Backend_Bound,28.95,% Slots,,,0.00,5.17,<==
253.340759273,S0-C0,Retiring,27.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S0-C0,Frontend_Bound.Frontend_Latency,18.47,% Slots,,rs_events.empty_end,0.00,5.17,
253.340759273,S0-C0,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.17,
253.340759273,S0-C0,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.17,
253.340759273,S0-C0,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.87,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C1,Backend_Bound,49.81,% Slots,,,0.00,5.17,
253.340759273,S0-C1,Retiring,23.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S0-C1,Backend_Bound.Memory_Bound,29.38,% Slots,,,0.00,5.17,
253.340759273,S0-C1,Backend_Bound.Core_Bound,20.44,% Slots,,,0.00,5.17,
253.340759273,S0-C1,Retiring.Microcode_Sequencer,9.85,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.51,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
253.340759273,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C2,Frontend_Bound,22.45,% Slots,,,0.00,5.17,
253.340759273,S0-C2,Backend_Bound,47.76,% Slots,,,0.00,5.17,
253.340759273,S0-C2,Retiring,24.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S0-C2,Frontend_Bound.Frontend_Latency,30.53,% Slots,,rs_events.empty_end,0.00,5.17,
253.340759273,S0-C2,Backend_Bound.Memory_Bound,20.13,% Slots,,,0.00,5.17,
253.340759273,S0-C2,Backend_Bound.Core_Bound,27.63,% Slots,,,0.00,5.17,<==
253.340759273,S0-C2,Retiring.Microcode_Sequencer,10.23,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.58,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C3,Frontend_Bound,24.56,% Slots,,,0.00,5.17,
253.340759273,S0-C3,Backend_Bound,27.43,% Slots,,,0.00,5.17,<==
253.340759273,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.17,
253.340759273,S0-C3,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.17,
253.340759273,S0-C3,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.17,
253.340759273,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.42,% Core_Clocks,,,0.00,5.31,
253.340759273,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.64,% Core_Clocks,,,0.00,5.18,
253.340759273,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.31,% Clocks,,,0.00,5.17,
253.340759273,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C4,Frontend_Bound,20.86,% Slots,,,0.00,5.17,
253.340759273,S0-C4,Backend_Bound,50.09,% Slots,,,0.00,5.17,<==
253.340759273,S0-C4,Retiring,16.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S0-C4,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.17,
253.340759273,S0-C4,Backend_Bound.Memory_Bound,24.00,% Slots,,,0.00,5.17,
253.340759273,S0-C4,Backend_Bound.Core_Bound,26.09,% Slots,,,0.00,5.17,
253.340759273,S0-C4,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.97,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C5,Backend_Bound,62.39,% Slots,,,0.00,5.17,<==
253.340759273,S0-C5,Retiring,32.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S0-C5,Backend_Bound.Memory_Bound,33.49,% Slots,,,0.00,5.17,
253.340759273,S0-C5,Backend_Bound.Core_Bound,28.90,% Slots,,,0.00,5.17,
253.340759273,S0-C5,Retiring.Microcode_Sequencer,10.20,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.46,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C6,Frontend_Bound,24.39,% Slots,,,0.00,5.17,
253.340759273,S0-C6,Backend_Bound,49.16,% Slots,,,0.00,5.17,<==
253.340759273,S0-C6,Retiring,24.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S0-C6,Frontend_Bound.Frontend_Latency,24.79,% Slots,,rs_events.empty_end,0.00,5.17,
253.340759273,S0-C6,Backend_Bound.Memory_Bound,23.99,% Slots,,,0.00,5.17,
253.340759273,S0-C6,Backend_Bound.Core_Bound,25.17,% Slots,,,0.00,5.17,
253.340759273,S0-C6,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.04,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.84,% Clocks,,,0.00,5.18,
253.340759273,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C7,Backend_Bound,47.56,% Slots,,,0.00,5.17,<==
253.340759273,S0-C7,Retiring,13.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S0-C7,Backend_Bound.Memory_Bound,22.89,% Slots,,,0.00,5.17,
253.340759273,S0-C7,Backend_Bound.Core_Bound,24.67,% Slots,,,0.00,5.17,
253.340759273,S0-C7,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.10,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C0,Frontend_Bound,21.51,% Slots,,,0.00,5.17,
253.340759273,S1-C0,Backend_Bound,38.60,% Slots,,,0.00,5.17,
253.340759273,S1-C0,Frontend_Bound.Frontend_Latency,15.69,% Slots,,rs_events.empty_end,0.00,5.17,
253.340759273,S1-C0,Backend_Bound.Memory_Bound,22.89,% Slots,,,0.00,5.17,
253.340759273,S1-C0,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.17,
253.340759273,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
253.340759273,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.42,% Clocks,,,0.00,5.18,
253.340759273,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C1,Frontend_Bound,42.10,% Slots,,,0.00,5.3,
253.340759273,S1-C1,Backend_Bound,31.36,% Slots,,,0.00,5.3,
253.340759273,S1-C1,Retiring,7.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
253.340759273,S1-C1,Frontend_Bound.Frontend_Latency,34.48,% Slots,,rs_events.empty_end,0.00,5.18,<==
253.340759273,S1-C1,Backend_Bound.Memory_Bound,40.88,% Slots,,,0.00,5.18,
253.340759273,S1-C1,Retiring.Microcode_Sequencer,4.19,% Slots,,idq.ms_uops,0.00,5.17,
253.340759273,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.66,% Clocks,,,0.00,5.3,
253.340759273,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.09,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
253.340759273,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
253.340759273,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C2,Frontend_Bound,35.53,% Slots,,,0.00,5.3,
253.340759273,S1-C2,Backend_Bound,36.78,% Slots,,,0.00,5.3,<==
253.340759273,S1-C2,Retiring,27.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
253.340759273,S1-C2,Frontend_Bound.Frontend_Latency,28.74,% Slots,,rs_events.empty_end,0.00,5.18,
253.340759273,S1-C2,Backend_Bound.Memory_Bound,18.24,% Slots,,,0.00,5.18,
253.340759273,S1-C2,Backend_Bound.Core_Bound,18.54,% Slots,,,0.00,5.18,
253.340759273,S1-C2,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.17,
253.340759273,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.3,
253.340759273,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.24,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
253.340759273,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.02,% Clocks,,,0.00,5.18,
253.340759273,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C3,Frontend_Bound,36.01,% Slots,,,0.00,5.3,
253.340759273,S1-C3,Backend_Bound,45.20,% Slots,,,0.00,5.3,<==
253.340759273,S1-C3,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
253.340759273,S1-C3,Frontend_Bound.Frontend_Latency,34.59,% Slots,,rs_events.empty_end,0.00,5.18,
253.340759273,S1-C3,Backend_Bound.Memory_Bound,25.04,% Slots,,,0.00,5.18,
253.340759273,S1-C3,Backend_Bound.Core_Bound,20.16,% Slots,,,0.00,5.18,
253.340759273,S1-C3,Retiring.Microcode_Sequencer,8.60,% Slots,,idq.ms_uops,0.00,5.17,
253.340759273,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.60,% Clocks,,,0.00,5.3,
253.340759273,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.08,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
253.340759273,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.77,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
253.340759273,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,27.38,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
253.340759273,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.33,% Clocks,,,0.00,5.17,
253.340759273,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C4,Frontend_Bound,43.04,% Slots,,,0.00,5.3,<==
253.340759273,S1-C4,Backend_Bound,37.25,% Slots,,,0.00,5.3,
253.340759273,S1-C4,Retiring,22.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
253.340759273,S1-C4,Frontend_Bound.Frontend_Latency,23.59,% Slots,,rs_events.empty_end,0.00,5.18,
253.340759273,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.06,% Slots,,,0.00,5.18,
253.340759273,S1-C4,Backend_Bound.Memory_Bound,22.71,% Slots,,,0.00,5.18,
253.340759273,S1-C4,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.18,
253.340759273,S1-C4,Retiring.Microcode_Sequencer,10.50,% Slots,,idq.ms_uops,0.00,5.17,
253.340759273,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.83,% Clocks,,,0.00,5.3,
253.340759273,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.69,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.23,% Core_Clocks,,,0.00,5.31,
253.340759273,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
253.340759273,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
253.340759273,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C5,Frontend_Bound,37.39,% Slots,,,0.00,5.31,
253.340759273,S1-C5,Backend_Bound,40.98,% Slots,,,0.00,5.31,
253.340759273,S1-C5,Retiring,14.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S1-C5,Frontend_Bound.Frontend_Latency,37.63,% Slots,,rs_events.empty_end,0.00,5.17,
253.340759273,S1-C5,Backend_Bound.Memory_Bound,32.86,% Slots,,,0.00,5.17,<==
253.340759273,S1-C5,Retiring.Microcode_Sequencer,8.90,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.07,% Clocks,,,0.00,5.3,
253.340759273,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.51,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
253.340759273,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
253.340759273,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C6,Frontend_Bound,39.62,% Slots,,,0.00,5.3,
253.340759273,S1-C6,Backend_Bound,39.44,% Slots,,,0.00,5.3,
253.340759273,S1-C6,Retiring,14.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
253.340759273,S1-C6,Frontend_Bound.Frontend_Latency,32.67,% Slots,,rs_events.empty_end,0.00,5.17,<==
253.340759273,S1-C6,Backend_Bound.Memory_Bound,31.49,% Slots,,,0.00,5.17,
253.340759273,S1-C6,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.3,
253.340759273,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.3,
253.340759273,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
253.340759273,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.86,% Clocks,,idq.ms_switches,0.00,5.3,
253.340759273,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
253.340759273,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
253.340759273,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,22.29,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
253.340759273,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C7,Bad_Speculation,18.55,% Slots,,,0.00,5.3,
253.340759273,S1-C7,Bad_Speculation.Branch_Mispredicts,18.12,% Slots,,br_misp_retired.all_branches,0.00,5.17,
253.340759273,S1-C7,Backend_Bound,25.45,% Slots,,,0.00,5.3,
253.340759273,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
253.340759273,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
253.340759273,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
254.84913377,S0-C0,Backend_Bound,78.34,% Slots,,,0.00,5.31,
254.84913377,S0-C0,Retiring,21.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S0-C0,Backend_Bound.Memory_Bound,22.90,% Slots,,,0.00,5.04,
254.84913377,S0-C0,Backend_Bound.Core_Bound,55.44,% Slots,,,0.00,5.04,<==
254.84913377,S0-C0,Retiring.Microcode_Sequencer,9.89,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
254.84913377,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C1,Frontend_Bound,33.17,% Slots,,,0.00,5.31,<==
254.84913377,S0-C1,Backend_Bound,18.94,% Slots,,,0.00,5.31,
254.84913377,S0-C1,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.31,
254.84913377,S0-C1,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.04,
254.84913377,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.31,
254.84913377,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
254.84913377,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.59,% Core_Clocks,,,0.00,5.04,
254.84913377,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C2,Frontend_Bound,23.25,% Slots,,,0.00,5.31,
254.84913377,S0-C2,Backend_Bound,58.45,% Slots,,,0.00,5.31,
254.84913377,S0-C2,Retiring,15.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S0-C2,Frontend_Bound.Frontend_Latency,57.21,% Slots,,rs_events.empty_end,0.00,5.31,
254.84913377,S0-C2,Backend_Bound.Memory_Bound,78.07,% Slots,,,0.00,5.04,
254.84913377,S0-C2,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
254.84913377,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.31,
254.84913377,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
254.84913377,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
254.84913377,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
254.84913377,S0-C3,Frontend_Bound,20.06,% Slots,,,0.00,5.31,
254.84913377,S0-C3,Backend_Bound,33.91,% Slots,,,0.00,5.31,
254.84913377,S0-C3,Retiring,82.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S0-C3,Backend_Bound.Core_Bound,37.89,% Slots,,,0.00,5.04,
254.84913377,S0-C3,Retiring.Base,75.23,% Slots,,inst_retired.prec_dist:pp,0.00,5.31,
254.84913377,S0-C3,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.75,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.79,% Clocks,,,0.00,5.31,
254.84913377,S0-C3-T0,Retiring.Base.Other,99.16,% Uops,,,0.00,5.04,<==
254.84913377,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
254.84913377,S0-C4,Frontend_Bound,32.16,% Slots,,,0.00,5.31,
254.84913377,S0-C4,Backend_Bound,47.24,% Slots,,,0.00,5.31,
254.84913377,S0-C4,Retiring,16.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
254.84913377,S0-C4,Frontend_Bound.Frontend_Latency,30.30,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S0-C4,Backend_Bound.Memory_Bound,28.18,% Slots,,,0.00,5.04,<==
254.84913377,S0-C4,Backend_Bound.Core_Bound,19.05,% Slots,,,0.00,5.04,
254.84913377,S0-C4,Retiring.Microcode_Sequencer,11.77,% Slots,,idq.ms_uops,0.00,5.3,
254.84913377,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.31,
254.84913377,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
254.84913377,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
254.84913377,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
254.84913377,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.84,% Clocks,,,0.00,5.3,
254.84913377,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C5,Backend_Bound,64.35,% Slots,,,0.00,5.31,<==
254.84913377,S0-C5,Retiring,16.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
254.84913377,S0-C5,Backend_Bound.Memory_Bound,29.88,% Slots,,,0.00,5.04,
254.84913377,S0-C5,Backend_Bound.Core_Bound,34.47,% Slots,,,0.00,5.04,
254.84913377,S0-C5,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.3,
254.84913377,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.85,% Clocks,,idq.ms_switches,0.00,5.31,
254.84913377,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
254.84913377,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.79,% Clocks,,,0.00,5.31,
254.84913377,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C6,Frontend_Bound,28.24,% Slots,,,0.00,5.31,
254.84913377,S0-C6,Backend_Bound,48.64,% Slots,,,0.00,5.31,
254.84913377,S0-C6,Retiring,28.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S0-C6,Frontend_Bound.Frontend_Latency,27.28,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S0-C6,Backend_Bound.Memory_Bound,91.20,% Slots,,,0.00,5.18,<==
254.84913377,S0-C6,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.31,
254.84913377,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
254.84913377,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.31,
254.84913377,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
254.84913377,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
254.84913377,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
254.84913377,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C7,Frontend_Bound,36.95,% Slots,,,0.00,5.31,
254.84913377,S0-C7,Backend_Bound,36.05,% Slots,,,0.00,5.31,
254.84913377,S0-C7,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S0-C7,Frontend_Bound.Frontend_Latency,25.67,% Slots,,rs_events.empty_end,0.00,5.3,<==
254.84913377,S0-C7,Backend_Bound.Memory_Bound,20.08,% Slots,,,0.00,5.18,
254.84913377,S0-C7,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.18,
254.84913377,S0-C7,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.11,% Clocks,,,0.00,5.3,
254.84913377,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
254.84913377,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
254.84913377,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
254.84913377,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
254.84913377,S1-C0,Frontend_Bound,41.72,% Slots,,,0.00,5.31,
254.84913377,S1-C0,Backend_Bound,34.15,% Slots,,,0.00,5.31,
254.84913377,S1-C0,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S1-C0,Frontend_Bound.Frontend_Latency,54.26,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.31,
254.84913377,S1-C0,Backend_Bound.Memory_Bound,27.87,% Slots,,,0.00,5.19,
254.84913377,S1-C0,Retiring.Microcode_Sequencer,14.49,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
254.84913377,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.19,% Clocks,,idq.ms_switches,0.00,5.3,<==
254.84913377,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.93,% Core_Clocks,,,0.00,5.04,
254.84913377,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
254.84913377,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
254.84913377,S1-C1,Frontend_Bound,33.78,% Slots,,,0.00,5.31,
254.84913377,S1-C1,Backend_Bound,41.77,% Slots,,,0.00,5.31,
254.84913377,S1-C1,Retiring,14.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S1-C1,Frontend_Bound.Frontend_Latency,55.45,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S1-C1,Backend_Bound.Memory_Bound,32.42,% Slots,,,0.00,5.19,
254.84913377,S1-C1,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
254.84913377,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.97,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
254.84913377,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C2,Frontend_Bound,30.69,% Slots,,,0.00,5.31,
254.84913377,S1-C2,Backend_Bound,33.34,% Slots,,,0.00,5.31,
254.84913377,S1-C2,Retiring,27.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S1-C2,Frontend_Bound.Frontend_Latency,27.28,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S1-C2,Backend_Bound.Memory_Bound,20.71,% Slots,,,0.00,5.19,
254.84913377,S1-C2,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.19,
254.84913377,S1-C2,Retiring.Microcode_Sequencer,4.11,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
254.84913377,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.43,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
254.84913377,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
254.84913377,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
254.84913377,S1-C3,Frontend_Bound,36.25,% Slots,,,0.00,5.3,
254.84913377,S1-C3,Backend_Bound,40.16,% Slots,,,0.00,5.3,<==
254.84913377,S1-C3,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S1-C3,Frontend_Bound.Frontend_Latency,27.06,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S1-C3,Backend_Bound.Memory_Bound,21.91,% Slots,,,0.00,5.19,
254.84913377,S1-C3,Backend_Bound.Core_Bound,18.24,% Slots,,,0.00,5.19,
254.84913377,S1-C3,Retiring.Microcode_Sequencer,13.38,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
254.84913377,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
254.84913377,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
254.84913377,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.17,% Clocks,,,0.00,5.31,
254.84913377,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C4,Frontend_Bound,35.79,% Slots,,,0.00,5.31,
254.84913377,S1-C4,Backend_Bound,41.14,% Slots,,,0.00,5.31,
254.84913377,S1-C4,Retiring,17.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S1-C4,Frontend_Bound.Frontend_Latency,27.92,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S1-C4,Backend_Bound.Memory_Bound,25.67,% Slots,,,0.00,5.19,
254.84913377,S1-C4,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.19,
254.84913377,S1-C4,Retiring.Microcode_Sequencer,13.05,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
254.84913377,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.80,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
254.84913377,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
254.84913377,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.01,% Clocks,,,0.00,5.31,
254.84913377,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C5,Frontend_Bound,34.19,% Slots,,,0.00,5.31,
254.84913377,S1-C5,Backend_Bound,42.05,% Slots,,,0.00,5.31,
254.84913377,S1-C5,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S1-C5,Frontend_Bound.Frontend_Latency,35.46,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S1-C5,Backend_Bound.Memory_Bound,25.54,% Slots,,,0.00,5.2,
254.84913377,S1-C5,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.2,
254.84913377,S1-C5,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.3,
254.84913377,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
254.84913377,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.10,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
254.84913377,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.03,% Clocks,,,0.00,5.3,
254.84913377,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C6,Frontend_Bound,35.67,% Slots,,,0.00,5.31,
254.84913377,S1-C6,Backend_Bound,40.90,% Slots,,,0.00,5.31,
254.84913377,S1-C6,Retiring,7.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S1-C6,Frontend_Bound.Frontend_Latency,28.33,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S1-C6,Backend_Bound.Memory_Bound,24.67,% Slots,,,0.00,5.2,
254.84913377,S1-C6,Backend_Bound.Core_Bound,16.22,% Slots,,,0.00,5.2,
254.84913377,S1-C6,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
254.84913377,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.96,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
254.84913377,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
254.84913377,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.45,% Clocks,,,0.00,5.3,
254.84913377,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C7,Frontend_Bound,36.90,% Slots,,,0.00,5.31,
254.84913377,S1-C7,Backend_Bound,40.06,% Slots,,,0.00,5.31,
254.84913377,S1-C7,Retiring,32.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
254.84913377,S1-C7,Frontend_Bound.Frontend_Latency,30.73,% Slots,,rs_events.empty_end,0.00,5.3,
254.84913377,S1-C7,Backend_Bound.Memory_Bound,27.22,% Slots,,,0.00,5.2,
254.84913377,S1-C7,Backend_Bound.Core_Bound,12.85,% Slots,,,0.00,5.2,
254.84913377,S1-C7,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.31,
254.84913377,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.14,% Clocks,,,0.00,5.3,
254.84913377,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
254.84913377,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.34,% Clocks,,idq.ms_switches,0.00,5.3,
254.84913377,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
254.84913377,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
254.84913377,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.89,% Clocks,,,0.00,5.3,
254.84913377,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
254.84913377,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
254.84913377,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
256.354875647,S0-C0,Frontend_Bound,30.76,% Slots,,,0.00,5.3,
256.354875647,S0-C0,Backend_Bound,43.41,% Slots,,,0.00,5.3,
256.354875647,S0-C0,Retiring,26.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S0-C0,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.3,
256.354875647,S0-C0,Backend_Bound.Memory_Bound,49.77,% Slots,,,0.00,5.05,<==
256.354875647,S0-C0,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.28,
256.354875647,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
256.354875647,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.22,
256.354875647,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
256.354875647,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.23,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.04,
256.354875647,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
256.354875647,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C1,Frontend_Bound,34.53,% Slots,,,0.00,5.3,<==
256.354875647,S0-C1,Backend_Bound,17.34,% Slots,,,0.00,5.3,
256.354875647,S0-C1,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.3,
256.354875647,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.3,
256.354875647,S0-C1,Backend_Bound.Memory_Bound,10.27,% Slots,,,0.00,5.04,
256.354875647,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.28,
256.354875647,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
256.354875647,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.54,% Core_Clocks,,,0.00,5.31,
256.354875647,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.26,% Core_Clocks,,,0.00,5.31,
256.354875647,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
256.354875647,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C2,Frontend_Bound,34.65,% Slots,,,0.00,5.3,
256.354875647,S0-C2,Backend_Bound,39.71,% Slots,,,0.00,5.3,
256.354875647,S0-C2,Retiring,24.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S0-C2,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.3,
256.354875647,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.3,
256.354875647,S0-C2,Backend_Bound.Memory_Bound,22.84,% Slots,,,0.00,5.04,<==
256.354875647,S0-C2,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.04,
256.354875647,S0-C2,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.28,
256.354875647,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
256.354875647,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.71,% Clocks,,idq.ms_switches,0.00,5.22,
256.354875647,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.98,% Core_Clocks,,,0.00,5.31,
256.354875647,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
256.354875647,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.66,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.05,
256.354875647,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
256.354875647,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C3,Frontend_Bound,21.16,% Slots,,,0.00,5.3,
256.354875647,S0-C3,Backend_Bound,27.61,% Slots,,,0.00,5.3,
256.354875647,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.3,
256.354875647,S0-C3,Backend_Bound.Core_Bound,19.67,% Slots,,,0.00,5.05,
256.354875647,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.13,% Core_Clocks,,,0.00,5.31,
256.354875647,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.74,% Core_Clocks,,,0.00,5.31,
256.354875647,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.39,% Clocks,,,0.00,5.31,<==
256.354875647,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C4,Frontend_Bound,46.05,% Slots,,,0.00,5.3,
256.354875647,S0-C4,Backend_Bound,34.40,% Slots,,,0.00,5.3,
256.354875647,S0-C4,Retiring,21.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S0-C4,Frontend_Bound.Frontend_Latency,36.50,% Slots,,rs_events.empty_end,0.00,5.3,
256.354875647,S0-C4,Backend_Bound.Memory_Bound,20.22,% Slots,,,0.00,5.05,
256.354875647,S0-C4,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.05,
256.354875647,S0-C4,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
256.354875647,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.19,% Clocks,,idq.ms_switches,0.00,5.23,<==
256.354875647,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
256.354875647,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.04,
256.354875647,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.49,% Clocks,,,0.00,5.31,
256.354875647,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C5,Frontend_Bound,41.35,% Slots,,,0.00,5.3,
256.354875647,S0-C5,Backend_Bound,27.21,% Slots,,,0.00,5.3,
256.354875647,S0-C5,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S0-C5,Frontend_Bound.Frontend_Latency,30.24,% Slots,,rs_events.empty_end,0.00,5.3,
256.354875647,S0-C5,Backend_Bound.Memory_Bound,21.41,% Slots,,,0.00,5.04,
256.354875647,S0-C5,Retiring.Microcode_Sequencer,7.56,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.29,
256.354875647,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
256.354875647,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.23,<==
256.354875647,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
256.354875647,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
256.354875647,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,22.88,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.04,
256.354875647,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C6,Frontend_Bound,31.86,% Slots,,,0.00,5.3,
256.354875647,S0-C6,Backend_Bound,47.53,% Slots,,,0.00,5.3,
256.354875647,S0-C6,Retiring,32.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S0-C6,Frontend_Bound.Frontend_Latency,21.89,% Slots,,rs_events.empty_end,0.00,5.3,
256.354875647,S0-C6,Backend_Bound.Memory_Bound,27.34,% Slots,,,0.00,5.05,
256.354875647,S0-C6,Backend_Bound.Core_Bound,20.19,% Slots,,,0.00,5.05,
256.354875647,S0-C6,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.06,% Clocks,,,0.00,5.29,
256.354875647,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
256.354875647,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.36,% Clocks,,idq.ms_switches,0.00,5.23,
256.354875647,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
256.354875647,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
256.354875647,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,34.22,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
256.354875647,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.47,% Clocks,,,0.00,5.31,
256.354875647,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C7,Frontend_Bound,26.98,% Slots,,,0.00,5.3,
256.354875647,S0-C7,Backend_Bound,52.90,% Slots,,,0.00,5.3,
256.354875647,S0-C7,Retiring,5.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S0-C7,Frontend_Bound.Frontend_Latency,25.64,% Slots,,rs_events.empty_end,0.00,5.3,
256.354875647,S0-C7,Backend_Bound.Memory_Bound,32.30,% Slots,,,0.00,5.05,
256.354875647,S0-C7,Backend_Bound.Core_Bound,20.60,% Slots,,,0.00,5.05,
256.354875647,S0-C7,Retiring.Microcode_Sequencer,4.51,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
256.354875647,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.96,% Clocks,,idq.ms_switches,0.00,5.23,
256.354875647,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
256.354875647,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
256.354875647,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C0,Backend_Bound,78.06,% Slots,,,0.00,5.3,
256.354875647,S1-C0,Retiring,14.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
256.354875647,S1-C0,Backend_Bound.Core_Bound,95.98,% Slots,,,0.00,5.05,<==
256.354875647,S1-C0,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.3,
256.354875647,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.23,
256.354875647,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C1,Backend_Bound,66.39,% Slots,,,0.00,5.3,
256.354875647,S1-C1,Backend_Bound.Memory_Bound,50.63,% Slots,,,0.00,5.05,
256.354875647,S1-C1,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.05,
256.354875647,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
256.354875647,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C2,Backend_Bound,66.65,% Slots,,,0.00,5.3,
256.354875647,S1-C2,Retiring,6.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
256.354875647,S1-C2,Backend_Bound.Memory_Bound,39.65,% Slots,,,0.00,5.05,
256.354875647,S1-C2,Backend_Bound.Core_Bound,27.00,% Slots,,,0.00,5.05,
256.354875647,S1-C2,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.3,
256.354875647,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.24,
256.354875647,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
256.354875647,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
256.354875647,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C3,Frontend_Bound,22.17,% Slots,,,0.00,5.3,
256.354875647,S1-C3,Backend_Bound,47.14,% Slots,,,0.00,5.3,
256.354875647,S1-C3,Retiring,25.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
256.354875647,S1-C3,Backend_Bound.Core_Bound,69.96,% Slots,,,0.00,5.05,<==
256.354875647,S1-C3,Retiring.Microcode_Sequencer,11.49,% Slots,,idq.ms_uops,0.00,5.3,
256.354875647,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.23,
256.354875647,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C4,Backend_Bound,63.90,% Slots,,,0.00,5.3,
256.354875647,S1-C4,Retiring,6.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
256.354875647,S1-C4,Backend_Bound.Core_Bound,97.49,% Slots,,,0.00,5.05,<==
256.354875647,S1-C4,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.31,
256.354875647,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.24,
256.354875647,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C5,Backend_Bound,65.11,% Slots,,,0.00,5.3,
256.354875647,S1-C5,Retiring,6.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S1-C5,Backend_Bound.Memory_Bound,43.08,% Slots,,,0.00,5.05,
256.354875647,S1-C5,Backend_Bound.Core_Bound,22.03,% Slots,,,0.00,5.05,
256.354875647,S1-C5,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.24,
256.354875647,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
256.354875647,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
256.354875647,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C6,Backend_Bound,65.62,% Slots,,,0.00,5.3,
256.354875647,S1-C6,Retiring,7.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S1-C6,Backend_Bound.Core_Bound,78.45,% Slots,,,0.00,5.05,<==
256.354875647,S1-C6,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.24,
256.354875647,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C7,Backend_Bound,64.40,% Slots,,,0.00,5.3,<==
256.354875647,S1-C7,Retiring,7.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
256.354875647,S1-C7,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.04,
256.354875647,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.25,
256.354875647,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
256.354875647,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
257.957201626,S0-C0,Frontend_Bound,21.00,% Slots,,,0.00,5.25,
257.957201626,S0-C0,Backend_Bound,35.56,% Slots,,,0.00,5.25,
257.957201626,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.25,
257.957201626,S0-C0,Backend_Bound.Memory_Bound,20.47,% Slots,,,0.00,5.24,
257.957201626,S0-C0,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.24,
257.957201626,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.74,% Core_Clocks,,,0.00,5.24,
257.957201626,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.08,% Core_Clocks,,,0.00,5.25,
257.957201626,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
257.957201626,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.13,% Clocks,,,0.00,5.24,
257.957201626,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C1,Frontend_Bound,29.10,% Slots,,,0.00,5.25,
257.957201626,S0-C1,Backend_Bound,39.76,% Slots,,,0.00,5.25,
257.957201626,S0-C1,Retiring,35.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
257.957201626,S0-C1,Frontend_Bound.Frontend_Latency,22.37,% Slots,,rs_events.empty_end,0.00,5.24,
257.957201626,S0-C1,Backend_Bound.Memory_Bound,28.93,% Slots,,,0.00,5.24,
257.957201626,S0-C1,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.24,
257.957201626,S0-C1,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.24,
257.957201626,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.25,
257.957201626,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
257.957201626,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.69,% Clocks,,idq.ms_switches,0.00,5.25,
257.957201626,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
257.957201626,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.41,% Clocks,,,0.00,5.24,
257.957201626,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C2,Frontend_Bound,22.20,% Slots,,,0.00,5.25,
257.957201626,S0-C2,Backend_Bound,65.19,% Slots,,,0.00,5.25,
257.957201626,S0-C2,Retiring,22.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
257.957201626,S0-C2,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.25,
257.957201626,S0-C2,Backend_Bound.Memory_Bound,43.14,% Slots,,,0.00,5.24,<==
257.957201626,S0-C2,Backend_Bound.Core_Bound,22.06,% Slots,,,0.00,5.24,
257.957201626,S0-C2,Retiring.Microcode_Sequencer,8.48,% Slots,,idq.ms_uops,0.00,5.25,
257.957201626,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.26,
257.957201626,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
257.957201626,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.89,% Clocks,,idq.ms_switches,0.00,5.26,
257.957201626,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
257.957201626,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
257.957201626,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.95,% Clocks,,,0.00,5.24,
257.957201626,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C3,Frontend_Bound,20.24,% Slots,,,0.00,5.25,
257.957201626,S0-C3,Backend_Bound,30.89,% Slots,,,0.00,5.25,
257.957201626,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.57,% Slots,,,0.00,5.25,
257.957201626,S0-C3,Backend_Bound.Core_Bound,21.55,% Slots,,,0.00,5.24,
257.957201626,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.60,% Core_Clocks,,,0.00,5.25,
257.957201626,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.35,% Core_Clocks,,,0.00,5.25,
257.957201626,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.31,% Clocks,,,0.00,5.24,<==
257.957201626,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C4,Frontend_Bound,27.83,% Slots,,,0.00,5.24,
257.957201626,S0-C4,Backend_Bound,48.59,% Slots,,,0.00,5.24,
257.957201626,S0-C4,Retiring,38.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
257.957201626,S0-C4,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.24,
257.957201626,S0-C4,Backend_Bound.Memory_Bound,48.50,% Slots,,,0.00,5.24,<==
257.957201626,S0-C4,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.24,
257.957201626,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.25,
257.957201626,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
257.957201626,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.70,% Clocks,,idq.ms_switches,0.00,5.25,
257.957201626,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
257.957201626,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
257.957201626,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
257.957201626,S0-C5,Frontend_Bound,34.55,% Slots,,,0.00,5.25,
257.957201626,S0-C5,Backend_Bound,35.87,% Slots,,,0.00,5.25,<==
257.957201626,S0-C5,Retiring,26.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
257.957201626,S0-C5,Frontend_Bound.Frontend_Latency,37.37,% Slots,,rs_events.empty_end,0.00,5.24,
257.957201626,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.25,
257.957201626,S0-C5,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.25,
257.957201626,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.25,
257.957201626,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
257.957201626,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.25,
257.957201626,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.50,% Core_Clocks,,,0.00,5.25,
257.957201626,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C6,Frontend_Bound,32.75,% Slots,,,0.00,5.25,
257.957201626,S0-C6,Backend_Bound,40.67,% Slots,,,0.00,5.25,
257.957201626,S0-C6,Retiring,25.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
257.957201626,S0-C6,Frontend_Bound.Frontend_Latency,22.27,% Slots,,rs_events.empty_end,0.00,5.25,
257.957201626,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.25,
257.957201626,S0-C6,Backend_Bound.Memory_Bound,78.46,% Slots,,,0.00,5.25,
257.957201626,S0-C6,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.24,
257.957201626,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.19,% Clocks,,idq.ms_switches,0.00,5.25,
257.957201626,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.94,% Core_Clocks,,,0.00,5.25,
257.957201626,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
257.957201626,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
257.957201626,S0-C7,Frontend_Bound,25.94,% Slots,,,0.00,5.25,
257.957201626,S0-C7,Backend_Bound,59.99,% Slots,,,0.00,5.25,
257.957201626,S0-C7,Retiring,25.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
257.957201626,S0-C7,Frontend_Bound.Frontend_Latency,31.81,% Slots,,rs_events.empty_end,0.00,5.25,
257.957201626,S0-C7,Backend_Bound.Memory_Bound,60.64,% Slots,,,0.00,5.25,<==
257.957201626,S0-C7,Retiring.Microcode_Sequencer,9.86,% Slots,,idq.ms_uops,0.00,5.24,
257.957201626,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.25,
257.957201626,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
257.957201626,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.25,
257.957201626,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
257.957201626,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
257.957201626,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
257.957201626,S1-C0,Frontend_Bound,39.19,% Slots,,,0.00,5.25,
257.957201626,S1-C0,Backend_Bound,10.72,% Slots,,,0.00,5.25,
257.957201626,S1-C0,Frontend_Bound.Frontend_Latency,23.66,% Slots,,rs_events.empty_end,0.00,5.25,<==
257.957201626,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.25,
257.957201626,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.25,
257.957201626,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
257.957201626,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.75,% Core_Clocks,,,0.00,5.25,
257.957201626,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C1,Backend_Bound,63.08,% Slots,,,0.00,5.25,
257.957201626,S1-C1,Backend_Bound.Memory_Bound,35.35,% Slots,,,0.00,5.24,
257.957201626,S1-C1,Backend_Bound.Core_Bound,27.73,% Slots,,,0.00,5.24,
257.957201626,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
257.957201626,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C2,Frontend_Bound,23.90,% Slots,,,0.00,5.25,
257.957201626,S1-C2,Backend_Bound,36.46,% Slots,,,0.00,5.25,
257.957201626,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.94,% Slots,,,0.00,5.25,
257.957201626,S1-C2,Backend_Bound.Memory_Bound,13.36,% Slots,,,0.00,5.24,
257.957201626,S1-C2,Backend_Bound.Core_Bound,23.10,% Slots,,,0.00,5.24,
257.957201626,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.19,% Core_Clocks,,,0.00,5.25,
257.957201626,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.16,% Core_Clocks,,,0.00,5.25,
257.957201626,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
257.957201626,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.47,% Clocks,,,0.00,5.24,<==
257.957201626,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.25,
257.957201626,S1-C3,Backend_Bound,68.24,% Slots,,,0.00,5.25,<==
257.957201626,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.44,% Core_Clocks,,,0.00,5.25,
257.957201626,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C4,Backend_Bound,60.17,% Slots,,,0.00,5.25,
257.957201626,S1-C4,Backend_Bound.Memory_Bound,23.26,% Slots,,,0.00,5.24,
257.957201626,S1-C4,Backend_Bound.Core_Bound,36.91,% Slots,,,0.00,5.24,
257.957201626,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.19,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.36,
257.957201626,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
257.957201626,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.89,% Clocks,,,0.00,5.24,<==
257.957201626,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C5,Frontend_Bound,25.36,% Slots,,,0.00,5.25,
257.957201626,S1-C5,Backend_Bound,50.93,% Slots,,,0.00,5.25,
257.957201626,S1-C5,Retiring,12.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
257.957201626,S1-C5,Frontend_Bound.Frontend_Latency,30.38,% Slots,,rs_events.empty_end,0.00,5.24,
257.957201626,S1-C5,Retiring.Microcode_Sequencer,4.49,% Slots,,idq.ms_uops,0.00,5.25,
257.957201626,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.83,% Clocks,,idq.ms_switches,0.00,5.25,
257.957201626,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C6,Backend_Bound,57.33,% Slots,,,0.00,5.25,
257.957201626,S1-C6,Retiring,9.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
257.957201626,S1-C6,Backend_Bound.Memory_Bound,103.75,% Slots,,,0.00,5.24,<==
257.957201626,S1-C6,Retiring.Microcode_Sequencer,6.05,% Slots,,idq.ms_uops,0.00,5.24,
257.957201626,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.48,% Clocks,,idq.ms_switches,0.00,5.25,
257.957201626,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
257.957201626,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
257.957201626,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C7,Backend_Bound,62.09,% Slots,,,0.00,5.25,
257.957201626,S1-C7,Retiring,15.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
257.957201626,S1-C7,Backend_Bound.Memory_Bound,42.85,% Slots,,,0.00,5.24,
257.957201626,S1-C7,Backend_Bound.Core_Bound,19.24,% Slots,,,0.00,5.24,
257.957201626,S1-C7,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.25,
257.957201626,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.24,
257.957201626,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
257.957201626,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.84,% Clocks,,,0.00,5.24,
257.957201626,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
257.957201626,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
257.957201626,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
259.385276911,S0-C0,Backend_Bound,38.49,% Slots,,,0.00,5.32,
259.385276911,S0-C0,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.32,
259.385276911,S0-C0,Backend_Bound.Core_Bound,27.73,% Slots,,,0.00,5.32,
259.385276911,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.31,% Clocks,,,0.00,5.32,<==
259.385276911,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C1,Frontend_Bound,30.78,% Slots,,,0.00,5.32,<==
259.385276911,S0-C1,Backend_Bound,22.43,% Slots,,,0.00,5.32,
259.385276911,S0-C1,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,0.00,5.32,
259.385276911,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.32,
259.385276911,S0-C1,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.32,
259.385276911,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.04,
259.385276911,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
259.385276911,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.43,% Core_Clocks,,,0.00,5.32,
259.385276911,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.47,% Core_Clocks,,,0.00,5.32,
259.385276911,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.33,% Clocks,,,0.00,5.32,
259.385276911,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C2,Backend_Bound,88.35,% Slots,,,0.00,5.32,
259.385276911,S0-C2,Retiring,37.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
259.385276911,S0-C2,Backend_Bound.Memory_Bound,16.23,% Slots,,,0.00,5.32,
259.385276911,S0-C2,Backend_Bound.Core_Bound,72.12,% Slots,,,0.00,5.32,
259.385276911,S0-C2,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.11,
259.385276911,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.38,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
259.385276911,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.78,% Clocks,,,0.00,5.32,<==
259.385276911,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C3,Backend_Bound,70.65,% Slots,,,0.00,5.32,
259.385276911,S0-C3,Retiring,29.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
259.385276911,S0-C3,Backend_Bound.Memory_Bound,14.76,% Slots,,,0.00,5.32,
259.385276911,S0-C3,Backend_Bound.Core_Bound,55.89,% Slots,,,0.00,5.32,<==
259.385276911,S0-C3,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.11,
259.385276911,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.66,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C4,Backend_Bound,49.46,% Slots,,,0.00,5.32,
259.385276911,S0-C4,Retiring,28.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
259.385276911,S0-C4,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.32,
259.385276911,S0-C4,Backend_Bound.Core_Bound,39.29,% Slots,,,0.00,5.32,
259.385276911,S0-C4,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.11,
259.385276911,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.86,% Clocks,,,0.00,5.32,<==
259.385276911,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C5,Backend_Bound,55.06,% Slots,,,0.00,5.32,
259.385276911,S0-C5,Retiring,25.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
259.385276911,S0-C5,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.32,
259.385276911,S0-C5,Backend_Bound.Core_Bound,42.29,% Slots,,,0.00,5.32,<==
259.385276911,S0-C5,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.1,
259.385276911,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.70,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C6,Frontend_Bound,20.93,% Slots,,,0.00,5.32,
259.385276911,S0-C6,Backend_Bound,46.01,% Slots,,,0.00,5.32,
259.385276911,S0-C6,Backend_Bound.Core_Bound,56.25,% Slots,,,0.00,5.32,
259.385276911,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.46,% Clocks,,,0.00,5.32,<==
259.385276911,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C7,Backend_Bound,47.76,% Slots,,,0.00,5.32,
259.385276911,S0-C7,Retiring,28.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
259.385276911,S0-C7,Backend_Bound.Memory_Bound,17.95,% Slots,,,0.00,5.32,
259.385276911,S0-C7,Backend_Bound.Core_Bound,29.81,% Slots,,,0.00,5.32,<==
259.385276911,S0-C7,Retiring.Microcode_Sequencer,12.14,% Slots,,idq.ms_uops,0.00,5.1,
259.385276911,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.83,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S1-C0,Frontend_Bound,28.22,% Slots,,,0.00,5.33,
259.385276911,S1-C0,Backend_Bound,49.18,% Slots,,,0.00,5.33,
259.385276911,S1-C0,Retiring,30.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
259.385276911,S1-C0,Frontend_Bound.Frontend_Latency,21.90,% Slots,,rs_events.empty_end,0.00,5.33,
259.385276911,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.80,% Slots,,,0.00,5.33,
259.385276911,S1-C0,Backend_Bound.Memory_Bound,76.44,% Slots,,,0.00,5.33,
259.385276911,S1-C0,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,5.04,
259.385276911,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.04,
259.385276911,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.18,
259.385276911,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.24,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.65,% Core_Clocks,,,0.00,5.32,
259.385276911,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.75,% Core_Clocks,,,0.00,5.32,
259.385276911,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
259.385276911,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S1-C1,Frontend_Bound,37.43,% Slots,,,0.00,5.33,
259.385276911,S1-C1,Backend_Bound,38.93,% Slots,,,0.00,5.33,<==
259.385276911,S1-C1,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
259.385276911,S1-C1,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.33,
259.385276911,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.24,% Slots,,,0.00,5.33,
259.385276911,S1-C1,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.04,
259.385276911,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.41,% Clocks,,,0.00,5.05,
259.385276911,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,27.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
259.385276911,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.61,% Clocks,,idq.ms_switches,0.00,5.05,
259.385276911,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.54,% Core_Clocks,,,0.00,5.33,
259.385276911,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.91,% Core_Clocks,,,0.00,5.33,
259.385276911,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S1-C2,Frontend_Bound,39.79,% Slots,,,0.00,5.33,
259.385276911,S1-C2,Backend_Bound,36.34,% Slots,,,0.00,5.33,
259.385276911,S1-C2,Retiring,15.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
259.385276911,S1-C2,Frontend_Bound.Frontend_Latency,38.68,% Slots,,rs_events.empty_end,0.00,5.32,
259.385276911,S1-C2,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.04,
259.385276911,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.04,% Clocks,,,0.00,5.05,
259.385276911,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.18,<==
259.385276911,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.68,% Clocks,,idq.ms_switches,0.00,5.05,
259.385276911,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
259.385276911,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
259.385276911,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
259.385276911,S1-C3,Backend_Bound,33.81,% Slots,,,0.00,5.33,
259.385276911,S1-C3,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.33,
259.385276911,S1-C3,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.33,
259.385276911,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
259.385276911,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.81,% Clocks,,,0.00,5.32,<==
259.385276911,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S1-C4,Frontend_Bound,22.61,% Slots,,,0.00,5.33,
259.385276911,S1-C4,Backend_Bound,56.76,% Slots,,,0.00,5.33,
259.385276911,S1-C4,Retiring,18.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
259.385276911,S1-C4,Frontend_Bound.Frontend_Latency,21.86,% Slots,,rs_events.empty_end,0.00,5.33,
259.385276911,S1-C4,Backend_Bound.Memory_Bound,66.63,% Slots,,,0.00,5.33,<==
259.385276911,S1-C4,Retiring.Microcode_Sequencer,8.29,% Slots,,idq.ms_uops,0.00,5.04,
259.385276911,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.99,% Clocks,,,0.00,5.05,
259.385276911,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.19,
259.385276911,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.05,
259.385276911,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
259.385276911,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S1-C5,Frontend_Bound,34.20,% Slots,,,0.00,5.33,
259.385276911,S1-C5,Backend_Bound,34.58,% Slots,,,0.00,5.33,
259.385276911,S1-C5,Retiring,17.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
259.385276911,S1-C5,Frontend_Bound.Frontend_Latency,24.93,% Slots,,rs_events.empty_end,0.00,5.33,
259.385276911,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.33,
259.385276911,S1-C5,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.04,
259.385276911,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.54,% Clocks,,,0.00,5.04,
259.385276911,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.19,
259.385276911,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.75,% Core_Clocks,,,0.00,5.32,
259.385276911,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.27,% Core_Clocks,,,0.00,5.33,
259.385276911,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.26,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.04,
259.385276911,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,15.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
259.385276911,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S1-C6,Frontend_Bound,24.42,% Slots,,,0.00,5.33,
259.385276911,S1-C6,Backend_Bound,52.49,% Slots,,,0.00,5.33,
259.385276911,S1-C6,Retiring,13.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
259.385276911,S1-C6,Frontend_Bound.Frontend_Latency,24.81,% Slots,,rs_events.empty_end,0.00,5.33,
259.385276911,S1-C6,Retiring.Microcode_Sequencer,7.50,% Slots,,idq.ms_uops,0.00,5.04,
259.385276911,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.03,% Clocks,,,0.00,5.04,
259.385276911,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.19,
259.385276911,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.54,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.33,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.04,
259.385276911,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
259.385276911,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S1-C7,Frontend_Bound,34.24,% Slots,,,0.00,5.33,
259.385276911,S1-C7,Backend_Bound,40.19,% Slots,,,0.00,5.33,
259.385276911,S1-C7,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
259.385276911,S1-C7,Frontend_Bound.Frontend_Latency,34.54,% Slots,,rs_events.empty_end,0.00,5.32,
259.385276911,S1-C7,Backend_Bound.Memory_Bound,59.06,% Slots,,,0.00,5.32,<==
259.385276911,S1-C7,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.05,
259.385276911,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.44,% Clocks,,,0.00,5.04,
259.385276911,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
259.385276911,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.04,
259.385276911,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
259.385276911,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.73,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.04,
259.385276911,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
259.385276911,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
259.385276911,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
259.385276911,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
259.385276911,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
259.385276911,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
259.385276911,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
259.385276911,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
259.385276911,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
259.385276911,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
259.385276911,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
259.385276911,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
260.888473125,S0-C0,Backend_Bound,56.02,% Slots,,,0.00,5.05,
260.888473125,S0-C0,Retiring,54.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
260.888473125,S0-C0,Backend_Bound.Memory_Bound,21.70,% Slots,,,0.00,5.05,
260.888473125,S0-C0,Backend_Bound.Core_Bound,34.32,% Slots,,,0.00,5.05,<==
260.888473125,S0-C0,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.16,
260.888473125,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.31,
260.888473125,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
260.888473125,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C1,Frontend_Bound,35.99,% Slots,,,0.00,5.04,<==
260.888473125,S0-C1,Frontend_Bound.Frontend_Latency,19.31,% Slots,,rs_events.empty_end,0.00,5.04,
260.888473125,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.79,% Slots,,,0.00,5.04,
260.888473125,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.31,
260.888473125,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
260.888473125,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.72,% Core_Clocks,,,0.00,5.32,
260.888473125,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C2,Frontend_Bound,38.90,% Slots,,,0.00,5.04,
260.888473125,S0-C2,Backend_Bound,37.32,% Slots,,,0.00,5.04,
260.888473125,S0-C2,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
260.888473125,S0-C2,Frontend_Bound.Frontend_Latency,34.96,% Slots,,rs_events.empty_end,0.00,5.04,<==
260.888473125,S0-C2,Backend_Bound.Memory_Bound,26.86,% Slots,,,0.00,5.04,
260.888473125,S0-C2,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.04,
260.888473125,S0-C2,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.16,
260.888473125,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.32,
260.888473125,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
260.888473125,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
260.888473125,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C3,Frontend_Bound,29.35,% Slots,,,0.00,5.05,
260.888473125,S0-C3,Backend_Bound,46.79,% Slots,,,0.00,5.05,
260.888473125,S0-C3,Retiring,17.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
260.888473125,S0-C3,Frontend_Bound.Frontend_Latency,31.82,% Slots,,rs_events.empty_end,0.00,5.05,
260.888473125,S0-C3,Backend_Bound.Memory_Bound,30.30,% Slots,,,0.00,5.05,
260.888473125,S0-C3,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.05,
260.888473125,S0-C3,Retiring.Microcode_Sequencer,15.20,% Slots,,idq.ms_uops,0.00,5.15,
260.888473125,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.32,
260.888473125,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
260.888473125,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,0.00,5.06,
260.888473125,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C4,Frontend_Bound,30.86,% Slots,,,0.00,5.04,
260.888473125,S0-C4,Backend_Bound,46.59,% Slots,,,0.00,5.04,
260.888473125,S0-C4,Retiring,16.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
260.888473125,S0-C4,Frontend_Bound.Frontend_Latency,36.34,% Slots,,rs_events.empty_end,0.00,5.04,
260.888473125,S0-C4,Backend_Bound.Memory_Bound,30.57,% Slots,,,0.00,5.04,
260.888473125,S0-C4,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.04,
260.888473125,S0-C4,Retiring.Microcode_Sequencer,10.60,% Slots,,idq.ms_uops,0.00,5.15,
260.888473125,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.32,
260.888473125,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
260.888473125,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.98,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C5,Backend_Bound,65.44,% Slots,,,0.00,5.05,<==
260.888473125,S0-C5,Retiring,22.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
260.888473125,S0-C5,Backend_Bound.Memory_Bound,30.90,% Slots,,,0.00,5.05,
260.888473125,S0-C5,Backend_Bound.Core_Bound,34.54,% Slots,,,0.00,5.05,
260.888473125,S0-C5,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.15,
260.888473125,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
260.888473125,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.05,% Clocks,,,0.00,5.06,
260.888473125,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C6,Frontend_Bound,39.82,% Slots,,,0.00,5.04,
260.888473125,S0-C6,Backend_Bound,35.87,% Slots,,,0.00,5.04,
260.888473125,S0-C6,Retiring,15.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
260.888473125,S0-C6,Frontend_Bound.Frontend_Latency,28.04,% Slots,,rs_events.empty_end,0.00,5.04,<==
260.888473125,S0-C6,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.04,
260.888473125,S0-C6,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.04,
260.888473125,S0-C6,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.15,
260.888473125,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.32,
260.888473125,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
260.888473125,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
260.888473125,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C7,Frontend_Bound,38.67,% Slots,,,0.00,5.05,
260.888473125,S0-C7,Backend_Bound,34.98,% Slots,,,0.00,5.05,
260.888473125,S0-C7,Retiring,14.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
260.888473125,S0-C7,Frontend_Bound.Frontend_Latency,37.46,% Slots,,rs_events.empty_end,0.00,5.05,<==
260.888473125,S0-C7,Backend_Bound.Memory_Bound,25.46,% Slots,,,0.00,5.05,
260.888473125,S0-C7,Retiring.Microcode_Sequencer,11.50,% Slots,,idq.ms_uops,0.00,5.14,
260.888473125,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.32,
260.888473125,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
260.888473125,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
260.888473125,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
260.888473125,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C0,Frontend_Bound,37.00,% Slots,,,0.00,5.05,
260.888473125,S1-C0,Backend_Bound,40.03,% Slots,,,0.00,5.05,
260.888473125,S1-C0,Retiring,15.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
260.888473125,S1-C0,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.05,
260.888473125,S1-C0,Backend_Bound.Memory_Bound,26.03,% Slots,,,0.00,5.05,
260.888473125,S1-C0,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.05,
260.888473125,S1-C0,Retiring.Microcode_Sequencer,13.03,% Slots,,idq.ms_uops,0.00,5.05,
260.888473125,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.32,
260.888473125,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
260.888473125,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.14,% Clocks,,,0.00,5.06,
260.888473125,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C1,Frontend_Bound,34.70,% Slots,,,0.00,5.05,
260.888473125,S1-C1,Backend_Bound,41.96,% Slots,,,0.00,5.05,
260.888473125,S1-C1,Retiring,15.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
260.888473125,S1-C1,Frontend_Bound.Frontend_Latency,28.13,% Slots,,rs_events.empty_end,0.00,5.05,
260.888473125,S1-C1,Backend_Bound.Memory_Bound,28.88,% Slots,,,0.00,5.05,
260.888473125,S1-C1,Backend_Bound.Core_Bound,13.08,% Slots,,,0.00,5.05,
260.888473125,S1-C1,Retiring.Microcode_Sequencer,13.16,% Slots,,idq.ms_uops,0.00,5.31,
260.888473125,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.32,
260.888473125,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
260.888473125,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.87,% Clocks,,,0.00,5.06,
260.888473125,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C2,Frontend_Bound,30.17,% Slots,,,0.00,5.05,
260.888473125,S1-C2,Backend_Bound,35.09,% Slots,,,0.00,5.05,
260.888473125,S1-C2,Retiring,55.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
260.888473125,S1-C2,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.05,
260.888473125,S1-C2,Backend_Bound.Memory_Bound,28.67,% Slots,,,0.00,5.05,
260.888473125,S1-C2,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.31,<==
260.888473125,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.32,
260.888473125,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
260.888473125,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.22,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
260.888473125,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C3,Frontend_Bound,38.87,% Slots,,,0.00,5.04,
260.888473125,S1-C3,Backend_Bound,39.63,% Slots,,,0.00,5.04,
260.888473125,S1-C3,Retiring,14.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
260.888473125,S1-C3,Frontend_Bound.Frontend_Latency,25.11,% Slots,,rs_events.empty_end,0.00,5.04,
260.888473125,S1-C3,Frontend_Bound.Frontend_Bandwidth,27.54,% Slots,,,0.00,5.04,
260.888473125,S1-C3,Backend_Bound.Memory_Bound,28.29,% Slots,,,0.00,5.04,
260.888473125,S1-C3,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.04,
260.888473125,S1-C3,Retiring.Microcode_Sequencer,12.58,% Slots,,idq.ms_uops,0.00,5.31,
260.888473125,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.32,
260.888473125,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
260.888473125,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.28,% Core_Clocks,,,0.00,5.32,
260.888473125,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.83,% Clocks,,,0.00,5.06,
260.888473125,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
260.888473125,S1-C4,Frontend_Bound,34.51,% Slots,,,0.00,5.05,
260.888473125,S1-C4,Backend_Bound,41.74,% Slots,,,0.00,5.05,
260.888473125,S1-C4,Retiring,16.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
260.888473125,S1-C4,Frontend_Bound.Frontend_Latency,38.24,% Slots,,rs_events.empty_end,0.00,5.05,
260.888473125,S1-C4,Backend_Bound.Memory_Bound,24.86,% Slots,,,0.00,5.05,
260.888473125,S1-C4,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.05,
260.888473125,S1-C4,Retiring.Microcode_Sequencer,12.51,% Slots,,idq.ms_uops,0.00,5.31,
260.888473125,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.32,
260.888473125,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
260.888473125,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.44,% Clocks,,,0.00,5.05,
260.888473125,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C5,Frontend_Bound,34.91,% Slots,,,0.00,5.05,
260.888473125,S1-C5,Backend_Bound,41.96,% Slots,,,0.00,5.05,
260.888473125,S1-C5,Retiring,14.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
260.888473125,S1-C5,Frontend_Bound.Frontend_Latency,34.69,% Slots,,rs_events.empty_end,0.00,5.05,
260.888473125,S1-C5,Backend_Bound.Memory_Bound,29.36,% Slots,,,0.00,5.05,
260.888473125,S1-C5,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.05,
260.888473125,S1-C5,Retiring.Microcode_Sequencer,11.39,% Slots,,idq.ms_uops,0.00,5.31,
260.888473125,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.32,
260.888473125,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
260.888473125,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.63,% Clocks,,,0.00,5.06,
260.888473125,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C6,Frontend_Bound,32.32,% Slots,,,0.00,5.05,
260.888473125,S1-C6,Backend_Bound,43.99,% Slots,,,0.00,5.05,
260.888473125,S1-C6,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
260.888473125,S1-C6,Frontend_Bound.Frontend_Latency,33.21,% Slots,,rs_events.empty_end,0.00,5.05,
260.888473125,S1-C6,Backend_Bound.Memory_Bound,26.50,% Slots,,,0.00,5.05,
260.888473125,S1-C6,Backend_Bound.Core_Bound,17.49,% Slots,,,0.00,5.05,
260.888473125,S1-C6,Retiring.Microcode_Sequencer,13.03,% Slots,,idq.ms_uops,0.00,5.31,
260.888473125,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,0.00,5.32,
260.888473125,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
260.888473125,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.49,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.56,% Clocks,,,0.00,5.06,
260.888473125,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C7,Frontend_Bound,35.82,% Slots,,,0.00,5.04,
260.888473125,S1-C7,Backend_Bound,41.33,% Slots,,,0.00,5.04,
260.888473125,S1-C7,Retiring,15.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
260.888473125,S1-C7,Frontend_Bound.Frontend_Latency,31.35,% Slots,,rs_events.empty_end,0.00,5.04,
260.888473125,S1-C7,Backend_Bound.Memory_Bound,24.81,% Slots,,,0.00,5.04,
260.888473125,S1-C7,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.04,
260.888473125,S1-C7,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.31,
260.888473125,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.32,
260.888473125,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
260.888473125,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.00,% Clocks,,idq.ms_switches,0.00,5.32,
260.888473125,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
260.888473125,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
260.888473125,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
260.888473125,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
260.888473125,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
260.888473125,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
260.888473125,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
260.888473125,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
260.888473125,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
260.888473125,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
263.061297165,S0-C0,Frontend_Bound,34.82,% Slots,,,0.00,5.15,
263.061297165,S0-C0,Backend_Bound,35.32,% Slots,,,0.00,5.15,<==
263.061297165,S0-C0,Retiring,31.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
263.061297165,S0-C0,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S0-C0,Backend_Bound.Memory_Bound,19.01,% Slots,,,0.00,5.15,
263.061297165,S0-C0,Backend_Bound.Core_Bound,16.32,% Slots,,,0.00,5.15,
263.061297165,S0-C0,Retiring.Microcode_Sequencer,6.42,% Slots,,idq.ms_uops,0.00,5.33,
263.061297165,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
263.061297165,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.80,% Clocks,,,0.00,5.16,
263.061297165,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C1,Frontend_Bound,20.08,% Slots,,,0.00,5.15,
263.061297165,S0-C1,Backend_Bound,65.53,% Slots,,,0.00,5.15,
263.061297165,S0-C1,Retiring,14.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
263.061297165,S0-C1,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S0-C1,Backend_Bound.Memory_Bound,26.54,% Slots,,,0.00,5.15,
263.061297165,S0-C1,Backend_Bound.Core_Bound,38.99,% Slots,,,0.00,5.15,
263.061297165,S0-C1,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.33,
263.061297165,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.51,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,23.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
263.061297165,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.75,% Clocks,,,0.00,5.16,<==
263.061297165,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C2,Frontend_Bound,34.63,% Slots,,,0.00,5.15,<==
263.061297165,S0-C2,Backend_Bound,16.68,% Slots,,,0.00,5.15,
263.061297165,S0-C2,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.79,% Slots,,,0.00,5.15,
263.061297165,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.34,
263.061297165,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.76,% Core_Clocks,,,0.00,5.15,
263.061297165,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C3,Frontend_Bound,32.64,% Slots,,,0.00,5.16,
263.061297165,S0-C3,Backend_Bound,44.71,% Slots,,,0.00,5.16,
263.061297165,S0-C3,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
263.061297165,S0-C3,Frontend_Bound.Frontend_Latency,54.38,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S0-C3,Backend_Bound.Memory_Bound,37.23,% Slots,,,0.00,5.15,
263.061297165,S0-C3,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.33,
263.061297165,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.34,
263.061297165,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
263.061297165,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C4,Frontend_Bound,37.51,% Slots,,,0.00,5.16,
263.061297165,S0-C4,Backend_Bound,38.36,% Slots,,,0.00,5.16,
263.061297165,S0-C4,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
263.061297165,S0-C4,Frontend_Bound.Frontend_Latency,48.60,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S0-C4,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.15,<==
263.061297165,S0-C4,Backend_Bound.Core_Bound,11.84,% Slots,,,0.00,5.15,
263.061297165,S0-C4,Retiring.Microcode_Sequencer,10.77,% Slots,,idq.ms_uops,0.00,5.34,
263.061297165,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.34,
263.061297165,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.37,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
263.061297165,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.97,% Clocks,,,0.00,5.16,
263.061297165,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C5,Frontend_Bound,51.63,% Slots,,,0.00,5.15,
263.061297165,S0-C5,Retiring,23.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
263.061297165,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.08,% Slots,,,0.00,5.15,
263.061297165,S0-C5,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.33,
263.061297165,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.35,% Core_Clocks,,,0.00,5.15,<==
263.061297165,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C6,Frontend_Bound,34.46,% Slots,,,0.00,5.16,
263.061297165,S0-C6,Backend_Bound,41.50,% Slots,,,0.00,5.16,
263.061297165,S0-C6,Retiring,27.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
263.061297165,S0-C6,Frontend_Bound.Frontend_Latency,35.80,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S0-C6,Backend_Bound.Memory_Bound,28.56,% Slots,,,0.00,5.15,
263.061297165,S0-C6,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.15,
263.061297165,S0-C6,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.33,
263.061297165,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.87,% Clocks,,,0.00,5.34,
263.061297165,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
263.061297165,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.26,% Clocks,,,0.00,5.16,
263.061297165,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C7,Frontend_Bound,36.77,% Slots,,,0.00,5.16,
263.061297165,S0-C7,Backend_Bound,41.80,% Slots,,,0.00,5.16,
263.061297165,S0-C7,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
263.061297165,S0-C7,Frontend_Bound.Frontend_Latency,30.89,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S0-C7,Backend_Bound.Memory_Bound,32.46,% Slots,,,0.00,5.15,
263.061297165,S0-C7,Retiring.Microcode_Sequencer,12.31,% Slots,,idq.ms_uops,0.00,5.33,
263.061297165,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.34,
263.061297165,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
263.061297165,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C0,Frontend_Bound,31.73,% Slots,,,0.00,5.16,
263.061297165,S1-C0,Backend_Bound,46.47,% Slots,,,0.00,5.16,
263.061297165,S1-C0,Retiring,11.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
263.061297165,S1-C0,Frontend_Bound.Frontend_Latency,32.26,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S1-C0,Backend_Bound.Memory_Bound,12.83,% Slots,,,0.00,5.15,
263.061297165,S1-C0,Backend_Bound.Core_Bound,33.65,% Slots,,,0.00,5.15,
263.061297165,S1-C0,Retiring.Microcode_Sequencer,9.25,% Slots,,idq.ms_uops,0.00,5.34,
263.061297165,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.09,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.76,% Clocks,,,0.00,5.16,<==
263.061297165,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C1,Frontend_Bound,33.56,% Slots,,,0.00,5.34,
263.061297165,S1-C1,Backend_Bound,42.07,% Slots,,,0.00,5.34,<==
263.061297165,S1-C1,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
263.061297165,S1-C1,Frontend_Bound.Frontend_Latency,33.71,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S1-C1,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.15,
263.061297165,S1-C1,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.15,
263.061297165,S1-C1,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.16,
263.061297165,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.34,
263.061297165,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.54,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
263.061297165,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.22,% Clocks,,,0.00,5.16,
263.061297165,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C2,Frontend_Bound,26.85,% Slots,,,0.00,5.34,
263.061297165,S1-C2,Backend_Bound,37.10,% Slots,,,0.00,5.34,
263.061297165,S1-C2,Frontend_Bound.Frontend_Latency,24.41,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S1-C2,Backend_Bound.Core_Bound,60.30,% Slots,,,0.00,5.15,<==
263.061297165,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.15,% Clocks,,,0.00,5.34,
263.061297165,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C3,Frontend_Bound,36.21,% Slots,,,0.00,5.34,
263.061297165,S1-C3,Backend_Bound,40.84,% Slots,,,0.00,5.34,
263.061297165,S1-C3,Retiring,17.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
263.061297165,S1-C3,Frontend_Bound.Frontend_Latency,34.85,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S1-C3,Backend_Bound.Memory_Bound,26.88,% Slots,,,0.00,5.15,
263.061297165,S1-C3,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.15,
263.061297165,S1-C3,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.16,
263.061297165,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.34,
263.061297165,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.72,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
263.061297165,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.32,% Clocks,,,0.00,5.16,
263.061297165,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C4,Frontend_Bound,33.66,% Slots,,,0.00,5.34,
263.061297165,S1-C4,Backend_Bound,43.29,% Slots,,,0.00,5.34,
263.061297165,S1-C4,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
263.061297165,S1-C4,Frontend_Bound.Frontend_Latency,33.82,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S1-C4,Backend_Bound.Memory_Bound,25.59,% Slots,,,0.00,5.15,
263.061297165,S1-C4,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.15,
263.061297165,S1-C4,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.16,
263.061297165,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.34,
263.061297165,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
263.061297165,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C5,Frontend_Bound,31.67,% Slots,,,0.00,5.34,
263.061297165,S1-C5,Backend_Bound,45.14,% Slots,,,0.00,5.34,
263.061297165,S1-C5,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
263.061297165,S1-C5,Frontend_Bound.Frontend_Latency,33.25,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S1-C5,Backend_Bound.Memory_Bound,26.51,% Slots,,,0.00,5.15,
263.061297165,S1-C5,Backend_Bound.Core_Bound,18.63,% Slots,,,0.00,5.15,
263.061297165,S1-C5,Retiring.Microcode_Sequencer,14.37,% Slots,,idq.ms_uops,0.00,5.34,
263.061297165,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.34,
263.061297165,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.61,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
263.061297165,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.20,% Clocks,,,0.00,5.16,
263.061297165,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C6,Frontend_Bound,32.09,% Slots,,,0.00,5.34,
263.061297165,S1-C6,Backend_Bound,44.84,% Slots,,,0.00,5.34,
263.061297165,S1-C6,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
263.061297165,S1-C6,Frontend_Bound.Frontend_Latency,35.75,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S1-C6,Backend_Bound.Memory_Bound,28.47,% Slots,,,0.00,5.15,
263.061297165,S1-C6,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.15,
263.061297165,S1-C6,Retiring.Microcode_Sequencer,14.69,% Slots,,idq.ms_uops,0.00,5.33,
263.061297165,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.34,
263.061297165,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
263.061297165,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.38,% Clocks,,,0.00,5.16,
263.061297165,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C7,Frontend_Bound,34.62,% Slots,,,0.00,5.34,
263.061297165,S1-C7,Backend_Bound,41.98,% Slots,,,0.00,5.34,
263.061297165,S1-C7,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
263.061297165,S1-C7,Frontend_Bound.Frontend_Latency,32.16,% Slots,,rs_events.empty_end,0.00,5.15,
263.061297165,S1-C7,Backend_Bound.Memory_Bound,29.25,% Slots,,,0.00,5.15,
263.061297165,S1-C7,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.15,
263.061297165,S1-C7,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.33,
263.061297165,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.34,
263.061297165,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.67,
263.061297165,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.34,
263.061297165,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
263.061297165,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
263.061297165,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.10,% Clocks,,,0.00,5.16,
263.061297165,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
263.061297165,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
263.061297165,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
264.428053218,S0-C0,Backend_Bound,40.46,% Slots,,,0.00,5.26,
264.428053218,S0-C0,Backend_Bound.Core_Bound,104.53,% Slots,,,0.00,5.15,<==
264.428053218,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
264.428053218,S0-C1,Backend_Bound,68.53,% Slots,,,0.00,5.27,
264.428053218,S0-C1,Retiring,21.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
264.428053218,S0-C1,Backend_Bound.Memory_Bound,43.01,% Slots,,,0.00,5.16,
264.428053218,S0-C1,Backend_Bound.Core_Bound,25.52,% Slots,,,0.00,5.16,
264.428053218,S0-C1,Retiring.Microcode_Sequencer,10.66,% Slots,,idq.ms_uops,0.00,5.27,
264.428053218,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.91,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
264.428053218,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
264.428053218,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
264.428053218,S0-C2,Frontend_Bound,36.55,% Slots,,,0.00,5.27,<==
264.428053218,S0-C2,Backend_Bound,14.29,% Slots,,,0.00,5.27,
264.428053218,S0-C2,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.27,
264.428053218,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.76,% Slots,,,0.00,5.27,
264.428053218,S0-C2,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.16,
264.428053218,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.28,
264.428053218,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.74,% Core_Clocks,,,0.00,5.27,
264.428053218,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
264.428053218,S0-C3,Frontend_Bound,25.19,% Slots,,,0.00,5.27,
264.428053218,S0-C3,Backend_Bound,54.24,% Slots,,,0.00,5.27,
264.428053218,S0-C3,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
264.428053218,S0-C3,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.27,
264.428053218,S0-C3,Backend_Bound.Memory_Bound,40.87,% Slots,,,0.00,5.16,
264.428053218,S0-C3,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.16,
264.428053218,S0-C3,Retiring.Microcode_Sequencer,13.53,% Slots,,idq.ms_uops,0.00,5.28,
264.428053218,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.27,
264.428053218,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.99,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
264.428053218,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.39,% Clocks,,,0.00,5.27,
264.428053218,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
264.428053218,S0-C4,Frontend_Bound,29.02,% Slots,,,0.00,5.27,
264.428053218,S0-C4,Backend_Bound,52.40,% Slots,,,0.00,5.27,
264.428053218,S0-C4,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
264.428053218,S0-C4,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.27,
264.428053218,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.92,% Slots,,,0.00,5.27,
264.428053218,S0-C4,Backend_Bound.Memory_Bound,40.95,% Slots,,,0.00,5.15,
264.428053218,S0-C4,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.15,
264.428053218,S0-C4,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.28,
264.428053218,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.11,% Core_Clocks,,,0.00,5.28,
264.428053218,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
264.428053218,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
264.428053218,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
264.428053218,S0-C5,Frontend_Bound,47.92,% Slots,,,0.00,5.27,
264.428053218,S0-C5,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
264.428053218,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.24,% Slots,,,0.00,5.27,<==
264.428053218,S0-C5,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.28,
264.428053218,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
264.428053218,S0-C6,Frontend_Bound,46.15,% Slots,,,0.00,5.27,
264.428053218,S0-C6,Backend_Bound,16.94,% Slots,,,0.00,5.27,
264.428053218,S0-C6,Retiring,15.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
264.428053218,S0-C6,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.27,
264.428053218,S0-C6,Frontend_Bound.Frontend_Bandwidth,42.56,% Slots,,,0.00,5.27,
264.428053218,S0-C6,Backend_Bound.Memory_Bound,16.33,% Slots,,,0.00,5.27,
264.428053218,S0-C6,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.28,
264.428053218,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.87,% Core_Clocks,,,0.00,5.28,<==
264.428053218,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
264.428053218,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
264.428053218,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
264.428053218,S0-C7,Frontend_Bound,44.10,% Slots,,,0.00,5.27,<==
264.428053218,S0-C7,Backend_Bound,27.90,% Slots,,,0.00,5.27,
264.428053218,S0-C7,Retiring,15.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
264.428053218,S0-C7,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.27,
264.428053218,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.93,% Slots,,,0.00,5.27,
264.428053218,S0-C7,Backend_Bound.Memory_Bound,18.06,% Slots,,,0.00,5.27,
264.428053218,S0-C7,Retiring.Microcode_Sequencer,11.34,% Slots,,idq.ms_uops,0.00,5.28,
264.428053218,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.27,
264.428053218,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.35,% Core_Clocks,,,0.00,5.28,
264.428053218,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
264.428053218,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
264.428053218,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
264.428053218,S1-C0,Backend_Bound,84.07,% Slots,,,0.00,5.27,
264.428053218,S1-C0,Backend_Bound.Memory_Bound,35.20,% Slots,,,0.00,5.27,
264.428053218,S1-C0,Backend_Bound.Core_Bound,48.87,% Slots,,,0.00,5.27,<==
264.428053218,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
264.428053218,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
264.428053218,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
264.428053218,S1-C1,Frontend_Bound,35.09,% Slots,,,0.00,5.28,
264.428053218,S1-C1,Backend_Bound,41.05,% Slots,,,0.00,5.28,
264.428053218,S1-C1,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
264.428053218,S1-C1,Frontend_Bound.Frontend_Latency,27.83,% Slots,,rs_events.empty_end,0.00,5.28,
264.428053218,S1-C1,Backend_Bound.Memory_Bound,27.02,% Slots,,,0.00,5.28,
264.428053218,S1-C1,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.28,
264.428053218,S1-C1,Retiring.Microcode_Sequencer,15.39,% Slots,,idq.ms_uops,0.00,5.27,
264.428053218,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.27,
264.428053218,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
264.428053218,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
264.428053218,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.10,% Clocks,,,0.00,5.27,
264.428053218,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
264.428053218,S1-C2,Frontend_Bound,33.54,% Slots,,,0.00,5.28,
264.428053218,S1-C2,Backend_Bound,42.93,% Slots,,,0.00,5.28,
264.428053218,S1-C2,Retiring,17.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
264.428053218,S1-C2,Frontend_Bound.Frontend_Latency,31.57,% Slots,,rs_events.empty_end,0.00,5.28,
264.428053218,S1-C2,Backend_Bound.Memory_Bound,31.79,% Slots,,,0.00,5.28,
264.428053218,S1-C2,Backend_Bound.Core_Bound,11.14,% Slots,,,0.00,5.28,
264.428053218,S1-C2,Retiring.Microcode_Sequencer,14.54,% Slots,,idq.ms_uops,0.00,5.27,
264.428053218,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.28,
264.428053218,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.28,
264.428053218,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
264.428053218,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
264.428053218,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
264.428053218,S1-C3,Frontend_Bound,34.52,% Slots,,,0.00,5.28,
264.428053218,S1-C3,Backend_Bound,42.16,% Slots,,,0.00,5.28,
264.428053218,S1-C3,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
264.428053218,S1-C3,Frontend_Bound.Frontend_Latency,41.28,% Slots,,rs_events.empty_end,0.00,5.28,
264.428053218,S1-C3,Backend_Bound.Memory_Bound,29.19,% Slots,,,0.00,5.28,
264.428053218,S1-C3,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.28,
264.428053218,S1-C3,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.27,
264.428053218,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.27,
264.428053218,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
264.428053218,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
264.428053218,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
264.428053218,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.85,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
264.428053218,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.09,% Clocks,,,0.00,5.27,
264.428053218,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
264.428053218,S1-C4,Frontend_Bound,36.41,% Slots,,,0.00,5.28,
264.428053218,S1-C4,Backend_Bound,40.48,% Slots,,,0.00,5.28,
264.428053218,S1-C4,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
264.428053218,S1-C4,Frontend_Bound.Frontend_Latency,20.82,% Slots,,rs_events.empty_end,0.00,5.28,
264.428053218,S1-C4,Backend_Bound.Memory_Bound,25.82,% Slots,,,0.00,5.28,
264.428053218,S1-C4,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.28,
264.428053218,S1-C4,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.27,
264.428053218,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.28,
264.428053218,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.28,
264.428053218,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
264.428053218,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
264.428053218,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
264.428053218,S1-C5,Frontend_Bound,38.55,% Slots,,,0.00,5.28,
264.428053218,S1-C5,Backend_Bound,38.76,% Slots,,,0.00,5.28,
264.428053218,S1-C5,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
264.428053218,S1-C5,Frontend_Bound.Frontend_Latency,26.91,% Slots,,rs_events.empty_end,0.00,5.28,
264.428053218,S1-C5,Backend_Bound.Memory_Bound,28.94,% Slots,,,0.00,5.28,
264.428053218,S1-C5,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.27,
264.428053218,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.28,
264.428053218,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.28,
264.428053218,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
264.428053218,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
264.428053218,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
264.428053218,S1-C6,Frontend_Bound,35.30,% Slots,,,0.00,5.28,
264.428053218,S1-C6,Backend_Bound,41.12,% Slots,,,0.00,5.28,
264.428053218,S1-C6,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
264.428053218,S1-C6,Frontend_Bound.Frontend_Latency,23.96,% Slots,,rs_events.empty_end,0.00,5.28,
264.428053218,S1-C6,Backend_Bound.Memory_Bound,28.49,% Slots,,,0.00,5.28,
264.428053218,S1-C6,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.28,
264.428053218,S1-C6,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.27,
264.428053218,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.28,
264.428053218,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.28,
264.428053218,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
264.428053218,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
264.428053218,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.39,% Clocks,,,0.00,5.27,
264.428053218,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
264.428053218,S1-C7,Frontend_Bound,35.41,% Slots,,,0.00,5.28,
264.428053218,S1-C7,Backend_Bound,41.40,% Slots,,,0.00,5.28,
264.428053218,S1-C7,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
264.428053218,S1-C7,Frontend_Bound.Frontend_Latency,32.75,% Slots,,rs_events.empty_end,0.00,5.28,
264.428053218,S1-C7,Backend_Bound.Memory_Bound,33.17,% Slots,,,0.00,5.28,
264.428053218,S1-C7,Retiring.Microcode_Sequencer,12.94,% Slots,,idq.ms_uops,0.00,5.27,
264.428053218,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.27,
264.428053218,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
264.428053218,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.27,
264.428053218,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
264.428053218,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
264.428053218,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
264.428053218,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
264.428053218,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
264.428053218,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
264.428053218,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
264.428053218,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
264.428053218,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
264.428053218,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
264.428053218,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
264.428053218,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
264.428053218,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
264.428053218,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
264.428053218,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
264.428053218,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
264.428053218,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
264.428053218,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
264.428053218,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
265.79347982,S0-C0,Backend_Bound,51.85,% Slots,,,0.00,5.26,
265.79347982,S0-C0,Retiring,20.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
265.79347982,S0-C0,Backend_Bound.Memory_Bound,21.27,% Slots,,,0.00,5.26,
265.79347982,S0-C0,Backend_Bound.Core_Bound,30.58,% Slots,,,0.00,5.26,
265.79347982,S0-C0,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.26,
265.79347982,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.10,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
265.79347982,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.88,% Clocks,,,0.00,5.27,<==
265.79347982,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C1,Backend_Bound,65.89,% Slots,,,0.00,5.26,
265.79347982,S0-C1,Retiring,30.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
265.79347982,S0-C1,Backend_Bound.Memory_Bound,42.62,% Slots,,,0.00,5.26,
265.79347982,S0-C1,Backend_Bound.Core_Bound,23.27,% Slots,,,0.00,5.26,
265.79347982,S0-C1,Retiring.Microcode_Sequencer,12.12,% Slots,,idq.ms_uops,0.00,5.26,
265.79347982,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.27,
265.79347982,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
265.79347982,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C2,Frontend_Bound,36.56,% Slots,,,0.00,5.26,
265.79347982,S0-C2,Backend_Bound,13.96,% Slots,,,0.00,5.26,
265.79347982,S0-C2,Frontend_Bound.Frontend_Latency,21.22,% Slots,,rs_events.empty_end,0.00,5.26,<==
265.79347982,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.26,
265.79347982,S0-C2,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.26,
265.79347982,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.27,
265.79347982,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
265.79347982,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.81,% Core_Clocks,,,0.00,5.27,
265.79347982,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C3,Frontend_Bound,41.79,% Slots,,,0.00,5.26,
265.79347982,S0-C3,Backend_Bound,33.50,% Slots,,,0.00,5.26,
265.79347982,S0-C3,Retiring,25.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
265.79347982,S0-C3,Frontend_Bound.Frontend_Latency,27.42,% Slots,,rs_events.empty_end,0.00,5.26,
265.79347982,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.26,
265.79347982,S0-C3,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.26,
265.79347982,S0-C3,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.26,
265.79347982,S0-C3,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.26,
265.79347982,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.56,% Clocks,,,0.00,5.27,
265.79347982,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
265.79347982,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,0.00,5.27,
265.79347982,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.40,% Core_Clocks,,,0.00,5.26,
265.79347982,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
265.79347982,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C4,Frontend_Bound,39.77,% Slots,,,0.00,5.26,
265.79347982,S0-C4,Backend_Bound,37.05,% Slots,,,0.00,5.26,
265.79347982,S0-C4,Frontend_Bound.Frontend_Latency,31.25,% Slots,,rs_events.empty_end,0.00,5.26,
265.79347982,S0-C4,Backend_Bound.Memory_Bound,25.75,% Slots,,,0.00,5.26,
265.79347982,S0-C4,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.26,
265.79347982,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
265.79347982,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.93,% Clocks,,,0.00,5.27,
265.79347982,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C5,Frontend_Bound,53.16,% Slots,,,0.00,5.27,
265.79347982,S0-C5,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
265.79347982,S0-C5,Frontend_Bound.Frontend_Bandwidth,25.59,% Slots,,,0.00,5.27,<==
265.79347982,S0-C5,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.26,
265.79347982,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.70,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C6,Frontend_Bound,35.27,% Slots,,,0.00,5.26,
265.79347982,S0-C6,Backend_Bound,41.47,% Slots,,,0.00,5.26,
265.79347982,S0-C6,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
265.79347982,S0-C6,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.26,
265.79347982,S0-C6,Backend_Bound.Memory_Bound,25.19,% Slots,,,0.00,5.26,
265.79347982,S0-C6,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.26,
265.79347982,S0-C6,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.26,
265.79347982,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.48,% Clocks,,,0.00,5.26,
265.79347982,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
265.79347982,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.97,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
265.79347982,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C7,Frontend_Bound,29.53,% Slots,,,0.00,5.27,
265.79347982,S0-C7,Bad_Speculation,32.88,% Slots,,,0.00,5.27,
265.79347982,S0-C7,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.27,
265.79347982,S0-C7,Frontend_Bound.Frontend_Bandwidth,55.02,% Slots,,,0.00,5.27,
265.79347982,S0-C7,Bad_Speculation.Branch_Mispredicts,32.26,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
265.79347982,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.01,% Clocks,,,0.00,5.27,
265.79347982,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
265.79347982,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.87,% Core_Clocks,,,0.00,5.26,
265.79347982,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S1-C0,Frontend_Bound,34.76,% Slots,,,0.00,5.27,
265.79347982,S1-C0,Backend_Bound,41.63,% Slots,,,0.00,5.27,
265.79347982,S1-C0,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
265.79347982,S1-C0,Frontend_Bound.Frontend_Latency,42.17,% Slots,,rs_events.empty_end,0.00,5.26,
265.79347982,S1-C0,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.26,
265.79347982,S1-C0,Backend_Bound.Core_Bound,28.61,% Slots,,,0.00,5.26,
265.79347982,S1-C0,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.27,
265.79347982,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.49,% Clocks,,,0.00,5.26,
265.79347982,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
265.79347982,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.09,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
265.79347982,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.01,% Clocks,,,0.00,5.27,<==
265.79347982,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S1-C1,Frontend_Bound,34.40,% Slots,,,0.00,5.27,
265.79347982,S1-C1,Backend_Bound,41.75,% Slots,,,0.00,5.27,
265.79347982,S1-C1,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
265.79347982,S1-C1,Frontend_Bound.Frontend_Latency,30.04,% Slots,,rs_events.empty_end,0.00,5.27,
265.79347982,S1-C1,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.26,
265.79347982,S1-C1,Backend_Bound.Core_Bound,30.00,% Slots,,,0.00,5.26,
265.79347982,S1-C1,Retiring.Microcode_Sequencer,14.39,% Slots,,idq.ms_uops,0.00,5.27,
265.79347982,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.26,
265.79347982,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
265.79347982,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
265.79347982,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.19,% Clocks,,,0.00,5.27,<==
265.79347982,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S1-C2,Frontend_Bound,31.57,% Slots,,,0.00,5.27,
265.79347982,S1-C2,Backend_Bound,34.18,% Slots,,,0.00,5.27,
265.79347982,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.68,% Slots,,,0.00,5.26,
265.79347982,S1-C2,Backend_Bound.Core_Bound,24.51,% Slots,,,0.00,5.27,<==
265.79347982,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.55,% Core_Clocks,,,0.00,5.27,
265.79347982,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S1-C3,Frontend_Bound,38.06,% Slots,,,0.00,5.26,
265.79347982,S1-C3,Backend_Bound,39.08,% Slots,,,0.00,5.26,
265.79347982,S1-C3,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
265.79347982,S1-C3,Frontend_Bound.Frontend_Latency,23.37,% Slots,,rs_events.empty_end,0.00,5.26,
265.79347982,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.26,
265.79347982,S1-C3,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.26,
265.79347982,S1-C3,Backend_Bound.Core_Bound,22.05,% Slots,,,0.00,5.26,
265.79347982,S1-C3,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.26,
265.79347982,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.26,
265.79347982,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
265.79347982,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.43,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.57,% Core_Clocks,,,0.00,5.27,
265.79347982,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
265.79347982,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.96,% Clocks,,,0.00,5.27,<==
265.79347982,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S1-C4,Frontend_Bound,34.97,% Slots,,,0.00,5.27,
265.79347982,S1-C4,Backend_Bound,41.84,% Slots,,,0.00,5.27,
265.79347982,S1-C4,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
265.79347982,S1-C4,Frontend_Bound.Frontend_Latency,49.91,% Slots,,rs_events.empty_end,0.00,5.26,
265.79347982,S1-C4,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.26,
265.79347982,S1-C4,Backend_Bound.Core_Bound,26.83,% Slots,,,0.00,5.26,<==
265.79347982,S1-C4,Retiring.Microcode_Sequencer,13.22,% Slots,,idq.ms_uops,0.00,5.27,
265.79347982,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.26,
265.79347982,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
265.79347982,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.84,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
265.79347982,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S1-C5,Frontend_Bound,30.16,% Slots,,,0.00,5.26,
265.79347982,S1-C5,Backend_Bound,37.62,% Slots,,,0.00,5.26,
265.79347982,S1-C5,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
265.79347982,S1-C5,Frontend_Bound.Frontend_Bandwidth,35.29,% Slots,,,0.00,5.26,
265.79347982,S1-C5,Backend_Bound.Memory_Bound,11.21,% Slots,,,0.00,5.26,
265.79347982,S1-C5,Backend_Bound.Core_Bound,26.42,% Slots,,,0.00,5.26,
265.79347982,S1-C5,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.27,
265.79347982,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.21,% Core_Clocks,,,0.00,5.27,
265.79347982,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
265.79347982,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.80,% Clocks,,,0.00,5.27,<==
265.79347982,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S1-C6,Frontend_Bound,34.76,% Slots,,,0.00,5.27,
265.79347982,S1-C6,Backend_Bound,42.66,% Slots,,,0.00,5.27,
265.79347982,S1-C6,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
265.79347982,S1-C6,Frontend_Bound.Frontend_Latency,29.32,% Slots,,rs_events.empty_end,0.00,5.26,
265.79347982,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.48,% Slots,,,0.00,5.26,
265.79347982,S1-C6,Backend_Bound.Memory_Bound,13.30,% Slots,,,0.00,5.26,
265.79347982,S1-C6,Backend_Bound.Core_Bound,29.36,% Slots,,,0.00,5.26,
265.79347982,S1-C6,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.27,
265.79347982,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.26,
265.79347982,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
265.79347982,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.06,% Core_Clocks,,,0.00,5.27,
265.79347982,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
265.79347982,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.19,% Clocks,,,0.00,5.27,<==
265.79347982,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S1-C7,Frontend_Bound,36.26,% Slots,,,0.00,5.27,
265.79347982,S1-C7,Backend_Bound,41.29,% Slots,,,0.00,5.27,
265.79347982,S1-C7,Retiring,15.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
265.79347982,S1-C7,Frontend_Bound.Frontend_Latency,28.59,% Slots,,rs_events.empty_end,0.00,5.26,
265.79347982,S1-C7,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.26,
265.79347982,S1-C7,Backend_Bound.Core_Bound,27.05,% Slots,,,0.00,5.26,<==
265.79347982,S1-C7,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.27,
265.79347982,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.26,
265.79347982,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
265.79347982,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.93,% Clocks,,idq.ms_switches,0.00,5.26,
265.79347982,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
265.79347982,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
265.79347982,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
265.79347982,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
265.79347982,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
265.79347982,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
265.79347982,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
265.79347982,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
265.79347982,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
265.79347982,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
265.79347982,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
265.79347982,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
265.79347982,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
265.79347982,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
265.79347982,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
265.79347982,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
265.79347982,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
267.148912716,S0-C0,Backend_Bound,43.77,% Slots,,,0.00,5.31,
267.148912716,S0-C0,Retiring,37.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
267.148912716,S0-C0,Backend_Bound.Memory_Bound,16.03,% Slots,,,0.00,5.01,
267.148912716,S0-C0,Backend_Bound.Core_Bound,27.74,% Slots,,,0.00,5.01,<==
267.148912716,S0-C0,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.05,
267.148912716,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.39,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
267.148912716,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
267.148912716,S0-C1,Frontend_Bound,29.08,% Slots,,,0.00,5.31,
267.148912716,S0-C1,Backend_Bound,40.30,% Slots,,,0.00,5.31,<==
267.148912716,S0-C1,Retiring,20.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
267.148912716,S0-C1,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.31,
267.148912716,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.64,% Slots,,,0.00,5.31,
267.148912716,S0-C1,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.01,
267.148912716,S0-C1,Backend_Bound.Core_Bound,19.00,% Slots,,,0.00,5.01,
267.148912716,S0-C1,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.05,
267.148912716,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.31,
267.148912716,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
267.148912716,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.67,% Core_Clocks,,,0.00,5.31,
267.148912716,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
267.148912716,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.12,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.02,
267.148912716,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
267.148912716,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C2,Frontend_Bound,34.21,% Slots,,,0.00,5.31,<==
267.148912716,S0-C2,Backend_Bound,18.07,% Slots,,,0.00,5.31,
267.148912716,S0-C2,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.31,
267.148912716,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.81,% Slots,,,0.00,5.31,
267.148912716,S0-C2,Backend_Bound.Memory_Bound,12.81,% Slots,,,0.00,5.01,
267.148912716,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.31,
267.148912716,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
267.148912716,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.66,% Core_Clocks,,,0.00,5.31,
267.148912716,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
267.148912716,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.31,
267.148912716,S0-C3,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.01,
267.148912716,S0-C3,Backend_Bound.Core_Bound,26.09,% Slots,,,0.00,5.01,<==
267.148912716,S0-C3,Backend_Bound,37.76,% Slots,,,0.00,5.31,
267.148912716,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.28,% Core_Clocks,,,0.00,5.31,
267.148912716,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.08,% Core_Clocks,,,0.00,5.31,
267.148912716,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
267.148912716,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.31,
267.148912716,S0-C4,Backend_Bound.Memory_Bound,40.21,% Slots,,,0.00,5.01,<==
267.148912716,S0-C4,Backend_Bound.Core_Bound,33.59,% Slots,,,0.00,5.01,
267.148912716,S0-C4,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.06,
267.148912716,S0-C4,Backend_Bound,73.80,% Slots,,,0.00,5.31,
267.148912716,S0-C4,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
267.148912716,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.23,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.12,% Core_Clocks,,,0.00,5.31,
267.148912716,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
267.148912716,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
267.148912716,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C5,Frontend_Bound,26.77,% Slots,,,0.00,5.31,
267.148912716,S0-C5,Backend_Bound,55.34,% Slots,,,0.00,5.31,
267.148912716,S0-C5,Retiring,13.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
267.148912716,S0-C5,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.31,
267.148912716,S0-C5,Backend_Bound.Memory_Bound,52.99,% Slots,,,0.00,5.01,<==
267.148912716,S0-C5,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.06,
267.148912716,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.03,% Clocks,,,0.00,5.31,
267.148912716,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
267.148912716,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.11,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
267.148912716,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
267.148912716,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C6,Frontend_Bound,20.82,% Slots,,,0.00,5.31,
267.148912716,S0-C6,Backend_Bound,59.46,% Slots,,,0.00,5.31,
267.148912716,S0-C6,Retiring,20.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
267.148912716,S0-C6,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,0.00,5.31,
267.148912716,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.40,% Slots,,,0.00,5.31,
267.148912716,S0-C6,Backend_Bound.Memory_Bound,43.19,% Slots,,,0.00,5.01,<==
267.148912716,S0-C6,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.01,
267.148912716,S0-C6,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.06,
267.148912716,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
267.148912716,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.61,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.78,% Core_Clocks,,,0.00,5.32,
267.148912716,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.01,
267.148912716,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
267.148912716,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C7,Backend_Bound,84.66,% Slots,,,0.00,5.31,
267.148912716,S0-C7,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
267.148912716,S0-C7,Backend_Bound.Memory_Bound,29.92,% Slots,,,0.00,5.01,
267.148912716,S0-C7,Backend_Bound.Core_Bound,54.74,% Slots,,,0.00,5.01,<==
267.148912716,S0-C7,Retiring.Microcode_Sequencer,8.59,% Slots,,idq.ms_uops,0.00,5.06,
267.148912716,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.79,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
267.148912716,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
267.148912716,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
267.148912716,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C0,Frontend_Bound,29.02,% Slots,,,0.00,5.31,
267.148912716,S1-C0,Backend_Bound,37.96,% Slots,,,0.00,5.31,
267.148912716,S1-C0,Retiring,21.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
267.148912716,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.70,% Slots,,,0.00,5.31,
267.148912716,S1-C0,Backend_Bound.Memory_Bound,22.42,% Slots,,,0.00,5.01,<==
267.148912716,S1-C0,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.01,
267.148912716,S1-C0,Retiring.Microcode_Sequencer,7.98,% Slots,,idq.ms_uops,0.00,5.31,
267.148912716,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.3,
267.148912716,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.34,% Core_Clocks,,,0.00,5.31,
267.148912716,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.01,
267.148912716,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
267.148912716,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
267.148912716,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.60,% Slots,,,0.00,5.31,
267.148912716,S1-C1,Backend_Bound.Memory_Bound,31.24,% Slots,,,0.00,5.02,
267.148912716,S1-C1,Backend_Bound.Core_Bound,34.39,% Slots,,,0.00,5.02,
267.148912716,S1-C1,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.3,
267.148912716,S1-C1,Backend_Bound,65.63,% Slots,,,0.00,5.31,<==
267.148912716,S1-C1,Retiring,14.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
267.148912716,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.30,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.83,% Core_Clocks,,,0.00,5.32,
267.148912716,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
267.148912716,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.10,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.02,
267.148912716,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
267.148912716,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.31,% Clocks,,,0.00,5.31,
267.148912716,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.90,% Slots,,,0.00,5.31,
267.148912716,S1-C2,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.31,
267.148912716,S1-C2,Backend_Bound,66.78,% Slots,,,0.00,5.31,<==
267.148912716,S1-C2,Retiring,36.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
267.148912716,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.16,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.80,% Core_Clocks,,,0.00,5.32,
267.148912716,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.31,
267.148912716,S1-C3,Backend_Bound.Memory_Bound,49.97,% Slots,,,0.00,5.02,
267.148912716,S1-C3,Backend_Bound.Core_Bound,11.15,% Slots,,,0.00,5.02,
267.148912716,S1-C3,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.31,
267.148912716,S1-C3,Backend_Bound,61.12,% Slots,,,0.00,5.32,
267.148912716,S1-C3,Retiring,12.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
267.148912716,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.20,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.30,% Core_Clocks,,,0.00,5.31,
267.148912716,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,<==
267.148912716,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
267.148912716,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.46,% Slots,,,0.00,5.31,
267.148912716,S1-C4,Backend_Bound.Memory_Bound,13.78,% Slots,,,0.00,5.01,
267.148912716,S1-C4,Backend_Bound.Core_Bound,35.73,% Slots,,,0.00,5.01,<==
267.148912716,S1-C4,Backend_Bound,49.51,% Slots,,,0.00,5.31,
267.148912716,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.83,% Core_Clocks,,,0.00,5.32,
267.148912716,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.01,
267.148912716,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C5,Backend_Bound,69.63,% Slots,,,0.00,5.31,
267.148912716,S1-C5,Retiring,12.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
267.148912716,S1-C5,Backend_Bound.Memory_Bound,26.29,% Slots,,,0.00,5.02,
267.148912716,S1-C5,Backend_Bound.Core_Bound,43.34,% Slots,,,0.00,5.02,<==
267.148912716,S1-C5,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.06,
267.148912716,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.24,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.01,
267.148912716,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
267.148912716,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C6,Frontend_Bound.Frontend_Bandwidth,69.06,% Slots,,,0.00,5.31,
267.148912716,S1-C6,Backend_Bound.Memory_Bound,20.98,% Slots,,,0.00,5.01,
267.148912716,S1-C6,Backend_Bound.Core_Bound,38.83,% Slots,,,0.00,5.01,<==
267.148912716,S1-C6,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.05,
267.148912716,S1-C6,Backend_Bound,59.81,% Slots,,,0.00,5.31,
267.148912716,S1-C6,Retiring,23.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
267.148912716,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.48,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.72,% Core_Clocks,,,0.00,5.32,
267.148912716,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
267.148912716,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C7,Backend_Bound,69.07,% Slots,,,0.00,5.31,
267.148912716,S1-C7,Retiring,14.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
267.148912716,S1-C7,Backend_Bound.Memory_Bound,29.32,% Slots,,,0.00,5.02,
267.148912716,S1-C7,Backend_Bound.Core_Bound,39.75,% Slots,,,0.00,5.02,<==
267.148912716,S1-C7,Retiring.Microcode_Sequencer,7.10,% Slots,,idq.ms_uops,0.00,5.05,
267.148912716,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.02,% Clocks,,idq.ms_switches,0.00,5.31,
267.148912716,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
267.148912716,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
267.148912716,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
267.148912716,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
267.148912716,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
268.780393148,S0-C0,Frontend_Bound,23.92,% Slots,,,0.00,5.16,
268.780393148,S0-C0,Backend_Bound,60.21,% Slots,,,0.00,5.16,
268.780393148,S0-C0,Retiring,26.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
268.780393148,S0-C0,Frontend_Bound.Frontend_Latency,19.89,% Slots,,rs_events.empty_end,0.00,5.16,
268.780393148,S0-C0,Backend_Bound.Memory_Bound,22.02,% Slots,,,0.00,5.16,
268.780393148,S0-C0,Backend_Bound.Core_Bound,38.19,% Slots,,,0.00,5.16,<==
268.780393148,S0-C0,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.18,
268.780393148,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.12,% Clocks,,,0.00,5.16,
268.780393148,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
268.780393148,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.83,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
268.780393148,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
268.780393148,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C1,Frontend_Bound,21.26,% Slots,,,0.00,5.16,
268.780393148,S0-C1,Backend_Bound,64.11,% Slots,,,0.00,5.16,
268.780393148,S0-C1,Retiring,24.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
268.780393148,S0-C1,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.16,
268.780393148,S0-C1,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.16,
268.780393148,S0-C1,Backend_Bound.Core_Bound,38.58,% Slots,,,0.00,5.16,<==
268.780393148,S0-C1,Retiring.Microcode_Sequencer,9.71,% Slots,,idq.ms_uops,0.00,5.17,
268.780393148,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.16,
268.780393148,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
268.780393148,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.49,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
268.780393148,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.36,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.4,
268.780393148,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
268.780393148,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C2,Frontend_Bound,29.69,% Slots,,,0.00,5.17,
268.780393148,S0-C2,Backend_Bound,27.73,% Slots,,,0.00,5.17,
268.780393148,S0-C2,Frontend_Bound.Frontend_Latency,17.35,% Slots,,rs_events.empty_end,0.00,5.16,<==
268.780393148,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.17,
268.780393148,S0-C2,Backend_Bound.Memory_Bound,11.12,% Slots,,,0.00,5.16,
268.780393148,S0-C2,Backend_Bound.Core_Bound,16.61,% Slots,,,0.00,5.16,
268.780393148,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.16,
268.780393148,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
268.780393148,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.37,% Core_Clocks,,,0.00,5.4,
268.780393148,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
268.780393148,S0-C3,Frontend_Bound,20.04,% Slots,,,0.00,5.17,
268.780393148,S0-C3,Backend_Bound,30.34,% Slots,,,0.00,5.17,
268.780393148,S0-C3,Backend_Bound.Core_Bound,20.92,% Slots,,,0.00,5.17,
268.780393148,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.35,% Clocks,,,0.00,5.15,<==
268.780393148,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C4,Backend_Bound,70.04,% Slots,,,0.00,5.17,
268.780393148,S0-C4,Retiring,28.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
268.780393148,S0-C4,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.16,
268.780393148,S0-C4,Backend_Bound.Core_Bound,42.91,% Slots,,,0.00,5.16,<==
268.780393148,S0-C4,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.17,
268.780393148,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
268.780393148,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.29,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.41,
268.780393148,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
268.780393148,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
268.780393148,S0-C5,Frontend_Bound,35.60,% Slots,,,0.00,5.17,
268.780393148,S0-C5,Backend_Bound,23.42,% Slots,,,0.00,5.17,
268.780393148,S0-C5,Retiring,38.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
268.780393148,S0-C5,Frontend_Bound.Frontend_Latency,17.74,% Slots,,rs_events.empty_end,0.00,5.16,
268.780393148,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.65,% Slots,,,0.00,5.17,
268.780393148,S0-C5,Backend_Bound.Memory_Bound,23.39,% Slots,,,0.00,5.16,
268.780393148,S0-C5,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.17,<==
268.780393148,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.16,
268.780393148,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
268.780393148,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.22,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.86,% Core_Clocks,,,0.00,5.4,
268.780393148,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.780393148,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C6,Frontend_Bound,26.43,% Slots,,,0.00,5.17,
268.780393148,S0-C6,Backend_Bound,54.75,% Slots,,,0.00,5.17,
268.780393148,S0-C6,Retiring,24.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
268.780393148,S0-C6,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.17,
268.780393148,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.17,
268.780393148,S0-C6,Backend_Bound.Memory_Bound,51.31,% Slots,,,0.00,5.17,
268.780393148,S0-C6,Retiring.Microcode_Sequencer,9.25,% Slots,,idq.ms_uops,0.00,5.17,
268.780393148,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.16,
268.780393148,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
268.780393148,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.73,% Core_Clocks,,,0.00,5.41,
268.780393148,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
268.780393148,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.780393148,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C7,Frontend_Bound,25.80,% Slots,,,0.00,5.17,
268.780393148,S0-C7,Backend_Bound,52.94,% Slots,,,0.00,5.17,
268.780393148,S0-C7,Retiring,36.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
268.780393148,S0-C7,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.16,
268.780393148,S0-C7,Backend_Bound.Memory_Bound,37.10,% Slots,,,0.00,5.16,<==
268.780393148,S0-C7,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.16,
268.780393148,S0-C7,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.17,
268.780393148,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.16,
268.780393148,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
268.780393148,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.90,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
268.780393148,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.780393148,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C0,Frontend_Bound,40.10,% Slots,,,0.00,5.17,
268.780393148,S1-C0,Backend_Bound,13.72,% Slots,,,0.00,5.17,
268.780393148,S1-C0,Frontend_Bound.Frontend_Latency,26.13,% Slots,,rs_events.empty_end,0.00,5.16,<==
268.780393148,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.58,% Slots,,,0.00,5.17,
268.780393148,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.17,
268.780393148,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
268.780393148,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.49,% Core_Clocks,,,0.00,5.41,
268.780393148,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C1,Frontend_Bound,23.40,% Slots,,,0.00,5.17,
268.780393148,S1-C1,Backend_Bound,50.85,% Slots,,,0.00,5.17,
268.780393148,S1-C1,Retiring,13.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
268.780393148,S1-C1,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.16,
268.780393148,S1-C1,Backend_Bound.Memory_Bound,40.33,% Slots,,,0.00,5.16,<==
268.780393148,S1-C1,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.16,
268.780393148,S1-C1,Retiring.Microcode_Sequencer,7.44,% Slots,,idq.ms_uops,0.00,5.16,
268.780393148,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.16,
268.780393148,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.3,
268.780393148,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.79,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
268.780393148,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
268.780393148,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C2,Backend_Bound,69.68,% Slots,,,0.00,5.17,
268.780393148,S1-C2,Retiring,14.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
268.780393148,S1-C2,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.16,
268.780393148,S1-C2,Backend_Bound.Core_Bound,44.11,% Slots,,,0.00,5.16,<==
268.780393148,S1-C2,Retiring.Microcode_Sequencer,10.20,% Slots,,idq.ms_uops,0.00,5.16,
268.780393148,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
268.780393148,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
268.780393148,S1-C3,Frontend_Bound,21.70,% Slots,,,0.00,5.17,
268.780393148,S1-C3,Backend_Bound,53.81,% Slots,,,0.00,5.17,
268.780393148,S1-C3,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
268.780393148,S1-C3,Frontend_Bound.Frontend_Latency,31.11,% Slots,,rs_events.empty_end,0.00,5.16,
268.780393148,S1-C3,Backend_Bound.Memory_Bound,34.16,% Slots,,,0.00,5.16,<==
268.780393148,S1-C3,Backend_Bound.Core_Bound,19.65,% Slots,,,0.00,5.16,
268.780393148,S1-C3,Retiring.Microcode_Sequencer,7.44,% Slots,,idq.ms_uops,0.00,5.16,
268.780393148,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.16,
268.780393148,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
268.780393148,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.81,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
268.780393148,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.61,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.41,
268.780393148,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.780393148,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
268.780393148,S1-C4,Frontend_Bound,34.50,% Slots,,,0.00,5.17,
268.780393148,S1-C4,Backend_Bound,41.38,% Slots,,,0.00,5.17,
268.780393148,S1-C4,Retiring,15.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
268.780393148,S1-C4,Frontend_Bound.Frontend_Latency,27.64,% Slots,,rs_events.empty_end,0.00,5.16,
268.780393148,S1-C4,Backend_Bound.Memory_Bound,27.68,% Slots,,,0.00,5.16,
268.780393148,S1-C4,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.16,
268.780393148,S1-C4,Retiring.Microcode_Sequencer,10.42,% Slots,,idq.ms_uops,0.00,5.16,
268.780393148,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.64,% Clocks,,,0.00,5.16,
268.780393148,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
268.780393148,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.14,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
268.780393148,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
268.780393148,S1-C5,Backend_Bound,59.08,% Slots,,,0.00,5.17,
268.780393148,S1-C5,Retiring,15.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
268.780393148,S1-C5,Backend_Bound.Memory_Bound,40.54,% Slots,,,0.00,5.16,<==
268.780393148,S1-C5,Backend_Bound.Core_Bound,18.54,% Slots,,,0.00,5.16,
268.780393148,S1-C5,Retiring.Microcode_Sequencer,8.75,% Slots,,idq.ms_uops,0.00,5.16,
268.780393148,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.76,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
268.780393148,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.780393148,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C6,Backend_Bound,66.16,% Slots,,,0.00,5.17,
268.780393148,S1-C6,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
268.780393148,S1-C6,Backend_Bound.Memory_Bound,38.96,% Slots,,,0.00,5.16,
268.780393148,S1-C6,Backend_Bound.Core_Bound,27.19,% Slots,,,0.00,5.16,
268.780393148,S1-C6,Retiring.Microcode_Sequencer,10.21,% Slots,,idq.ms_uops,0.00,5.16,
268.780393148,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.45,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
268.780393148,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
268.780393148,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C7,Backend_Bound,68.27,% Slots,,,0.00,5.17,
268.780393148,S1-C7,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
268.780393148,S1-C7,Backend_Bound.Memory_Bound,26.21,% Slots,,,0.00,5.16,
268.780393148,S1-C7,Backend_Bound.Core_Bound,42.06,% Slots,,,0.00,5.16,<==
268.780393148,S1-C7,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.16,
268.780393148,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.16,
268.780393148,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
268.780393148,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
268.780393148,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
268.780393148,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
268.780393148,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
268.780393148,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
268.780393148,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
268.780393148,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
268.780393148,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
270.288820037,S0-C0,Backend_Bound,59.93,% Slots,,,0.00,5.17,
270.288820037,S0-C0,Retiring,26.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
270.288820037,S0-C0,Backend_Bound.Core_Bound,94.63,% Slots,,,0.00,5.17,<==
270.288820037,S0-C0,Retiring.Microcode_Sequencer,8.12,% Slots,,idq.ms_uops,0.00,5.29,
270.288820037,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.32,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
270.288820037,S0-C1,Frontend_Bound,30.26,% Slots,,,0.00,5.19,
270.288820037,S0-C1,Backend_Bound,45.20,% Slots,,,0.00,5.17,
270.288820037,S0-C1,Retiring,28.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
270.288820037,S0-C1,Frontend_Bound.Frontend_Latency,39.90,% Slots,,rs_events.empty_end,0.00,5.2,
270.288820037,S0-C1,Backend_Bound.Memory_Bound,39.57,% Slots,,,0.00,5.17,
270.288820037,S0-C1,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.3,
270.288820037,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.09,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
270.288820037,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
270.288820037,S0-C2,Frontend_Bound,32.98,% Slots,,,0.00,5.18,
270.288820037,S0-C2,Backend_Bound,43.02,% Slots,,,0.00,5.17,
270.288820037,S0-C2,Retiring,10.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
270.288820037,S0-C2,Frontend_Bound.Frontend_Latency,40.30,% Slots,,rs_events.empty_end,0.00,5.2,
270.288820037,S0-C2,Backend_Bound.Memory_Bound,35.38,% Slots,,,0.00,5.17,
270.288820037,S0-C2,Retiring.Microcode_Sequencer,6.53,% Slots,,idq.ms_uops,0.00,5.3,
270.288820037,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.89,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
270.288820037,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
270.288820037,S0-C3,Frontend_Bound,32.53,% Slots,,,0.00,5.19,
270.288820037,S0-C3,Backend_Bound,43.07,% Slots,,,0.00,5.17,
270.288820037,S0-C3,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
270.288820037,S0-C3,Frontend_Bound.Frontend_Latency,34.77,% Slots,,rs_events.empty_end,0.00,5.2,
270.288820037,S0-C3,Backend_Bound.Memory_Bound,34.38,% Slots,,,0.00,5.17,
270.288820037,S0-C3,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.3,
270.288820037,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.31,
270.288820037,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.22,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
270.288820037,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
270.288820037,S0-C4,Backend_Bound,78.36,% Slots,,,0.00,5.17,
270.288820037,S0-C4,Retiring,20.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
270.288820037,S0-C4,Backend_Bound.Memory_Bound,18.87,% Slots,,,0.00,5.17,
270.288820037,S0-C4,Backend_Bound.Core_Bound,59.48,% Slots,,,0.00,5.17,<==
270.288820037,S0-C4,Retiring.Microcode_Sequencer,9.36,% Slots,,idq.ms_uops,0.00,5.29,
270.288820037,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
270.288820037,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
270.288820037,S0-C5,Frontend_Bound,25.34,% Slots,,,0.00,5.18,
270.288820037,S0-C5,Backend_Bound,48.01,% Slots,,,0.00,5.17,
270.288820037,S0-C5,Retiring,28.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
270.288820037,S0-C5,Backend_Bound.Core_Bound,89.62,% Slots,,,0.00,5.17,
270.288820037,S0-C5,Retiring.Microcode_Sequencer,9.23,% Slots,,idq.ms_uops,0.00,5.29,
270.288820037,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.27,% Clocks,,,0.00,5.3,<==
270.288820037,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
270.288820037,S0-C6,Frontend_Bound,34.34,% Slots,,,0.00,5.19,
270.288820037,S0-C6,Backend_Bound,41.45,% Slots,,,0.00,5.17,
270.288820037,S0-C6,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
270.288820037,S0-C6,Frontend_Bound.Frontend_Latency,38.65,% Slots,,rs_events.empty_end,0.00,5.2,
270.288820037,S0-C6,Backend_Bound.Memory_Bound,34.75,% Slots,,,0.00,5.17,
270.288820037,S0-C6,Retiring.Microcode_Sequencer,11.77,% Slots,,idq.ms_uops,0.00,5.3,
270.288820037,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.87,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
270.288820037,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
270.288820037,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
270.288820037,S0-C7,Frontend_Bound,34.54,% Slots,,,0.00,5.18,<==
270.288820037,S0-C7,Backend_Bound,16.56,% Slots,,,0.00,5.17,
270.288820037,S0-C7,Frontend_Bound.Frontend_Latency,19.07,% Slots,,rs_events.empty_end,0.00,5.19,
270.288820037,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.45,% Slots,,,0.00,5.18,
270.288820037,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.31,
270.288820037,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.04,% Core_Clocks,,,0.00,5.23,
270.288820037,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
270.288820037,S1-C0,Frontend_Bound,22.59,% Slots,,,0.00,5.18,
270.288820037,S1-C0,Backend_Bound,60.39,% Slots,,,0.00,5.16,
270.288820037,S1-C0,Retiring,15.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
270.288820037,S1-C0,Frontend_Bound.Frontend_Latency,22.75,% Slots,,rs_events.empty_end,0.00,5.19,
270.288820037,S1-C0,Backend_Bound.Memory_Bound,22.40,% Slots,,,0.00,5.16,
270.288820037,S1-C0,Backend_Bound.Core_Bound,37.99,% Slots,,,0.00,5.16,<==
270.288820037,S1-C0,Retiring.Microcode_Sequencer,10.47,% Slots,,idq.ms_uops,0.00,5.3,
270.288820037,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.31,
270.288820037,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
270.288820037,S1-C1,Frontend_Bound,42.22,% Slots,,,0.00,5.3,<==
270.288820037,S1-C1,Backend_Bound,36.12,% Slots,,,0.00,5.3,
270.288820037,S1-C1,Retiring,18.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
270.288820037,S1-C1,Frontend_Bound.Frontend_Latency,26.21,% Slots,,rs_events.empty_end,0.00,5.3,
270.288820037,S1-C1,Frontend_Bound.Frontend_Bandwidth,27.03,% Slots,,,0.00,5.3,
270.288820037,S1-C1,Backend_Bound.Memory_Bound,29.73,% Slots,,,0.00,5.3,
270.288820037,S1-C1,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.13,
270.288820037,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.31,
270.288820037,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.99,% Core_Clocks,,,0.00,5.24,
270.288820037,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
270.288820037,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
270.288820037,S1-C2,Frontend_Bound,32.31,% Slots,,,0.00,5.3,
270.288820037,S1-C2,Backend_Bound,33.67,% Slots,,,0.00,5.3,
270.288820037,S1-C2,Retiring,50.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
270.288820037,S1-C2,Frontend_Bound.Frontend_Latency,15.56,% Slots,,rs_events.empty_end,0.00,5.3,
270.288820037,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.3,
270.288820037,S1-C2,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.3,
270.288820037,S1-C2,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.13,<==
270.288820037,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.41,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.46,% Core_Clocks,,,0.00,5.24,
270.288820037,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
270.288820037,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
270.288820037,S1-C3,Frontend_Bound,46.67,% Slots,,,0.00,5.3,
270.288820037,S1-C3,Backend_Bound,33.35,% Slots,,,0.00,5.3,
270.288820037,S1-C3,Retiring,16.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
270.288820037,S1-C3,Frontend_Bound.Frontend_Latency,17.95,% Slots,,rs_events.empty_end,0.00,5.3,
270.288820037,S1-C3,Frontend_Bound.Frontend_Bandwidth,48.81,% Slots,,,0.00,5.3,
270.288820037,S1-C3,Backend_Bound.Memory_Bound,29.02,% Slots,,,0.00,5.3,
270.288820037,S1-C3,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.14,
270.288820037,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.31,
270.288820037,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.81,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.32,% Core_Clocks,,,0.00,5.24,<==
270.288820037,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
270.288820037,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
270.288820037,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
270.288820037,S1-C4,Frontend_Bound,38.89,% Slots,,,0.00,5.3,
270.288820037,S1-C4,Backend_Bound,38.63,% Slots,,,0.00,5.3,
270.288820037,S1-C4,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
270.288820037,S1-C4,Frontend_Bound.Frontend_Latency,31.58,% Slots,,rs_events.empty_end,0.00,5.3,<==
270.288820037,S1-C4,Backend_Bound.Memory_Bound,29.12,% Slots,,,0.00,5.3,
270.288820037,S1-C4,Retiring.Microcode_Sequencer,13.53,% Slots,,idq.ms_uops,0.00,5.13,
270.288820037,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.31,
270.288820037,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
270.288820037,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
270.288820037,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
270.288820037,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
270.288820037,S1-C5,Frontend_Bound,35.98,% Slots,,,0.00,5.3,
270.288820037,S1-C5,Backend_Bound,40.75,% Slots,,,0.00,5.3,
270.288820037,S1-C5,Retiring,16.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
270.288820037,S1-C5,Frontend_Bound.Frontend_Latency,28.96,% Slots,,rs_events.empty_end,0.00,5.3,
270.288820037,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.47,% Slots,,,0.00,5.3,
270.288820037,S1-C5,Backend_Bound.Memory_Bound,24.47,% Slots,,,0.00,5.3,
270.288820037,S1-C5,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.3,
270.288820037,S1-C5,Retiring.Microcode_Sequencer,13.50,% Slots,,idq.ms_uops,0.00,5.3,
270.288820037,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.31,
270.288820037,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.65,% Core_Clocks,,,0.00,5.25,
270.288820037,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
270.288820037,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.70,% Clocks,,,0.00,5.3,
270.288820037,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
270.288820037,S1-C6,Frontend_Bound,35.06,% Slots,,,0.00,5.3,
270.288820037,S1-C6,Backend_Bound,41.95,% Slots,,,0.00,5.3,
270.288820037,S1-C6,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
270.288820037,S1-C6,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.3,
270.288820037,S1-C6,Backend_Bound.Memory_Bound,27.18,% Slots,,,0.00,5.3,
270.288820037,S1-C6,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.3,
270.288820037,S1-C6,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.3,
270.288820037,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.31,
270.288820037,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
270.288820037,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
270.288820037,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
270.288820037,S1-C7,Frontend_Bound,38.23,% Slots,,,0.00,5.3,
270.288820037,S1-C7,Backend_Bound,38.97,% Slots,,,0.00,5.3,
270.288820037,S1-C7,Retiring,16.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
270.288820037,S1-C7,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.3,
270.288820037,S1-C7,Backend_Bound.Memory_Bound,23.20,% Slots,,,0.00,5.3,
270.288820037,S1-C7,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.3,
270.288820037,S1-C7,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.29,
270.288820037,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.31,
270.288820037,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
270.288820037,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.31,
270.288820037,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
270.288820037,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
270.288820037,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
270.288820037,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
270.288820037,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
270.288820037,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
270.288820037,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
270.288820037,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
270.288820037,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
270.288820037,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
270.288820037,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
270.288820037,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
270.288820037,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
270.288820037,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
270.288820037,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
270.288820037,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
270.288820037,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
270.288820037,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
270.288820037,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
271.7985643,S0-C0,Backend_Bound,32.10,% Slots,,,0.00,5.29,
271.7985643,S0-C0,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.02,
271.7985643,S0-C0,Backend_Bound.Core_Bound,21.53,% Slots,,,0.00,5.02,
271.7985643,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
271.7985643,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.49,% Clocks,,,0.00,5.3,<==
271.7985643,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
271.7985643,S0-C1,Frontend_Bound,27.04,% Slots,,,0.00,5.28,
271.7985643,S0-C1,Backend_Bound,40.86,% Slots,,,0.00,5.28,
271.7985643,S0-C1,Retiring,26.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.21,% Slots,,,0.00,5.28,
271.7985643,S0-C1,Backend_Bound.Memory_Bound,25.31,% Slots,,,0.00,5.03,
271.7985643,S0-C1,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.03,
271.7985643,S0-C1,Retiring.Microcode_Sequencer,9.74,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.66,% Core_Clocks,,,0.00,5.03,
271.7985643,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.67,% Core_Clocks,,,0.00,5.3,
271.7985643,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
271.7985643,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C2,Backend_Bound,75.22,% Slots,,,0.00,5.29,
271.7985643,S0-C2,Retiring,21.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S0-C2,Backend_Bound.Memory_Bound,15.54,% Slots,,,0.00,5.03,
271.7985643,S0-C2,Backend_Bound.Core_Bound,59.68,% Slots,,,0.00,5.03,<==
271.7985643,S0-C2,Retiring.Microcode_Sequencer,9.43,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.91,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
271.7985643,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
271.7985643,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
271.7985643,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C3,Frontend_Bound,24.04,% Slots,,,0.00,5.29,
271.7985643,S0-C3,Backend_Bound,58.39,% Slots,,,0.00,5.29,
271.7985643,S0-C3,Retiring,27.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S0-C3,Frontend_Bound.Frontend_Latency,16.50,% Slots,,rs_events.empty_end,0.00,5.29,
271.7985643,S0-C3,Backend_Bound.Memory_Bound,40.27,% Slots,,,0.00,5.03,
271.7985643,S0-C3,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.03,
271.7985643,S0-C3,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.29,
271.7985643,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
271.7985643,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.79,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
271.7985643,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C4,Frontend_Bound,32.95,% Slots,,,0.00,5.29,
271.7985643,S0-C4,Backend_Bound,39.60,% Slots,,,0.00,5.29,
271.7985643,S0-C4,Retiring,27.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S0-C4,Frontend_Bound.Frontend_Latency,27.41,% Slots,,rs_events.empty_end,0.00,5.29,
271.7985643,S0-C4,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.02,<==
271.7985643,S0-C4,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.02,
271.7985643,S0-C4,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.29,
271.7985643,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
271.7985643,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.20,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
271.7985643,S0-C5,Frontend_Bound,24.43,% Slots,,,0.00,5.29,
271.7985643,S0-C5,Backend_Bound,45.25,% Slots,,,0.00,5.29,
271.7985643,S0-C5,Retiring,30.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S0-C5,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.03,
271.7985643,S0-C5,Backend_Bound.Core_Bound,31.73,% Slots,,,0.00,5.03,<==
271.7985643,S0-C5,Retiring.Microcode_Sequencer,12.81,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.34,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
271.7985643,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C6,Frontend_Bound,24.73,% Slots,,,0.00,5.28,
271.7985643,S0-C6,Backend_Bound,49.40,% Slots,,,0.00,5.28,
271.7985643,S0-C6,Retiring,27.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S0-C6,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.28,
271.7985643,S0-C6,Backend_Bound.Core_Bound,38.04,% Slots,,,0.00,5.28,<==
271.7985643,S0-C6,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.11,% Clocks,,idq.ms_switches,0.00,5.3,
271.7985643,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
271.7985643,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
271.7985643,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C7,Frontend_Bound,35.13,% Slots,,,0.00,5.29,<==
271.7985643,S0-C7,Backend_Bound,16.62,% Slots,,,0.00,5.29,
271.7985643,S0-C7,Frontend_Bound.Frontend_Latency,18.58,% Slots,,rs_events.empty_end,0.00,5.29,
271.7985643,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.16,% Slots,,,0.00,5.29,
271.7985643,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.29,
271.7985643,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
271.7985643,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.08,% Core_Clocks,,,0.00,5.03,
271.7985643,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
271.7985643,S1-C0,Frontend_Bound,72.47,% Slots,,,0.00,5.28,
271.7985643,S1-C0,Retiring,8.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
271.7985643,S1-C0,Frontend_Bound.Frontend_Latency,61.89,% Slots,,rs_events.empty_end,0.00,5.28,<==
271.7985643,S1-C0,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.28,
271.7985643,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.94,% Clocks,,,0.00,5.28,
271.7985643,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
271.7985643,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.28,
271.7985643,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C1,Frontend_Bound,35.37,% Slots,,,0.00,5.29,
271.7985643,S1-C1,Backend_Bound,46.26,% Slots,,,0.00,5.29,
271.7985643,S1-C1,Retiring,12.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S1-C1,Frontend_Bound.Frontend_Latency,35.25,% Slots,,rs_events.empty_end,0.00,5.29,
271.7985643,S1-C1,Backend_Bound.Memory_Bound,33.03,% Slots,,,0.00,5.29,
271.7985643,S1-C1,Backend_Bound.Core_Bound,13.23,% Slots,,,0.00,5.29,
271.7985643,S1-C1,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.31,% Clocks,,,0.00,5.29,
271.7985643,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.28,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
271.7985643,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
271.7985643,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.89,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
271.7985643,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
271.7985643,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.62,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.03,<==
271.7985643,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.72,% Clocks,,,0.00,5.29,
271.7985643,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C2,Frontend_Bound,35.33,% Slots,,,0.00,5.29,
271.7985643,S1-C2,Backend_Bound,40.24,% Slots,,,0.00,5.29,
271.7985643,S1-C2,Retiring,7.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
271.7985643,S1-C2,Frontend_Bound.Frontend_Latency,34.17,% Slots,,rs_events.empty_end,0.00,5.29,
271.7985643,S1-C2,Backend_Bound.Memory_Bound,27.25,% Slots,,,0.00,5.29,
271.7985643,S1-C2,Backend_Bound.Core_Bound,12.99,% Slots,,,0.00,5.29,
271.7985643,S1-C2,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.28,
271.7985643,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.71,% Clocks,,,0.00,5.29,
271.7985643,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
271.7985643,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
271.7985643,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
271.7985643,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.78,% Clocks,,,0.00,5.29,
271.7985643,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C3,Backend_Bound,69.45,% Slots,,,0.00,5.29,
271.7985643,S1-C3,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S1-C3,Backend_Bound.Memory_Bound,25.29,% Slots,,,0.00,5.29,
271.7985643,S1-C3,Backend_Bound.Core_Bound,44.16,% Slots,,,0.00,5.29,
271.7985643,S1-C3,Retiring.Microcode_Sequencer,10.10,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.20,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
271.7985643,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
271.7985643,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
271.7985643,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.94,% Clocks,,,0.00,5.29,<==
271.7985643,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C4,Frontend_Bound,49.50,% Slots,,,0.00,5.29,
271.7985643,S1-C4,Backend_Bound,30.79,% Slots,,,0.00,5.29,
271.7985643,S1-C4,Retiring,11.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
271.7985643,S1-C4,Frontend_Bound.Frontend_Latency,49.00,% Slots,,rs_events.empty_end,0.00,5.29,<==
271.7985643,S1-C4,Backend_Bound.Memory_Bound,23.26,% Slots,,,0.00,5.29,
271.7985643,S1-C4,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.28,
271.7985643,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.88,% Clocks,,,0.00,5.29,
271.7985643,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
271.7985643,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.77,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
271.7985643,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
271.7985643,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.97,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,
271.7985643,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
271.7985643,S1-C5,Frontend_Bound,33.00,% Slots,,,0.00,5.29,
271.7985643,S1-C5,Backend_Bound,42.12,% Slots,,,0.00,5.29,
271.7985643,S1-C5,Retiring,20.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
271.7985643,S1-C5,Frontend_Bound.Frontend_Latency,29.12,% Slots,,rs_events.empty_end,0.00,5.29,
271.7985643,S1-C5,Backend_Bound.Memory_Bound,34.58,% Slots,,,0.00,5.29,<==
271.7985643,S1-C5,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.28,
271.7985643,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.29,
271.7985643,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
271.7985643,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.89,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
271.7985643,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.14,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.3,
271.7985643,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
271.7985643,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
271.7985643,S1-C6,Backend_Bound,60.17,% Slots,,,0.00,5.29,
271.7985643,S1-C6,Retiring,12.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
271.7985643,S1-C6,Backend_Bound.Memory_Bound,35.78,% Slots,,,0.00,5.29,<==
271.7985643,S1-C6,Backend_Bound.Core_Bound,24.39,% Slots,,,0.00,5.29,
271.7985643,S1-C6,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.29,
271.7985643,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.29,
271.7985643,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
271.7985643,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
271.7985643,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
271.7985643,S1-C7,Frontend_Bound,21.07,% Slots,,,0.00,5.29,
271.7985643,S1-C7,Backend_Bound,30.20,% Slots,,,0.00,5.29,
271.7985643,S1-C7,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.29,
271.7985643,S1-C7,Backend_Bound.Core_Bound,19.29,% Slots,,,0.00,5.29,
271.7985643,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
271.7985643,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.08,% Clocks,,,0.00,5.3,<==
271.7985643,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
271.7985643,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
271.7985643,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
271.7985643,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
271.7985643,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
271.7985643,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
273.164940535,S0-C0,Frontend_Bound,36.55,% Slots,,,0.00,5.27,
273.164940535,S0-C0,Backend_Bound,13.92,% Slots,,,0.00,5.27,
273.164940535,S0-C0,Retiring,37.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S0-C0,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.27,
273.164940535,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.28,% Slots,,,0.00,5.27,
273.164940535,S0-C0,Retiring.Microcode_Sequencer,2.42,% Slots,,idq.ms_uops,0.00,5.27,<==
273.164940535,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.67,% Clocks,,,0.00,5.27,
273.164940535,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.88,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C1,Frontend_Bound,22.78,% Slots,,,0.00,5.27,
273.164940535,S0-C1,Backend_Bound,47.86,% Slots,,,0.00,5.27,
273.164940535,S0-C1,Retiring,20.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S0-C1,Frontend_Bound.Frontend_Latency,16.26,% Slots,,rs_events.empty_end,0.00,5.27,
273.164940535,S0-C1,Backend_Bound.Memory_Bound,30.14,% Slots,,,0.00,5.23,<==
273.164940535,S0-C1,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.23,
273.164940535,S0-C1,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.27,
273.164940535,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.10,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
273.164940535,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
273.164940535,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C2,Frontend_Bound,40.69,% Slots,,,0.00,5.27,
273.164940535,S0-C2,Backend_Bound,37.38,% Slots,,,0.00,5.27,
273.164940535,S0-C2,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S0-C2,Frontend_Bound.Frontend_Latency,19.92,% Slots,,rs_events.empty_end,0.00,5.26,
273.164940535,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.27,
273.164940535,S0-C2,Backend_Bound.Memory_Bound,36.10,% Slots,,,0.00,5.23,
273.164940535,S0-C2,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.27,
273.164940535,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
273.164940535,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.58,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.25,% Core_Clocks,,,0.00,5.27,
273.164940535,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
273.164940535,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.88,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
273.164940535,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
273.164940535,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C3,Frontend_Bound,43.87,% Slots,,,0.00,5.27,
273.164940535,S0-C3,Bad_Speculation,15.61,% Slots,,,0.00,5.27,
273.164940535,S0-C3,Retiring,19.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S0-C3,Frontend_Bound.Frontend_Latency,28.62,% Slots,,rs_events.empty_end,0.00,5.27,
273.164940535,S0-C3,Frontend_Bound.Frontend_Bandwidth,51.53,% Slots,,,0.00,5.27,
273.164940535,S0-C3,Bad_Speculation.Branch_Mispredicts,15.07,% Slots,,br_misp_retired.all_branches,0.00,5.27,
273.164940535,S0-C3,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.27,
273.164940535,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.40,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.19,% Core_Clocks,,,0.00,5.26,<==
273.164940535,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C4,Frontend_Bound,21.46,% Slots,,,0.00,5.27,
273.164940535,S0-C4,Backend_Bound,65.32,% Slots,,,0.00,5.27,
273.164940535,S0-C4,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S0-C4,Frontend_Bound.Frontend_Latency,15.62,% Slots,,rs_events.empty_end,0.00,5.26,
273.164940535,S0-C4,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.23,
273.164940535,S0-C4,Backend_Bound.Core_Bound,52.13,% Slots,,,0.00,5.23,<==
273.164940535,S0-C4,Retiring.Microcode_Sequencer,8.56,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.27,
273.164940535,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.52,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
273.164940535,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
273.164940535,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
273.164940535,S0-C5,Frontend_Bound,40.40,% Slots,,,0.00,5.27,
273.164940535,S0-C5,Backend_Bound,39.03,% Slots,,,0.00,5.27,
273.164940535,S0-C5,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S0-C5,Frontend_Bound.Frontend_Latency,33.02,% Slots,,rs_events.empty_end,0.00,5.27,<==
273.164940535,S0-C5,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.23,
273.164940535,S0-C5,Backend_Bound.Core_Bound,27.04,% Slots,,,0.00,5.23,
273.164940535,S0-C5,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,0.00,5.27,
273.164940535,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.00,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
273.164940535,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
273.164940535,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C6,Frontend_Bound,24.84,% Slots,,,0.00,5.27,
273.164940535,S0-C6,Backend_Bound,50.47,% Slots,,,0.00,5.27,
273.164940535,S0-C6,Retiring,23.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S0-C6,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.21,
273.164940535,S0-C6,Backend_Bound.Core_Bound,39.32,% Slots,,,0.00,5.21,<==
273.164940535,S0-C6,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.27,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
273.164940535,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C7,Backend_Bound,32.85,% Slots,,,0.00,5.27,
273.164940535,S0-C7,Backend_Bound.Core_Bound,23.52,% Slots,,,0.00,5.21,
273.164940535,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.56,% Clocks,,,0.00,5.27,<==
273.164940535,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
273.164940535,S1-C0,Frontend_Bound,34.15,% Slots,,,0.00,5.27,
273.164940535,S1-C0,Backend_Bound,40.61,% Slots,,,0.00,5.27,<==
273.164940535,S1-C0,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S1-C0,Frontend_Bound.Frontend_Latency,26.84,% Slots,,rs_events.empty_end,0.00,5.27,
273.164940535,S1-C0,Backend_Bound.Memory_Bound,18.69,% Slots,,,0.00,5.21,
273.164940535,S1-C0,Backend_Bound.Core_Bound,21.92,% Slots,,,0.00,5.21,
273.164940535,S1-C0,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.19,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
273.164940535,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
273.164940535,S1-C1,Frontend_Bound,29.44,% Slots,,,0.00,5.27,
273.164940535,S1-C1,Backend_Bound,43.94,% Slots,,,0.00,5.27,
273.164940535,S1-C1,Retiring,19.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S1-C1,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.27,
273.164940535,S1-C1,Backend_Bound.Memory_Bound,30.59,% Slots,,,0.00,5.21,<==
273.164940535,S1-C1,Backend_Bound.Core_Bound,13.35,% Slots,,,0.00,5.21,
273.164940535,S1-C1,Retiring.Microcode_Sequencer,8.94,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.27,
273.164940535,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.60,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
273.164940535,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
273.164940535,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
273.164940535,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
273.164940535,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.19,% Clocks,,,0.00,5.27,
273.164940535,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
273.164940535,S1-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.27,
273.164940535,S1-C2,Backend_Bound,43.36,% Slots,,,0.00,5.27,
273.164940535,S1-C2,Retiring,26.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S1-C2,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.27,
273.164940535,S1-C2,Backend_Bound.Memory_Bound,51.30,% Slots,,,0.00,5.21,
273.164940535,S1-C2,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.27,
273.164940535,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
273.164940535,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
273.164940535,S1-C3,Backend_Bound,62.59,% Slots,,,0.00,5.27,
273.164940535,S1-C3,Retiring,30.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S1-C3,Backend_Bound.Memory_Bound,82.43,% Slots,,,0.00,5.21,
273.164940535,S1-C3,Retiring.Microcode_Sequencer,11.42,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.71,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
273.164940535,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
273.164940535,S1-C4,Frontend_Bound,28.91,% Slots,,,0.00,5.27,
273.164940535,S1-C4,Backend_Bound,42.39,% Slots,,,0.00,5.27,<==
273.164940535,S1-C4,Retiring,22.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S1-C4,Frontend_Bound.Frontend_Latency,22.14,% Slots,,rs_events.empty_end,0.00,5.27,
273.164940535,S1-C4,Backend_Bound.Memory_Bound,22.35,% Slots,,,0.00,5.22,
273.164940535,S1-C4,Backend_Bound.Core_Bound,20.05,% Slots,,,0.00,5.22,
273.164940535,S1-C4,Retiring.Microcode_Sequencer,8.39,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.27,
273.164940535,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
273.164940535,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
273.164940535,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
273.164940535,S1-C5,Frontend_Bound,30.34,% Slots,,,0.00,5.27,
273.164940535,S1-C5,Backend_Bound,37.88,% Slots,,,0.00,5.27,
273.164940535,S1-C5,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S1-C5,Frontend_Bound.Frontend_Latency,15.01,% Slots,,rs_events.empty_end,0.00,5.26,
273.164940535,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.67,% Slots,,,0.00,5.27,
273.164940535,S1-C5,Backend_Bound.Memory_Bound,36.61,% Slots,,,0.00,5.22,<==
273.164940535,S1-C5,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.46,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.68,% Core_Clocks,,,0.00,5.27,
273.164940535,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.96,% Core_Clocks,,,0.00,5.26,
273.164940535,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
273.164940535,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
273.164940535,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
273.164940535,S1-C6,Frontend_Bound,30.83,% Slots,,,0.00,5.27,
273.164940535,S1-C6,Backend_Bound,42.26,% Slots,,,0.00,5.27,
273.164940535,S1-C6,Retiring,23.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
273.164940535,S1-C6,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.26,
273.164940535,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.26,% Slots,,,0.00,5.27,
273.164940535,S1-C6,Backend_Bound.Memory_Bound,24.49,% Slots,,,0.00,5.22,
273.164940535,S1-C6,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.22,
273.164940535,S1-C6,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.27,
273.164940535,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
273.164940535,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.00,% Clocks,,idq.ms_switches,0.00,5.27,
273.164940535,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.88,% Core_Clocks,,,0.00,5.26,
273.164940535,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
273.164940535,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
273.164940535,S1-C7,Frontend_Bound,21.43,% Slots,,,0.00,5.26,
273.164940535,S1-C7,Backend_Bound,35.01,% Slots,,,0.00,5.26,
273.164940535,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.26,
273.164940535,S1-C7,Backend_Bound.Memory_Bound,20.07,% Slots,,,0.00,5.22,
273.164940535,S1-C7,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.22,
273.164940535,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.46,% Core_Clocks,,,0.00,5.27,
273.164940535,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.24,% Core_Clocks,,,0.00,5.26,
273.164940535,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
273.164940535,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.32,% Clocks,,,0.00,5.27,
273.164940535,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
273.164940535,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
273.164940535,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
273.164940535,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
273.164940535,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
273.164940535,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
273.164940535,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
273.164940535,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
273.164940535,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
274.764830955,S0-C0,Frontend_Bound,33.89,% Slots,,,0.00,5.25,
274.764830955,S0-C0,Backend_Bound,24.72,% Slots,,,0.00,5.25,
274.764830955,S0-C0,Frontend_Bound.Frontend_Latency,20.81,% Slots,,rs_events.empty_end,0.00,5.25,<==
274.764830955,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.25,
274.764830955,S0-C0,Backend_Bound.Memory_Bound,12.65,% Slots,,,0.00,5.25,
274.764830955,S0-C0,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.25,
274.764830955,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.25,
274.764830955,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
274.764830955,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.83,% Core_Clocks,,,0.00,5.25,
274.764830955,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
274.764830955,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C1,Backend_Bound,67.93,% Slots,,,0.00,5.25,
274.764830955,S0-C1,Retiring,21.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S0-C1,Backend_Bound.Memory_Bound,19.84,% Slots,,,0.00,5.25,
274.764830955,S0-C1,Backend_Bound.Core_Bound,48.09,% Slots,,,0.00,5.25,
274.764830955,S0-C1,Retiring.Microcode_Sequencer,10.04,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
274.764830955,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.08,% Clocks,,,0.00,5.25,<==
274.764830955,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
274.764830955,S0-C2,Backend_Bound,38.18,% Slots,,,0.00,5.25,
274.764830955,S0-C2,Backend_Bound.Memory_Bound,23.18,% Slots,,,0.00,5.25,
274.764830955,S0-C2,Backend_Bound.Core_Bound,14.99,% Slots,,,0.00,5.25,
274.764830955,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
274.764830955,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.63,% Clocks,,,0.00,5.25,
274.764830955,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
274.764830955,S0-C3,Frontend_Bound,29.66,% Slots,,,0.00,5.25,
274.764830955,S0-C3,Backend_Bound,45.45,% Slots,,,0.00,5.25,
274.764830955,S0-C3,Retiring,21.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S0-C3,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S0-C3,Backend_Bound.Memory_Bound,34.31,% Slots,,,0.00,5.25,<==
274.764830955,S0-C3,Backend_Bound.Core_Bound,11.15,% Slots,,,0.00,5.25,
274.764830955,S0-C3,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.21,% Clocks,,,0.00,5.25,
274.764830955,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
274.764830955,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.58,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
274.764830955,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C4,Frontend_Bound,30.10,% Slots,,,0.00,5.25,
274.764830955,S0-C4,Backend_Bound,41.69,% Slots,,,0.00,5.25,
274.764830955,S0-C4,Retiring,19.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S0-C4,Frontend_Bound.Frontend_Latency,27.52,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S0-C4,Backend_Bound.Memory_Bound,41.12,% Slots,,,0.00,5.25,<==
274.764830955,S0-C4,Retiring.Microcode_Sequencer,8.00,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.24,
274.764830955,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
274.764830955,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.24,
274.764830955,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
274.764830955,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C5,Frontend_Bound,36.54,% Slots,,,0.00,5.24,
274.764830955,S0-C5,Backend_Bound,37.50,% Slots,,,0.00,5.24,
274.764830955,S0-C5,Retiring,15.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
274.764830955,S0-C5,Frontend_Bound.Frontend_Latency,29.02,% Slots,,rs_events.empty_end,0.00,5.24,
274.764830955,S0-C5,Backend_Bound.Memory_Bound,35.82,% Slots,,,0.00,5.24,<==
274.764830955,S0-C5,Retiring.Microcode_Sequencer,6.87,% Slots,,idq.ms_uops,0.00,5.24,
274.764830955,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.84,% Clocks,,,0.00,5.25,
274.764830955,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
274.764830955,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
274.764830955,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C6,Frontend_Bound,27.10,% Slots,,,0.00,5.25,
274.764830955,S0-C6,Backend_Bound,46.70,% Slots,,,0.00,5.25,
274.764830955,S0-C6,Retiring,27.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
274.764830955,S0-C6,Frontend_Bound.Frontend_Latency,26.15,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S0-C6,Backend_Bound.Memory_Bound,99.16,% Slots,,,0.00,5.25,<==
274.764830955,S0-C6,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.24,
274.764830955,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.83,% Clocks,,,0.00,5.25,
274.764830955,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
274.764830955,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
274.764830955,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C7,Frontend_Bound,21.34,% Slots,,,0.00,5.24,
274.764830955,S0-C7,Backend_Bound,32.12,% Slots,,,0.00,5.24,
274.764830955,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.24,
274.764830955,S0-C7,Backend_Bound.Memory_Bound,24.33,% Slots,,,0.00,5.24,
274.764830955,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.70,% Core_Clocks,,,0.00,5.25,
274.764830955,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.51,% Core_Clocks,,,0.00,5.25,
274.764830955,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
274.764830955,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C0,Frontend_Bound,30.76,% Slots,,,0.00,5.25,<==
274.764830955,S1-C0,Backend_Bound,17.41,% Slots,,,0.00,5.25,
274.764830955,S1-C0,Frontend_Bound.Frontend_Latency,15.02,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.70,% Slots,,,0.00,5.25,
274.764830955,S1-C0,Backend_Bound.Memory_Bound,16.35,% Slots,,,0.00,5.25,
274.764830955,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
274.764830955,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.52,% Core_Clocks,,,0.00,5.26,
274.764830955,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.59,% Core_Clocks,,,0.00,5.25,
274.764830955,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C1,Frontend_Bound,22.45,% Slots,,,0.00,5.25,
274.764830955,S1-C1,Backend_Bound,31.02,% Slots,,,0.00,5.25,
274.764830955,S1-C1,Retiring,42.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S1-C1,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S1-C1,Backend_Bound.Memory_Bound,37.84,% Slots,,,0.00,5.25,
274.764830955,S1-C1,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.25,<==
274.764830955,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
274.764830955,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C2,Frontend_Bound,38.22,% Slots,,,0.00,5.25,
274.764830955,S1-C2,Backend_Bound,38.37,% Slots,,,0.00,5.25,
274.764830955,S1-C2,Retiring,29.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S1-C2,Frontend_Bound.Frontend_Latency,33.65,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S1-C2,Backend_Bound.Core_Bound,81.47,% Slots,,,0.00,5.25,
274.764830955,S1-C2,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.25,
274.764830955,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
274.764830955,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.42,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.53,% Clocks,,,0.00,5.25,<==
274.764830955,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C3,Frontend_Bound,37.45,% Slots,,,0.00,5.25,
274.764830955,S1-C3,Backend_Bound,37.95,% Slots,,,0.00,5.25,
274.764830955,S1-C3,Retiring,31.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S1-C3,Frontend_Bound.Frontend_Latency,74.21,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S1-C3,Backend_Bound.Core_Bound,52.29,% Slots,,,0.00,5.25,
274.764830955,S1-C3,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.24,
274.764830955,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
274.764830955,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.75,% Clocks,,idq.ms_switches,0.00,5.24,
274.764830955,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.25,% Clocks,,,0.00,5.25,<==
274.764830955,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C4,Frontend_Bound,33.72,% Slots,,,0.00,5.25,
274.764830955,S1-C4,Backend_Bound,41.71,% Slots,,,0.00,5.25,
274.764830955,S1-C4,Retiring,33.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S1-C4,Frontend_Bound.Frontend_Latency,31.88,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S1-C4,Backend_Bound.Core_Bound,96.06,% Slots,,,0.00,5.25,<==
274.764830955,S1-C4,Retiring.Microcode_Sequencer,14.13,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.25,
274.764830955,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
274.764830955,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.77,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C5,Frontend_Bound,35.19,% Slots,,,0.00,5.25,
274.764830955,S1-C5,Backend_Bound,40.94,% Slots,,,0.00,5.25,
274.764830955,S1-C5,Retiring,22.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S1-C5,Frontend_Bound.Frontend_Latency,31.20,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S1-C5,Backend_Bound.Memory_Bound,38.38,% Slots,,,0.00,5.25,
274.764830955,S1-C5,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
274.764830955,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.77,% Clocks,,idq.ms_switches,0.00,5.24,
274.764830955,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
274.764830955,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C6,Frontend_Bound,35.73,% Slots,,,0.00,5.25,
274.764830955,S1-C6,Backend_Bound,45.20,% Slots,,,0.00,5.25,
274.764830955,S1-C6,Retiring,24.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S1-C6,Frontend_Bound.Frontend_Latency,32.11,% Slots,,rs_events.empty_end,0.00,5.25,
274.764830955,S1-C6,Backend_Bound.Memory_Bound,63.74,% Slots,,,0.00,5.25,
274.764830955,S1-C6,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.76,% Clocks,,,0.00,5.25,
274.764830955,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
274.764830955,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.76,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
274.764830955,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
274.764830955,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.38,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
274.764830955,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C7,Frontend_Bound,45.53,% Slots,,,0.00,5.25,
274.764830955,S1-C7,Backend_Bound,34.75,% Slots,,,0.00,5.25,
274.764830955,S1-C7,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
274.764830955,S1-C7,Frontend_Bound.Frontend_Latency,40.64,% Slots,,rs_events.empty_end,0.00,5.25,<==
274.764830955,S1-C7,Backend_Bound.Memory_Bound,29.96,% Slots,,,0.00,5.25,
274.764830955,S1-C7,Retiring.Microcode_Sequencer,7.39,% Slots,,idq.ms_uops,0.00,5.25,
274.764830955,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.07,% Clocks,,,0.00,5.25,
274.764830955,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.43,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
274.764830955,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
274.764830955,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.68,% Clocks,,idq.ms_switches,0.00,5.25,
274.764830955,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
274.764830955,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
274.764830955,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
274.764830955,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
274.764830955,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
274.764830955,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
274.764830955,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
274.764830955,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
276.236379123,S0-C0,Backend_Bound,37.46,% Slots,,,0.00,5.17,
276.236379123,S0-C0,Backend_Bound.Memory_Bound,15.86,% Slots,,,0.00,5.17,
276.236379123,S0-C0,Backend_Bound.Core_Bound,21.60,% Slots,,,0.00,5.17,<==
276.236379123,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
276.236379123,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.23,% Slots,,,0.00,5.17,
276.236379123,S0-C1,Backend_Bound.Memory_Bound,65.75,% Slots,,,0.00,5.16,
276.236379123,S0-C1,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.17,
276.236379123,S0-C1,Backend_Bound,74.35,% Slots,,,0.00,5.17,
276.236379123,S0-C1,Retiring,34.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
276.236379123,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.36,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.40,% Core_Clocks,,,0.00,5.44,
276.236379123,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.43,% Core_Clocks,,,0.00,5.43,
276.236379123,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
276.236379123,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S0-C2,Frontend_Bound,26.81,% Slots,,,0.00,5.17,
276.236379123,S0-C2,Backend_Bound,19.68,% Slots,,,0.00,5.17,
276.236379123,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,5.17,
276.236379123,S0-C2,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.17,
276.236379123,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.86,% Core_Clocks,,,0.00,5.44,<==
276.236379123,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.74,% Slots,,,0.00,5.17,
276.236379123,S0-C3,Backend_Bound.Memory_Bound,77.09,% Slots,,,0.00,5.16,
276.236379123,S0-C3,Retiring.Microcode_Sequencer,14.77,% Slots,,idq.ms_uops,0.00,5.16,
276.236379123,S0-C3,Backend_Bound,78.31,% Slots,,,0.00,5.17,
276.236379123,S0-C3,Retiring,40.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
276.236379123,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.59,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.16,% Core_Clocks,,,0.00,5.44,
276.236379123,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
276.236379123,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S0-C4,Frontend_Bound.Frontend_Bandwidth,48.26,% Slots,,,0.00,5.17,
276.236379123,S0-C4,Backend_Bound.Memory_Bound,26.75,% Slots,,,0.00,5.16,
276.236379123,S0-C4,Backend_Bound.Core_Bound,35.52,% Slots,,,0.00,5.16,<==
276.236379123,S0-C4,Retiring.Microcode_Sequencer,13.15,% Slots,,idq.ms_uops,0.00,5.16,
276.236379123,S0-C4,Backend_Bound,62.27,% Slots,,,0.00,5.17,
276.236379123,S0-C4,Retiring,35.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
276.236379123,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.71,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.27,% Core_Clocks,,,0.00,5.44,
276.236379123,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
276.236379123,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
276.236379123,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
276.236379123,S0-C5,Backend_Bound,80.27,% Slots,,,0.00,5.17,
276.236379123,S0-C5,Retiring,40.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
276.236379123,S0-C5,Backend_Bound.Memory_Bound,62.11,% Slots,,,0.00,5.16,
276.236379123,S0-C5,Backend_Bound.Core_Bound,18.16,% Slots,,,0.00,5.16,
276.236379123,S0-C5,Retiring.Microcode_Sequencer,15.14,% Slots,,idq.ms_uops,0.00,5.16,
276.236379123,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.28,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
276.236379123,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
276.236379123,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S0-C6,Frontend_Bound.Frontend_Bandwidth,21.40,% Slots,,,0.00,5.17,
276.236379123,S0-C6,Backend_Bound.Memory_Bound,76.14,% Slots,,,0.00,5.16,
276.236379123,S0-C6,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.17,
276.236379123,S0-C6,Backend_Bound,78.67,% Slots,,,0.00,5.17,
276.236379123,S0-C6,Retiring,34.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
276.236379123,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.15,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.82,% Core_Clocks,,,0.00,5.44,
276.236379123,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
276.236379123,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S0-C7,Frontend_Bound,23.26,% Slots,,,0.00,5.17,
276.236379123,S0-C7,Backend_Bound,36.36,% Slots,,,0.00,5.17,
276.236379123,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.17,
276.236379123,S0-C7,Backend_Bound.Memory_Bound,21.90,% Slots,,,0.00,5.16,<==
276.236379123,S0-C7,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.16,
276.236379123,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.96,% Core_Clocks,,,0.00,5.44,
276.236379123,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C0,Frontend_Bound,22.22,% Slots,,,0.00,5.16,
276.236379123,S1-C0,Backend_Bound,36.25,% Slots,,,0.00,5.16,
276.236379123,S1-C0,Backend_Bound.Memory_Bound,30.93,% Slots,,,0.00,5.16,
276.236379123,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
276.236379123,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.71,% Slots,,,0.00,5.17,
276.236379123,S1-C1,Backend_Bound.Core_Bound,62.98,% Slots,,,0.00,5.16,<==
276.236379123,S1-C1,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.17,
276.236379123,S1-C1,Backend_Bound,47.71,% Slots,,,0.00,5.17,
276.236379123,S1-C1,Retiring,23.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
276.236379123,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.29,% Core_Clocks,,,0.00,5.44,
276.236379123,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C2,Frontend_Bound.Frontend_Bandwidth,31.92,% Slots,,,0.00,5.16,
276.236379123,S1-C2,Backend_Bound.Memory_Bound,19.03,% Slots,,,0.00,5.16,
276.236379123,S1-C2,Backend_Bound.Core_Bound,32.86,% Slots,,,0.00,5.16,<==
276.236379123,S1-C2,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.17,
276.236379123,S1-C2,Backend_Bound,51.89,% Slots,,,0.00,5.16,
276.236379123,S1-C2,Retiring,22.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
276.236379123,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.62,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.71,% Core_Clocks,,,0.00,5.45,
276.236379123,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
276.236379123,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
276.236379123,S1-C3,Backend_Bound,70.71,% Slots,,,0.00,5.16,
276.236379123,S1-C3,Retiring,21.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
276.236379123,S1-C3,Backend_Bound.Core_Bound,85.79,% Slots,,,0.00,5.16,<==
276.236379123,S1-C3,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.17,
276.236379123,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C4,Backend_Bound,71.12,% Slots,,,0.00,5.17,
276.236379123,S1-C4,Retiring,23.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
276.236379123,S1-C4,Backend_Bound.Memory_Bound,71.80,% Slots,,,0.00,5.16,<==
276.236379123,S1-C4,Retiring.Microcode_Sequencer,9.21,% Slots,,idq.ms_uops,0.00,5.17,
276.236379123,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
276.236379123,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
276.236379123,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
276.236379123,S1-C5,Frontend_Bound,25.24,% Slots,,,0.00,5.16,
276.236379123,S1-C5,Backend_Bound,49.10,% Slots,,,0.00,5.16,
276.236379123,S1-C5,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
276.236379123,S1-C5,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.16,
276.236379123,S1-C5,Backend_Bound.Memory_Bound,45.04,% Slots,,,0.00,5.16,
276.236379123,S1-C5,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.17,
276.236379123,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.97,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,27.55,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
276.236379123,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C6,Backend_Bound,73.31,% Slots,,,0.00,5.16,
276.236379123,S1-C6,Backend_Bound.Memory_Bound,56.69,% Slots,,,0.00,5.16,
276.236379123,S1-C6,Backend_Bound.Core_Bound,16.62,% Slots,,,0.00,5.16,
276.236379123,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
276.236379123,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
276.236379123,S1-C7,Frontend_Bound,29.13,% Slots,,,0.00,5.17,
276.236379123,S1-C7,Backend_Bound,48.41,% Slots,,,0.00,5.17,
276.236379123,S1-C7,Retiring,17.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
276.236379123,S1-C7,Frontend_Bound.Frontend_Latency,24.60,% Slots,,rs_events.empty_end,0.00,5.17,
276.236379123,S1-C7,Backend_Bound.Memory_Bound,39.80,% Slots,,,0.00,5.16,<==
276.236379123,S1-C7,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.17,
276.236379123,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.30,% Clocks,,,0.00,5.16,
276.236379123,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
276.236379123,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.99,% Clocks,,idq.ms_switches,0.00,5.16,
276.236379123,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
276.236379123,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.22,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.16,
276.236379123,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
276.236379123,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
276.236379123,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
276.236379123,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
276.236379123,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
276.236379123,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
276.236379123,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
276.236379123,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
276.236379123,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
276.236379123,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
276.236379123,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
276.236379123,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
276.236379123,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
277.748648513,S0-C0,Frontend_Bound,24.70,% Slots,,,0.00,5.29,
277.748648513,S0-C0,Backend_Bound,45.95,% Slots,,,0.00,5.29,<==
277.748648513,S0-C0,Retiring,13.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S0-C0,Frontend_Bound.Frontend_Latency,20.44,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S0-C0,Backend_Bound.Memory_Bound,22.44,% Slots,,,0.00,5.24,
277.748648513,S0-C0,Backend_Bound.Core_Bound,23.50,% Slots,,,0.00,5.24,
277.748648513,S0-C0,Retiring.Microcode_Sequencer,3.76,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
277.748648513,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.16,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
277.748648513,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C1,Frontend_Bound,32.25,% Slots,,,0.00,5.29,
277.748648513,S0-C1,Backend_Bound,42.24,% Slots,,,0.00,5.29,<==
277.748648513,S0-C1,Retiring,26.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
277.748648513,S0-C1,Frontend_Bound.Frontend_Latency,29.40,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S0-C1,Backend_Bound.Memory_Bound,19.11,% Slots,,,0.00,5.24,
277.748648513,S0-C1,Backend_Bound.Core_Bound,23.13,% Slots,,,0.00,5.24,
277.748648513,S0-C1,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.28,
277.748648513,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
277.748648513,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
277.748648513,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.75,% Clocks,,,0.00,5.29,
277.748648513,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C2,Frontend_Bound,34.09,% Slots,,,0.00,5.29,<==
277.748648513,S0-C2,Backend_Bound,17.77,% Slots,,,0.00,5.29,
277.748648513,S0-C2,Frontend_Bound.Frontend_Latency,18.96,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.29,
277.748648513,S0-C2,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.24,
277.748648513,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.3,
277.748648513,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.51,% Core_Clocks,,,0.00,5.29,
277.748648513,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C3,Frontend_Bound,35.51,% Slots,,,0.00,5.29,
277.748648513,S0-C3,Backend_Bound,40.36,% Slots,,,0.00,5.29,
277.748648513,S0-C3,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S0-C3,Frontend_Bound.Frontend_Latency,32.65,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S0-C3,Backend_Bound.Memory_Bound,22.82,% Slots,,,0.00,5.24,
277.748648513,S0-C3,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.24,
277.748648513,S0-C3,Retiring.Microcode_Sequencer,14.66,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.14,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
277.748648513,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C4,Frontend_Bound,34.32,% Slots,,,0.00,5.29,
277.748648513,S0-C4,Backend_Bound,43.07,% Slots,,,0.00,5.29,
277.748648513,S0-C4,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S0-C4,Frontend_Bound.Frontend_Latency,34.70,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S0-C4,Backend_Bound.Memory_Bound,43.08,% Slots,,,0.00,5.25,
277.748648513,S0-C4,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.3,
277.748648513,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
277.748648513,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
277.748648513,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C5,Frontend_Bound,34.12,% Slots,,,0.00,5.28,
277.748648513,S0-C5,Backend_Bound,41.89,% Slots,,,0.00,5.28,
277.748648513,S0-C5,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S0-C5,Frontend_Bound.Frontend_Latency,35.02,% Slots,,rs_events.empty_end,0.00,5.28,
277.748648513,S0-C5,Backend_Bound.Memory_Bound,31.73,% Slots,,,0.00,5.25,
277.748648513,S0-C5,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.25,
277.748648513,S0-C5,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.3,
277.748648513,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
277.748648513,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.99,% Clocks,,,0.00,5.29,
277.748648513,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C6,Frontend_Bound,31.66,% Slots,,,0.00,5.28,
277.748648513,S0-C6,Backend_Bound,45.62,% Slots,,,0.00,5.28,
277.748648513,S0-C6,Retiring,15.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S0-C6,Frontend_Bound.Frontend_Latency,34.47,% Slots,,rs_events.empty_end,0.00,5.28,
277.748648513,S0-C6,Backend_Bound.Memory_Bound,37.98,% Slots,,,0.00,5.25,
277.748648513,S0-C6,Retiring.Microcode_Sequencer,10.79,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.3,
277.748648513,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
277.748648513,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C7,Frontend_Bound,31.59,% Slots,,,0.00,5.28,
277.748648513,S0-C7,Backend_Bound,44.80,% Slots,,,0.00,5.28,
277.748648513,S0-C7,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S0-C7,Frontend_Bound.Frontend_Latency,30.78,% Slots,,rs_events.empty_end,0.00,5.28,
277.748648513,S0-C7,Backend_Bound.Memory_Bound,28.43,% Slots,,,0.00,5.25,
277.748648513,S0-C7,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.25,
277.748648513,S0-C7,Retiring.Microcode_Sequencer,14.49,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.3,
277.748648513,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
277.748648513,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.39,% Clocks,,,0.00,5.29,
277.748648513,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C0,Frontend_Bound,23.27,% Slots,,,0.00,5.29,
277.748648513,S1-C0,Backend_Bound,59.28,% Slots,,,0.00,5.29,
277.748648513,S1-C0,Retiring,9.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S1-C0,Frontend_Bound.Frontend_Latency,37.30,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S1-C0,Backend_Bound.Memory_Bound,48.59,% Slots,,,0.00,5.26,
277.748648513,S1-C0,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.26,
277.748648513,S1-C0,Retiring.Microcode_Sequencer,7.74,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.29,
277.748648513,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.29,
277.748648513,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
277.748648513,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C1,Frontend_Bound,33.12,% Slots,,,0.00,5.29,
277.748648513,S1-C1,Backend_Bound,34.12,% Slots,,,0.00,5.29,
277.748648513,S1-C1,Retiring,39.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
277.748648513,S1-C1,Frontend_Bound.Frontend_Latency,25.61,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S1-C1,Backend_Bound.Core_Bound,45.43,% Slots,,,0.00,5.26,
277.748648513,S1-C1,Retiring.Microcode_Sequencer,8.35,% Slots,,idq.ms_uops,0.00,5.28,<==
277.748648513,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.3,
277.748648513,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.98,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C2,Frontend_Bound,36.92,% Slots,,,0.00,5.29,
277.748648513,S1-C2,Backend_Bound,40.08,% Slots,,,0.00,5.29,
277.748648513,S1-C2,Retiring,15.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
277.748648513,S1-C2,Frontend_Bound.Frontend_Latency,41.14,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S1-C2,Backend_Bound.Memory_Bound,34.20,% Slots,,,0.00,5.26,<==
277.748648513,S1-C2,Retiring.Microcode_Sequencer,11.29,% Slots,,idq.ms_uops,0.00,5.28,
277.748648513,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.3,
277.748648513,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
277.748648513,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
277.748648513,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C3,Frontend_Bound,35.27,% Slots,,,0.00,5.29,
277.748648513,S1-C3,Backend_Bound,41.07,% Slots,,,0.00,5.29,
277.748648513,S1-C3,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
277.748648513,S1-C3,Frontend_Bound.Frontend_Latency,39.42,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S1-C3,Backend_Bound.Memory_Bound,28.29,% Slots,,,0.00,5.26,
277.748648513,S1-C3,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.26,
277.748648513,S1-C3,Retiring.Microcode_Sequencer,10.94,% Slots,,idq.ms_uops,0.00,5.28,
277.748648513,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.3,
277.748648513,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
277.748648513,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
277.748648513,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C4,Frontend_Bound,32.62,% Slots,,,0.00,5.29,
277.748648513,S1-C4,Backend_Bound,43.89,% Slots,,,0.00,5.29,
277.748648513,S1-C4,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
277.748648513,S1-C4,Frontend_Bound.Frontend_Latency,31.15,% Slots,,rs_events.empty_end,0.00,5.29,
277.748648513,S1-C4,Backend_Bound.Memory_Bound,30.51,% Slots,,,0.00,5.27,<==
277.748648513,S1-C4,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.27,
277.748648513,S1-C4,Retiring.Microcode_Sequencer,11.64,% Slots,,idq.ms_uops,0.00,5.28,
277.748648513,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.29,
277.748648513,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.29,
277.748648513,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
277.748648513,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
277.748648513,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C5,Frontend_Bound,30.11,% Slots,,,0.00,5.29,
277.748648513,S1-C5,Backend_Bound,38.69,% Slots,,,0.00,5.29,
277.748648513,S1-C5,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S1-C5,Frontend_Bound.Frontend_Bandwidth,43.16,% Slots,,,0.00,5.2,
277.748648513,S1-C5,Backend_Bound.Memory_Bound,27.06,% Slots,,,0.00,5.03,
277.748648513,S1-C5,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.03,
277.748648513,S1-C5,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.29,
277.748648513,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.58,% Core_Clocks,,,0.00,5.29,
277.748648513,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
277.748648513,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
277.748648513,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.21,% Clocks,,,0.00,5.29,
277.748648513,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C6,Frontend_Bound,35.13,% Slots,,,0.00,5.3,
277.748648513,S1-C6,Backend_Bound,41.80,% Slots,,,0.00,5.3,
277.748648513,S1-C6,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S1-C6,Frontend_Bound.Frontend_Latency,63.55,% Slots,,rs_events.empty_end,0.00,5.04,
277.748648513,S1-C6,Backend_Bound.Core_Bound,71.01,% Slots,,,0.00,5.04,
277.748648513,S1-C6,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.29,
277.748648513,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.29,
277.748648513,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.62,% Clocks,,,0.00,5.29,<==
277.748648513,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
277.748648513,S1-C7,Frontend_Bound,32.75,% Slots,,,0.00,5.29,
277.748648513,S1-C7,Backend_Bound,43.58,% Slots,,,0.00,5.29,
277.748648513,S1-C7,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
277.748648513,S1-C7,Frontend_Bound.Frontend_Latency,28.15,% Slots,,rs_events.empty_end,0.00,5.03,
277.748648513,S1-C7,Backend_Bound.Memory_Bound,29.82,% Slots,,,0.00,5.03,<==
277.748648513,S1-C7,Backend_Bound.Core_Bound,13.76,% Slots,,,0.00,5.03,
277.748648513,S1-C7,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.29,
277.748648513,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.3,
277.748648513,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
277.748648513,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.3,
277.748648513,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
277.748648513,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
277.748648513,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.80,% Clocks,,,0.00,5.29,
277.748648513,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
277.748648513,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
277.748648513,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
277.748648513,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
280.006121714,S0-C0,Frontend_Bound,27.25,% Slots,,,0.00,5.13,
280.006121714,S0-C0,Backend_Bound,24.15,% Slots,,,0.00,5.13,
280.006121714,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.63,% Slots,,,0.00,5.13,
280.006121714,S0-C0,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.13,
280.006121714,S0-C0,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.13,
280.006121714,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.85,% Core_Clocks,,,0.00,5.14,<==
280.006121714,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
280.006121714,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.95,% Clocks,,,0.00,5.31,
280.006121714,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C1,Frontend_Bound,20.39,% Slots,,,0.00,5.14,
280.006121714,S0-C1,Backend_Bound,32.21,% Slots,,,0.00,5.14,
280.006121714,S0-C1,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.13,
280.006121714,S0-C1,Backend_Bound.Core_Bound,19.83,% Slots,,,0.00,5.13,
280.006121714,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
280.006121714,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.06,% Clocks,,,0.00,5.31,<==
280.006121714,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C2,Frontend_Bound,25.85,% Slots,,,0.00,5.14,
280.006121714,S0-C2,Backend_Bound,42.15,% Slots,,,0.00,5.14,
280.006121714,S0-C2,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S0-C2,Backend_Bound.Memory_Bound,25.68,% Slots,,,0.00,5.14,<==
280.006121714,S0-C2,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.14,
280.006121714,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.32,
280.006121714,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.87,% Clocks,,,0.00,5.31,
280.006121714,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C3,Frontend_Bound,26.25,% Slots,,,0.00,5.14,
280.006121714,S0-C3,Backend_Bound,55.57,% Slots,,,0.00,5.14,
280.006121714,S0-C3,Retiring,23.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
280.006121714,S0-C3,Frontend_Bound.Frontend_Latency,29.04,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S0-C3,Backend_Bound.Memory_Bound,35.95,% Slots,,,0.00,5.14,<==
280.006121714,S0-C3,Backend_Bound.Core_Bound,19.62,% Slots,,,0.00,5.14,
280.006121714,S0-C3,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.32,
280.006121714,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.32,
280.006121714,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.60,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
280.006121714,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
280.006121714,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.32,
280.006121714,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
280.006121714,S0-C4,Frontend_Bound,30.77,% Slots,,,0.00,5.14,
280.006121714,S0-C4,Backend_Bound,47.14,% Slots,,,0.00,5.14,
280.006121714,S0-C4,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
280.006121714,S0-C4,Frontend_Bound.Frontend_Latency,25.87,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S0-C4,Backend_Bound.Memory_Bound,54.34,% Slots,,,0.00,5.14,<==
280.006121714,S0-C4,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.32,
280.006121714,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.23,% Clocks,,,0.00,5.32,
280.006121714,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.29,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
280.006121714,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.13,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
280.006121714,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
280.006121714,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C5,Frontend_Bound,51.27,% Slots,,,0.00,5.13,
280.006121714,S0-C5,Backend_Bound,24.91,% Slots,,,0.00,5.13,
280.006121714,S0-C5,Retiring,13.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
280.006121714,S0-C5,Frontend_Bound.Frontend_Latency,40.28,% Slots,,rs_events.empty_end,0.00,5.13,
280.006121714,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.00,% Slots,,,0.00,5.13,
280.006121714,S0-C5,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.13,
280.006121714,S0-C5,Retiring.Microcode_Sequencer,8.68,% Slots,,idq.ms_uops,0.00,5.32,
280.006121714,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.28,% Clocks,,,0.00,5.32,
280.006121714,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
280.006121714,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.08,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.83,% Core_Clocks,,,0.00,5.14,
280.006121714,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
280.006121714,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
280.006121714,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
280.006121714,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C6,Frontend_Bound,43.72,% Slots,,,0.00,5.14,
280.006121714,S0-C6,Backend_Bound,34.35,% Slots,,,0.00,5.14,
280.006121714,S0-C6,Retiring,14.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
280.006121714,S0-C6,Frontend_Bound.Frontend_Latency,39.51,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S0-C6,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.14,
280.006121714,S0-C6,Backend_Bound.Core_Bound,19.36,% Slots,,,0.00,5.14,
280.006121714,S0-C6,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.32,
280.006121714,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.47,% Clocks,,,0.00,5.31,
280.006121714,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,<==
280.006121714,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.09,% Clocks,,idq.ms_switches,0.00,5.31,
280.006121714,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
280.006121714,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
280.006121714,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.64,% Clocks,,,0.00,5.31,
280.006121714,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C7,Frontend_Bound,40.00,% Slots,,,0.00,5.14,
280.006121714,S0-C7,Backend_Bound,36.12,% Slots,,,0.00,5.14,
280.006121714,S0-C7,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
280.006121714,S0-C7,Frontend_Bound.Frontend_Latency,32.31,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.14,
280.006121714,S0-C7,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.14,
280.006121714,S0-C7,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.14,
280.006121714,S0-C7,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.32,
280.006121714,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.30,% Clocks,,,0.00,5.32,
280.006121714,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,<==
280.006121714,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.99,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.63,% Core_Clocks,,,0.00,5.14,
280.006121714,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
280.006121714,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
280.006121714,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.80,% Clocks,,,0.00,5.31,
280.006121714,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C0,Frontend_Bound,27.58,% Slots,,,0.00,5.14,
280.006121714,S1-C0,Backend_Bound,45.50,% Slots,,,0.00,5.14,
280.006121714,S1-C0,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
280.006121714,S1-C0,Frontend_Bound.Frontend_Latency,39.86,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S1-C0,Backend_Bound.Memory_Bound,51.89,% Slots,,,0.00,5.14,<==
280.006121714,S1-C0,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.31,
280.006121714,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.32,
280.006121714,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
280.006121714,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
280.006121714,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C1,Frontend_Bound,37.33,% Slots,,,0.00,5.31,
280.006121714,S1-C1,Backend_Bound,39.24,% Slots,,,0.00,5.31,
280.006121714,S1-C1,Retiring,26.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
280.006121714,S1-C1,Frontend_Bound.Frontend_Latency,96.80,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S1-C1,Backend_Bound.Core_Bound,59.82,% Slots,,,0.00,5.14,
280.006121714,S1-C1,Retiring.Microcode_Sequencer,12.05,% Slots,,idq.ms_uops,0.00,5.14,
280.006121714,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.32,
280.006121714,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.97,% Clocks,,,0.00,5.32,<==
280.006121714,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C2,Frontend_Bound,32.41,% Slots,,,0.00,5.31,
280.006121714,S1-C2,Backend_Bound,34.97,% Slots,,,0.00,5.31,
280.006121714,S1-C2,Retiring,33.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
280.006121714,S1-C2,Frontend_Bound.Frontend_Latency,26.02,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S1-C2,Backend_Bound.Memory_Bound,46.94,% Slots,,,0.00,5.14,
280.006121714,S1-C2,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.14,
280.006121714,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.38,% Clocks,,,0.00,5.32,
280.006121714,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.50,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
280.006121714,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
280.006121714,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C3,Frontend_Bound,38.13,% Slots,,,0.00,5.32,
280.006121714,S1-C3,Backend_Bound,40.38,% Slots,,,0.00,5.32,
280.006121714,S1-C3,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
280.006121714,S1-C3,Frontend_Bound.Frontend_Latency,54.03,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S1-C3,Backend_Bound.Memory_Bound,80.07,% Slots,,,0.00,5.14,
280.006121714,S1-C3,Retiring.Microcode_Sequencer,9.37,% Slots,,idq.ms_uops,0.00,5.14,
280.006121714,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.43,% Clocks,,,0.00,5.32,
280.006121714,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.52,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
280.006121714,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
280.006121714,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C4,Frontend_Bound,46.00,% Slots,,,0.00,5.32,
280.006121714,S1-C4,Backend_Bound,32.78,% Slots,,,0.00,5.32,
280.006121714,S1-C4,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
280.006121714,S1-C4,Frontend_Bound.Frontend_Latency,38.46,% Slots,,rs_events.empty_end,0.00,5.14,<==
280.006121714,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.32,
280.006121714,S1-C4,Backend_Bound.Memory_Bound,27.98,% Slots,,,0.00,5.14,
280.006121714,S1-C4,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.14,
280.006121714,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.32,
280.006121714,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.38,% Core_Clocks,,,0.00,5.14,
280.006121714,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.96,% Core_Clocks,,,0.00,5.32,
280.006121714,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
280.006121714,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
280.006121714,S1-C5,Frontend_Bound,37.48,% Slots,,,0.00,5.32,
280.006121714,S1-C5,Backend_Bound,38.29,% Slots,,,0.00,5.32,
280.006121714,S1-C5,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
280.006121714,S1-C5,Frontend_Bound.Frontend_Latency,30.30,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.2,
280.006121714,S1-C5,Backend_Bound.Memory_Bound,51.64,% Slots,,,0.00,5.14,
280.006121714,S1-C5,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.31,
280.006121714,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.54,% Clocks,,,0.00,5.32,
280.006121714,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.18,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.38,% Core_Clocks,,,0.00,5.14,
280.006121714,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.10,% Core_Clocks,,,0.00,5.32,
280.006121714,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
280.006121714,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
280.006121714,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
280.006121714,S1-C6,Frontend_Bound,27.97,% Slots,,,0.00,5.31,
280.006121714,S1-C6,Backend_Bound,54.72,% Slots,,,0.00,5.31,
280.006121714,S1-C6,Retiring,15.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
280.006121714,S1-C6,Frontend_Bound.Frontend_Latency,15.02,% Slots,,rs_events.empty_end,0.00,5.14,
280.006121714,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,5.19,
280.006121714,S1-C6,Backend_Bound.Memory_Bound,35.90,% Slots,,,0.00,5.14,
280.006121714,S1-C6,Backend_Bound.Core_Bound,18.82,% Slots,,,0.00,5.14,
280.006121714,S1-C6,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.31,
280.006121714,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.41,% Clocks,,,0.00,5.32,
280.006121714,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
280.006121714,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.90,% Clocks,,idq.ms_switches,0.00,5.32,
280.006121714,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.02,% Core_Clocks,,,0.00,5.14,
280.006121714,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.78,% Core_Clocks,,,0.00,5.32,
280.006121714,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
280.006121714,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
280.006121714,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.41,% Clocks,,,0.00,5.31,
280.006121714,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C7,Frontend_Bound,20.85,% Slots,,,0.00,5.31,
280.006121714,S1-C7,Backend_Bound,30.40,% Slots,,,0.00,5.31,
280.006121714,S1-C7,Backend_Bound.Memory_Bound,22.30,% Slots,,,0.00,5.14,
280.006121714,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
280.006121714,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
280.006121714,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
280.006121714,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
280.006121714,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
280.006121714,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
280.006121714,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
280.006121714,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
280.006121714,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
281.511413624,S0-C0,Frontend_Bound,31.55,% Slots,,,0.00,5.31,
281.511413624,S0-C0,Backend_Bound,40.85,% Slots,,,0.00,5.31,<==
281.511413624,S0-C0,Retiring,22.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
281.511413624,S0-C0,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,0.00,5.31,
281.511413624,S0-C0,Retiring.Microcode_Sequencer,8.11,% Slots,,idq.ms_uops,0.00,5.06,
281.511413624,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
281.511413624,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.09,% Clocks,,idq.ms_switches,0.00,5.14,
281.511413624,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C1,Frontend_Bound,22.56,% Slots,,,0.00,5.31,
281.511413624,S0-C1,Backend_Bound,28.24,% Slots,,,0.00,5.31,
281.511413624,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.31,
281.511413624,S0-C1,Backend_Bound.Memory_Bound,18.29,% Slots,,,0.00,5.05,
281.511413624,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.75,% Core_Clocks,,,0.00,5.32,
281.511413624,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.98,% Core_Clocks,,,0.00,5.31,
281.511413624,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
281.511413624,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C2,Frontend_Bound,31.20,% Slots,,,0.00,5.32,
281.511413624,S0-C2,Backend_Bound,42.05,% Slots,,,0.00,5.31,
281.511413624,S0-C2,Retiring,20.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
281.511413624,S0-C2,Frontend_Bound.Frontend_Latency,26.13,% Slots,,rs_events.empty_end,0.00,5.31,
281.511413624,S0-C2,Backend_Bound.Memory_Bound,55.04,% Slots,,,0.00,5.05,<==
281.511413624,S0-C2,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.06,
281.511413624,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.2,
281.511413624,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
281.511413624,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.64,% Clocks,,idq.ms_switches,0.00,5.13,
281.511413624,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
281.511413624,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.79,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.04,
281.511413624,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
281.511413624,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C3,Frontend_Bound,34.23,% Slots,,,0.00,5.31,
281.511413624,S0-C3,Backend_Bound,17.00,% Slots,,,0.00,5.31,
281.511413624,S0-C3,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.31,<==
281.511413624,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.31,
281.511413624,S0-C3,Backend_Bound.Memory_Bound,38.27,% Slots,,,0.00,5.06,
281.511413624,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.2,
281.511413624,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
281.511413624,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.86,% Core_Clocks,,,0.00,5.31,
281.511413624,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C4,Frontend_Bound,28.68,% Slots,,,0.00,5.31,
281.511413624,S0-C4,Backend_Bound,53.61,% Slots,,,0.00,5.31,<==
281.511413624,S0-C4,Retiring,21.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
281.511413624,S0-C4,Frontend_Bound.Frontend_Latency,31.23,% Slots,,rs_events.empty_end,0.00,5.31,
281.511413624,S0-C4,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.06,
281.511413624,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.2,
281.511413624,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
281.511413624,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.54,% Clocks,,idq.ms_switches,0.00,5.14,
281.511413624,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C5,Frontend_Bound,20.56,% Slots,,,0.00,5.31,
281.511413624,S0-C5,Backend_Bound,40.33,% Slots,,,0.00,5.31,
281.511413624,S0-C5,Backend_Bound.Memory_Bound,34.26,% Slots,,,0.00,5.05,
281.511413624,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
281.511413624,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
281.511413624,S0-C6,Frontend_Bound,31.68,% Slots,,,0.00,5.31,
281.511413624,S0-C6,Backend_Bound,46.87,% Slots,,,0.00,5.31,<==
281.511413624,S0-C6,Retiring,21.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
281.511413624,S0-C6,Frontend_Bound.Frontend_Latency,35.34,% Slots,,rs_events.empty_end,0.00,5.31,
281.511413624,S0-C6,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.06,
281.511413624,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.2,
281.511413624,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
281.511413624,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.08,% Clocks,,idq.ms_switches,0.00,5.14,
281.511413624,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C7,Frontend_Bound,30.29,% Slots,,,0.00,5.31,
281.511413624,S0-C7,Backend_Bound,49.70,% Slots,,,0.00,5.31,
281.511413624,S0-C7,Retiring,19.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
281.511413624,S0-C7,Frontend_Bound.Frontend_Latency,32.95,% Slots,,rs_events.empty_end,0.00,5.31,
281.511413624,S0-C7,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.06,
281.511413624,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.2,
281.511413624,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
281.511413624,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.14,
281.511413624,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
281.511413624,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
281.511413624,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C0,Frontend_Bound,22.16,% Slots,,,0.00,5.31,
281.511413624,S1-C0,Backend_Bound,24.63,% Slots,,,0.00,5.31,
281.511413624,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.31,
281.511413624,S1-C0,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.05,
281.511413624,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.91,% Core_Clocks,,,0.00,5.31,
281.511413624,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.71,% Core_Clocks,,,0.00,5.31,
281.511413624,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.86,% Clocks,,,0.00,5.31,<==
281.511413624,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C1,Backend_Bound,57.16,% Slots,,,0.00,5.32,
281.511413624,S1-C1,Retiring,36.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
281.511413624,S1-C1,Backend_Bound.Memory_Bound,22.12,% Slots,,,0.00,5.05,
281.511413624,S1-C1,Backend_Bound.Core_Bound,35.03,% Slots,,,0.00,5.05,
281.511413624,S1-C1,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.32,
281.511413624,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.22,% Clocks,,idq.ms_switches,0.00,5.15,
281.511413624,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
281.511413624,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
281.511413624,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
281.511413624,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.07,% Clocks,,,0.00,5.31,<==
281.511413624,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
281.511413624,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.32,
281.511413624,S1-C2,Backend_Bound.Core_Bound,24.82,% Slots,,,0.00,5.05,<==
281.511413624,S1-C2,Backend_Bound,34.64,% Slots,,,0.00,5.32,
281.511413624,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.07,% Core_Clocks,,,0.00,5.31,
281.511413624,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.51,% Core_Clocks,,,0.00,5.31,
281.511413624,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C3,Backend_Bound,51.58,% Slots,,,0.00,5.32,
281.511413624,S1-C3,Backend_Bound.Core_Bound,61.78,% Slots,,,0.00,5.06,
281.511413624,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.02,% Clocks,,,0.00,5.31,<==
281.511413624,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C4,Backend_Bound,70.62,% Slots,,,0.00,5.32,
281.511413624,S1-C4,Backend_Bound.Memory_Bound,27.28,% Slots,,,0.00,5.05,
281.511413624,S1-C4,Backend_Bound.Core_Bound,43.35,% Slots,,,0.00,5.05,<==
281.511413624,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
281.511413624,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C5,Backend_Bound,62.97,% Slots,,,0.00,5.32,<==
281.511413624,S1-C5,Retiring,20.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
281.511413624,S1-C5,Retiring.Microcode_Sequencer,7.80,% Slots,,idq.ms_uops,0.00,5.05,
281.511413624,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.84,% Clocks,,idq.ms_switches,0.00,5.16,
281.511413624,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C6,Backend_Bound,70.80,% Slots,,,0.00,5.32,
281.511413624,S1-C6,Retiring,13.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
281.511413624,S1-C6,Backend_Bound.Memory_Bound,25.41,% Slots,,,0.00,5.05,
281.511413624,S1-C6,Backend_Bound.Core_Bound,45.39,% Slots,,,0.00,5.05,<==
281.511413624,S1-C6,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.05,
281.511413624,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.86,% Clocks,,idq.ms_switches,0.00,5.16,
281.511413624,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
281.511413624,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
281.511413624,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
281.511413624,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.76,% Slots,,,0.00,5.32,
281.511413624,S1-C7,Backend_Bound.Core_Bound,61.05,% Slots,,,0.00,5.05,<==
281.511413624,S1-C7,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.05,
281.511413624,S1-C7,Backend_Bound,48.31,% Slots,,,0.00,5.32,
281.511413624,S1-C7,Retiring,20.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
281.511413624,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.88,% Clocks,,idq.ms_switches,0.00,5.17,
281.511413624,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.18,% Core_Clocks,,,0.00,5.31,
281.511413624,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.65,% Core_Clocks,,,0.00,5.31,
281.511413624,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
281.511413624,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
281.511413624,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
281.511413624,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
281.511413624,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
283.061817404,S0-C0,Frontend_Bound,24.15,% Slots,,,0.00,5.15,
283.061817404,S0-C0,Backend_Bound,54.12,% Slots,,,0.00,5.15,
283.061817404,S0-C0,Retiring,35.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S0-C0,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.15,
283.061817404,S0-C0,Backend_Bound.Memory_Bound,24.08,% Slots,,,0.00,5.15,
283.061817404,S0-C0,Backend_Bound.Core_Bound,30.04,% Slots,,,0.00,5.15,<==
283.061817404,S0-C0,Retiring.Microcode_Sequencer,9.15,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.94,% Clocks,,,0.00,5.16,
283.061817404,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
283.061817404,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.16,
283.061817404,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
283.061817404,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
283.061817404,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C1,Frontend_Bound,26.82,% Slots,,,0.00,5.15,
283.061817404,S0-C1,Backend_Bound,51.01,% Slots,,,0.00,5.15,<==
283.061817404,S0-C1,Retiring,21.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S0-C1,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.15,
283.061817404,S0-C1,Backend_Bound.Memory_Bound,27.82,% Slots,,,0.00,5.15,
283.061817404,S0-C1,Backend_Bound.Core_Bound,23.19,% Slots,,,0.00,5.15,
283.061817404,S0-C1,Retiring.Microcode_Sequencer,9.39,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.23,% Clocks,,,0.00,5.16,
283.061817404,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
283.061817404,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.91,% Clocks,,idq.ms_switches,0.00,5.16,
283.061817404,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
283.061817404,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
283.061817404,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.97,% Clocks,,,0.00,5.16,
283.061817404,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C2,Frontend_Bound,23.88,% Slots,,,0.00,5.15,
283.061817404,S0-C2,Backend_Bound,62.71,% Slots,,,0.00,5.15,
283.061817404,S0-C2,Retiring,21.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S0-C2,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.15,
283.061817404,S0-C2,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.16,
283.061817404,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
283.061817404,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.82,% Clocks,,idq.ms_switches,0.00,5.16,
283.061817404,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
283.061817404,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
283.061817404,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C3,Frontend_Bound,32.58,% Slots,,,0.00,5.15,
283.061817404,S0-C3,Backend_Bound,28.75,% Slots,,,0.00,5.15,
283.061817404,S0-C3,Frontend_Bound.Frontend_Latency,22.75,% Slots,,rs_events.empty_end,0.00,5.14,<==
283.061817404,S0-C3,Backend_Bound.Memory_Bound,25.78,% Slots,,,0.00,5.14,
283.061817404,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.16,
283.061817404,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
283.061817404,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
283.061817404,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
283.061817404,S0-C4,Backend_Bound,43.61,% Slots,,,0.00,5.15,
283.061817404,S0-C4,Backend_Bound.Memory_Bound,18.08,% Slots,,,0.00,5.15,
283.061817404,S0-C4,Backend_Bound.Core_Bound,25.53,% Slots,,,0.00,5.15,<==
283.061817404,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
283.061817404,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C5,Backend_Bound,86.75,% Slots,,,0.00,5.15,<==
283.061817404,S0-C5,Retiring,19.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S0-C5,Backend_Bound.Memory_Bound,44.78,% Slots,,,0.00,5.15,
283.061817404,S0-C5,Backend_Bound.Core_Bound,41.97,% Slots,,,0.00,5.15,
283.061817404,S0-C5,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.16,
283.061817404,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
283.061817404,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
283.061817404,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C6,Frontend_Bound,21.44,% Slots,,,0.00,5.15,
283.061817404,S0-C6,Backend_Bound,29.83,% Slots,,,0.00,5.15,
283.061817404,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.15,
283.061817404,S0-C6,Backend_Bound.Memory_Bound,11.38,% Slots,,,0.00,5.15,
283.061817404,S0-C6,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.15,
283.061817404,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.36,% Core_Clocks,,,0.00,5.42,
283.061817404,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.51,% Core_Clocks,,,0.00,5.15,
283.061817404,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
283.061817404,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.88,% Clocks,,,0.00,5.16,<==
283.061817404,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C7,Frontend_Bound,34.27,% Slots,,,0.00,5.15,
283.061817404,S0-C7,Backend_Bound,23.85,% Slots,,,0.00,5.15,
283.061817404,S0-C7,Frontend_Bound.Frontend_Latency,22.67,% Slots,,rs_events.empty_end,0.00,5.15,<==
283.061817404,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.15,
283.061817404,S0-C7,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.15,
283.061817404,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.16,
283.061817404,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
283.061817404,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.31,% Core_Clocks,,,0.00,5.42,
283.061817404,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C0,Frontend_Bound,32.43,% Slots,,,0.00,5.15,
283.061817404,S1-C0,Backend_Bound,31.22,% Slots,,,0.00,5.15,
283.061817404,S1-C0,Retiring,30.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S1-C0,Frontend_Bound.Frontend_Latency,24.62,% Slots,,rs_events.empty_end,0.00,5.15,<==
283.061817404,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.05,% Slots,,,0.00,5.15,
283.061817404,S1-C0,Backend_Bound.Memory_Bound,17.09,% Slots,,,0.00,5.15,
283.061817404,S1-C0,Backend_Bound.Core_Bound,14.13,% Slots,,,0.00,5.15,
283.061817404,S1-C0,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.15,
283.061817404,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
283.061817404,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.15,
283.061817404,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.90,% Core_Clocks,,,0.00,5.42,
283.061817404,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.60,% Core_Clocks,,,0.00,5.16,
283.061817404,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
283.061817404,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
283.061817404,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.67,% Clocks,,,0.00,5.16,
283.061817404,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C1,Frontend_Bound,23.83,% Slots,,,0.00,5.15,
283.061817404,S1-C1,Backend_Bound,46.31,% Slots,,,0.00,5.15,
283.061817404,S1-C1,Retiring,29.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S1-C1,Frontend_Bound.Frontend_Latency,30.14,% Slots,,rs_events.empty_end,0.00,5.15,
283.061817404,S1-C1,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.15,
283.061817404,S1-C1,Backend_Bound.Core_Bound,31.05,% Slots,,,0.00,5.15,<==
283.061817404,S1-C1,Retiring.Microcode_Sequencer,11.44,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.15,
283.061817404,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
283.061817404,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.39,% Clocks,,idq.ms_switches,0.00,5.15,
283.061817404,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
283.061817404,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C2,Frontend_Bound,25.34,% Slots,,,0.00,5.15,
283.061817404,S1-C2,Backend_Bound,46.69,% Slots,,,0.00,5.15,
283.061817404,S1-C2,Retiring,28.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
283.061817404,S1-C2,Frontend_Bound.Frontend_Latency,24.30,% Slots,,rs_events.empty_end,0.00,5.15,
283.061817404,S1-C2,Backend_Bound.Memory_Bound,16.17,% Slots,,,0.00,5.15,
283.061817404,S1-C2,Backend_Bound.Core_Bound,30.52,% Slots,,,0.00,5.15,
283.061817404,S1-C2,Retiring.Microcode_Sequencer,10.69,% Slots,,idq.ms_uops,0.00,5.16,
283.061817404,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.15,
283.061817404,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.32,
283.061817404,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.15,
283.061817404,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
283.061817404,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
283.061817404,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.33,% Clocks,,,0.00,5.16,<==
283.061817404,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C3,Frontend_Bound,24.07,% Slots,,,0.00,5.15,
283.061817404,S1-C3,Backend_Bound,47.47,% Slots,,,0.00,5.15,
283.061817404,S1-C3,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S1-C3,Frontend_Bound.Frontend_Latency,17.49,% Slots,,rs_events.empty_end,0.00,5.15,
283.061817404,S1-C3,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.15,
283.061817404,S1-C3,Backend_Bound.Core_Bound,34.36,% Slots,,,0.00,5.15,<==
283.061817404,S1-C3,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.12,% Clocks,,,0.00,5.15,
283.061817404,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
283.061817404,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.10,% Clocks,,idq.ms_switches,0.00,5.15,
283.061817404,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
283.061817404,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C4,Backend_Bound,32.99,% Slots,,,0.00,5.15,<==
283.061817404,S1-C4,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.15,
283.061817404,S1-C4,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.15,
283.061817404,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
283.061817404,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C5,Frontend_Bound,21.29,% Slots,,,0.00,5.15,
283.061817404,S1-C5,Backend_Bound,45.98,% Slots,,,0.00,5.15,
283.061817404,S1-C5,Retiring,23.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S1-C5,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.15,
283.061817404,S1-C5,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.15,
283.061817404,S1-C5,Backend_Bound.Core_Bound,28.38,% Slots,,,0.00,5.15,<==
283.061817404,S1-C5,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.31,
283.061817404,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.34,% Clocks,,idq.ms_switches,0.00,5.15,
283.061817404,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
283.061817404,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C6,Backend_Bound,69.23,% Slots,,,0.00,5.15,
283.061817404,S1-C6,Retiring,33.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S1-C6,Backend_Bound.Memory_Bound,16.96,% Slots,,,0.00,5.15,
283.061817404,S1-C6,Backend_Bound.Core_Bound,52.27,% Slots,,,0.00,5.15,<==
283.061817404,S1-C6,Retiring.Microcode_Sequencer,14.07,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.56,% Clocks,,idq.ms_switches,0.00,5.16,
283.061817404,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
283.061817404,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C7,Backend_Bound,71.20,% Slots,,,0.00,5.15,
283.061817404,S1-C7,Retiring,35.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
283.061817404,S1-C7,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.15,
283.061817404,S1-C7,Backend_Bound.Core_Bound,56.48,% Slots,,,0.00,5.15,<==
283.061817404,S1-C7,Retiring.Microcode_Sequencer,14.02,% Slots,,idq.ms_uops,0.00,5.15,
283.061817404,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.90,% Clocks,,idq.ms_switches,0.00,5.15,
283.061817404,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
283.061817404,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
283.061817404,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
283.061817404,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
284.639983532,S0-C0,Frontend_Bound,31.36,% Slots,,,0.00,5.28,
284.639983532,S0-C0,Backend_Bound,23.58,% Slots,,,0.00,5.27,
284.639983532,S0-C0,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.3,<==
284.639983532,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.28,
284.639983532,S0-C0,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.08,
284.639983532,S0-C0,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.08,
284.639983532,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.33,
284.639983532,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
284.639983532,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.35,% Core_Clocks,,,0.00,5.07,
284.639983532,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
284.639983532,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C1,Frontend_Bound,55.89,% Slots,,,0.00,5.29,
284.639983532,S0-C1,Bad_Speculation,10.01,% Slots,,,0.00,5.27,
284.639983532,S0-C1,Backend_Bound,16.22,% Slots,,,0.00,5.27,
284.639983532,S0-C1,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
284.639983532,S0-C1,Frontend_Bound.Frontend_Latency,34.45,% Slots,,rs_events.empty_end,0.00,5.3,<==
284.639983532,S0-C1,Frontend_Bound.Frontend_Bandwidth,28.07,% Slots,,,0.00,5.29,
284.639983532,S0-C1,Bad_Speculation.Branch_Mispredicts,9.68,% Slots,,br_misp_retired.all_branches,0.00,5.2,
284.639983532,S0-C1,Backend_Bound.Memory_Bound,10.94,% Slots,,,0.00,5.08,
284.639983532,S0-C1,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.33,
284.639983532,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,0.00,5.33,
284.639983532,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
284.639983532,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.33,
284.639983532,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.83,% Core_Clocks,,,0.00,5.07,
284.639983532,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
284.639983532,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
284.639983532,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
284.639983532,S0-C2,Frontend_Bound,23.95,% Slots,,,0.00,5.29,
284.639983532,S0-C2,Backend_Bound,52.55,% Slots,,,0.00,5.27,
284.639983532,S0-C2,Retiring,37.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
284.639983532,S0-C2,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.3,
284.639983532,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.67,% Slots,,,0.00,5.29,
284.639983532,S0-C2,Backend_Bound.Memory_Bound,45.10,% Slots,,,0.00,5.07,<==
284.639983532,S0-C2,Retiring.Microcode_Sequencer,11.90,% Slots,,idq.ms_uops,0.00,5.33,
284.639983532,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.99,% Clocks,,,0.00,5.33,
284.639983532,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
284.639983532,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.83,% Clocks,,idq.ms_switches,0.00,5.33,
284.639983532,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
284.639983532,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
284.639983532,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
284.639983532,S0-C3,Frontend_Bound,30.16,% Slots,,,0.00,5.28,
284.639983532,S0-C3,Backend_Bound,42.18,% Slots,,,0.00,5.27,
284.639983532,S0-C3,Retiring,46.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
284.639983532,S0-C3,Frontend_Bound.Frontend_Latency,25.36,% Slots,,rs_events.empty_end,0.00,5.29,
284.639983532,S0-C3,Backend_Bound.Memory_Bound,35.53,% Slots,,,0.00,5.08,
284.639983532,S0-C3,Retiring.Microcode_Sequencer,8.37,% Slots,,idq.ms_uops,0.00,5.33,<==
284.639983532,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.70,% Clocks,,,0.00,5.33,
284.639983532,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
284.639983532,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.33,
284.639983532,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
284.639983532,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
284.639983532,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C4,Frontend_Bound,23.74,% Slots,,,0.00,5.28,
284.639983532,S0-C4,Backend_Bound,32.04,% Slots,,,0.00,5.27,
284.639983532,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.80,% Slots,,,0.00,5.28,
284.639983532,S0-C4,Backend_Bound.Memory_Bound,23.06,% Slots,,,0.00,5.08,
284.639983532,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.02,% Core_Clocks,,,0.00,5.07,
284.639983532,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
284.639983532,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C5,Bad_Speculation,14.86,% Slots,,,0.00,5.27,
284.639983532,S0-C5,Bad_Speculation.Branch_Mispredicts,14.71,% Slots,,br_misp_retired.all_branches,0.00,5.2,
284.639983532,S0-C5,Backend_Bound,38.45,% Slots,,,0.00,5.27,
284.639983532,S0-C5,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.08,
284.639983532,S0-C5,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.08,
284.639983532,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
284.639983532,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.45,% Clocks,,,0.00,5.32,
284.639983532,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C6,Frontend_Bound,31.68,% Slots,,,0.00,5.29,
284.639983532,S0-C6,Backend_Bound,39.37,% Slots,,,0.00,5.27,
284.639983532,S0-C6,Retiring,11.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
284.639983532,S0-C6,Frontend_Bound.Frontend_Latency,24.15,% Slots,,rs_events.empty_end,0.00,5.29,
284.639983532,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.29,
284.639983532,S0-C6,Backend_Bound.Memory_Bound,26.18,% Slots,,,0.00,5.12,
284.639983532,S0-C6,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.12,
284.639983532,S0-C6,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.33,
284.639983532,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.32,
284.639983532,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.55,% Clocks,,itlb_misses.walk_completed,0.00,5.32,
284.639983532,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
284.639983532,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.32,
284.639983532,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.32,% Core_Clocks,,,0.00,5.07,
284.639983532,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
284.639983532,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.43,% Clocks,,,0.00,5.32,
284.639983532,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C7,Frontend_Bound,39.94,% Slots,,,0.00,5.28,
284.639983532,S0-C7,Bad_Speculation,11.83,% Slots,,,0.00,5.27,
284.639983532,S0-C7,Backend_Bound,12.13,% Slots,,,0.00,5.27,
284.639983532,S0-C7,Frontend_Bound.Frontend_Latency,29.63,% Slots,,rs_events.empty_end,0.00,5.29,<==
284.639983532,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.28,
284.639983532,S0-C7,Bad_Speculation.Branch_Mispredicts,11.41,% Slots,,br_misp_retired.all_branches,0.00,5.2,
284.639983532,S0-C7,Backend_Bound.Memory_Bound,13.00,% Slots,,,0.00,5.13,
284.639983532,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.33,
284.639983532,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
284.639983532,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.86,% Core_Clocks,,,0.00,5.07,
284.639983532,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
284.639983532,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C0,Frontend_Bound,32.65,% Slots,,,0.00,5.29,
284.639983532,S1-C0,Backend_Bound,27.45,% Slots,,,0.00,5.27,
284.639983532,S1-C0,Retiring,42.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
284.639983532,S1-C0,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.29,
284.639983532,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.29,
284.639983532,S1-C0,Backend_Bound.Memory_Bound,21.56,% Slots,,,0.00,5.13,
284.639983532,S1-C0,Retiring.Microcode_Sequencer,2.28,% Slots,,idq.ms_uops,0.00,5.33,<==
284.639983532,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.33,
284.639983532,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
284.639983532,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.33,
284.639983532,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.56,% Core_Clocks,,,0.00,5.07,
284.639983532,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.48,% Core_Clocks,,,0.00,5.33,
284.639983532,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C1,Frontend_Bound,42.53,% Slots,,,0.00,5.34,
284.639983532,S1-C1,Backend_Bound,34.85,% Slots,,,0.00,5.34,
284.639983532,S1-C1,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
284.639983532,S1-C1,Frontend_Bound.Frontend_Latency,60.32,% Slots,,rs_events.empty_end,0.00,5.33,
284.639983532,S1-C1,Frontend_Bound.Frontend_Bandwidth,29.15,% Slots,,,0.00,5.34,
284.639983532,S1-C1,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.14,
284.639983532,S1-C1,Backend_Bound.Core_Bound,17.52,% Slots,,,0.00,5.14,
284.639983532,S1-C1,Retiring.Microcode_Sequencer,11.12,% Slots,,idq.ms_uops,0.00,5.24,
284.639983532,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
284.639983532,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.92,% Clocks,,idq.ms_switches,0.00,5.33,<==
284.639983532,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
284.639983532,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C2,Frontend_Bound,38.02,% Slots,,,0.00,5.33,
284.639983532,S1-C2,Backend_Bound,40.61,% Slots,,,0.00,5.33,
284.639983532,S1-C2,Retiring,32.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
284.639983532,S1-C2,Frontend_Bound.Frontend_Latency,58.54,% Slots,,rs_events.empty_end,0.00,5.33,
284.639983532,S1-C2,Backend_Bound.Memory_Bound,77.30,% Slots,,,0.00,5.14,
284.639983532,S1-C2,Retiring.Microcode_Sequencer,13.04,% Slots,,idq.ms_uops,0.00,5.24,
284.639983532,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
284.639983532,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.43,% Clocks,,idq.ms_switches,0.00,5.34,
284.639983532,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
284.639983532,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C3,Frontend_Bound,38.38,% Slots,,,0.00,5.33,
284.639983532,S1-C3,Backend_Bound,33.58,% Slots,,,0.00,5.33,
284.639983532,S1-C3,Retiring,22.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
284.639983532,S1-C3,Frontend_Bound.Frontend_Latency,31.14,% Slots,,rs_events.empty_end,0.00,5.33,<==
284.639983532,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.88,% Slots,,,0.00,5.33,
284.639983532,S1-C3,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.14,
284.639983532,S1-C3,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.14,
284.639983532,S1-C3,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.24,
284.639983532,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.33,
284.639983532,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
284.639983532,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.87,% Clocks,,idq.ms_switches,0.00,5.33,
284.639983532,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.98,% Core_Clocks,,,0.00,5.07,
284.639983532,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
284.639983532,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
284.639983532,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C4,Frontend_Bound,43.93,% Slots,,,0.00,5.33,
284.639983532,S1-C4,Backend_Bound,31.64,% Slots,,,0.00,5.33,
284.639983532,S1-C4,Retiring,20.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
284.639983532,S1-C4,Frontend_Bound.Frontend_Latency,32.58,% Slots,,rs_events.empty_end,0.00,5.33,<==
284.639983532,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.26,% Slots,,,0.00,5.33,
284.639983532,S1-C4,Backend_Bound.Memory_Bound,17.14,% Slots,,,0.00,5.14,
284.639983532,S1-C4,Backend_Bound.Core_Bound,14.50,% Slots,,,0.00,5.14,
284.639983532,S1-C4,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.24,
284.639983532,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.33,
284.639983532,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.51,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
284.639983532,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
284.639983532,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.03,% Clocks,,idq.ms_switches,0.00,5.33,
284.639983532,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.23,% Core_Clocks,,,0.00,5.08,
284.639983532,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
284.639983532,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
284.639983532,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C5,Frontend_Bound,36.92,% Slots,,,0.00,5.34,
284.639983532,S1-C5,Backend_Bound,38.18,% Slots,,,0.00,5.34,
284.639983532,S1-C5,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
284.639983532,S1-C5,Frontend_Bound.Frontend_Latency,23.84,% Slots,,rs_events.empty_end,0.00,5.33,
284.639983532,S1-C5,Backend_Bound.Memory_Bound,29.87,% Slots,,,0.00,5.14,
284.639983532,S1-C5,Retiring.Microcode_Sequencer,9.13,% Slots,,idq.ms_uops,0.00,5.33,
284.639983532,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.33,
284.639983532,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
284.639983532,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.33,
284.639983532,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
284.639983532,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
284.639983532,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C6,Frontend_Bound,23.07,% Slots,,,0.00,5.33,
284.639983532,S1-C6,Backend_Bound,30.35,% Slots,,,0.00,5.33,<==
284.639983532,S1-C6,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.14,
284.639983532,S1-C6,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.14,
284.639983532,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
284.639983532,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.39,% Clocks,,,0.00,5.33,
284.639983532,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C7,Frontend_Bound,20.35,% Slots,,,0.00,5.33,
284.639983532,S1-C7,Backend_Bound,29.65,% Slots,,,0.00,5.33,
284.639983532,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.33,
284.639983532,S1-C7,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.15,
284.639983532,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.42,% Core_Clocks,,,0.00,5.07,
284.639983532,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.05,% Core_Clocks,,,0.00,5.33,
284.639983532,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.05,% Clocks,,,0.00,5.32,<==
284.639983532,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
284.639983532,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
284.639983532,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
286.153249165,S0-C0,Frontend_Bound,33.37,% Slots,,,0.00,5.28,
286.153249165,S0-C0,Backend_Bound,18.38,% Slots,,,0.00,5.28,
286.153249165,S0-C0,Frontend_Bound.Frontend_Latency,18.48,% Slots,,rs_events.empty_end,0.00,5.28,<==
286.153249165,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.25,% Slots,,,0.00,5.28,
286.153249165,S0-C0,Backend_Bound.Memory_Bound,13.80,% Slots,,,0.00,5.08,
286.153249165,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.29,
286.153249165,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
286.153249165,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.23,% Core_Clocks,,,0.00,5.29,
286.153249165,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.38,% Core_Clocks,,,0.00,5.29,
286.153249165,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
286.153249165,S0-C1,Backend_Bound,69.82,% Slots,,,0.00,5.28,<==
286.153249165,S0-C1,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
286.153249165,S0-C1,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.2,
286.153249165,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.89,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
286.153249165,S0-C2,Frontend_Bound,29.69,% Slots,,,0.00,5.28,
286.153249165,S0-C2,Backend_Bound,48.32,% Slots,,,0.00,5.28,
286.153249165,S0-C2,Retiring,33.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
286.153249165,S0-C2,Frontend_Bound.Frontend_Latency,23.83,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.14,% Slots,,,0.00,5.28,
286.153249165,S0-C2,Backend_Bound.Memory_Bound,34.68,% Slots,,,0.00,5.07,
286.153249165,S0-C2,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.07,
286.153249165,S0-C2,Retiring.Microcode_Sequencer,10.17,% Slots,,idq.ms_uops,0.00,5.21,
286.153249165,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.54,% Clocks,,,0.00,5.29,
286.153249165,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.66,% Core_Clocks,,,0.00,5.29,
286.153249165,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,<==
286.153249165,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.67,% Clocks,,,0.00,5.28,
286.153249165,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
286.153249165,S0-C3,Frontend_Bound,29.77,% Slots,,,0.00,5.29,
286.153249165,S0-C3,Backend_Bound,50.83,% Slots,,,0.00,5.29,
286.153249165,S0-C3,Retiring,17.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
286.153249165,S0-C3,Frontend_Bound.Frontend_Latency,25.43,% Slots,,rs_events.empty_end,0.00,5.29,
286.153249165,S0-C3,Backend_Bound.Memory_Bound,33.98,% Slots,,,0.00,5.07,<==
286.153249165,S0-C3,Backend_Bound.Core_Bound,16.85,% Slots,,,0.00,5.07,
286.153249165,S0-C3,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.21,
286.153249165,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.29,
286.153249165,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.58,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
286.153249165,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
286.153249165,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.05,% Clocks,,,0.00,5.28,
286.153249165,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
286.153249165,S0-C4,Frontend_Bound,24.39,% Slots,,,0.00,5.28,
286.153249165,S0-C4,Backend_Bound,64.31,% Slots,,,0.00,5.28,<==
286.153249165,S0-C4,Retiring,14.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
286.153249165,S0-C4,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S0-C4,Backend_Bound.Memory_Bound,34.14,% Slots,,,0.00,5.07,
286.153249165,S0-C4,Backend_Bound.Core_Bound,30.17,% Slots,,,0.00,5.07,
286.153249165,S0-C4,Retiring.Microcode_Sequencer,8.11,% Slots,,idq.ms_uops,0.00,5.2,
286.153249165,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.56,% Clocks,,,0.00,5.29,
286.153249165,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.18,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
286.153249165,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.94,% Clocks,,,0.00,5.28,
286.153249165,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
286.153249165,S0-C5,Frontend_Bound,25.35,% Slots,,,0.00,5.28,
286.153249165,S0-C5,Backend_Bound,58.54,% Slots,,,0.00,5.28,
286.153249165,S0-C5,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
286.153249165,S0-C5,Frontend_Bound.Frontend_Latency,24.99,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S0-C5,Backend_Bound.Memory_Bound,80.12,% Slots,,,0.00,5.07,<==
286.153249165,S0-C5,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.21,
286.153249165,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.31,% Clocks,,,0.00,5.29,
286.153249165,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.83,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
286.153249165,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
286.153249165,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
286.153249165,S0-C6,Frontend_Bound,30.75,% Slots,,,0.00,5.28,
286.153249165,S0-C6,Backend_Bound,52.33,% Slots,,,0.00,5.28,
286.153249165,S0-C6,Retiring,14.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
286.153249165,S0-C6,Frontend_Bound.Frontend_Latency,26.51,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S0-C6,Backend_Bound.Memory_Bound,17.88,% Slots,,,0.00,5.07,
286.153249165,S0-C6,Backend_Bound.Core_Bound,34.45,% Slots,,,0.00,5.07,<==
286.153249165,S0-C6,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.21,
286.153249165,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.28,% Clocks,,,0.00,5.29,
286.153249165,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.27,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
286.153249165,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
286.153249165,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
286.153249165,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
286.153249165,S0-C7,Frontend_Bound,25.12,% Slots,,,0.00,5.28,
286.153249165,S0-C7,Bad_Speculation,12.78,% Slots,,,0.00,5.28,
286.153249165,S0-C7,Backend_Bound,31.66,% Slots,,,0.00,5.28,<==
286.153249165,S0-C7,Retiring,23.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
286.153249165,S0-C7,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S0-C7,Bad_Speculation.Branch_Mispredicts,12.47,% Slots,,br_misp_retired.all_branches,0.00,5.25,
286.153249165,S0-C7,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.06,
286.153249165,S0-C7,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.06,
286.153249165,S0-C7,Retiring.Microcode_Sequencer,3.47,% Slots,,idq.ms_uops,0.00,5.21,
286.153249165,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.29,
286.153249165,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.41,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
286.153249165,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
286.153249165,S1-C0,Frontend_Bound,21.41,% Slots,,,0.00,5.28,
286.153249165,S1-C0,Backend_Bound,45.25,% Slots,,,0.00,5.28,
286.153249165,S1-C0,Retiring,15.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
286.153249165,S1-C0,Frontend_Bound.Frontend_Latency,27.50,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S1-C0,Backend_Bound.Core_Bound,75.65,% Slots,,,0.00,5.07,
286.153249165,S1-C0,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.28,
286.153249165,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
286.153249165,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.06,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.32,% Clocks,,,0.00,5.29,<==
286.153249165,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
286.153249165,S1-C1,Backend_Bound,57.94,% Slots,,,0.00,5.28,<==
286.153249165,S1-C1,Retiring,28.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
286.153249165,S1-C1,Retiring.Microcode_Sequencer,10.03,% Slots,,idq.ms_uops,0.00,5.27,
286.153249165,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.67,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
286.153249165,S1-C2,Frontend_Bound,20.08,% Slots,,,0.00,5.28,
286.153249165,S1-C2,Backend_Bound,54.87,% Slots,,,0.00,5.28,
286.153249165,S1-C2,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
286.153249165,S1-C2,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S1-C2,Backend_Bound.Memory_Bound,33.21,% Slots,,,0.00,5.06,
286.153249165,S1-C2,Backend_Bound.Core_Bound,21.65,% Slots,,,0.00,5.06,
286.153249165,S1-C2,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.27,
286.153249165,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.28,
286.153249165,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.48,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
286.153249165,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.28,
286.153249165,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
286.153249165,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
286.153249165,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.83,% Clocks,,,0.00,5.29,
286.153249165,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
286.153249165,S1-C3,Frontend_Bound,31.22,% Slots,,,0.00,5.28,
286.153249165,S1-C3,Backend_Bound,40.35,% Slots,,,0.00,5.28,
286.153249165,S1-C3,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
286.153249165,S1-C3,Frontend_Bound.Frontend_Latency,30.12,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S1-C3,Backend_Bound.Memory_Bound,37.80,% Slots,,,0.00,5.06,
286.153249165,S1-C3,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.27,
286.153249165,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.29,
286.153249165,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
286.153249165,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
286.153249165,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
286.153249165,S1-C4,Frontend_Bound,20.52,% Slots,,,0.00,5.28,
286.153249165,S1-C4,Backend_Bound,49.21,% Slots,,,0.00,5.28,<==
286.153249165,S1-C4,Retiring,22.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
286.153249165,S1-C4,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S1-C4,Retiring.Microcode_Sequencer,9.43,% Slots,,idq.ms_uops,0.00,5.28,
286.153249165,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.14,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
286.153249165,S1-C5,Backend_Bound,49.10,% Slots,,,0.00,5.28,
286.153249165,S1-C5,Retiring,25.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
286.153249165,S1-C5,Backend_Bound.Memory_Bound,93.11,% Slots,,,0.00,5.06,
286.153249165,S1-C5,Retiring.Microcode_Sequencer,11.19,% Slots,,idq.ms_uops,0.00,5.19,
286.153249165,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.48,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
286.153249165,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
286.153249165,S1-C6,Frontend_Bound,25.30,% Slots,,,0.00,5.28,
286.153249165,S1-C6,Backend_Bound,45.13,% Slots,,,0.00,5.28,
286.153249165,S1-C6,Retiring,21.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
286.153249165,S1-C6,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.28,
286.153249165,S1-C6,Backend_Bound.Memory_Bound,53.01,% Slots,,,0.00,5.06,
286.153249165,S1-C6,Retiring.Microcode_Sequencer,7.76,% Slots,,idq.ms_uops,0.00,5.19,
286.153249165,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.29,
286.153249165,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
286.153249165,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.29,
286.153249165,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
286.153249165,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
286.153249165,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
286.153249165,S1-C7,Backend_Bound,32.85,% Slots,,,0.00,5.28,
286.153249165,S1-C7,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.06,
286.153249165,S1-C7,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.06,
286.153249165,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
286.153249165,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.37,% Clocks,,,0.00,5.28,<==
286.153249165,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
286.153249165,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
286.153249165,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
286.153249165,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
286.153249165,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
286.153249165,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
286.153249165,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
286.153249165,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
286.153249165,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
286.153249165,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
286.153249165,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
286.153249165,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
286.153249165,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
286.153249165,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
286.153249165,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
286.153249165,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
286.153249165,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
287.667780335,S0-C0,Frontend_Bound,31.86,% Slots,,,0.00,5.28,<==
287.667780335,S0-C0,Bad_Speculation,10.28,% Slots,,,0.00,5.28,
287.667780335,S0-C0,Backend_Bound,16.34,% Slots,,,0.00,5.28,
287.667780335,S0-C0,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.28,
287.667780335,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.28,
287.667780335,S0-C0,Bad_Speculation.Branch_Mispredicts,10.02,% Slots,,br_misp_retired.all_branches,0.00,5.04,
287.667780335,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.21,
287.667780335,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
287.667780335,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.70,% Core_Clocks,,,0.00,5.28,
287.667780335,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
287.667780335,S0-C1,Backend_Bound,39.17,% Slots,,,0.00,5.28,<==
287.667780335,S0-C1,Backend_Bound.Memory_Bound,21.84,% Slots,,,0.00,5.28,
287.667780335,S0-C1,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.28,
287.667780335,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,20.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
287.667780335,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
287.667780335,S0-C2,Frontend_Bound,27.26,% Slots,,,0.00,5.29,
287.667780335,S0-C2,Backend_Bound,43.38,% Slots,,,0.00,5.29,<==
287.667780335,S0-C2,Retiring,25.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
287.667780335,S0-C2,Frontend_Bound.Frontend_Latency,26.89,% Slots,,rs_events.empty_end,0.00,5.29,
287.667780335,S0-C2,Backend_Bound.Memory_Bound,23.20,% Slots,,,0.00,5.29,
287.667780335,S0-C2,Backend_Bound.Core_Bound,20.18,% Slots,,,0.00,5.29,
287.667780335,S0-C2,Retiring.Microcode_Sequencer,4.09,% Slots,,idq.ms_uops,0.00,5.05,
287.667780335,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.06,% Clocks,,,0.00,5.21,
287.667780335,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
287.667780335,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.15,
287.667780335,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
287.667780335,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
287.667780335,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
287.667780335,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.45,% Clocks,,,0.00,5.28,
287.667780335,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
287.667780335,S0-C3,Frontend_Bound,35.58,% Slots,,,0.00,5.29,
287.667780335,S0-C3,Backend_Bound,25.58,% Slots,,,0.00,5.29,
287.667780335,S0-C3,Frontend_Bound.Frontend_Latency,24.48,% Slots,,rs_events.empty_end,0.00,5.29,
287.667780335,S0-C3,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.28,
287.667780335,S0-C3,Backend_Bound.Core_Bound,11.89,% Slots,,,0.00,5.28,
287.667780335,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
287.667780335,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,21.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
287.667780335,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
287.667780335,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
287.667780335,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.91,% Clocks,,,0.00,5.28,
287.667780335,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C4,Frontend_Bound,20.31,% Slots,,,0.00,5.28,
287.667780335,S0-C4,Backend_Bound,62.77,% Slots,,,0.00,5.28,
287.667780335,S0-C4,Retiring,13.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
287.667780335,S0-C4,Frontend_Bound.Frontend_Latency,37.29,% Slots,,rs_events.empty_end,0.00,5.28,
287.667780335,S0-C4,Backend_Bound.Memory_Bound,64.61,% Slots,,,0.00,5.28,<==
287.667780335,S0-C4,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.06,
287.667780335,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.45,% Clocks,,,0.00,5.21,
287.667780335,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
287.667780335,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.46,% Clocks,,idq.ms_switches,0.00,5.14,
287.667780335,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
287.667780335,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
287.667780335,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
287.667780335,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C5,Frontend_Bound,28.62,% Slots,,,0.00,5.28,
287.667780335,S0-C5,Backend_Bound,52.49,% Slots,,,0.00,5.28,<==
287.667780335,S0-C5,Retiring,14.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
287.667780335,S0-C5,Frontend_Bound.Frontend_Latency,31.72,% Slots,,rs_events.empty_end,0.00,5.28,
287.667780335,S0-C5,Backend_Bound.Memory_Bound,25.73,% Slots,,,0.00,5.28,
287.667780335,S0-C5,Backend_Bound.Core_Bound,26.77,% Slots,,,0.00,5.28,
287.667780335,S0-C5,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.06,
287.667780335,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.27,% Clocks,,,0.00,5.21,
287.667780335,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
287.667780335,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.14,
287.667780335,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
287.667780335,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
287.667780335,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.39,% Clocks,,,0.00,5.28,
287.667780335,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C6,Frontend_Bound,51.85,% Slots,,,0.00,5.29,
287.667780335,S0-C6,Retiring,24.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
287.667780335,S0-C6,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.29,
287.667780335,S0-C6,Frontend_Bound.Frontend_Bandwidth,53.55,% Slots,,,0.00,5.29,
287.667780335,S0-C6,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.06,
287.667780335,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.74,% Clocks,,,0.00,5.21,
287.667780335,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
287.667780335,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.15,
287.667780335,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.23,% Core_Clocks,,,0.00,5.28,<==
287.667780335,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C7,Backend_Bound,73.10,% Slots,,,0.00,5.29,
287.667780335,S0-C7,Backend_Bound.Memory_Bound,31.03,% Slots,,,0.00,5.28,
287.667780335,S0-C7,Backend_Bound.Core_Bound,42.07,% Slots,,,0.00,5.28,<==
287.667780335,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
287.667780335,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
287.667780335,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C0,Backend_Bound,43.46,% Slots,,,0.00,5.28,
287.667780335,S1-C0,Backend_Bound.Memory_Bound,34.73,% Slots,,,0.00,5.28,
287.667780335,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,19.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
287.667780335,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C1,Frontend_Bound,41.32,% Slots,,,0.00,5.28,
287.667780335,S1-C1,Backend_Bound,25.91,% Slots,,,0.00,5.28,
287.667780335,S1-C1,Retiring,5.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
287.667780335,S1-C1,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,0.00,5.28,<==
287.667780335,S1-C1,Backend_Bound.Memory_Bound,21.97,% Slots,,,0.00,5.28,
287.667780335,S1-C1,Retiring.Microcode_Sequencer,3.35,% Slots,,idq.ms_uops,0.00,5.28,
287.667780335,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.69,% Clocks,,,0.00,5.22,
287.667780335,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
287.667780335,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.53,% Clocks,,idq.ms_switches,0.00,5.16,
287.667780335,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
287.667780335,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C2,Frontend_Bound,36.27,% Slots,,,0.00,5.28,
287.667780335,S1-C2,Backend_Bound,39.85,% Slots,,,0.00,5.28,
287.667780335,S1-C2,Backend_Bound.Memory_Bound,28.65,% Slots,,,0.00,5.28,
287.667780335,S1-C2,Backend_Bound.Core_Bound,11.20,% Slots,,,0.00,5.28,
287.667780335,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.22,
287.667780335,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
287.667780335,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
287.667780335,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.98,% Clocks,,,0.00,5.28,
287.667780335,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C3,Frontend_Bound,28.50,% Slots,,,0.00,5.29,
287.667780335,S1-C3,Backend_Bound,39.89,% Slots,,,0.00,5.29,
287.667780335,S1-C3,Retiring,44.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
287.667780335,S1-C3,Frontend_Bound.Frontend_Latency,36.42,% Slots,,rs_events.empty_end,0.00,5.29,
287.667780335,S1-C3,Backend_Bound.Memory_Bound,72.82,% Slots,,,0.00,5.29,
287.667780335,S1-C3,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.28,<==
287.667780335,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.91,% Clocks,,,0.00,5.23,
287.667780335,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
287.667780335,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.97,% Clocks,,idq.ms_switches,0.00,5.16,
287.667780335,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
287.667780335,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
287.667780335,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
287.667780335,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C4,Frontend_Bound,43.24,% Slots,,,0.00,5.29,
287.667780335,S1-C4,Backend_Bound,34.43,% Slots,,,0.00,5.29,
287.667780335,S1-C4,Retiring,14.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
287.667780335,S1-C4,Frontend_Bound.Frontend_Latency,49.60,% Slots,,rs_events.empty_end,0.00,5.28,<==
287.667780335,S1-C4,Backend_Bound.Memory_Bound,30.60,% Slots,,,0.00,5.28,
287.667780335,S1-C4,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.28,
287.667780335,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.23,
287.667780335,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
287.667780335,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.94,% Clocks,,idq.ms_switches,0.00,5.16,
287.667780335,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,
287.667780335,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
287.667780335,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
287.667780335,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C5,Frontend_Bound,37.83,% Slots,,,0.00,5.29,
287.667780335,S1-C5,Bad_Speculation,11.78,% Slots,,,0.00,5.29,
287.667780335,S1-C5,Backend_Bound,25.01,% Slots,,,0.00,5.29,
287.667780335,S1-C5,Retiring,6.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
287.667780335,S1-C5,Frontend_Bound.Frontend_Latency,32.34,% Slots,,rs_events.empty_end,0.00,5.29,
287.667780335,S1-C5,Bad_Speculation.Branch_Mispredicts,11.36,% Slots,,br_misp_retired.all_branches,0.00,5.28,
287.667780335,S1-C5,Backend_Bound.Core_Bound,31.54,% Slots,,,0.00,5.29,
287.667780335,S1-C5,Retiring.Microcode_Sequencer,3.30,% Slots,,idq.ms_uops,0.00,5.06,
287.667780335,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
287.667780335,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,0.00,5.17,
287.667780335,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C6,Frontend_Bound,47.72,% Slots,,,0.00,5.28,
287.667780335,S1-C6,Backend_Bound,32.28,% Slots,,,0.00,5.28,
287.667780335,S1-C6,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
287.667780335,S1-C6,Frontend_Bound.Frontend_Latency,50.47,% Slots,,rs_events.empty_end,0.00,5.28,<==
287.667780335,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.28,
287.667780335,S1-C6,Backend_Bound.Core_Bound,51.72,% Slots,,,0.00,5.28,
287.667780335,S1-C6,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.06,
287.667780335,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.83,% Clocks,,,0.00,5.24,
287.667780335,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
287.667780335,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.54,% Clocks,,idq.ms_switches,0.00,5.17,
287.667780335,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.48,% Core_Clocks,,,0.00,5.29,
287.667780335,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C7,Frontend_Bound,24.22,% Slots,,,0.00,5.29,
287.667780335,S1-C7,Backend_Bound,31.76,% Slots,,,0.00,5.29,
287.667780335,S1-C7,Retiring,11.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
287.667780335,S1-C7,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.29,
287.667780335,S1-C7,Backend_Bound.Memory_Bound,45.49,% Slots,,,0.00,5.29,
287.667780335,S1-C7,Retiring.Microcode_Sequencer,3.79,% Slots,,idq.ms_uops,0.00,5.05,
287.667780335,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.24,
287.667780335,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
287.667780335,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.17,
287.667780335,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,21.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.02,<==
287.667780335,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
287.667780335,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
287.667780335,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
287.667780335,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
289.136853072,S0-C0,Frontend_Bound,34.61,% Slots,,,0.00,5.17,<==
289.136853072,S0-C0,Backend_Bound,15.58,% Slots,,,0.00,5.17,
289.136853072,S0-C0,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.17,
289.136853072,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.25,% Slots,,,0.00,5.17,
289.136853072,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.17,
289.136853072,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
289.136853072,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.59,% Core_Clocks,,,0.00,5.45,
289.136853072,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S0-C1,Frontend_Bound,34.50,% Slots,,,0.00,5.17,
289.136853072,S0-C1,Backend_Bound,38.85,% Slots,,,0.00,5.17,
289.136853072,S0-C1,Retiring,31.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S0-C1,Frontend_Bound.Frontend_Latency,44.35,% Slots,,rs_events.empty_end,0.00,5.17,
289.136853072,S0-C1,Frontend_Bound.Frontend_Bandwidth,25.20,% Slots,,,0.00,5.17,
289.136853072,S0-C1,Backend_Bound.Core_Bound,30.73,% Slots,,,0.00,5.17,<==
289.136853072,S0-C1,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.17,
289.136853072,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
289.136853072,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.48,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.97,% Core_Clocks,,,0.00,5.45,
289.136853072,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S0-C2,Backend_Bound,86.67,% Slots,,,0.00,5.17,
289.136853072,S0-C2,Backend_Bound.Memory_Bound,39.01,% Slots,,,0.00,5.17,
289.136853072,S0-C2,Backend_Bound.Core_Bound,47.67,% Slots,,,0.00,5.17,<==
289.136853072,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
289.136853072,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
289.136853072,S0-C3,Frontend_Bound,32.83,% Slots,,,0.00,5.17,
289.136853072,S0-C3,Bad_Speculation,15.04,% Slots,,,0.00,5.17,
289.136853072,S0-C3,Backend_Bound,14.85,% Slots,,,0.00,5.17,
289.136853072,S0-C3,Retiring,4.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S0-C3,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.17,<==
289.136853072,S0-C3,Bad_Speculation.Branch_Mispredicts,14.87,% Slots,,br_misp_retired.all_branches,0.00,5.17,
289.136853072,S0-C3,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.17,
289.136853072,S0-C3,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,0.00,5.17,
289.136853072,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
289.136853072,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.98,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S0-C4,Backend_Bound,66.13,% Slots,,,0.00,5.17,<==
289.136853072,S0-C4,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S0-C4,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.60,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S0-C5,Frontend_Bound,30.13,% Slots,,,0.00,5.17,
289.136853072,S0-C5,Backend_Bound,49.33,% Slots,,,0.00,5.17,
289.136853072,S0-C5,Retiring,18.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
289.136853072,S0-C5,Frontend_Bound.Frontend_Latency,35.17,% Slots,,rs_events.empty_end,0.00,5.17,
289.136853072,S0-C5,Backend_Bound.Memory_Bound,35.40,% Slots,,,0.00,5.17,
289.136853072,S0-C5,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.17,
289.136853072,S0-C5,Retiring.Microcode_Sequencer,11.70,% Slots,,idq.ms_uops,0.00,5.17,
289.136853072,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.17,
289.136853072,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
289.136853072,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.64,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
289.136853072,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,<==
289.136853072,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.70,% Clocks,,,0.00,5.17,
289.136853072,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
289.136853072,S0-C6,Frontend_Bound,39.73,% Slots,,,0.00,5.17,
289.136853072,S0-C6,Backend_Bound,35.88,% Slots,,,0.00,5.17,
289.136853072,S0-C6,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S0-C6,Frontend_Bound.Frontend_Latency,54.85,% Slots,,rs_events.empty_end,0.00,5.17,<==
289.136853072,S0-C6,Backend_Bound.Memory_Bound,41.98,% Slots,,,0.00,5.17,
289.136853072,S0-C6,Retiring.Microcode_Sequencer,12.22,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.17,
289.136853072,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
289.136853072,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
289.136853072,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
289.136853072,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S0-C7,Frontend_Bound,36.45,% Slots,,,0.00,5.17,
289.136853072,S0-C7,Backend_Bound,41.16,% Slots,,,0.00,5.17,
289.136853072,S0-C7,Retiring,19.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S0-C7,Frontend_Bound.Frontend_Latency,59.63,% Slots,,rs_events.empty_end,0.00,5.17,
289.136853072,S0-C7,Frontend_Bound.Frontend_Bandwidth,27.38,% Slots,,,0.00,5.17,
289.136853072,S0-C7,Backend_Bound.Memory_Bound,79.77,% Slots,,,0.00,5.17,<==
289.136853072,S0-C7,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.17,
289.136853072,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
289.136853072,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.82,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.58,% Core_Clocks,,,0.00,5.45,
289.136853072,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
289.136853072,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
289.136853072,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S1-C0,Frontend_Bound,46.96,% Slots,,,0.00,5.17,
289.136853072,S1-C0,Bad_Speculation,11.78,% Slots,,,0.00,5.17,
289.136853072,S1-C0,Retiring,9.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
289.136853072,S1-C0,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.17,<==
289.136853072,S1-C0,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.17,
289.136853072,S1-C0,Retiring.Microcode_Sequencer,7.76,% Slots,,idq.ms_uops,0.00,5.17,
289.136853072,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.18,
289.136853072,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
289.136853072,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.18,
289.136853072,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
289.136853072,S1-C1,Frontend_Bound,49.68,% Slots,,,0.00,5.17,
289.136853072,S1-C1,Backend_Bound,28.19,% Slots,,,0.00,5.17,
289.136853072,S1-C1,Retiring,47.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S1-C1,Frontend_Bound.Frontend_Latency,17.36,% Slots,,rs_events.empty_end,0.00,5.17,
289.136853072,S1-C1,Frontend_Bound.Frontend_Bandwidth,92.86,% Slots,,,0.00,5.17,
289.136853072,S1-C1,Backend_Bound.Memory_Bound,32.32,% Slots,,,0.00,5.17,
289.136853072,S1-C1,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.18,
289.136853072,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
289.136853072,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.16,% Clocks,,idq.ms_switches,0.00,5.18,
289.136853072,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.51,% Core_Clocks,,,0.00,5.45,<==
289.136853072,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
289.136853072,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
289.136853072,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
289.136853072,S1-C2,Frontend_Bound,35.38,% Slots,,,0.00,5.17,
289.136853072,S1-C2,Backend_Bound,41.26,% Slots,,,0.00,5.17,
289.136853072,S1-C2,Retiring,10.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
289.136853072,S1-C2,Frontend_Bound.Frontend_Latency,26.45,% Slots,,rs_events.empty_end,0.00,5.17,
289.136853072,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.17,
289.136853072,S1-C2,Backend_Bound.Memory_Bound,29.80,% Slots,,,0.00,5.17,
289.136853072,S1-C2,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.17,
289.136853072,S1-C2,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.17,
289.136853072,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.33,% Clocks,,,0.00,5.17,
289.136853072,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
289.136853072,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.44,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.74,% Core_Clocks,,,0.00,5.44,
289.136853072,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,<==
289.136853072,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
289.136853072,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
289.136853072,S1-C3,Frontend_Bound,49.47,% Slots,,,0.00,5.17,
289.136853072,S1-C3,Backend_Bound,28.69,% Slots,,,0.00,5.17,
289.136853072,S1-C3,Retiring,12.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S1-C3,Frontend_Bound.Frontend_Bandwidth,80.41,% Slots,,,0.00,5.17,
289.136853072,S1-C3,Backend_Bound.Memory_Bound,18.96,% Slots,,,0.00,5.17,
289.136853072,S1-C3,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.16,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.20,% Core_Clocks,,,0.00,5.45,<==
289.136853072,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
289.136853072,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
289.136853072,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
289.136853072,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
289.136853072,S1-C4,Frontend_Bound,45.35,% Slots,,,0.00,5.16,
289.136853072,S1-C4,Backend_Bound,33.56,% Slots,,,0.00,5.16,
289.136853072,S1-C4,Retiring,10.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S1-C4,Frontend_Bound.Frontend_Latency,26.73,% Slots,,rs_events.empty_end,0.00,5.16,
289.136853072,S1-C4,Frontend_Bound.Frontend_Bandwidth,37.53,% Slots,,,0.00,5.16,
289.136853072,S1-C4,Backend_Bound.Memory_Bound,24.53,% Slots,,,0.00,5.16,
289.136853072,S1-C4,Retiring.Microcode_Sequencer,7.17,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.18,
289.136853072,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
289.136853072,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.18,
289.136853072,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.80,% Core_Clocks,,,0.00,5.44,<==
289.136853072,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
289.136853072,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
289.136853072,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S1-C5,Frontend_Bound,31.97,% Slots,,,0.00,5.16,<==
289.136853072,S1-C5,Bad_Speculation,12.96,% Slots,,,0.00,5.16,
289.136853072,S1-C5,Backend_Bound,29.44,% Slots,,,0.00,5.16,
289.136853072,S1-C5,Retiring,11.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S1-C5,Bad_Speculation.Branch_Mispredicts,12.79,% Slots,,br_misp_retired.all_branches,0.00,5.16,
289.136853072,S1-C5,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.16,
289.136853072,S1-C5,Backend_Bound.Core_Bound,12.71,% Slots,,,0.00,5.16,
289.136853072,S1-C5,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.17,
289.136853072,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
289.136853072,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
289.136853072,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.77,% Clocks,,,0.00,5.17,
289.136853072,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S1-C6,Frontend_Bound,42.36,% Slots,,,0.00,5.17,
289.136853072,S1-C6,Backend_Bound,35.93,% Slots,,,0.00,5.17,
289.136853072,S1-C6,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,0.00,5.17,
289.136853072,S1-C6,Frontend_Bound.Frontend_Bandwidth,47.27,% Slots,,,0.00,5.17,
289.136853072,S1-C6,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.17,
289.136853072,S1-C6,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.17,
289.136853072,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.57,% Core_Clocks,,,0.00,5.45,<==
289.136853072,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
289.136853072,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
289.136853072,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.65,% Clocks,,,0.00,5.17,
289.136853072,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
289.136853072,S1-C7,Frontend_Bound,35.70,% Slots,,,0.00,5.16,
289.136853072,S1-C7,Backend_Bound,40.50,% Slots,,,0.00,5.16,
289.136853072,S1-C7,Retiring,11.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
289.136853072,S1-C7,Frontend_Bound.Frontend_Latency,80.00,% Slots,,rs_events.empty_end,0.00,5.16,
289.136853072,S1-C7,Backend_Bound.Core_Bound,86.36,% Slots,,,0.00,5.16,
289.136853072,S1-C7,Retiring.Microcode_Sequencer,9.37,% Slots,,idq.ms_uops,0.00,5.16,
289.136853072,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.18,
289.136853072,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
289.136853072,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.18,
289.136853072,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.65,% Clocks,,,0.00,5.17,<==
289.136853072,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
289.136853072,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
289.136853072,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
289.136853072,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
289.136853072,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
289.136853072,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
289.136853072,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
289.136853072,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
289.136853072,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
289.136853072,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
289.136853072,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
289.136853072,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
289.136853072,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
289.136853072,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
289.136853072,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
289.136853072,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
289.136853072,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
