{"BEFORE":"        if dev.simulate:\n            self.quantize = Quantize(num_bits=dev.DATA_BITS + output_shift if not wide else 1)\n            bits = dev.ACTIVATION_BITS if not wide else dev.FULL_ACC_BITS\n            self.clamp = Clamp(min_val=-(2**(bits-1)), max_val=2**(bits-1)-1)\n        else:\n            self.quantize = Empty()\n            self.clamp = Clamp(min_val=-1., max_val=1.)  # Do not combine with ReLU\n\n        self.activate = get_activation(activation)\n","AFTER":"        assert not wide or activation is None\n\n        self.linear = nn.Linear(in_features, out_features, bias)\n\n        self.quantize, self.clamp = quantize_clamp(wide, output_shift)\n"}