
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M200_W3/run.tcl
# read_verilog -sv runs/M200_W3/sum_signed.sv
# read_xdc runs/M200_W3/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2573260
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.043 ; gain = 239.832 ; free physical = 138109 ; free virtual = 209476
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.030; parent = 2372.927; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.090; parent = 3040.016; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W3/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W3/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.980 ; gain = 315.770 ; free physical = 138061 ; free virtual = 209429
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.030; parent = 2372.927; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4086.059; parent = 3112.984; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3130.793 ; gain = 333.582 ; free physical = 138061 ; free virtual = 209429
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.030; parent = 2372.927; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.871; parent = 3130.797; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3130.793 ; gain = 333.582 ; free physical = 138061 ; free virtual = 209429
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.030; parent = 2372.927; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.871; parent = 3130.797; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3130.793 ; gain = 0.000 ; free physical = 138061 ; free virtual = 209429
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W3/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W3/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.512 ; gain = 0.000 ; free physical = 138215 ; free virtual = 209583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3297.512 ; gain = 0.000 ; free physical = 138216 ; free virtual = 209584
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.512 ; gain = 500.301 ; free physical = 138329 ; free virtual = 209696
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.827; parent = 2382.724; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.574; parent = 3265.500; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.512 ; gain = 500.301 ; free physical = 138333 ; free virtual = 209701
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.827; parent = 2382.724; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.574; parent = 3265.500; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.512 ; gain = 500.301 ; free physical = 138337 ; free virtual = 209705
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.827; parent = 2382.724; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.574; parent = 3265.500; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.512 ; gain = 500.301 ; free physical = 138342 ; free virtual = 209711
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.827; parent = 2382.724; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.574; parent = 3265.500; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 12    
	   2 Input    6 Bit       Adders := 25    
	   2 Input    5 Bit       Adders := 50    
	   2 Input    4 Bit       Adders := 100   
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 28    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3297.512 ; gain = 500.301 ; free physical = 138469 ; free virtual = 209843
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.827; parent = 2382.724; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.574; parent = 3265.500; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3671.887 ; gain = 874.676 ; free physical = 138052 ; free virtual = 209426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.929; parent = 2955.856; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4644.965; parent = 3671.891; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3675.887 ; gain = 878.676 ; free physical = 138048 ; free virtual = 209422
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.948; parent = 2959.876; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4648.965; parent = 3675.891; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3702.926 ; gain = 905.715 ; free physical = 138051 ; free virtual = 209425
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.722; parent = 2964.649; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4676.004; parent = 3702.930; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3711.832 ; gain = 914.621 ; free physical = 138048 ; free virtual = 209422
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.905; parent = 2964.833; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.910; parent = 3711.836; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3711.832 ; gain = 914.621 ; free physical = 138050 ; free virtual = 209424
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.925; parent = 2964.853; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.910; parent = 3711.836; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3711.832 ; gain = 914.621 ; free physical = 138052 ; free virtual = 209426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.956; parent = 2964.884; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.910; parent = 3711.836; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3711.832 ; gain = 914.621 ; free physical = 138054 ; free virtual = 209428
Synthesis current peak Physical Memory [PSS] (MB): peak = 3219.019; parent = 2964.946; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.910; parent = 3711.836; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3711.832 ; gain = 914.621 ; free physical = 138054 ; free virtual = 209428
Synthesis current peak Physical Memory [PSS] (MB): peak = 3219.019; parent = 2964.946; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.910; parent = 3711.836; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3711.832 ; gain = 914.621 ; free physical = 138058 ; free virtual = 209433
Synthesis current peak Physical Memory [PSS] (MB): peak = 3219.050; parent = 2964.978; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.910; parent = 3711.836; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer8_reg        | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer63_reg[5] | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    30|
|3     |LUT1   |    24|
|4     |LUT2   |   348|
|5     |LUT3   |   125|
|6     |LUT4   |   175|
|7     |LUT5   |    50|
|8     |LUT6   |   350|
|9     |SRL16E |     7|
|10    |FDRE   |  1005|
|11    |IBUF   |   603|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3711.832 ; gain = 914.621 ; free physical = 138058 ; free virtual = 209433
Synthesis current peak Physical Memory [PSS] (MB): peak = 3219.065; parent = 2964.993; children = 254.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.910; parent = 3711.836; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3711.832 ; gain = 747.902 ; free physical = 138059 ; free virtual = 209433
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3711.840 ; gain = 914.621 ; free physical = 138061 ; free virtual = 209435
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3725.770 ; gain = 0.000 ; free physical = 138185 ; free virtual = 209560
INFO: [Netlist 29-17] Analyzing 634 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W3/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W3/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3788.406 ; gain = 0.000 ; free physical = 138145 ; free virtual = 209519
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 604 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 603 instances

Synth Design complete, checksum: 950ad312
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 3788.406 ; gain = 2083.984 ; free physical = 138195 ; free virtual = 209569
# report_utilization -file runs/M200_W3/util.rpt
# report_timing_summary -file runs/M200_W3/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4567.410 ; gain = 779.004 ; free physical = 137668 ; free virtual = 209042
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:45:57 2025...
