{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480874395877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480874395878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 09:59:55 2016 " "Processing started: Sun Dec 04 09:59:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480874395878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480874395878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simon_says -c simon_says " "Command: quartus_map --read_settings_files=on --write_settings_files=off simon_says -c simon_says" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480874395878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1480874396161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file double_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_seven_seg-Behavioral " "Found design unit 1: double_seven_seg-Behavioral" {  } { { "double_seven_seg.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/double_seven_seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396517 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_seven_seg " "Found entity 1: double_seven_seg" {  } { { "double_seven_seg.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/double_seven_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480874396517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-DesingGame " "Found design unit 1: vga-DesingGame" {  } { { "vga.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396519 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480874396519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "counter.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396522 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480874396522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "register_file.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396524 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480874396524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavior " "Found design unit 1: top-behavior" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396527 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480874396527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simon_says.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simon_says.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simon_says-behavior " "Found design unit 1: simon_says-behavior" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396529 ""} { "Info" "ISGN_ENTITY_NAME" "1 simon_says " "Found entity 1: simon_says" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480874396529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file backup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behavior " "Found design unit 1: test-behavior" {  } { { "backup.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/backup.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396538 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "backup.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/backup.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480874396538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480874396538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480874396566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simon_says simon_says:GAME " "Elaborating entity \"simon_says\" for hierarchy \"simon_says:GAME\"" {  } { { "top.vhd" "GAME" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480874396569 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "states\[0\] simon_says.vhd(282) " "Inferred latch for \"states\[0\]\" at simon_says.vhd(282)" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480874396572 "|top|simon_says:GAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "states\[1\] simon_says.vhd(282) " "Inferred latch for \"states\[1\]\" at simon_says.vhd(282)" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480874396572 "|top|simon_says:GAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "states\[2\] simon_says.vhd(282) " "Inferred latch for \"states\[2\]\" at simon_says.vhd(282)" {  } { { "simon_says.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480874396572 "|top|simon_says:GAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter simon_says:GAME\|counter:Rand " "Elaborating entity \"counter\" for hierarchy \"simon_says:GAME\|counter:Rand\"" {  } { { "simon_says.vhd" "Rand" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480874396573 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pre_Q counter.vhd(27) " "VHDL Process Statement warning at counter.vhd(27): signal \"Pre_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1480874396574 "|top|simon_says:GAME|counter:Rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file simon_says:GAME\|register_file:Reg " "Elaborating entity \"register_file\" for hierarchy \"simon_says:GAME\|register_file:Reg\"" {  } { { "simon_says.vhd" "Reg" { Text "D:/altera/13.1/quartus/my_designs/simon_says/simon_says.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480874396575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:VGA_DISPLAY " "Elaborating entity \"vga\" for hierarchy \"vga:VGA_DISPLAY\"" {  } { { "top.vhd" "VGA_DISPLAY" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480874396578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_seven_seg double_seven_seg:SevenSeg1 " "Elaborating entity \"double_seven_seg\" for hierarchy \"double_seven_seg:SevenSeg1\"" {  } { { "top.vhd" "SevenSeg1" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480874396580 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "double_seven_seg:SevenSeg1\|Ram0 " "RAM logic \"double_seven_seg:SevenSeg1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "double_seven_seg.vhd" "Ram0" { Text "D:/altera/13.1/quartus/my_designs/simon_says/double_seven_seg.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1480874396877 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "double_seven_seg:SevenSeg2\|Ram0 " "RAM logic \"double_seven_seg:SevenSeg2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "double_seven_seg.vhd" "Ram0" { Text "D:/altera/13.1/quartus/my_designs/simon_says/double_seven_seg.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1480874396877 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simon_says:GAME\|register_file:Reg\|registers " "RAM logic \"simon_says:GAME\|register_file:Reg\|registers\" is uninferred due to inappropriate RAM size" {  } { { "register_file.vhd" "registers" { Text "D:/altera/13.1/quartus/my_designs/simon_says/register_file.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1480874396877 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1480874396877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480874397523 "|top|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "blank VCC " "Pin \"blank\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480874397523 "|top|blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "levelDisplay\[8\] GND " "Pin \"levelDisplay\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480874397523 "|top|levelDisplay[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triesDisplay\[8\] GND " "Pin \"triesDisplay\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480874397523 "|top|triesDisplay[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480874397523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1480874397670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480874398212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480874398212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480874398297 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480874398297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480874398297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480874398297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480874398336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 09:59:58 2016 " "Processing ended: Sun Dec 04 09:59:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480874398336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480874398336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480874398336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480874398336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480874400099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480874400101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 09:59:59 2016 " "Processing started: Sun Dec 04 09:59:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480874400101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480874400101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simon_says -c simon_says " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simon_says -c simon_says" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480874400102 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480874400230 ""}
{ "Info" "0" "" "Project  = simon_says" {  } {  } 0 0 "Project  = simon_says" 0 0 "Fitter" 0 0 1480874400231 ""}
{ "Info" "0" "" "Revision = simon_says" {  } {  } 0 0 "Revision = simon_says" 0 0 "Fitter" 0 0 1480874400231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480874400354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simon_says EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"simon_says\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480874400364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480874400446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480874400446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480874400607 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480874400620 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480874401190 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480874401190 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 927 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480874401195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 929 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480874401195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 931 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480874401195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 933 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480874401195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 935 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480874401195 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480874401195 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480874401198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simon_says.sdc " "Synopsys Design Constraints File file not found: 'simon_says.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480874403335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480874403336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480874403340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480874403341 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480874403341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480874403374 ""}  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 18 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 916 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480874403374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:VGA_DISPLAY\|clk25  " "Automatically promoted node vga:VGA_DISPLAY\|clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480874403374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:VGA_DISPLAY\|clk25~0 " "Destination node vga:VGA_DISPLAY\|clk25~0" {  } { { "vga.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/vga.vhd" 32 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:VGA_DISPLAY|clk25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 850 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480874403374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25_out~output " "Destination node clk25_out~output" {  } { { "top.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/top.vhd" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk25_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 880 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480874403374 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480874403374 ""}  } { { "vga.vhd" "" { Text "D:/altera/13.1/quartus/my_designs/simon_says/vga.vhd" 32 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:VGA_DISPLAY|clk25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480874403374 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480874403748 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480874403749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480874403749 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480874403750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480874403751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480874403752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480874403752 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480874403753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480874403779 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1480874403780 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480874403780 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displayTHAT " "Node \"displayTHAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displayTHAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1480874403837 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1480874403837 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480874403837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480874406422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480874406750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480874406763 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480874409453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480874409454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480874409807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "D:/altera/13.1/quartus/my_designs/simon_says/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1480874412714 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480874412714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480874414707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1480874414708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480874414708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1480874414745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480874414808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480874415175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480874415226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480874415562 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480874416016 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1480874417403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.1/quartus/my_designs/simon_says/output_files/simon_says.fit.smsg " "Generated suppressed messages file D:/altera/13.1/quartus/my_designs/simon_says/output_files/simon_says.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480874417495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1479 " "Peak virtual memory: 1479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480874417910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 10:00:17 2016 " "Processing ended: Sun Dec 04 10:00:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480874417910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480874417910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480874417910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480874417910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480874419390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480874419392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 10:00:19 2016 " "Processing started: Sun Dec 04 10:00:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480874419392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480874419392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simon_says -c simon_says " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simon_says -c simon_says" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480874419392 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480874422926 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480874423032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480874424483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 10:00:24 2016 " "Processing ended: Sun Dec 04 10:00:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480874424483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480874424483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480874424483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480874424483 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480874425154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480874426174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480874426177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 10:00:25 2016 " "Processing started: Sun Dec 04 10:00:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480874426177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480874426177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simon_says -c simon_says " "Command: quartus_sta simon_says -c simon_says" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480874426178 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1480874426306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1480874426465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480874426547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480874426547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simon_says.sdc " "Synopsys Design Constraints File file not found: 'simon_says.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1480874426950 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480874426951 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:VGA_DISPLAY\|clk25 vga:VGA_DISPLAY\|clk25 " "create_clock -period 1.000 -name vga:VGA_DISPLAY\|clk25 vga:VGA_DISPLAY\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480874426953 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480874426953 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480874426953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1480874427406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427407 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1480874427408 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1480874427428 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1480874427465 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480874427465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.487 " "Worst-case setup slack is -4.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.487            -489.161 clk_50  " "   -4.487            -489.161 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -130.822 vga:VGA_DISPLAY\|clk25  " "   -3.901            -130.822 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874427470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.211 " "Worst-case hold slack is -0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.211 clk_50  " "   -0.211              -0.211 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 vga:VGA_DISPLAY\|clk25  " "    0.386               0.000 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874427478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480874427483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480874427493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -215.025 clk_50  " "   -3.000            -215.025 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -59.110 vga:VGA_DISPLAY\|clk25  " "   -1.285             -59.110 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874427497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874427497 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1480874427617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1480874427654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1480874428155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1480874428250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480874428250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.006 " "Worst-case setup slack is -4.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.006            -429.867 clk_50  " "   -4.006            -429.867 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.546            -114.794 vga:VGA_DISPLAY\|clk25  " "   -3.546            -114.794 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874428257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.179 " "Worst-case hold slack is -0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -0.179 clk_50  " "   -0.179              -0.179 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 vga:VGA_DISPLAY\|clk25  " "    0.338               0.000 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874428265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480874428274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480874428280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -215.025 clk_50  " "   -3.000            -215.025 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -59.110 vga:VGA_DISPLAY\|clk25  " "   -1.285             -59.110 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874428288 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1480874428515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1480874428683 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480874428683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.645 " "Worst-case setup slack is -1.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645            -159.671 clk_50  " "   -1.645            -159.671 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500             -41.528 vga:VGA_DISPLAY\|clk25  " "   -1.500             -41.528 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874428690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.270 " "Worst-case hold slack is -0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -0.270 clk_50  " "   -0.270              -0.270 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 vga:VGA_DISPLAY\|clk25  " "    0.174               0.000 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874428699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480874428708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480874428767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -178.616 clk_50  " "   -3.000            -178.616 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 vga:VGA_DISPLAY\|clk25  " "   -1.000             -46.000 vga:VGA_DISPLAY\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480874428775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480874428775 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480874429364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480874429365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480874429541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 10:00:29 2016 " "Processing ended: Sun Dec 04 10:00:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480874429541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480874429541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480874429541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480874429541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480874431060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480874431063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 10:00:30 2016 " "Processing started: Sun Dec 04 10:00:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480874431063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480874431063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simon_says -c simon_says " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simon_says -c simon_says" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480874431063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simon_says_7_1200mv_85c_slow.vo D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim// simulation " "Generated file simon_says_7_1200mv_85c_slow.vo in folder \"D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480874431729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simon_says_7_1200mv_0c_slow.vo D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim// simulation " "Generated file simon_says_7_1200mv_0c_slow.vo in folder \"D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480874431838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simon_says_min_1200mv_0c_fast.vo D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim// simulation " "Generated file simon_says_min_1200mv_0c_fast.vo in folder \"D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480874431946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simon_says.vo D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim// simulation " "Generated file simon_says.vo in folder \"D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480874432067 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simon_says_7_1200mv_85c_v_slow.sdo D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim// simulation " "Generated file simon_says_7_1200mv_85c_v_slow.sdo in folder \"D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480874432160 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simon_says_7_1200mv_0c_v_slow.sdo D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim// simulation " "Generated file simon_says_7_1200mv_0c_v_slow.sdo in folder \"D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480874432249 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simon_says_min_1200mv_0c_v_fast.sdo D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim// simulation " "Generated file simon_says_min_1200mv_0c_v_fast.sdo in folder \"D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480874432345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simon_says_v.sdo D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim// simulation " "Generated file simon_says_v.sdo in folder \"D:/altera/13.1/quartus/my_designs/simon_says/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480874432437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480874432524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 10:00:32 2016 " "Processing ended: Sun Dec 04 10:00:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480874432524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480874432524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480874432524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480874432524 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480874433165 ""}
