
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -17.51

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.18

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.18

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
     1    2.36    0.01    0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
                                         _00425_ (net)
                  0.01    0.00    0.06 ^ _15918_/A (XNOR2_X1)
     2    4.19    0.01    0.02    0.08 v _15918_/ZN (XNOR2_X1)
                                         _06754_ (net)
                  0.01    0.00    0.08 v _16016_/B1 (AOI21_X1)
     1    1.22    0.01    0.02    0.11 ^ _16016_/ZN (AOI21_X1)
                                         _00328_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     1    4.46    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.00    0.00    0.16 ^ input128/A (BUF_X4)
     2   38.41    0.02    0.03    0.19 ^ input128/Z (BUF_X4)
                                         net215 (net)
                  0.03    0.01    0.21 ^ _15332_/A (BUF_X32)
     8   38.23    0.01    0.02    0.23 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.23 ^ _15333_/A (INV_X8)
     8   18.23    0.00    0.01    0.24 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.00    0.00    0.24 v _15334_/A (BUF_X4)
    10   43.66    0.01    0.03    0.27 v _15334_/Z (BUF_X4)
                                         _06218_ (net)
                  0.01    0.00    0.27 v _15599_/A1 (AND2_X1)
     1    1.60    0.01    0.03    0.31 v _15599_/ZN (AND2_X1)
                                         _06468_ (net)
                  0.01    0.00    0.31 v _15605_/A (MUX2_X2)
     1   13.90    0.02    0.06    0.37 v _15605_/Z (MUX2_X2)
                                         _06474_ (net)
                  0.02    0.00    0.37 v _15606_/A1 (NOR2_X4)
     7   21.07    0.03    0.04    0.42 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.42 ^ _16631_/A (BUF_X8)
     6   24.97    0.01    0.03    0.45 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.45 ^ _16632_/A (BUF_X16)
     7   38.66    0.01    0.02    0.47 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.47 ^ _16633_/A (BUF_X16)
     5   17.41    0.01    0.02    0.49 ^ _16633_/Z (BUF_X16)
                                         _14692_ (net)
                  0.01    0.00    0.49 ^ _29564_/B (HA_X1)
     1    4.49    0.03    0.06    0.55 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.55 ^ _16684_/A (BUF_X4)
     5   33.26    0.02    0.04    0.59 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.59 ^ _16691_/A (INV_X8)
     9   27.41    0.01    0.01    0.61 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.61 v _16692_/A (OAI21_X4)
     6   13.86    0.03    0.02    0.63 ^ _16692_/ZN (OAI21_X4)
                                         _07434_ (net)
                  0.03    0.00    0.63 ^ _16920_/A (OAI21_X1)
     2    2.53    0.01    0.02    0.66 v _16920_/ZN (OAI21_X1)
                                         _07659_ (net)
                  0.01    0.00    0.66 v _17085_/B (MUX2_X1)
     1    1.78    0.01    0.06    0.72 v _17085_/Z (MUX2_X1)
                                         _07821_ (net)
                  0.01    0.00    0.72 v _17086_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.77 v _17086_/Z (MUX2_X1)
                                         _07822_ (net)
                  0.01    0.00    0.77 v _17092_/A (MUX2_X1)
     1    1.65    0.01    0.06    0.83 v _17092_/Z (MUX2_X1)
                                         _07828_ (net)
                  0.01    0.00    0.83 v _17093_/B (MUX2_X1)
     1    3.03    0.01    0.06    0.89 v _17093_/Z (MUX2_X1)
                                         _07829_ (net)
                  0.01    0.00    0.89 v _17120_/A (MUX2_X1)
     1    4.77    0.01    0.07    0.96 v _17120_/Z (MUX2_X1)
                                         _00014_ (net)
                  0.01    0.00    0.96 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     1    4.46    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.00    0.00    0.16 ^ input128/A (BUF_X4)
     2   38.41    0.02    0.03    0.19 ^ input128/Z (BUF_X4)
                                         net215 (net)
                  0.03    0.01    0.21 ^ _15332_/A (BUF_X32)
     8   38.23    0.01    0.02    0.23 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.23 ^ _15333_/A (INV_X8)
     8   18.23    0.00    0.01    0.24 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.00    0.00    0.24 v _15334_/A (BUF_X4)
    10   43.66    0.01    0.03    0.27 v _15334_/Z (BUF_X4)
                                         _06218_ (net)
                  0.01    0.00    0.27 v _15599_/A1 (AND2_X1)
     1    1.60    0.01    0.03    0.31 v _15599_/ZN (AND2_X1)
                                         _06468_ (net)
                  0.01    0.00    0.31 v _15605_/A (MUX2_X2)
     1   13.90    0.02    0.06    0.37 v _15605_/Z (MUX2_X2)
                                         _06474_ (net)
                  0.02    0.00    0.37 v _15606_/A1 (NOR2_X4)
     7   21.07    0.03    0.04    0.42 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.42 ^ _16631_/A (BUF_X8)
     6   24.97    0.01    0.03    0.45 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.45 ^ _16632_/A (BUF_X16)
     7   38.66    0.01    0.02    0.47 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.47 ^ _16633_/A (BUF_X16)
     5   17.41    0.01    0.02    0.49 ^ _16633_/Z (BUF_X16)
                                         _14692_ (net)
                  0.01    0.00    0.49 ^ _29564_/B (HA_X1)
     1    4.49    0.03    0.06    0.55 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.55 ^ _16684_/A (BUF_X4)
     5   33.26    0.02    0.04    0.59 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.59 ^ _16691_/A (INV_X8)
     9   27.41    0.01    0.01    0.61 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.61 v _16692_/A (OAI21_X4)
     6   13.86    0.03    0.02    0.63 ^ _16692_/ZN (OAI21_X4)
                                         _07434_ (net)
                  0.03    0.00    0.63 ^ _16920_/A (OAI21_X1)
     2    2.53    0.01    0.02    0.66 v _16920_/ZN (OAI21_X1)
                                         _07659_ (net)
                  0.01    0.00    0.66 v _17085_/B (MUX2_X1)
     1    1.78    0.01    0.06    0.72 v _17085_/Z (MUX2_X1)
                                         _07821_ (net)
                  0.01    0.00    0.72 v _17086_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.77 v _17086_/Z (MUX2_X1)
                                         _07822_ (net)
                  0.01    0.00    0.77 v _17092_/A (MUX2_X1)
     1    1.65    0.01    0.06    0.83 v _17092_/Z (MUX2_X1)
                                         _07828_ (net)
                  0.01    0.00    0.83 v _17093_/B (MUX2_X1)
     1    3.03    0.01    0.06    0.89 v _17093_/Z (MUX2_X1)
                                         _07829_ (net)
                  0.01    0.00    0.89 v _17120_/A (MUX2_X1)
     1    4.77    0.01    0.07    0.96 v _17120_/Z (MUX2_X1)
                                         _00014_ (net)
                  0.01    0.00    0.96 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.08841733634471893

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4453

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
3.9453659057617188

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3436

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa32_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa32_sr[1]$_DFF_P_/CK (DFF_X2)
   0.14    0.14 ^ sa32_sr[1]$_DFF_P_/Q (DFF_X2)
   0.06    0.19 ^ _22539_/ZN (XNOR2_X2)
   0.05    0.25 ^ _22540_/ZN (XNOR2_X1)
   0.05    0.30 ^ _22542_/ZN (XNOR2_X2)
   0.09    0.39 v _22543_/Z (MUX2_X2)
   0.06    0.45 ^ _22547_/ZN (NOR2_X4)
   0.04    0.48 ^ _22661_/Z (BUF_X8)
   0.02    0.51 ^ _22765_/Z (BUF_X16)
   0.02    0.53 ^ _22853_/Z (BUF_X32)
   0.05    0.58 ^ _29684_/S (HA_X1)
   0.05    0.63 ^ _22682_/Z (BUF_X4)
   0.02    0.65 v _22709_/ZN (INV_X4)
   0.06    0.71 v _23190_/Z (MUX2_X1)
   0.06    0.77 v _23191_/Z (MUX2_X1)
   0.06    0.83 v _23193_/Z (MUX2_X1)
   0.07    0.90 ^ _23200_/ZN (AOI222_X2)
   0.02    0.93 v _23213_/ZN (NAND3_X1)
   0.00    0.93 v sa11_sr[7]$_DFF_P_/D (DFF_X2)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa11_sr[7]$_DFF_P_/CK (DFF_X2)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][16]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[0]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[0]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15918_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16016_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][16]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][16]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.9614

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.1835

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-19.086748

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.53e-03   1.40e-03   4.73e-05   1.10e-02   2.6%
Combinational          2.03e-01   2.12e-01   6.42e-04   4.16e-01  97.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.12e-01   2.14e-01   6.89e-04   4.27e-01 100.0%
                          49.7%      50.1%       0.2%
