`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 12:37:05 CST (May 26 2023 04:37:05 UTC)

module SobelFilter_Add_2U_6_4(in1, out1);
  input [1:0] in1;
  output [1:0] out1;
  wire [1:0] in1;
  wire [1:0] out1;
  INVX1 g3(.A (in1[0]), .Y (out1[0]));
  XOR2XL inc_add_21_2_1_g11(.A (in1[1]), .B (in1[0]), .Y (out1[1]));
endmodule

