#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 12 12:59:17 2019
# Process ID: 11752
# Current directory: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl
# Command line: vivado.exe -mode Tcl -source synth.tcl
# Log file: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl/vivado.log
# Journal file: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl\vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set sourceInputDir "../Sources"
# set constraintsInputDir "../Constraints"
# set outputDir "../Reports"
# file mkdir $outputDir
# read_verilog {
# 	../Sources/divider.v
# 	../Sources/control.v
# 	../Sources/datapath.v
# 	../Sources/lrShiftSFR.v
# 	../Sources/lShiftSFR.v
# 	../Sources/subSFR.v
# 	../Sources/udCounterSFR.v}
# read_xdc $constraintsInputDir/constraints.xdc
# set_property part xc7a35tcpg236-2L [current_project]
# synth_design -fsm_extraction johnson -directive AreaOptimized_high -resource_sharing on -retiming -top divider > $outputDir/synth_out_johnson.rpt
Command: synth_design -fsm_extraction johnson -directive AreaOptimized_high -resource_sharing on -retiming -top divider
Starting synth_design
Using part: xc7a35tcpg236-2L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18152 
WARNING: [Synth 8-2841] use of undefined macro SWIDTH [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 679.184 ; gain = 181.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WAIT_FOR_START bound to: 2'b00 
	Parameter CHECK_DIVIDE_BY_ZERO bound to: 2'b01 
	Parameter ERROR bound to: 2'b10 
	Parameter SHIFT_LEFT bound to: 2'b11 
	Parameter SHIFT_RIGHT bound to: 2'b00 
	Parameter NO_ERROR bound to: 2'b01 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
INFO: [Synth 8-226] default block is never used [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:44]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 717.363 ; gain = 219.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 717.363 ; gain = 219.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 717.363 ; gain = 219.699
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 835.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_START |                               00 |                               00
    CHECK_DIVIDE_BY_ZERO |                               10 |                               01
              SHIFT_LEFT |                               11 |                               11
                   ERROR |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'johnson' in module 'divider'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'q_reg[0]' (FDRE) to 'q_reg[1]'
INFO: [Synth 8-3886] merging instance 'q_reg[1]' (FDRE) to 'q_reg[2]'
INFO: [Synth 8-3886] merging instance 'q_reg[2]' (FDRE) to 'q_reg[3]'
INFO: [Synth 8-3886] merging instance 'q_reg[3]' (FDRE) to 'q_reg[4]'
INFO: [Synth 8-3886] merging instance 'q_reg[4]' (FDRE) to 'q_reg[5]'
INFO: [Synth 8-3886] merging instance 'q_reg[5]' (FDRE) to 'q_reg[6]'
INFO: [Synth 8-3886] merging instance 'q_reg[6]' (FDRE) to 'q_reg[7]'
INFO: [Synth 8-3886] merging instance 'q_reg[7]' (FDRE) to 'q_reg[8]'
INFO: [Synth 8-3886] merging instance 'q_reg[8]' (FDRE) to 'q_reg[9]'
INFO: [Synth 8-3886] merging instance 'q_reg[9]' (FDRE) to 'q_reg[10]'
INFO: [Synth 8-3886] merging instance 'q_reg[10]' (FDRE) to 'q_reg[11]'
INFO: [Synth 8-3886] merging instance 'q_reg[11]' (FDRE) to 'q_reg[12]'
INFO: [Synth 8-3886] merging instance 'q_reg[12]' (FDRE) to 'q_reg[13]'
INFO: [Synth 8-3886] merging instance 'q_reg[13]' (FDRE) to 'q_reg[14]'
INFO: [Synth 8-3886] merging instance 'q_reg[14]' (FDRE) to 'q_reg[15]'
INFO: [Synth 8-3886] merging instance 'q_reg[15]' (FDRE) to 'q_reg[16]'
INFO: [Synth 8-3886] merging instance 'q_reg[16]' (FDRE) to 'q_reg[17]'
INFO: [Synth 8-3886] merging instance 'q_reg[17]' (FDRE) to 'q_reg[18]'
INFO: [Synth 8-3886] merging instance 'q_reg[18]' (FDRE) to 'q_reg[19]'
INFO: [Synth 8-3886] merging instance 'q_reg[19]' (FDRE) to 'q_reg[20]'
INFO: [Synth 8-3886] merging instance 'q_reg[20]' (FDRE) to 'q_reg[21]'
INFO: [Synth 8-3886] merging instance 'q_reg[21]' (FDRE) to 'q_reg[22]'
INFO: [Synth 8-3886] merging instance 'q_reg[22]' (FDRE) to 'q_reg[23]'
INFO: [Synth 8-3886] merging instance 'q_reg[23]' (FDRE) to 'q_reg[24]'
INFO: [Synth 8-3886] merging instance 'q_reg[24]' (FDRE) to 'q_reg[25]'
INFO: [Synth 8-3886] merging instance 'q_reg[25]' (FDRE) to 'q_reg[26]'
INFO: [Synth 8-3886] merging instance 'q_reg[26]' (FDRE) to 'q_reg[27]'
INFO: [Synth 8-3886] merging instance 'q_reg[27]' (FDRE) to 'q_reg[28]'
INFO: [Synth 8-3886] merging instance 'q_reg[28]' (FDRE) to 'q_reg[29]'
INFO: [Synth 8-3886] merging instance 'q_reg[29]' (FDRE) to 'q_reg[30]'
INFO: [Synth 8-3886] merging instance 'q_reg[30]' (FDRE) to 'q_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 855.703 ; gain = 358.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `divider`
	Effective logic levels on critical path before retiming is: 5
	Total number of crtical paths = 4

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from shifted_divisor_reg[14](fixed:INPUT) to FSM_johnson_state_reg[1](fixed:INPUT) is: 5
		Effective logic levels found across for latency (=1) is: 5
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 5
	Total number of crtical paths = 4
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `divider' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 855.703 ; gain = 358.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     5|
|5     |LUT5 |    34|
|6     |LUT6 |     3|
|7     |FDRE |    66|
|8     |IBUF |    67|
|9     |OBUF |    66|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   245|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 860.590 ; gain = 245.090
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 860.590 ; gain = 362.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 890.730 ; gain = 601.977
# write_checkpoint -force $outputDir/synth_checkpoint_johnson.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 890.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Reports/synth_checkpoint_johnson.dcp' has been generated.
# opt_design -sweep -resynth_area -aggressive_remap -merge_equivalent_drivers -debug_log > $outputDir/opt_out_johnson.rpt
Command: opt_design -sweep -resynth_area -aggressive_remap -merge_equivalent_drivers -debug_log
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 890.730 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Sweep
Phase 1 Sweep | Checksum: 15930b931

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1358.551 ; gain = 454.133
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 2 Merging equivalent drivers
Phase 2 Merging equivalent drivers | Checksum: 15930b931

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1358.551 ; gain = 454.133
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 0 cells

Phase 3 Remap
INFO: [Opt 31-528] Cannot remap pin: FSM_johnson_state[1]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
Phase 3 Remap | Checksum: 147f2f499

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1358.551 ; gain = 454.133
INFO: [Opt 31-389] Phase Remap created 7 cells and removed 8 cells

Phase 4 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'divider'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: FSM_johnson_state[0]_i_1, type: LUT3
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: FSM_johnson_state[1]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: error_OBUF_inst_i_1, type: LUT2
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: i_0_LOPT_REMAP, type: LUT6
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: i_1_LOPT_REMAP, type: LUT6
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: i_2_LOPT_REMAP, type: LUT3
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: i_3_LOPT_REMAP, type: LUT6
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: i_4_LOPT_REMAP, type: LUT6
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: i_5_LOPT_REMAP, type: LUT6
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: i_6_LOPT_REMAP, type: LUT6
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: r[31]_i_1, type: LUT3
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[0]_i_1, type: LUT4
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[10]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[11]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[12]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[13]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[14]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[15]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[16]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[17]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[18]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[19]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[1]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[20]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[21]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[22]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[23]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[24]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[25]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[26]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[27]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[28]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[29]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[2]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[30]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[31]_i_1, type: LUT4
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[31]_i_2, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[3]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[4]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[5]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[6]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[7]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[8]_i_1, type: LUT5
INFO: [Opt 31-400] Found a loadless cell that is a starting point to subsequent removal: shifted_divisor[9]_i_1, type: LUT5
INFO: [Opt 31-431] constant propagation found 0 starting points
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Resynthesis | Checksum: 10d154abd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1400.945 ; gain = 496.527
INFO: [Opt 31-389] Phase Resynthesis created 43 cells and removed 44 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10d154abd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1400.945 ; gain = 496.527
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Sweep                       |               0  |               0  |                                              0  |
|  Merging equivalent drivers  |               0  |               0  |                                              0  |
|  Remap                       |               7  |               8  |                                              0  |
|  Resynthesis                 |              43  |              44  |                                              0  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bc85f2c4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1400.945 ; gain = 496.527

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1400.945 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bc85f2c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1400.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1400.945 ; gain = 510.215
# report_utilization -file $outputDir/synth_utilization_johnson.rpt
# report_timing -file $outputDir/synth_timing_johnson.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Vivado% report_utilization
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 13:02:06 2019
| Host         : Walter_2in1 running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : divider
| Device       : 7a35tcpg236-2L
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |   43 |     0 |     20800 |  0.21 |
|   LUT as Logic          |   43 |     0 |     20800 |  0.21 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         |   66 |     0 |     41600 |  0.16 |
|   Register as Flip Flop |   66 |     0 |     41600 |  0.16 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 66    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  133 |     0 |       106 | 125.47 |
| Bonded IPADs                |    0 |     0 |        10 |   0.00 |
| Bonded OPADs                |    0 |     0 |         4 |   0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |   0.00 |
| PHASER_REF                  |    0 |     0 |         5 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |   0.00 |
| IN_FIFO                     |    0 |     0 |        20 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |   0.00 |
| IBUFDS                      |    0 |     0 |       104 |   0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |   0.00 |
| ILOGIC                      |    0 |     0 |       106 |   0.00 |
| OLOGIC                      |    0 |     0 |       106 |   0.00 |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |   67 |                  IO |
| OBUF     |   66 |                  IO |
| FDRE     |   66 |        Flop & Latch |
| LUT3     |   33 |                 LUT |
| LUT6     |    6 |                 LUT |
| LUT2     |    2 |                 LUT |
| LUT5     |    1 |                 LUT |
| LUT4     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Vivado% close_project
Vivado% pwd
C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl
Vivado% cd ..
Vivado% cd Sources
Vivado% pwd
C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources
Vivado% read_verilog divider.v
C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v
Vivado% synth_design -top divider
Command: synth_design -top divider
Starting synth_design
Using part: xc7k70tfbv676-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2648 
WARNING: [Synth 8-2841] use of undefined macro SWIDTH [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:23]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1419.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WAIT_FOR_START bound to: 2'b00 
	Parameter CHECK_DIVIDE_BY_ZERO bound to: 2'b01 
	Parameter ERROR bound to: 2'b10 
	Parameter SHIFT_LEFT bound to: 2'b11 
	Parameter SHIFT_RIGHT bound to: 2'b00 
	Parameter NO_ERROR bound to: 2'b01 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
INFO: [Synth 8-226] default block is never used [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:44]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1419.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1419.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_START |                               00 |                               00
    CHECK_DIVIDE_BY_ZERO |                               01 |                               01
              SHIFT_LEFT |                               10 |                               11
                   ERROR |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divider'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.797 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'q_reg[0]' (FDRE) to 'q_reg[1]'
INFO: [Synth 8-3886] merging instance 'q_reg[1]' (FDRE) to 'q_reg[2]'
INFO: [Synth 8-3886] merging instance 'q_reg[2]' (FDRE) to 'q_reg[3]'
INFO: [Synth 8-3886] merging instance 'q_reg[3]' (FDRE) to 'q_reg[4]'
INFO: [Synth 8-3886] merging instance 'q_reg[4]' (FDRE) to 'q_reg[5]'
INFO: [Synth 8-3886] merging instance 'q_reg[5]' (FDRE) to 'q_reg[6]'
INFO: [Synth 8-3886] merging instance 'q_reg[6]' (FDRE) to 'q_reg[7]'
INFO: [Synth 8-3886] merging instance 'q_reg[7]' (FDRE) to 'q_reg[8]'
INFO: [Synth 8-3886] merging instance 'q_reg[8]' (FDRE) to 'q_reg[9]'
INFO: [Synth 8-3886] merging instance 'q_reg[9]' (FDRE) to 'q_reg[10]'
INFO: [Synth 8-3886] merging instance 'q_reg[10]' (FDRE) to 'q_reg[11]'
INFO: [Synth 8-3886] merging instance 'q_reg[11]' (FDRE) to 'q_reg[12]'
INFO: [Synth 8-3886] merging instance 'q_reg[12]' (FDRE) to 'q_reg[13]'
INFO: [Synth 8-3886] merging instance 'q_reg[13]' (FDRE) to 'q_reg[14]'
INFO: [Synth 8-3886] merging instance 'q_reg[14]' (FDRE) to 'q_reg[15]'
INFO: [Synth 8-3886] merging instance 'q_reg[15]' (FDRE) to 'q_reg[16]'
INFO: [Synth 8-3886] merging instance 'q_reg[16]' (FDRE) to 'q_reg[17]'
INFO: [Synth 8-3886] merging instance 'q_reg[17]' (FDRE) to 'q_reg[18]'
INFO: [Synth 8-3886] merging instance 'q_reg[18]' (FDRE) to 'q_reg[19]'
INFO: [Synth 8-3886] merging instance 'q_reg[19]' (FDRE) to 'q_reg[20]'
INFO: [Synth 8-3886] merging instance 'q_reg[20]' (FDRE) to 'q_reg[21]'
INFO: [Synth 8-3886] merging instance 'q_reg[21]' (FDRE) to 'q_reg[22]'
INFO: [Synth 8-3886] merging instance 'q_reg[22]' (FDRE) to 'q_reg[23]'
INFO: [Synth 8-3886] merging instance 'q_reg[23]' (FDRE) to 'q_reg[24]'
INFO: [Synth 8-3886] merging instance 'q_reg[24]' (FDRE) to 'q_reg[25]'
INFO: [Synth 8-3886] merging instance 'q_reg[25]' (FDRE) to 'q_reg[26]'
INFO: [Synth 8-3886] merging instance 'q_reg[26]' (FDRE) to 'q_reg[27]'
INFO: [Synth 8-3886] merging instance 'q_reg[27]' (FDRE) to 'q_reg[28]'
INFO: [Synth 8-3886] merging instance 'q_reg[28]' (FDRE) to 'q_reg[29]'
INFO: [Synth 8-3886] merging instance 'q_reg[29]' (FDRE) to 'q_reg[30]'
INFO: [Synth 8-3886] merging instance 'q_reg[30]' (FDRE) to 'q_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q_reg[31] )
