Timing Analyzer report for framebuf_bst
Sat May 27 17:05:08 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; framebuf_bst                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 161.66 MHz ; 161.66 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.952 ; -311.593           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.402 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -415.207                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                           ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.952 ; mem_addr[0]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.869      ;
; -2.819 ; mem_addr[3]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.736      ;
; -2.806 ; mem_addr[1]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.723      ;
; -2.782 ; mem_addr[12]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.667 ; mem_addr[5]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.584      ;
; -2.662 ; mem_addr[7]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.579      ;
; -2.611 ; mem_addr[8]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.528      ;
; -2.593 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.303      ; 3.434      ;
; -2.588 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.289      ; 3.415      ;
; -2.574 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.316      ; 3.428      ;
; -2.572 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.313      ; 3.423      ;
; -2.568 ; mem_addr[6]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.485      ;
; -2.544 ; mem_addr[11]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.461      ;
; -2.540 ; mem_addr[13]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.457      ;
; -2.516 ; mem_addr[2]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.433      ;
; -2.494 ; mem_addr[9]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.411      ;
; -2.419 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.324      ; 3.281      ;
; -2.413 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a19~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.319      ; 3.270      ;
; -2.410 ; mem_addr[4]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.327      ;
; -2.385 ; mem_addr[11]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.326      ; 3.249      ;
; -2.383 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.326      ; 3.247      ;
; -2.339 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a14~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.342      ; 3.219      ;
; -2.333 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.283      ; 3.154      ;
; -2.333 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.283      ; 3.154      ;
; -2.331 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.289      ; 3.158      ;
; -2.323 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a17~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.348      ; 3.209      ;
; -2.318 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.356      ; 3.212      ;
; -2.264 ; mem_addr[10]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 3.181      ;
; -2.264 ; mem_addr[1]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.303      ; 3.105      ;
; -2.261 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a7~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.337      ; 3.136      ;
; -2.255 ; mem_addr[0]            ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 3.171      ;
; -2.251 ; mem_addr[0]            ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 1.000        ; -0.082     ; 3.167      ;
; -2.251 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.316      ; 3.105      ;
; -2.251 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.316      ; 3.105      ;
; -2.249 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.335      ; 3.122      ;
; -2.249 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.308      ; 3.095      ;
; -2.249 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.322      ; 3.109      ;
; -2.247 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a3~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.330      ; 3.115      ;
; -2.241 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a8~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.321      ; 3.100      ;
; -2.238 ; mem_addr[4]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.324      ; 3.100      ;
; -2.237 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.355      ; 3.130      ;
; -2.234 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.304      ; 3.076      ;
; -2.226 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.304      ; 3.068      ;
; -2.224 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.310      ; 3.072      ;
; -2.220 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.289      ; 3.047      ;
; -2.218 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.295      ; 3.051      ;
; -2.212 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.326      ; 3.076      ;
; -2.206 ; mem_addr[1]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.313      ; 3.057      ;
; -2.204 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.316      ; 3.058      ;
; -2.204 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.316      ; 3.058      ;
; -2.203 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.308      ; 3.049      ;
; -2.202 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a9~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.342      ; 3.082      ;
; -2.202 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.322      ; 3.062      ;
; -2.201 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.314      ; 3.053      ;
; -2.199 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.330      ; 3.067      ;
; -2.199 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.330      ; 3.067      ;
; -2.197 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.336      ; 3.071      ;
; -2.189 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.335      ; 3.062      ;
; -2.187 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.341      ; 3.066      ;
; -2.173 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.309      ; 3.020      ;
; -2.173 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.309      ; 3.020      ;
; -2.171 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.358      ; 3.067      ;
; -2.171 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.358      ; 3.067      ;
; -2.171 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.315      ; 3.024      ;
; -2.169 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.364      ; 3.071      ;
; -2.157 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.355      ; 3.050      ;
; -2.155 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.361      ; 3.054      ;
; -2.143 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.356      ; 3.037      ;
; -2.141 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.362      ; 3.041      ;
; -2.139 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.345      ; 3.022      ;
; -2.139 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.345      ; 3.022      ;
; -2.137 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.351      ; 3.026      ;
; -2.137 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.303      ; 2.978      ;
; -2.132 ; mem_addr[8]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.324      ; 2.994      ;
; -2.132 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.289      ; 2.959      ;
; -2.126 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.348      ; 3.012      ;
; -2.124 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a17~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.354      ; 3.016      ;
; -2.122 ; mem_addr[3]            ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 3.038      ;
; -2.118 ; mem_addr[3]            ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.118 ; mem_addr[8]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.326      ; 2.982      ;
; -2.118 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.316      ; 2.972      ;
; -2.116 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.313      ; 2.967      ;
; -2.112 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.342      ; 2.992      ;
; -2.110 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a14~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.348      ; 2.996      ;
; -2.109 ; mem_addr[1]            ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 3.025      ;
; -2.105 ; mem_addr[1]            ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 1.000        ; -0.082     ; 3.021      ;
; -2.090 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a25~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.352      ; 2.980      ;
; -2.085 ; mem_addr[12]           ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 3.001      ;
; -2.081 ; mem_addr[12]           ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 1.000        ; -0.082     ; 2.997      ;
; -2.076 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.308      ; 2.922      ;
; -2.068 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a44~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.343      ; 2.949      ;
; -2.061 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.313      ; 2.912      ;
; -2.059 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.319      ; 2.916      ;
; -2.050 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.303      ; 2.891      ;
; -2.048 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.309      ; 2.895      ;
; -2.046 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.316      ; 2.900      ;
; -2.040 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.345      ; 2.923      ;
; -2.033 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.324      ; 2.895      ;
; -2.031 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.330      ; 2.899      ;
; -2.015 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.316      ; 2.869      ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                 ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; state_reg.ST_BURST_SND       ; state_reg.ST_BURST_SND                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; state_reg.ST_WAIT_SND_REQ    ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; state_reg.ST_WAIT_RCV_ACK_UP ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.644 ; state_reg.ST_WAIT_SND_REQ    ; state_reg.ST_BURST_SND                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.911      ;
; 0.655 ; mem_addr[3]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; mem_addr[11]                 ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; mem_addr[9]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; mem_addr[4]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.924      ;
; 0.660 ; mem_addr[2]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; mem_addr[6]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; mem_addr[8]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.928      ;
; 0.677 ; mem_addr[1]                  ; mem_addr[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.944      ;
; 0.681 ; mem_addr[5]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.948      ;
; 0.681 ; mem_addr[7]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.948      ;
; 0.683 ; mem_addr[12]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.950      ;
; 0.683 ; mem_addr[10]                 ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.950      ;
; 0.683 ; mem_addr[0]                  ; mem_addr[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.950      ;
; 0.693 ; mem_addr[13]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
; 0.831 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.113      ;
; 0.938 ; mem_addr[11]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.554      ; 1.234      ;
; 0.973 ; mem_addr[3]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; mem_addr[11]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; mem_addr[9]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.241      ;
; 0.984 ; mem_addr[4]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.251      ;
; 0.987 ; mem_addr[2]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; mem_addr[0]                  ; mem_addr[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; mem_addr[8]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; mem_addr[6]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; mem_addr[4]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; mem_addr[6]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.554      ; 1.286      ;
; 0.991 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.554      ; 1.287      ;
; 0.991 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.273      ;
; 0.992 ; mem_addr[0]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; mem_addr[2]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; mem_addr[6]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; mem_addr[8]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.260      ;
; 0.994 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.276      ;
; 0.995 ; mem_addr[1]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.262      ;
; 0.998 ; mem_addr[5]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.265      ;
; 0.998 ; mem_addr[7]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.265      ;
; 1.010 ; mem_addr[10]                 ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.277      ;
; 1.010 ; mem_addr[12]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.277      ;
; 1.013 ; mem_addr[6]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.295      ;
; 1.014 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.554      ; 1.310      ;
; 1.015 ; mem_addr[10]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.282      ;
; 1.015 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.536      ; 1.293      ;
; 1.018 ; state_reg.ST_BURST_SND       ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.285      ;
; 1.021 ; state_reg.ST_BURST_SND       ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.288      ;
; 1.023 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.305      ;
; 1.026 ; mem_addr[7]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.308      ;
; 1.027 ; mem_addr[4]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a37~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.543      ; 1.312      ;
; 1.033 ; mem_addr[8]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.315      ;
; 1.041 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.554      ; 1.337      ;
; 1.045 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.548      ; 1.335      ;
; 1.050 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.546      ; 1.338      ;
; 1.057 ; mem_addr[10]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.339      ;
; 1.059 ; mem_addr[4]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.546      ; 1.347      ;
; 1.067 ; mem_addr[13]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; -0.500       ; 0.167      ; 0.940      ;
; 1.080 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.536      ; 1.358      ;
; 1.080 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.526      ; 1.348      ;
; 1.094 ; mem_addr[3]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; mem_addr[11]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; mem_addr[9]                  ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.362      ;
; 1.099 ; mem_addr[3]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; mem_addr[9]                  ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.367      ;
; 1.102 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.521      ; 1.365      ;
; 1.107 ; mem_addr[12]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.540      ; 1.389      ;
; 1.110 ; mem_addr[4]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.377      ;
; 1.113 ; mem_addr[0]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.380      ;
; 1.113 ; mem_addr[2]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; mem_addr[6]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; mem_addr[8]                  ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; mem_addr[4]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.382      ;
; 1.116 ; mem_addr[1]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.383      ;
; 1.118 ; mem_addr[0]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.118 ; mem_addr[2]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; mem_addr[6]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.119 ; mem_addr[8]                  ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.119 ; mem_addr[5]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.119 ; mem_addr[7]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.121 ; mem_addr[1]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.388      ;
; 1.124 ; mem_addr[5]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.124 ; mem_addr[7]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.136 ; mem_addr[10]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.138 ; mem_addr[7]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.554      ; 1.434      ;
; 1.220 ; mem_addr[3]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.487      ;
; 1.221 ; mem_addr[9]                  ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.488      ;
; 1.225 ; mem_addr[3]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.492      ;
; 1.230 ; mem_addr[8]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.554      ; 1.526      ;
; 1.233 ; state_reg.ST_WAIT_SND_REQ    ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.501      ;
; 1.236 ; mem_addr[4]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.503      ;
; 1.239 ; mem_addr[0]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.506      ;
; 1.239 ; mem_addr[2]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.506      ;
; 1.240 ; mem_addr[6]                  ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.507      ;
; 1.240 ; mem_addr[8]                  ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; mem_addr[4]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.508      ;
; 1.242 ; mem_addr[1]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.509      ;
; 1.244 ; mem_addr[0]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; mem_addr[2]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; mem_addr[6]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.551      ; 1.537      ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 174.4 MHz ; 174.4 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.592 ; -277.319          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.354 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -408.871                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                            ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.592 ; mem_addr[0]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.519      ;
; -2.471 ; mem_addr[3]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.398      ;
; -2.458 ; mem_addr[1]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.385      ;
; -2.437 ; mem_addr[12]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.364      ;
; -2.367 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.266      ; 3.163      ;
; -2.361 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.253      ; 3.144      ;
; -2.352 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.274      ; 3.156      ;
; -2.349 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.277      ; 3.156      ;
; -2.341 ; mem_addr[5]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.268      ;
; -2.334 ; mem_addr[7]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.261      ;
; -2.292 ; mem_addr[8]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.219      ;
; -2.256 ; mem_addr[6]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.183      ;
; -2.227 ; mem_addr[11]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.154      ;
; -2.222 ; mem_addr[13]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.149      ;
; -2.202 ; mem_addr[2]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.129      ;
; -2.197 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.285      ; 3.012      ;
; -2.193 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a19~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.281      ; 3.004      ;
; -2.183 ; mem_addr[9]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.110      ;
; -2.162 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.288      ; 2.980      ;
; -2.142 ; mem_addr[11]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.288      ; 2.960      ;
; -2.128 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a14~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.299      ; 2.957      ;
; -2.112 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a17~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.306      ; 2.948      ;
; -2.111 ; mem_addr[4]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 3.038      ;
; -2.111 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.314      ; 2.955      ;
; -2.070 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.265      ; 2.865      ;
; -2.054 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.244      ; 2.828      ;
; -2.054 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.244      ; 2.828      ;
; -2.053 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.248      ; 2.831      ;
; -2.051 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a7~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.295      ; 2.876      ;
; -2.045 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.295      ; 2.870      ;
; -2.044 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.266      ; 2.840      ;
; -2.042 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.273      ; 2.845      ;
; -2.040 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.313      ; 2.883      ;
; -2.035 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a8~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.282      ; 2.847      ;
; -2.034 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a3~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.288      ; 2.852      ;
; -2.030 ; mem_addr[4]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.285      ; 2.845      ;
; -2.020 ; mem_addr[1]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.266      ; 2.816      ;
; -2.012 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.273      ; 2.815      ;
; -2.007 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.266      ; 2.803      ;
; -2.006 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.270      ; 2.806      ;
; -2.002 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.253      ; 2.785      ;
; -2.001 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.257      ; 2.788      ;
; -2.000 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a9~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.304      ; 2.834      ;
; -1.997 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.288      ; 2.815      ;
; -1.991 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.277      ; 2.798      ;
; -1.990 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.273      ; 2.793      ;
; -1.976 ; mem_addr[10]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.072     ; 2.903      ;
; -1.969 ; mem_addr[1]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.274      ; 2.773      ;
; -1.963 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.295      ; 2.788      ;
; -1.962 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.299      ; 2.791      ;
; -1.956 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.266      ; 2.752      ;
; -1.950 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.269      ; 2.749      ;
; -1.950 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.277      ; 2.757      ;
; -1.950 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.253      ; 2.733      ;
; -1.949 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.265      ; 2.744      ;
; -1.949 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.273      ; 2.752      ;
; -1.941 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.274      ; 2.745      ;
; -1.940 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.276      ; 2.746      ;
; -1.939 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.272      ; 2.741      ;
; -1.939 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.272      ; 2.741      ;
; -1.938 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.294      ; 2.762      ;
; -1.938 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.277      ; 2.745      ;
; -1.937 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.290      ; 2.757      ;
; -1.937 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.290      ; 2.757      ;
; -1.933 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.313      ; 2.776      ;
; -1.932 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.317      ; 2.779      ;
; -1.927 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.321      ; 2.778      ;
; -1.926 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.317      ; 2.773      ;
; -1.926 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.317      ; 2.773      ;
; -1.921 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.314      ; 2.765      ;
; -1.920 ; mem_addr[0]            ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 2.846      ;
; -1.920 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.318      ; 2.768      ;
; -1.916 ; mem_addr[0]            ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 2.842      ;
; -1.912 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.265      ; 2.707      ;
; -1.908 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.306      ; 2.744      ;
; -1.907 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a17~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.310      ; 2.747      ;
; -1.902 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.307      ; 2.739      ;
; -1.901 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.303      ; 2.734      ;
; -1.901 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.303      ; 2.734      ;
; -1.894 ; mem_addr[8]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.285      ; 2.709      ;
; -1.892 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.299      ; 2.721      ;
; -1.891 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a14~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.303      ; 2.724      ;
; -1.884 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a44~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.306      ; 2.720      ;
; -1.884 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.273      ; 2.687      ;
; -1.879 ; mem_addr[8]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.288      ; 2.697      ;
; -1.864 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a25~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.310      ; 2.704      ;
; -1.863 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.307      ; 2.700      ;
; -1.854 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.273      ; 2.657      ;
; -1.821 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a29~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.278      ; 2.629      ;
; -1.816 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.274      ; 2.620      ;
; -1.816 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.278      ; 2.624      ;
; -1.810 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.300      ; 2.640      ;
; -1.808 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.244      ; 2.582      ;
; -1.808 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.244      ; 2.582      ;
; -1.806 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.266      ; 2.602      ;
; -1.806 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.270      ; 2.606      ;
; -1.802 ; mem_addr[0]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.288      ; 2.620      ;
; -1.799 ; mem_addr[3]            ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 2.725      ;
; -1.795 ; mem_addr[3]            ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 2.721      ;
; -1.791 ; mem_addr[11]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.274      ; 2.595      ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                  ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; state_reg.ST_BURST_SND       ; state_reg.ST_BURST_SND                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state_reg.ST_WAIT_SND_REQ    ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state_reg.ST_WAIT_RCV_ACK_UP ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.589 ; state_reg.ST_WAIT_SND_REQ    ; state_reg.ST_BURST_SND                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.832      ;
; 0.599 ; mem_addr[3]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; mem_addr[11]                 ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; mem_addr[9]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; mem_addr[4]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.844      ;
; 0.604 ; mem_addr[2]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; mem_addr[6]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; mem_addr[8]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.618 ; mem_addr[1]                  ; mem_addr[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.861      ;
; 0.622 ; mem_addr[5]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.865      ;
; 0.622 ; mem_addr[7]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.865      ;
; 0.623 ; mem_addr[12]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.866      ;
; 0.624 ; mem_addr[10]                 ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.625 ; mem_addr[0]                  ; mem_addr[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.632 ; mem_addr[13]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.875      ;
; 0.839 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.031      ;
; 0.885 ; mem_addr[3]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; mem_addr[11]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; mem_addr[9]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.129      ;
; 0.889 ; mem_addr[4]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.132      ;
; 0.892 ; mem_addr[2]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; mem_addr[0]                  ; mem_addr[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; mem_addr[8]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; mem_addr[6]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.136      ;
; 0.900 ; mem_addr[4]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; mem_addr[0]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; mem_addr[2]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; mem_addr[6]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; mem_addr[8]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; mem_addr[1]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.909 ; mem_addr[5]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.152      ;
; 0.909 ; mem_addr[7]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.152      ;
; 0.911 ; mem_addr[12]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.154      ;
; 0.912 ; mem_addr[10]                 ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.155      ;
; 0.923 ; mem_addr[10]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.166      ;
; 0.927 ; state_reg.ST_BURST_SND       ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.170      ;
; 0.930 ; state_reg.ST_BURST_SND       ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.173      ;
; 0.952 ; mem_addr[11]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.483      ; 1.156      ;
; 0.984 ; mem_addr[3]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; mem_addr[11]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; mem_addr[9]                  ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.228      ;
; 0.986 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.178      ;
; 0.988 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.483      ; 1.192      ;
; 0.993 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.185      ;
; 0.995 ; mem_addr[3]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; mem_addr[9]                  ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.239      ;
; 0.999 ; mem_addr[4]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.242      ;
; 1.002 ; mem_addr[0]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; mem_addr[2]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; mem_addr[6]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; mem_addr[8]                  ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; mem_addr[1]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; mem_addr[6]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.483      ; 1.207      ;
; 1.008 ; mem_addr[5]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; mem_addr[7]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.251      ;
; 1.010 ; mem_addr[4]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.253      ;
; 1.010 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.202      ;
; 1.010 ; mem_addr[6]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.202      ;
; 1.011 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.468      ; 1.200      ;
; 1.013 ; mem_addr[0]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.256      ;
; 1.013 ; mem_addr[2]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; mem_addr[6]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; mem_addr[8]                  ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; mem_addr[1]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.257      ;
; 1.017 ; mem_addr[7]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.209      ;
; 1.018 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.483      ; 1.222      ;
; 1.019 ; mem_addr[5]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.262      ;
; 1.019 ; mem_addr[7]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.262      ;
; 1.022 ; mem_addr[10]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.265      ;
; 1.026 ; mem_addr[4]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a37~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.475      ; 1.222      ;
; 1.033 ; mem_addr[8]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.225      ;
; 1.039 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.479      ; 1.239      ;
; 1.040 ; mem_addr[10]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.232      ;
; 1.044 ; mem_addr[13]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; -0.500       ; 0.133      ; 0.868      ;
; 1.047 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.478      ; 1.246      ;
; 1.047 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.483      ; 1.251      ;
; 1.052 ; mem_addr[4]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.478      ; 1.251      ;
; 1.074 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.468      ; 1.263      ;
; 1.074 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.459      ; 1.254      ;
; 1.086 ; mem_addr[12]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.471      ; 1.278      ;
; 1.094 ; mem_addr[3]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.337      ;
; 1.095 ; mem_addr[9]                  ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.338      ;
; 1.100 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.454      ; 1.275      ;
; 1.105 ; mem_addr[3]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.348      ;
; 1.109 ; mem_addr[4]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.352      ;
; 1.112 ; mem_addr[0]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.355      ;
; 1.112 ; mem_addr[2]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; mem_addr[6]                  ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.356      ;
; 1.113 ; mem_addr[8]                  ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.356      ;
; 1.113 ; mem_addr[1]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.356      ;
; 1.118 ; mem_addr[5]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.361      ;
; 1.118 ; mem_addr[7]                  ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.361      ;
; 1.120 ; state_reg.ST_WAIT_SND_REQ    ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.364      ;
; 1.120 ; mem_addr[4]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.363      ;
; 1.123 ; mem_addr[0]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.366      ;
; 1.123 ; mem_addr[2]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.366      ;
; 1.124 ; mem_addr[6]                  ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.367      ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.877 ; -69.932           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.181 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -183.870                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                            ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.877 ; mem_addr[0]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.822      ;
; -0.804 ; mem_addr[3]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.749      ;
; -0.801 ; mem_addr[1]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.746      ;
; -0.798 ; mem_addr[11]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.496      ; 1.803      ;
; -0.787 ; mem_addr[12]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.732      ;
; -0.751 ; mem_addr[1]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.473      ; 1.733      ;
; -0.751 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.473      ; 1.733      ;
; -0.739 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.484      ; 1.732      ;
; -0.731 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.486      ; 1.726      ;
; -0.724 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.463      ; 1.696      ;
; -0.718 ; mem_addr[7]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.663      ;
; -0.716 ; mem_addr[5]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.661      ;
; -0.707 ; mem_addr[1]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.484      ; 1.700      ;
; -0.707 ; mem_addr[4]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.494      ; 1.710      ;
; -0.703 ; mem_addr[8]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.648      ;
; -0.684 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.496      ; 1.689      ;
; -0.670 ; mem_addr[13]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.615      ;
; -0.668 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.456      ; 1.633      ;
; -0.668 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.456      ; 1.633      ;
; -0.667 ; mem_addr[11]           ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.612      ;
; -0.667 ; mem_addr[8]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.494      ; 1.670      ;
; -0.667 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.458      ; 1.634      ;
; -0.664 ; mem_addr[6]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.609      ;
; -0.656 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a19~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.489      ; 1.654      ;
; -0.655 ; mem_addr[2]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.600      ;
; -0.653 ; mem_addr[8]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.496      ; 1.658      ;
; -0.650 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.494      ; 1.653      ;
; -0.645 ; mem_addr[9]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.590      ;
; -0.638 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.496      ; 1.643      ;
; -0.626 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.476      ; 1.611      ;
; -0.626 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.476      ; 1.611      ;
; -0.625 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a31~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.478      ; 1.612      ;
; -0.622 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.463      ; 1.594      ;
; -0.622 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.465      ; 1.596      ;
; -0.621 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.468      ; 1.598      ;
; -0.618 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.475      ; 1.602      ;
; -0.618 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.475      ; 1.602      ;
; -0.618 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a12~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.477      ; 1.604      ;
; -0.608 ; mem_addr[0]            ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 1.553      ;
; -0.608 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.468      ; 1.585      ;
; -0.607 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.470      ; 1.586      ;
; -0.605 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.476      ; 1.590      ;
; -0.605 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.515      ; 1.629      ;
; -0.605 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.476      ; 1.590      ;
; -0.604 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a32~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.478      ; 1.591      ;
; -0.603 ; mem_addr[0]            ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 1.000        ; -0.042     ; 1.548      ;
; -0.595 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.456      ; 1.560      ;
; -0.591 ; mem_addr[4]            ; state_reg.ST_BURST_RCV                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 1.536      ;
; -0.591 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a14~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.500      ; 1.600      ;
; -0.587 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.489      ; 1.585      ;
; -0.587 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.489      ; 1.585      ;
; -0.586 ; mem_addr[11]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.484      ; 1.579      ;
; -0.586 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.491      ; 1.586      ;
; -0.585 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a17~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.507      ; 1.601      ;
; -0.581 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.494      ; 1.584      ;
; -0.581 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.494      ; 1.584      ;
; -0.581 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.496      ; 1.586      ;
; -0.579 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.481      ; 1.569      ;
; -0.579 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.481      ; 1.569      ;
; -0.578 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a46~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.483      ; 1.570      ;
; -0.576 ; mem_addr[0]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.496      ; 1.581      ;
; -0.576 ; mem_addr[8]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.489      ; 1.574      ;
; -0.573 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.473      ; 1.555      ;
; -0.570 ; mem_addr[0]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.494      ; 1.573      ;
; -0.566 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.463      ; 1.538      ;
; -0.561 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.517      ; 1.587      ;
; -0.561 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.517      ; 1.587      ;
; -0.561 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.484      ; 1.554      ;
; -0.560 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.484      ; 1.553      ;
; -0.560 ; mem_addr[8]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.486      ; 1.555      ;
; -0.560 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.519      ; 1.588      ;
; -0.557 ; mem_addr[2]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.463      ; 1.529      ;
; -0.557 ; mem_addr[6]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a25~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.510      ; 1.576      ;
; -0.554 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.513      ; 1.576      ;
; -0.553 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.486      ; 1.548      ;
; -0.551 ; mem_addr[4]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.468      ; 1.528      ;
; -0.548 ; mem_addr[12]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a28~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.517      ; 1.574      ;
; -0.548 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.513      ; 1.570      ;
; -0.548 ; mem_addr[4]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.489      ; 1.546      ;
; -0.548 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a1~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.515      ; 1.572      ;
; -0.546 ; state_reg.ST_BURST_RCV ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a5~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.463      ; 1.518      ;
; -0.545 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.504      ; 1.558      ;
; -0.545 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.504      ; 1.558      ;
; -0.544 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.515      ; 1.568      ;
; -0.544 ; mem_addr[7]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.489      ; 1.542      ;
; -0.544 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.517      ; 1.570      ;
; -0.544 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a38~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.506      ; 1.559      ;
; -0.543 ; mem_addr[4]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.484      ; 1.536      ;
; -0.542 ; mem_addr[4]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.486      ; 1.537      ;
; -0.542 ; mem_addr[0]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.489      ; 1.540      ;
; -0.541 ; mem_addr[3]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.489      ; 1.539      ;
; -0.540 ; mem_addr[11]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.494      ; 1.543      ;
; -0.539 ; mem_addr[12]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.515      ; 1.563      ;
; -0.539 ; mem_addr[1]            ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.486      ; 1.534      ;
; -0.539 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a25~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.510      ; 1.558      ;
; -0.538 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a7~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.496      ; 1.543      ;
; -0.537 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a3~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.490      ; 1.536      ;
; -0.536 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.473      ; 1.518      ;
; -0.536 ; mem_addr[13]           ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a22~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.475      ; 1.520      ;
; -0.535 ; mem_addr[3]            ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 1.480      ;
+--------+------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                  ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; state_reg.ST_BURST_SND       ; state_reg.ST_BURST_SND                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state_reg.ST_WAIT_SND_REQ    ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state_reg.ST_WAIT_RCV_ACK_UP ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.283 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.521      ;
; 0.293 ; state_reg.ST_WAIT_SND_REQ    ; state_reg.ST_BURST_SND                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.299 ; mem_addr[3]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; mem_addr[9]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; mem_addr[11]                 ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; mem_addr[4]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; mem_addr[2]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; mem_addr[6]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; mem_addr[8]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.428      ;
; 0.310 ; mem_addr[1]                  ; mem_addr[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.436      ;
; 0.312 ; mem_addr[12]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; mem_addr[0]                  ; mem_addr[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; mem_addr[5]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; mem_addr[7]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; mem_addr[10]                 ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.439      ;
; 0.318 ; mem_addr[13]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.444      ;
; 0.333 ; mem_addr[11]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.580      ;
; 0.355 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.602      ;
; 0.358 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.596      ;
; 0.361 ; mem_addr[6]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.608      ;
; 0.361 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.599      ;
; 0.370 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.612      ; 0.606      ;
; 0.371 ; mem_addr[4]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a37~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.617      ; 0.612      ;
; 0.376 ; mem_addr[6]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.614      ;
; 0.376 ; mem_addr[7]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.614      ;
; 0.377 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.624      ;
; 0.378 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.616      ;
; 0.382 ; mem_addr[1]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.629      ;
; 0.383 ; mem_addr[8]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.621      ;
; 0.383 ; mem_addr[13]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; -0.500       ; 0.439      ; 0.426      ;
; 0.386 ; mem_addr[4]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.620      ; 0.630      ;
; 0.391 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.638      ;
; 0.392 ; mem_addr[10]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.630      ;
; 0.393 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.620      ; 0.637      ;
; 0.397 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.612      ; 0.633      ;
; 0.410 ; mem_addr[12]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a41~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.614      ; 0.648      ;
; 0.415 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.601      ; 0.640      ;
; 0.431 ; mem_addr[2]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.595      ; 0.650      ;
; 0.438 ; mem_addr[7]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.685      ;
; 0.448 ; mem_addr[3]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; mem_addr[11]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; mem_addr[9]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.458 ; mem_addr[4]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; mem_addr[2]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; mem_addr[1]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; mem_addr[0]                  ; mem_addr[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; mem_addr[6]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; mem_addr[8]                  ; mem_addr[9]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; mem_addr[8]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.707      ;
; 0.461 ; mem_addr[5]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; mem_addr[7]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; mem_addr[4]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; mem_addr[2]                  ; mem_addr[4]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; mem_addr[0]                  ; mem_addr[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; mem_addr[6]                  ; mem_addr[8]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; mem_addr[8]                  ; mem_addr[10]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.589      ;
; 0.468 ; state_reg.ST_BURST_SND       ; state_reg.ST_WAIT_SND_REQ                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.594      ;
; 0.470 ; mem_addr[12]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.596      ;
; 0.471 ; state_reg.ST_BURST_SND       ; state_reg.ST_WAIT_RCV_ACK_UP                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; mem_addr[10]                 ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.597      ;
; 0.473 ; mem_addr[3]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.620      ; 0.717      ;
; 0.474 ; mem_addr[10]                 ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.600      ;
; 0.482 ; mem_addr[6]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.621      ; 0.727      ;
; 0.482 ; mem_addr[3]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.729      ;
; 0.487 ; mem_addr[9]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.621      ; 0.732      ;
; 0.495 ; mem_addr[3]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a37~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.617      ; 0.736      ;
; 0.502 ; mem_addr[3]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.625      ; 0.751      ;
; 0.503 ; mem_addr[9]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.620      ; 0.747      ;
; 0.504 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.620      ; 0.748      ;
; 0.506 ; mem_addr[10]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.632      ; 0.762      ;
; 0.507 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.625      ; 0.756      ;
; 0.508 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.623      ; 0.755      ;
; 0.508 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a43~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.626      ; 0.758      ;
; 0.508 ; mem_addr[9]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.632      ; 0.764      ;
; 0.508 ; mem_addr[11]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.632      ; 0.764      ;
; 0.509 ; mem_addr[10]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a43~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.626      ; 0.759      ;
; 0.510 ; mem_addr[8]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a37~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.617      ; 0.751      ;
; 0.511 ; mem_addr[3]                  ; mem_addr[5]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; mem_addr[11]                 ; mem_addr[13]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; mem_addr[9]                  ; mem_addr[11]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; mem_addr[12]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.634      ; 0.769      ;
; 0.511 ; mem_addr[3]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a40~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.607      ; 0.742      ;
; 0.512 ; mem_addr[0]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a40~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.607      ; 0.743      ;
; 0.513 ; mem_addr[7]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.616      ; 0.753      ;
; 0.514 ; mem_addr[3]                  ; mem_addr[6]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; mem_addr[9]                  ; mem_addr[12]                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.632      ; 0.771      ;
; 0.516 ; mem_addr[12]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a43~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.626      ; 0.766      ;
; 0.517 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.629      ; 0.770      ;
; 0.517 ; mem_addr[4]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a47~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.626      ; 0.767      ;
; 0.518 ; mem_addr[4]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.612      ; 0.754      ;
; 0.519 ; mem_addr[7]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a37~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.617      ; 0.760      ;
; 0.520 ; mem_addr[12]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.621      ; 0.765      ;
; 0.520 ; mem_addr[5]                  ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.634      ; 0.778      ;
; 0.522 ; mem_addr[1]                  ; mem_addr[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.648      ;
; 0.523 ; mem_addr[12]                 ; altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.629      ; 0.776      ;
; 0.524 ; mem_addr[5]                  ; mem_addr[7]                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.650      ;
+-------+------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.952   ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.952   ; 0.181 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -311.593 ; 0.0   ; 0.0      ; 0.0     ; -415.207            ;
;  clk             ; -311.593 ; 0.000 ; N/A      ; N/A     ; -415.207            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rcv_req        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_a_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_a_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_a_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_a_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_a_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_a_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_a_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_a_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_b_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_b_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_b_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_b_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_b_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_b_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_b_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_b_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_c_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_c_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_c_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_c_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_c_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_c_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_c_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_c_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; snd_ack        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; xrst                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; snd_req                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rcv_ack                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_a_in[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_a_in[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_a_in[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_a_in[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_a_in[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_a_in[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_a_in[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_a_in[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_b_in[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_b_in[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_b_in[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_b_in[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_b_in[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_b_in[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_b_in[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_b_in[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_c_in[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_c_in[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_c_in[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_c_in[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_c_in[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_c_in[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_c_in[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pixel_c_in[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rcv_req        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_a_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_a_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_a_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_a_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_a_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_a_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_a_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_a_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_b_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_b_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_b_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_b_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_b_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_b_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_b_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_b_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_c_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_c_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_c_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_c_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_c_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_c_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixel_c_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; snd_ack        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rcv_req        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; snd_ack        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rcv_req        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_a_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_b_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; pixel_c_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_c_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; snd_ack        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 214      ; 0        ; 865      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 214      ; 0        ; 865      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 75    ; 75   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; pixel_a_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rcv_ack       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; snd_req       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xrst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; pixel_a_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rcv_req        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; snd_ack        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; pixel_a_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rcv_ack       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; snd_req       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xrst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; pixel_a_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_a_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_b_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_c_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rcv_req        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; snd_ack        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat May 27 17:05:06 2023
Info: Command: quartus_sta framebuf_bst -c framebuf_bst
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'framebuf_bst.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.952
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.952            -311.593 clk 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -415.207 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.592            -277.319 clk 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -408.871 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.877             -69.932 clk 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -183.870 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4923 megabytes
    Info: Processing ended: Sat May 27 17:05:08 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


