Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'DW01_dec_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_16_1_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width21' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_21_21_21' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_16_1_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width20' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GT_UNS_OP_20_1_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width36' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GEQ_UNS_OP_21_36_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
o_complete
o_overflow
o_quotient_out[0]
o_quotient_out[1]
o_quotient_out[2]
o_quotient_out[3]
o_quotient_out[4]
o_quotient_out[5]
o_quotient_out[6]
o_quotient_out[7]
o_quotient_out[8]
o_quotient_out[9]
o_quotient_out[10]
o_quotient_out[11]
o_quotient_out[12]
o_quotient_out[13]
o_quotient_out[14]
o_quotient_out[15]
reg_count_reg[0]/next_state
reg_count_reg[0]/synch_enable
reg_count_reg[1]/next_state
reg_count_reg[1]/synch_enable
reg_count_reg[2]/next_state
reg_count_reg[2]/synch_enable
reg_count_reg[3]/next_state
reg_count_reg[3]/synch_enable
reg_count_reg[4]/next_state
reg_count_reg[4]/synch_enable
reg_count_reg[5]/next_state
reg_count_reg[5]/synch_enable
reg_count_reg[6]/next_state
reg_count_reg[6]/synch_enable
reg_count_reg[7]/next_state
reg_count_reg[7]/synch_enable
reg_count_reg[8]/next_state
reg_count_reg[8]/synch_enable
reg_count_reg[9]/next_state
reg_count_reg[9]/synch_enable
reg_count_reg[10]/next_state
reg_count_reg[10]/synch_enable
reg_count_reg[11]/next_state
reg_count_reg[11]/synch_enable
reg_count_reg[12]/next_state
reg_count_reg[12]/synch_enable
reg_count_reg[13]/next_state
reg_count_reg[13]/synch_enable
reg_count_reg[14]/next_state
reg_count_reg[14]/synch_enable
reg_count_reg[15]/next_state
reg_count_reg[15]/synch_enable
reg_done_reg/next_state
reg_done_reg/synch_enable
reg_overflow_reg/next_state
reg_overflow_reg/synch_enable
reg_quotient_reg[0]/next_state
reg_quotient_reg[0]/synch_enable
reg_quotient_reg[1]/next_state
reg_quotient_reg[1]/synch_enable
reg_quotient_reg[2]/next_state
reg_quotient_reg[2]/synch_enable
reg_quotient_reg[3]/next_state
reg_quotient_reg[3]/synch_enable
reg_quotient_reg[4]/next_state
reg_quotient_reg[4]/synch_enable
reg_quotient_reg[5]/next_state
reg_quotient_reg[5]/synch_enable
reg_quotient_reg[6]/next_state
reg_quotient_reg[6]/synch_enable
reg_quotient_reg[7]/next_state
reg_quotient_reg[7]/synch_enable
reg_quotient_reg[8]/next_state
reg_quotient_reg[8]/synch_enable
reg_quotient_reg[9]/next_state
reg_quotient_reg[9]/synch_enable
reg_quotient_reg[10]/next_state
reg_quotient_reg[10]/synch_enable
reg_quotient_reg[11]/next_state
reg_quotient_reg[11]/synch_enable
reg_quotient_reg[12]/next_state
reg_quotient_reg[12]/synch_enable
reg_quotient_reg[13]/next_state
reg_quotient_reg[13]/synch_enable
reg_quotient_reg[14]/next_state
reg_quotient_reg[14]/synch_enable
reg_sign_reg/next_state
reg_sign_reg/synch_enable
reg_working_dividend_reg[0]/next_state
reg_working_dividend_reg[0]/synch_enable
reg_working_dividend_reg[1]/next_state
reg_working_dividend_reg[1]/synch_enable
reg_working_dividend_reg[2]/next_state
reg_working_dividend_reg[2]/synch_enable
reg_working_dividend_reg[3]/next_state
reg_working_dividend_reg[3]/synch_enable
reg_working_dividend_reg[4]/next_state
reg_working_dividend_reg[4]/synch_enable
reg_working_dividend_reg[5]/next_state
reg_working_dividend_reg[5]/synch_enable
reg_working_dividend_reg[6]/next_state
reg_working_dividend_reg[6]/synch_enable
reg_working_dividend_reg[7]/next_state
reg_working_dividend_reg[7]/synch_enable
reg_working_dividend_reg[8]/next_state
reg_working_dividend_reg[8]/synch_enable
reg_working_dividend_reg[9]/next_state
reg_working_dividend_reg[9]/synch_enable
reg_working_dividend_reg[10]/next_state
reg_working_dividend_reg[10]/synch_enable
reg_working_dividend_reg[11]/next_state
reg_working_dividend_reg[11]/synch_enable
reg_working_dividend_reg[12]/next_state
reg_working_dividend_reg[12]/synch_enable
reg_working_dividend_reg[13]/next_state
reg_working_dividend_reg[13]/synch_enable
reg_working_dividend_reg[14]/next_state
reg_working_dividend_reg[14]/synch_enable
reg_working_dividend_reg[15]/next_state
reg_working_dividend_reg[15]/synch_enable
reg_working_dividend_reg[16]/next_state
reg_working_dividend_reg[16]/synch_enable
reg_working_dividend_reg[17]/next_state
reg_working_dividend_reg[17]/synch_enable
reg_working_dividend_reg[18]/next_state
reg_working_dividend_reg[18]/synch_enable
reg_working_dividend_reg[19]/next_state
reg_working_dividend_reg[19]/synch_enable
reg_working_dividend_reg[20]/next_state
reg_working_dividend_reg[20]/synch_enable
reg_working_divisor_reg[0]/next_state
reg_working_divisor_reg[0]/synch_enable
reg_working_divisor_reg[1]/next_state
reg_working_divisor_reg[1]/synch_enable
reg_working_divisor_reg[2]/next_state
reg_working_divisor_reg[2]/synch_enable
reg_working_divisor_reg[3]/next_state
reg_working_divisor_reg[3]/synch_enable
reg_working_divisor_reg[4]/next_state
reg_working_divisor_reg[4]/synch_enable
reg_working_divisor_reg[5]/next_state
reg_working_divisor_reg[5]/synch_enable
reg_working_divisor_reg[6]/next_state
reg_working_divisor_reg[6]/synch_enable
reg_working_divisor_reg[7]/next_state
reg_working_divisor_reg[7]/synch_enable
reg_working_divisor_reg[8]/next_state
reg_working_divisor_reg[8]/synch_enable
reg_working_divisor_reg[9]/next_state
reg_working_divisor_reg[9]/synch_enable
reg_working_divisor_reg[10]/next_state
reg_working_divisor_reg[10]/synch_enable
reg_working_divisor_reg[11]/next_state
reg_working_divisor_reg[11]/synch_enable
reg_working_divisor_reg[12]/next_state
reg_working_divisor_reg[12]/synch_enable
reg_working_divisor_reg[13]/next_state
reg_working_divisor_reg[13]/synch_enable
reg_working_divisor_reg[14]/next_state
reg_working_divisor_reg[14]/synch_enable
reg_working_divisor_reg[15]/next_state
reg_working_divisor_reg[15]/synch_enable
reg_working_divisor_reg[16]/next_state
reg_working_divisor_reg[16]/synch_enable
reg_working_divisor_reg[17]/next_state
reg_working_divisor_reg[17]/synch_enable
reg_working_divisor_reg[18]/next_state
reg_working_divisor_reg[18]/synch_enable
reg_working_divisor_reg[19]/next_state
reg_working_divisor_reg[19]/synch_enable
reg_working_divisor_reg[20]/next_state
reg_working_divisor_reg[20]/synch_enable
reg_working_divisor_reg[21]/next_state
reg_working_divisor_reg[21]/synch_enable
reg_working_divisor_reg[22]/next_state
reg_working_divisor_reg[22]/synch_enable
reg_working_divisor_reg[23]/next_state
reg_working_divisor_reg[23]/synch_enable
reg_working_divisor_reg[24]/next_state
reg_working_divisor_reg[24]/synch_enable
reg_working_divisor_reg[25]/next_state
reg_working_divisor_reg[25]/synch_enable
reg_working_divisor_reg[26]/next_state
reg_working_divisor_reg[26]/synch_enable
reg_working_divisor_reg[27]/next_state
reg_working_divisor_reg[27]/synch_enable
reg_working_divisor_reg[28]/next_state
reg_working_divisor_reg[28]/synch_enable
reg_working_divisor_reg[29]/next_state
reg_working_divisor_reg[29]/synch_enable
reg_working_divisor_reg[30]/next_state
reg_working_divisor_reg[30]/synch_enable
reg_working_divisor_reg[31]/next_state
reg_working_divisor_reg[31]/synch_enable
reg_working_divisor_reg[32]/next_state
reg_working_divisor_reg[32]/synch_enable
reg_working_divisor_reg[33]/next_state
reg_working_divisor_reg[33]/synch_enable
reg_working_divisor_reg[34]/next_state
reg_working_divisor_reg[34]/synch_enable
reg_working_divisor_reg[35]/next_state
reg_working_divisor_reg[35]/synch_enable
reg_working_quotient_reg[0]/next_state
reg_working_quotient_reg[0]/synch_enable
reg_working_quotient_reg[1]/next_state
reg_working_quotient_reg[1]/synch_enable
reg_working_quotient_reg[2]/next_state
reg_working_quotient_reg[2]/synch_enable
reg_working_quotient_reg[3]/next_state
reg_working_quotient_reg[3]/synch_enable
reg_working_quotient_reg[4]/next_state
reg_working_quotient_reg[4]/synch_enable
reg_working_quotient_reg[5]/next_state
reg_working_quotient_reg[5]/synch_enable
reg_working_quotient_reg[6]/next_state
reg_working_quotient_reg[6]/synch_enable
reg_working_quotient_reg[7]/next_state
reg_working_quotient_reg[7]/synch_enable
reg_working_quotient_reg[8]/next_state
reg_working_quotient_reg[8]/synch_enable
reg_working_quotient_reg[9]/next_state
reg_working_quotient_reg[9]/synch_enable
reg_working_quotient_reg[10]/next_state
reg_working_quotient_reg[10]/synch_enable
reg_working_quotient_reg[11]/next_state
reg_working_quotient_reg[11]/synch_enable
reg_working_quotient_reg[12]/next_state
reg_working_quotient_reg[12]/synch_enable
reg_working_quotient_reg[13]/next_state
reg_working_quotient_reg[13]/synch_enable
reg_working_quotient_reg[14]/next_state
reg_working_quotient_reg[14]/synch_enable
reg_working_quotient_reg[16]/next_state
reg_working_quotient_reg[16]/synch_enable
reg_working_quotient_reg[17]/next_state
reg_working_quotient_reg[17]/synch_enable
reg_working_quotient_reg[18]/next_state
reg_working_quotient_reg[18]/synch_enable
reg_working_quotient_reg[19]/next_state
reg_working_quotient_reg[19]/synch_enable
reg_working_quotient_reg[20]/next_state
reg_working_quotient_reg[20]/synch_enable
reg_working_quotient_reg[21]/next_state
reg_working_quotient_reg[21]/synch_enable
reg_working_quotient_reg[22]/next_state
reg_working_quotient_reg[22]/synch_enable
reg_working_quotient_reg[23]/next_state
reg_working_quotient_reg[23]/synch_enable
reg_working_quotient_reg[24]/next_state
reg_working_quotient_reg[24]/synch_enable
reg_working_quotient_reg[25]/next_state
reg_working_quotient_reg[25]/synch_enable
reg_working_quotient_reg[26]/next_state
reg_working_quotient_reg[26]/synch_enable
reg_working_quotient_reg[27]/next_state
reg_working_quotient_reg[27]/synch_enable
reg_working_quotient_reg[28]/next_state
reg_working_quotient_reg[28]/synch_enable
reg_working_quotient_reg[29]/next_state
reg_working_quotient_reg[29]/synch_enable
reg_working_quotient_reg[30]/next_state
reg_working_quotient_reg[30]/synch_enable
reg_working_quotient_reg[31]/next_state
reg_working_quotient_reg[31]/synch_enable
reg_working_quotient_reg[32]/next_state
reg_working_quotient_reg[32]/synch_enable
reg_working_quotient_reg[33]/next_state
reg_working_quotient_reg[33]/synch_enable
reg_working_quotient_reg[34]/next_state
reg_working_quotient_reg[34]/synch_enable
reg_working_quotient_reg[35]/next_state
reg_working_quotient_reg[35]/synch_enable

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
