v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
T 49300 40900 9 14 1 0 0 0 2
Example 309
Oscillator with CMOS inverter
T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
100214 PF
C 52700 45700 1 0 0 spice-vdc.sym
{
T 53450 46450 5 10 1 1 0 0 1
refdes=V1
T 53400 46550 5 10 0 0 0 0 1
device=spice
T 53400 46750 5 10 0 0 0 0 1
footprint=none
T 53450 46150 5 10 1 1 0 0 1
value=DC 15V
}
C 53000 45250 1 0 0 pwr-gnd.sym
{
T 53290 45910 5 10 0 0 0 0 1
value=GND
T 53280 46300 5 10 0 0 0 0 1
device=SYMBOL
}
N 53000 46900 53000 46950 4
N 53000 45700 53000 45450 4
C 53000 46950 1 0 0 pwr-15v-plus.sym
{
T 52800 47250 5 10 1 1 0 0 1
value=+15V
T 53100 48050 5 10 0 0 0 0 1
device=SYMBOL
}
C 50650 43750 1 0 0 spice-directive.sym
{
T 50650 44450 5 10 0 0 0 0 1
device=directive
T 50750 44150 5 10 1 1 0 0 1
refdes=A1
T 50600 43850 5 10 1 1 0 0 1
value=.TRAN 0.01us 10us UIC
}
C 47750 45700 1 0 0 nmos.sym
{
T 47950 47400 5 8 0 0 0 0 1
device=NMOSFET
T 47850 46500 5 10 1 1 0 0 1
refdes=M2
T 48350 45900 5 10 0 1 0 0 1
value=NMOS
}
C 47750 47800 1 180 1 pmos.sym
{
T 47950 45900 5 8 0 0 180 6 1
device=PMOSFET
T 47850 47900 5 10 1 1 180 6 1
refdes=M1
T 48350 47500 5 10 0 1 180 6 1
value=PMOS
}
C 47250 45000 1 0 0 inductor.sym
{
T 47650 45200 5 10 1 1 0 0 1
refdes=L1
T 47400 46350 5 10 0 0 0 0 1
device=INDUCTOR
T 47400 45850 5 10 0 0 0 0 1
footprint=acy500.fp
T 47600 44750 5 10 1 1 0 0 1
value=1mH
}
C 48550 44950 1 270 0 cap.sym
{
T 49250 44750 5 10 0 0 270 0 1
device=CAPACITOR
T 49100 44550 5 10 1 1 0 0 1
refdes=C1
T 49450 44750 5 10 0 0 270 0 1
symversion=0.1
T 49050 44350 5 10 1 1 0 0 1
value=100pF
T 50050 44750 5 10 0 0 270 0 1
footprint=NONE
}
C 46550 44950 1 270 0 cap.sym
{
T 47250 44750 5 10 0 0 270 0 1
device=CAPACITOR
T 46050 44550 5 10 1 1 0 0 1
refdes=C2
T 47450 44750 5 10 0 0 270 0 1
symversion=0.1
T 45950 44350 5 10 1 1 0 0 1
value=100pF
T 48050 44750 5 10 0 0 270 0 1
footprint=NONE
T 46900 44150 5 10 1 0 0 0 1
ic=7.5V
}
N 48250 47000 48250 46500 4
N 48750 44750 48750 46750 4
C 48750 43750 1 0 0 pwr-gnd.sym
{
T 49040 44410 5 10 0 0 0 0 1
value=GND
T 49030 44800 5 10 0 0 0 0 1
device=SYMBOL
}
C 48250 45350 1 0 0 pwr-gnd.sym
{
T 48540 46010 5 10 0 0 0 0 1
value=GND
T 48530 46400 5 10 0 0 0 0 1
device=SYMBOL
}
C 46750 43750 1 0 0 pwr-gnd.sym
{
T 47040 44410 5 10 0 0 0 0 1
value=GND
T 47030 44800 5 10 0 0 0 0 1
device=SYMBOL
}
N 47750 47200 47450 47200 4
N 47450 47200 47450 46300 4
N 47450 46300 47750 46300 4
N 48250 45700 48250 45550 4
N 48750 44250 48750 43950 4
N 46750 44750 46750 46750 4
N 46750 44250 46750 43950 4
C 48250 48150 1 0 0 pwr-15v-plus.sym
{
T 48050 48450 5 10 1 1 0 0 1
value=+15V
T 48350 49250 5 10 0 0 0 0 1
device=SYMBOL
}
N 48250 48150 48250 47800 4
C 51250 46650 1 0 0 port-sout.sym
{
T 51500 46750 5 10 1 1 0 1 1
net=OUT:1
T 51450 46950 5 10 0 0 0 0 1
device=SYMBOL
T 52400 48000 5 10 0 0 0 7 1
value=NET
}
N 46750 45000 47250 45000 4
N 48350 45000 48750 45000 4
C 50050 45650 1 0 0 nmos.sym
{
T 50250 47350 5 8 0 0 0 0 1
device=NMOSFET
T 50650 45850 5 10 0 1 0 0 1
value=NMOS
T 50150 46450 5 10 1 1 0 0 1
refdes=M4
}
C 50050 47800 1 180 1 pmos.sym
{
T 50250 45900 5 8 0 0 180 6 1
device=PMOSFET
T 50650 47500 5 10 0 1 180 6 1
value=PMOS
T 50150 47900 5 10 1 1 180 6 1
refdes=M3
}
N 50550 47000 50550 46450 4
C 50550 45300 1 0 0 pwr-gnd.sym
{
T 50840 45960 5 10 0 0 0 0 1
value=GND
T 50830 46350 5 10 0 0 0 0 1
device=SYMBOL
}
N 50050 47200 49750 47200 4
N 49750 47200 49750 46250 4
N 49750 46250 50050 46250 4
N 50550 45650 50550 45500 4
C 50550 48150 1 0 0 pwr-15v-plus.sym
{
T 50650 49250 5 10 0 0 0 0 1
device=SYMBOL
T 50350 48450 5 10 1 1 0 0 1
value=+15V
}
N 50550 48150 50550 47800 4
N 48250 46750 49750 46750 4
N 51250 46750 50550 46750 4
N 46750 46750 47450 46750 4
{
T 46750 46750 5 10 1 1 0 0 1
netname=IN
}
