// Seed: 1773329377
module module_0 (
    input supply1 id_0
    , id_5,
    output supply0 id_1,
    output tri id_2,
    input wor id_3
);
  supply1 id_6;
  assign id_1 = 1;
  assign id_5 = 1'h0;
  tri1 id_7;
  always_ff begin
    if (id_7) begin
      if (1) id_6 = 1'b0;
    end
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input wor id_3,
    input wire id_4,
    output uwire id_5,
    input supply0 id_6,
    output wire id_7,
    output uwire id_8,
    output supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    input tri id_12,
    output supply1 id_13,
    output tri id_14,
    input supply1 id_15
);
  module_0(
      id_6, id_10, id_14, id_3
  );
endmodule
