
---------- Begin Simulation Statistics ----------
simSeconds                                   0.200878                       # Number of seconds simulated (Second)
simTicks                                 200877994500                       # Number of ticks simulated (Tick)
finalTick                                200877994500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    976.59                       # Real time elapsed on the host (Second)
hostTickRate                                205693307                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     675720                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      185151774                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   102397                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     189590                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        401755990                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       188221436                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       97                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      188205480                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     59                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3069743                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           4177384                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  10                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           401698418                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.468524                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.264092                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 345543451     86.02%     86.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10837297      2.70%     88.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2085097      0.52%     89.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   8207735      2.04%     91.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  26691729      6.64%     97.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   8218404      2.05%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     87437      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     26918      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       350      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             401698418                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      60      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  71239     98.98%     99.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   677      0.94%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            7      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      99455774     52.84%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           84      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1984633      1.05%     53.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     86764982     46.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      188205480                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.468457                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               71976                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000382                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                778181408                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               191291444                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       187520256                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   188277449                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         45551                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         185926                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        17061                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                  188221533                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      398                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1986066                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    86767827                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        63                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           153                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        16566                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                172                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                595                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             941                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     1536                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                         188203175                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1983431                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2300                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           88748182                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10868439                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     86764751                       # Number of stores executed (Count)
system.cpu.numRate                           0.468451                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                    188199708                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                   187520256                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      82807756                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     411517542                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.466752                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.201225                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             573                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           57572                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     185151774                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.017560                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.017560                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.248907                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.248907                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  265052077                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  90311041                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                         16                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   570548996                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  130605210                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 355893611                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      137                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1986066                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      86767827                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       154663                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        23231                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                11049090                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          11039197                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1812                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11038664                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                11037348                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBMissPct             0.000119                       # BTB Miss Percentage (Ratio)
system.cpu.branchPred.BTBHitRatio            0.999881                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3248                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 79                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             520                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                248                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              272                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1751453                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              87                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1428                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    401473005                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.461181                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.265336                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       346461791     86.30%     86.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10839553      2.70%     89.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1978978      0.49%     89.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         7839325      1.95%     91.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        26057981      6.49%     97.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         7899858      1.97%     99.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            7932      0.00%     99.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           43212      0.01%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          344375      0.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    401473005                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              185151774                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    87286748                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1973024                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          34                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   10690682                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   174466761                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  2670                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     97864947     52.86%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           79      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1973024      1.07%     53.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     85313724     46.08%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    185151774                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        344375                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3064401                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3064401                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3064401                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3064401                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     84045713                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        84045713                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     84045713                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       84045713                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 6027478863457                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 6027478863457                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 6027478863457                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 6027478863457                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     87110114                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      87110114                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     87110114                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     87110114                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.964822                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.964822                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.964822                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.964822                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 71716.672372                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 71716.672372                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 71716.672372                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 71716.672372                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        14798                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          162                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      91.345679                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      5324014                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           5324014                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     78720948                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      78720948                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     78720948                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     78720948                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      5324765                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      5324765                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      5324765                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      5324765                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 540556820972                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 540556820972                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 540556820972                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 540556820972                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.061127                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.061127                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.061127                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.061127                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 101517.498138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 101517.498138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 101517.498138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 101517.498138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                5324508                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           39                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           39                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1795598                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1795598                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1259                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1259                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     63112000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     63112000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1796857                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1796857                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000701                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000701                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50128.673550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50128.673550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          677                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          677                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          582                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          582                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     33300000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     33300000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000324                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000324                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 57216.494845                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 57216.494845                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           34                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           34                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           34                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           34                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      1268803                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1268803                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     84044454                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     84044454                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 6027415751457                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 6027415751457                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     85313257                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     85313257                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.985128                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.985128                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71716.995763                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71716.995763                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     78720271                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     78720271                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      5324183                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      5324183                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 540523520972                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 540523520972                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.062407                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.062407                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 101522.340793                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 101522.340793                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.977359                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8389238                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            5324764                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.575514                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              161000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.977359                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999912                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999912                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          179545138                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         179545138                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  5538445                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             372472200                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  12688155                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              10954067                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  45551                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10905456                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   396                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              188893845                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1571                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318988                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      103140668                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    11049090                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           11040844                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     401333265                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   91882                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            86                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    302480                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1051                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          401698418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.475535                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.786244                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                368064768     91.63%     91.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  7002154      1.74%     93.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1351217      0.34%     93.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1407627      0.35%     94.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1406391      0.35%     94.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1374182      0.34%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1390203      0.35%     95.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1358417      0.34%     95.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 18343459      4.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            401698418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.027502                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.256725                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         301377                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            301377                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        301377                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           301377                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1102                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1102                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1102                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1102                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     74055998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     74055998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     74055998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     74055998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       302479                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        302479                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       302479                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       302479                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003643                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003643                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003643                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003643                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67201.450091                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 67201.450091                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67201.450091                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 67201.450091                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          854                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      65.692308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          602                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               602                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          246                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           246                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          246                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          246                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          856                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          856                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          856                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          856                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     60390999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     60390999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     60390999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     60390999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70550.232477                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70550.232477                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70550.232477                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70550.232477                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    602                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       301377                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          301377                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1102                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1102                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     74055998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     74055998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       302479                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       302479                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003643                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003643                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67201.450091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67201.450091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          246                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          246                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          856                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          856                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     60390999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     60390999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002830                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002830                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70550.232477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70550.232477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           248.610487                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               302233                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                856                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             353.075935                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   248.610487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.971135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.971135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          254                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          254                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             605814                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            605814                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      184680                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   13042                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   71                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 172                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1454095                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   97                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    155                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1973024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.497579                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.014340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1970768     99.89%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  186      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  296      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   67      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   69      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   41      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    3      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   32      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   17      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 19      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                311      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                510      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 90      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                123      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                142      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 33      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 47      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 30      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 69      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               90      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              981                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1973024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  45551                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 11005765                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  215533                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4134                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  18130383                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             372297052                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              188229004                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  42061                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 472259                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              369849866                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           220949740                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1092442478                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                341631979                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             217387182                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3562528                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      64                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  64                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  67927124                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        587460247                       # The number of ROB reads (Count)
system.cpu.rob.writes                       374031925                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  185151774                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    19                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    185                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    429                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       614                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   185                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   429                       # number of overall hits (Count)
system.l2.overallHits::total                      614                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  671                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              5324336                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5325007                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 671                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             5324336                       # number of overall misses (Count)
system.l2.overallMisses::total                5325007                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        56773000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    532038439500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       532095212500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       56773000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   532038439500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      532095212500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                856                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            5324765                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5325621                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               856                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           5324765                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5325621                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.783879                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999919                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999885                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.783879                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999919                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999885                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84609.538003                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 99925.782201                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    99923.852213                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 84609.538003                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 99925.782201                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   99923.852213                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              5291282                       # number of writebacks (Count)
system.l2.writebacks::total                   5291282                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                 13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    14                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   14                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              670                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          5324323                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5324993                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             670                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         5324323                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5324993                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     49996500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 478794122500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   478844119000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     49996500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 478794122500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  478844119000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.782710                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999917                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999882                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.782710                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999917                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999882                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74621.641791                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 89925.822025                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 89923.896426                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74621.641791                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 89925.822025                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 89923.896426                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                        5292409                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             185                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                185                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           671                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              671                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     56773000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     56773000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          856                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            856                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.783879                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.783879                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84609.538003                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84609.538003                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          670                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          670                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     49996500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     49996500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.782710                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.782710                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74621.641791                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74621.641791                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                166                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   166                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          5324019                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             5324019                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 532009371500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   532009371500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        5324185                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           5324185                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999969                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999969                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 99926.272145                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 99926.272145                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      5324019                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         5324019                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 478769191500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 478769191500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999969                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999969                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 89926.274023                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 89926.274023                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            263                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               263                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          317                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             317                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     29068000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     29068000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          580                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           580                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.546552                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.546552                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91697.160883                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91697.160883                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data           13                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            13                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data          304                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          304                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     24931000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     24931000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.524138                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.524138                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 82009.868421                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 82009.868421                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          582                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              582                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          582                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          582                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      5324013                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          5324013                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      5324013                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      5324013                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32601.766427                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10650616                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5325177                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000049                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.072636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         4.435438                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32596.258353                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.994759                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.994927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  264                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2408                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                24039                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6057                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   90530225                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  90530225                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   5291282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   5324322.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000132370500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       330638                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       330638                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            14520049                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            4969179                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     5324992                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    5291282                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   5324992                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  5291282                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.32                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               5324992                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              5291282                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1889440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1785391                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1650021                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  88596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 204520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 327664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 329626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 345485                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 358387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 335291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 333025                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 442720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 371138                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 331699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 330852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 359822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 331400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 448780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 350020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       330638                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.105160                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     15.955933                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     48.857036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       330637    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        330638                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       330638                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.003155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.002822                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.111244                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           330366     99.92%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                9      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               14      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              247      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        330638                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               340799488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            338642048                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1696549633.76289582                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1685809582.29349518                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  200877981500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      18921.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        42880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    340756608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    338640064                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 213462.903722886404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1696336170.859173059464                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1685799705.651681184769                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          670                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      5324322                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      5291282                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     22365250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 259719495000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 5035181053750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33380.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     48779.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    951599.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        42880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    340756608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      340799488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        42880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        42880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    338642048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    338642048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          670                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      5324322                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         5324992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      5291282                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        5291282                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         213463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1696336171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1696549634                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       213463                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        213463                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1685809582                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1685809582                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1685809582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        213463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1696336171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3382359216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              5324992                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             5291251                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       332767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       332800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       332831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       332896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       332877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       332523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       332703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       332780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       332997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       332876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       332878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       332874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       332919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       332795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       332729                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       332747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       330628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       330712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       330757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       330745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       330692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       330430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       330585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       330691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       330841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       330762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       330808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       330822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       330827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       330703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       330624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       330624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            159898260250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           26624960000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       259741860250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                30027.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           48777.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             4857768                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            4917361                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       841113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   807.785608                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   684.703042                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   320.466811                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         9788      1.16%      1.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        90578     10.77%     11.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        23357      2.78%     14.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        49740      5.91%     20.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        38782      4.61%     25.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        20248      2.41%     27.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        30513      3.63%     31.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       171866     20.43%     51.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       406241     48.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       841113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             340799488                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten          338640064                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW             1696.549634                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1685.799706                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   26.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               13.25                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3003855120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1596583065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    19007943780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   13808152800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 15857097360.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  51361287540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  33885539520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  138520459185                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   689.575080                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  85808445000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6707740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 108361809500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      3001698840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1595440770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    19012499100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   13812177420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 15857097360.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  51417637740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  33838086720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  138534637950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   689.645664                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  85697946250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6707740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 108472308250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 974                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5291282                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               683                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            5324018                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           5324018                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            974                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     15941949                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                15941949                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    679441536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                679441536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5324992                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5324992    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5324992                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         33557857000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        27359611250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       10616957                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5291970                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               1436                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     10615295                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          602                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1621                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           5324185                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          5324184                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            856                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           580                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2314                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15974036                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               15976350                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        93312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    681521728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               681615040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5292409                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 338642048                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          10618030                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000051                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.007151                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                10617487     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     543      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            10618030                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 200877994500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        10649980000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1284499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        7987152986                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      10650730                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5325109                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           99                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             444                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          444                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
