{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1434820446006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1434820446007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 20 20:14:05 2015 " "Processing started: Sat Jun 20 20:14:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1434820446007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1434820446007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scorefour -c scorefour " "Command: quartus_map --read_settings_files=on --write_settings_files=off scorefour -c scorefour" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1434820446008 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1434820446301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PanelDisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PanelDisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PanelDisplay-potato " "Found design unit 1: PanelDisplay-potato" {  } { { "PanelDisplay.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/PanelDisplay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447038 ""} { "Info" "ISGN_ENTITY_NAME" "1 PanelDisplay " "Found entity 1: PanelDisplay" {  } { { "PanelDisplay.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/PanelDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_infer_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_infer_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_infer_instr-rtl " "Found design unit 1: ram_infer_instr-rtl" {  } { { "ram_infer_instr.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/ram_infer_instr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447040 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_infer_instr " "Found entity 1: ram_infer_instr" {  } { { "ram_infer_instr.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/ram_infer_instr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpuArch " "Found design unit 1: cpu-cpuArch" {  } { { "cpu.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/cpu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447042 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrameBuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FrameBuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameBuffer-rtl " "Found design unit 1: FrameBuffer-rtl" {  } { { "FrameBuffer.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/FrameBuffer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447044 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "FrameBuffer.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/FrameBuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-interrupt_arch " "Found design unit 1: interrupt_controller-interrupt_arch" {  } { { "interrupt_controller.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/interrupt_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447045 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/interrupt_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter_contr_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inter_contr_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inter_contr_test-test " "Found design unit 1: inter_contr_test-test" {  } { { "inter_contr_test.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/inter_contr_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447047 ""} { "Info" "ISGN_ENTITY_NAME" "1 inter_contr_test " "Found entity 1: inter_contr_test" {  } { { "inter_contr_test.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/inter_contr_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorefour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scorefour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scorefour-bhv " "Found design unit 1: scorefour-bhv" {  } { { "scorefour.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447049 ""} { "Info" "ISGN_ENTITY_NAME" "1 scorefour " "Found entity 1: scorefour" {  } { { "scorefour.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Faces.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Faces.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Faces-rtl " "Found design unit 1: Faces-rtl" {  } { { "Faces.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/Faces.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447051 ""} { "Info" "ISGN_ENTITY_NAME" "1 Faces " "Found entity 1: Faces" {  } { { "Faces.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/Faces.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_infer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_infer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_infer-rtl " "Found design unit 1: ram_infer-rtl" {  } { { "ram_infer.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/ram_infer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434820447053 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_infer " "Found entity 1: ram_infer" {  } { { "ram_infer.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/ram_infer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820447053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820447053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scorefour " "Elaborating entity \"scorefour\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1434820447159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_infer ram_infer:ram " "Elaborating entity \"ram_infer\" for hierarchy \"ram_infer:ram\"" {  } { { "scorefour.vhd" "ram" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434820447164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_infer_instr ram_infer_instr:instr " "Elaborating entity \"ram_infer_instr\" for hierarchy \"ram_infer_instr:instr\"" {  } { { "scorefour.vhd" "instr" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434820447167 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_block ram_infer_instr.vhd(51) " "VHDL Signal Declaration warning at ram_infer_instr.vhd(51): used implicit default value for signal \"ram_block\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ram_infer_instr.vhd" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/ram_infer_instr.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1434820447169 "|scorefour|ram_infer_instr:instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cp " "Elaborating entity \"cpu\" for hierarchy \"cpu:cp\"" {  } { { "scorefour.vhd" "cp" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434820447170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller interrupt_controller:int " "Elaborating entity \"interrupt_controller\" for hierarchy \"interrupt_controller:int\"" {  } { { "scorefour.vhd" "int" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434820447183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PanelDisplay PanelDisplay:disp " "Elaborating entity \"PanelDisplay\" for hierarchy \"PanelDisplay:disp\"" {  } { { "scorefour.vhd" "disp" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434820447187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer PanelDisplay:disp\|FrameBuffer:F " "Elaborating entity \"FrameBuffer\" for hierarchy \"PanelDisplay:disp\|FrameBuffer:F\"" {  } { { "PanelDisplay.vhd" "F" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/PanelDisplay.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434820447189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Faces PanelDisplay:disp\|FrameBuffer:F\|Faces:F " "Elaborating entity \"Faces\" for hierarchy \"PanelDisplay:disp\|FrameBuffer:F\|Faces:F\"" {  } { { "FrameBuffer.vhd" "F" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/FrameBuffer.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434820447193 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_infer_instr:instr\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_infer_instr:instr\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE scorefour.mif " "Parameter INIT_FILE set to scorefour.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1434820448909 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_infer:ram\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_infer:ram\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1434820448909 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1434820448909 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1434820448909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_infer_instr:instr\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram_infer_instr:instr\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1434820449016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_infer_instr:instr\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram_infer_instr:instr\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE scorefour.mif " "Parameter \"INIT_FILE\" = \"scorefour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1434820449017 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1434820449017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4k41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4k41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4k41 " "Found entity 1: altsyncram_4k41" {  } { { "db/altsyncram_4k41.tdf" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/db/altsyncram_4k41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434820449108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434820449108 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_WIDTH" "24 16 scorefour.mif " "Data at line 24 exceeds the specified width (16) in the Memory Initialization File \"scorefour.mif\"" {  } { { "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.mif" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.mif" 24 -1 0 } }  } 0 113024 "Data at line %1!d! exceeds the specified width (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "" 0 -1 1434820449117 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "scorefour.mif 24 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"scorefour.mif\" contains illegal syntax at line 24" {  } { { "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.mif" "" { Text "/home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.mif" 24 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "" 0 -1 1434820449117 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "scorefour.mif  " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File scorefour.mif for ROM instance . If the file exists, it is not in correct format." {  } { { "altsyncram.tdf" "" { Text "/home/rebelor/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "" 0 -1 1434820449117 ""}
{ "Error" "ESGN_NON_USER_HIER_ELABORATION_FAILURE" "ram_infer_instr:instr\|altsyncram:ram_block_rtl_0\|altsyncram_4k41:auto_generated " "Can't elaborate inferred hierarchy \"ram_infer_instr:instr\|altsyncram:ram_block_rtl_0\|altsyncram_4k41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/rebelor/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12154 "Can't elaborate inferred hierarchy \"%1!s!\"" 0 0 "" 0 -1 1434820449147 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1434820449335 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 20 20:14:09 2015 " "Processing ended: Sat Jun 20 20:14:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1434820449335 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1434820449335 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1434820449335 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434820449335 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434820449462 ""}
