
---------- Begin Simulation Statistics ----------
final_tick                               1402635923500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115914                       # Simulator instruction rate (inst/s)
host_mem_usage                                4396068                       # Number of bytes of host memory used
host_op_rate                                   198312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12940.64                       # Real time elapsed on the host
host_tick_rate                               27837170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2566282482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.360231                       # Number of seconds simulated
sim_ticks                                360230815000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       917673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1835329                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    153439791                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         7214                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     21672991                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    131258341                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     43505725                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    153439791                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    109934066                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       176190402                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        17529007                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     18403236                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         475922780                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        440889964                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     21673807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           75086694                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      40470951                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    626474356                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      839678819                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    592709489                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.416679                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.344063                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    345042812     58.21%     58.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     81476198     13.75%     71.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41966219      7.08%     79.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     34743341      5.86%     84.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21355030      3.60%     88.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11424808      1.93%     90.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9882521      1.67%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6347609      1.07%     93.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     40470951      6.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    592709489                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             818338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     10052312                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         836921134                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             123874952                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2112896      0.25%      0.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    650240730     77.44%     77.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6520113      0.78%     78.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1503927      0.18%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           60      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       204480      0.02%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          292      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          577      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123874733     14.75%     93.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54608255      6.50%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          219      0.00%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       612536      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    839678818                       # Class of committed instruction
system.switch_cpus.commit.refs              179095743                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             839678818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.440923                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.440923                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     140744071                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1737486656                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        270453901                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         234011437                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       21862150                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      20886759                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           181653295                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                287973                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            70029219                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 26077                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           176190402                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         131084284                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             357793543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       9583565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1628                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1094748287                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles         1108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5463                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        43724300                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.244552                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    308294433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     61034732                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.519509                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    687958325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.710132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.491242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        398283600     57.89%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14858263      2.16%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         11451664      1.66%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17228329      2.50%     64.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         14583941      2.12%     66.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28064593      4.08%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18827076      2.74%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13896921      2.02%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        170763938     24.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    687958325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1102460                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           236796                       # number of floating regfile writes
system.switch_cpus.idleCycles                32503305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     28767461                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        101245613                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.653448                       # Inst execution rate
system.switch_cpus.iew.exec_refs            251701263                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           70029202                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        94232675                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     219811510                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           18                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2773109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     95079907                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1466131186                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     181672061                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     48175293                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1191245887                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         698803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        462207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       21862150                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1349439                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         7644                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17095160                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       367393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       220306                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        54757                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     95936552                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     39859115                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       220306                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     25610864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3156597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1386212587                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1168797404                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.627398                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         869706671                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.622290                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1177001754                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1784569461                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1004237826                       # number of integer regfile writes
system.switch_cpus.ipc                       0.693999                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.693999                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10922998      0.88%      0.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     952915586     76.88%     77.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6893803      0.56%     78.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1541941      0.12%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           65      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       237590      0.02%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          300      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          614      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    192196317     15.51%     93.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     74079229      5.98%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          282      0.00%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       632455      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1239421181                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          933733                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1805413                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       865545                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       928828                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            15602372                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012588                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12759426     81.78%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             11      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             7      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     81.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2285220     14.65%     96.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        495482      3.18%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            5      0.00%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        62221      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1243166822                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3185918847                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1167931859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2091868362                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1466131144                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1239421181                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           42                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    626452316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      5321202                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    894546890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    687958325                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.801593                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.299194                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    338624477     49.22%     49.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     73986305     10.75%     59.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     60089999      8.73%     68.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     51476632      7.48%     76.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     46714513      6.79%     82.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     43629574      6.34%     89.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     39526241      5.75%     95.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     22623058      3.29%     98.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11287526      1.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    687958325                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.720315                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           131085197                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   962                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     16739057                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9644203                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    219811510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     95079907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       494487805                       # number of misc regfile reads
system.switch_cpus.numCycles                720461630                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       123606523                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1077491149                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       13400055                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        285470897                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1336640                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       1357324                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4052327225                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1648974818                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2055157044                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         237935180                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1266214                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       21862150                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      19083548                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        977665817                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      1148954                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2602588869                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           21                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          46542841                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2018391713                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3028515327                       # The number of ROB writes
system.switch_cpus.timesIdled                 3313315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        37683                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          349                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14036645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       318498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28073337                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         318847                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             763742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       279732                       # Transaction distribution
system.membus.trans_dist::CleanEvict           637940                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            153914                       # Transaction distribution
system.membus.trans_dist::ReadExResp           153914                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        763742                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2752985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2752985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2752985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     76632832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     76632832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76632832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            917657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  917657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              917657                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3199852500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4907614750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1402635923500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13332274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1421248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     10653444                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3046936                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           704395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          704395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10653471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2678803                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     31960360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10149646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42110006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1363640896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    289581696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1653222592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1085012                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17904512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15121681                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023601                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.151953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14765148     97.64%     97.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 356184      2.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    349      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15121681                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25831628500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5076979153                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       15982360683                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     10455044                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2663943                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13118987                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     10455044                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2663943                       # number of overall hits
system.l2.overall_hits::total                13118987                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       198401                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       719255                       # number of demand (read+write) misses
system.l2.demand_misses::total                 917656                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       198401                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       719255                       # number of overall misses
system.l2.overall_misses::total                917656                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  16137981500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  59271624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      75409606000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  16137981500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  59271624500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     75409606000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     10653445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3383198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14036643                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     10653445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3383198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14036643                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.018623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.212596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065376                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.018623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.212596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065376                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81340.222580                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82406.969017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82176.334051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81340.222580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82406.969017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82176.334051                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              279732                       # number of writebacks
system.l2.writebacks::total                    279732                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst       198401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       719255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            917656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       198401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       719255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           917656                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  14153971500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  52079074500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66233046000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  14153971500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  52079074500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  66233046000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.018623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.212596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065376                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.018623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.212596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065376                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71340.222580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72406.969017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72176.334051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71340.222580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72406.969017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72176.334051                       # average overall mshr miss latency
system.l2.replacements                        1084986                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1141516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1141516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1141516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1141516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10652475                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10652475                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10652475                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10652475                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       147462                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        147462                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.038462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.038462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.038462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       550481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                550481                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       153914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              153914                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11162687500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11162687500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       704395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            704395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.218505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.218505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72525.485011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72525.485011                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       153914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         153914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9623547500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9623547500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.218505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.218505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62525.485011                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62525.485011                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     10455044                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10455044                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       198401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           198401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  16137981500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16137981500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     10653445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10653445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.018623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81340.222580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81340.222580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       198401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       198401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  14153971500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14153971500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.018623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71340.222580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71340.222580                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2113462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2113462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       565341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          565341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  48108937000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  48108937000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2678803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2678803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.211042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.211042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85097.201512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85097.201512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       565341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       565341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  42455527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42455527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.211042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.211042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75097.201512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75097.201512                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    27948153                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1084986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.758999                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     265.902359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.317549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.253079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   253.499211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   501.027801                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.259670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.247558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.489285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 225661170                       # Number of tag accesses
system.l2.tags.data_accesses                225661170                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst     12697664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     46032320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           58729984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     12697664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12697664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17902848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17902848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       198401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       719255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              917656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       279732                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             279732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     35248689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    127785625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             163034315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     35248689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35248689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49698269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49698269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49698269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     35248689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    127785625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            212732584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    275450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    198401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    683671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000716667750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15752                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15752                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2117106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             259967                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      917656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     279732                       # Number of write requests accepted
system.mem_ctrls.readBursts                    917656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   279732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35584                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4282                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             96126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             72571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            151156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            54594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11859                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12261745500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4410360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28800595500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13901.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32651.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   479596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  153836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                917656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               279732                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  735967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       524052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    141.357087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.289324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.469931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       292222     55.76%     55.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       158244     30.20%     85.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34270      6.54%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16078      3.07%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9113      1.74%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5616      1.07%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3401      0.65%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2121      0.40%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2987      0.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       524052                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.994159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.497157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.386470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            77      0.49%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           546      3.47%      3.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1826     11.59%     15.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          2998     19.03%     34.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          3139     19.93%     54.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          2722     17.28%     71.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71          1840     11.68%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79          1165      7.40%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           664      4.22%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           344      2.18%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          200      1.27%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           98      0.62%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           62      0.39%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           20      0.13%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           20      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           16      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15752                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.484827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.456896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4451     28.26%     28.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              237      1.50%     29.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10095     64.09%     93.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              917      5.82%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.31%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15752                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               56452608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2277376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17626944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                58729984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17902848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       156.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    163.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  360230747000                       # Total gap between requests
system.mem_ctrls.avgGap                     300847.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     12697664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     43754944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17626944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 35248689.093963272870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 121463634.364539310336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 48932360.214658483863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       198401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       719255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       279732                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   5994413000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  22806182500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8557893627750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30213.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31708.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30593187.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1915783380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1018251630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3201683100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1153218060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28435704960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     141060333900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19540786080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       196325761110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.999908                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  49534370000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12028640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 298667805000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1826012160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            970525710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3096310980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          284479560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28435704960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     135642607020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24103256160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       194358896550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.539896                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  61433432250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12028640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 286768742750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1042405108500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   360230815000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1346119525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    118679000                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1464798525                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1346119525                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    118679000                       # number of overall hits
system.cpu.icache.overall_hits::total      1464798525                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     12087040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     12405274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       24492314                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     12087040                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     12405274                       # number of overall misses
system.cpu.icache.overall_misses::total      24492314                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 169209804952                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 169209804952                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 169209804952                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 169209804952                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358206565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    131084274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489290839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358206565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    131084274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489290839                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008899                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.094636                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016446                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008899                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.094636                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016446                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13640.150548                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6908.690006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13640.150548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6908.690006                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        31073                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2345                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.250746                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    40.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     22740228                       # number of writebacks
system.cpu.icache.writebacks::total          22740228                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst      1751802                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1751802                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst      1751802                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1751802                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     10653472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     10653472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     10653472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     10653472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 142518792464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 142518792464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 142518792464                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 142518792464                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.081272                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.081272                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13377.684990                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13377.684990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13377.684990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13377.684990                       # average overall mshr miss latency
system.cpu.icache.replacements               22740228                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1346119525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    118679000                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1464798525                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     12087040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     12405274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      24492314                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 169209804952                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 169209804952                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358206565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    131084274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489290839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.094636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13640.150548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6908.690006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst      1751802                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1751802                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     10653472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     10653472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 142518792464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 142518792464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.081272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13377.684990                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13377.684990                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.943281                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1487208405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          22740255                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.399812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   189.224126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    65.719155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.739157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.256715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3001322189                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3001322189                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    452829314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    214690330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        667519644                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    452829314                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    214690330                       # number of overall hits
system.cpu.dcache.overall_hits::total       667519644                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27827007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4840800                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       32667807                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27827007                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      4840800                       # number of overall misses
system.cpu.dcache.overall_misses::total      32667807                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 141715327953                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 141715327953                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 141715327953                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 141715327953                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    480656321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    219531130                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    700187451                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    480656321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    219531130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    700187451                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.022051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046656                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.022051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046656                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29275.187563                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4338.072891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29275.187563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4338.072891                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       346842                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1358                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.467006                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.266667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     25625885                       # number of writebacks
system.cpu.dcache.writebacks::total          25625885                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1457576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1457576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1457576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1457576                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3383224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3383224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3383224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3383224                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  92699255460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  92699255460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  92699255460                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  92699255460                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.015411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004832                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27399.680145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27399.680145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27399.680145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27399.680145                       # average overall mshr miss latency
system.cpu.dcache.replacements               31209949                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    203451724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    160194495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       363646219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3960680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4115840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8076520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 122451565500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 122451565500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    207412404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    164310335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    371722739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.025049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29751.293904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15161.426642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1434905                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1434905                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2680935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2680935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  74668201000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  74668201000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27851.552164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27851.552164                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    249377590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54495835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      303873425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     23866327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       724960                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     24591287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  19263762453                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19263762453                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    273243917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     55220795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    328464712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.087344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074867                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 26572.172883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   783.357229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        22671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       702289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       702289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  18031054460                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18031054460                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 25674.692983                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25674.692983                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1402635923500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.996692                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           698471956                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          31209949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.379785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   190.272443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    65.724250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.743252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.256735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1431585107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1431585107                       # Number of data accesses

---------- End Simulation Statistics   ----------
