	component fdiv_s_p is
		port (
			probe  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- probe
			source : out std_logic_vector(31 downto 0)                     -- source
		);
	end component fdiv_s_p;

