// Seed: 3388676214
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    inout id_3
);
  assign id_1[1] = id_0 - id_3;
  logic id_4 = 1;
  logic id_5;
  logic id_6 = 1 || id_0;
  type_10(
      1'b0, id_2
  );
  assign id_6 = id_0;
endmodule
