#ifndef SWPP_ASM_INTERPRETER_REG_H
#define SWPP_ASM_INTERPRETER_REG_H

#define NREGS 33


enum Reg {
  R1 = 0, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16,
  A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16,
  RegSp,
  RegNone
};

#endif //SWPP_ASM_INTERPRETER_REG_H
