#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct 27 22:19:58 2023
# Process ID: 5772
# Current directory: D:/semester/7th sem/davinci/testing/Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10716 D:\semester\7th sem\davinci\testing\Processor\Processor.xpr
# Log file: D:/semester/7th sem/davinci/testing/Processor/vivado.log
# Journal file: D:/semester/7th sem/davinci/testing/Processor\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
start_gui
open_project {D:/semester/7th sem/davinci/testing/Processor/Processor.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source TB_Processor.tcl
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
restart
run 1000 ns
run 1000 ns
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
restart
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
launch_simulation
source TB_Processor.tcl
run 1000 ns
run 1000 ns
run 1000 ns
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
launch_simulation
source TB_Processor.tcl
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
launch_simulation -mode post-synthesis -type functional
source TB_Processor.tcl
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
launch_simulation -mode post-synthesis -type functional
source TB_Processor.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_sim
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
current_design synth_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source TB_Processor.tcl
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source TB_Processor.tcl
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
save_wave_config {D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}
add_files -fileset sim_1 -norecurse {{D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}}
set_property xsim.view {{D:/semester/7th sem/davinci/testing/Processor/TB_Processor_func_synth.wcfg}} [get_filesets sim_1]
close_sim
