   10.353948] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.353953] RTW: rate_id : 3
[   10.353959] RTW: rssi : -1 (%), rssi_level : 0
[   10.353965] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.353971] RTW: disable_ra : N, disable_pt : N
[   10.353977] RTW: is_noisy : N
[   10.353982] RTW: txrx_state : 0
[   10.353989] RTW: curr_tx_rate : CCK_1M (L)
[   10.353994] RTW: curr_tx_bw : 20MHz
[   10.353999] RTW: curr_retry_ratio : 0
[   10.354005] RTW: ra_mask : 0x00000000000fffff
[   10.354005] 
[   10.356181] RTW: recv eapol packet 1/4
[   10.357338] RTW: send eapol packet 2/4
[   10.364263] RTW: recv eapol packet 3/4
[   10.364636] RTW: send eapol packet 4/4
[   10.365817] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.366113] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.690720] codec_codec_ctl: set repaly channel...
[   13.690758] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.690764] codec_codec_ctl: set sample rate...
[   13.690850] codec_codec_ctl: set device...
[   13.929170] codec_set_device: set device: speaker...
[   14.338427] ISP Register Monitor v1.3 initializing
[   14.338567] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   14.366142] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   14.367708] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   14.367845] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   16.479440] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   16.481910] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   16.481929] *** PROBE: ISP device allocated successfully: 85bf8000 ***
[   16.481945] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   16.481950] *** PROBE: ISP device mutex and spinlock initialized ***
[   16.481957] *** PROBE: Event callback structure initialized at 0x85a4c080 (offset 0xc from isp_dev) ***
[   16.481968] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   16.481974] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   16.481980] *** PROBE: Platform data: c06b61c0 ***
[   16.481986] *** PROBE: Platform data validation passed ***
[   16.481991] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   16.481997] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   16.482002] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   16.482008] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   16.482014] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   16.504088] All ISP subdev platform drivers registered successfully
[   16.506545] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   16.506559] *** Registering platform device 0 from platform data ***
[   16.514306] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   16.514321] *** tx_isp_subdev_init: pdev=c06b5ea0, sd=857e2800, ops=c06b64c0 ***
[   16.514327] *** tx_isp_subdev_init: ourISPdev=85bf8000 ***
[   16.514334] *** tx_isp_subdev_init: ops=c06b64c0, ops->core=c06b64f4 ***
[   16.514340] *** tx_isp_subdev_init: ops->core->init=c066c2b8 ***
[   16.514347] *** tx_isp_subdev_init: Set sd->dev=c06b5eb0, sd->pdev=c06b5ea0 ***
[   16.514354] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   16.514360] tx_isp_module_init: Module initialized for isp-w00
[   16.514366] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   16.514372] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   16.514379] tx_isp_subdev_init: platform_get_resource returned c06b5f98 for device isp-w00
[   16.514387] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   16.514396] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   16.514402] isp_subdev_init_clks: Using platform data clock arrays: c06b5f88
[   16.514408] isp_subdev_init_clks: Using platform data clock configs
[   16.514415] Platform data clock[0]: name=cgu_isp, rate=100000000
[   16.514426] Clock cgu_isp: set rate 100000000 Hz, result=0
[   16.514434] Clock cgu_isp enabled successfully
[   16.514440] Platform data clock[1]: name=isp, rate=65535
[   16.514448] Clock isp enabled successfully
[   16.539171] CPM clock gates configured
[   16.539184] isp_subdev_init_clks: Successfully initialized 2 clocks
[   16.539194] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5ea0, sd=857e2800, ourISPdev=85bf8000 ***
[   16.539203] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85bf8000 ***
[   16.539209] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   16.539214] *** DEBUG: About to check device name matches ***
[   16.539220] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   16.539227] *** LINKED CSI device: 857e2800, regs: b0022000 ***
[   16.539234] *** CSI PROBE: Set dev_priv to csi_dev 857e2800 AFTER subdev_init ***
[   16.539240] *** CSI PROBE: Set host_priv to csi_dev 857e2800 AFTER subdev_init ***
[   16.539246] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   16.539252] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   16.539274] *** Platform device 0 (isp-w00) registered successfully ***
[   16.539281] *** Registering platform device 1 from platform data ***
[   16.542626] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   16.542642] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   16.542651] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   16.542660] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   16.542672] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   16.542682] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   16.542691] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   16.542700] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   16.542713] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   16.542722] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   16.542732] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   16.542740] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   16.542750] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   16.542759] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   16.542768] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   16.542778] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   16.542787] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   16.542796] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   16.542806] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   16.542815] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   16.542824] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   16.542833] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   16.542842] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   16.542852] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   16.542861] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   16.542870] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   16.542880] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   16.542895] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   16.542904] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   16.542914] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   16.544651] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   16.544666] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   16.544672] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   16.544678] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   16.544685] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   16.544691] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   16.544696] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   16.544702] *** VIC will operate in FULL mode with complete buffer operations ***
[   16.544708] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   16.544714] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   16.544721] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   16.544727] *** VIC PROBE: Stored vic_dev pointer 857e2400 in subdev dev_priv ***
[   16.544733] *** VIC PROBE: Set host_priv to vic_dev 857e2400 for Binary Ninja compatibility ***
[   16.544739] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   16.544746] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   16.544754] *** tx_isp_subdev_init: pdev=c06b5fb8, sd=857e2400, ops=c06b6440 ***
[   16.544760] *** tx_isp_subdev_init: ourISPdev=85bf8000 ***
[   16.544766] *** tx_isp_subdev_init: ops=c06b6440, ops->core=c06b645c ***
[   16.544772] *** tx_isp_subdev_init: ops->core->init=c0681ddc ***
[   16.544779] *** tx_isp_subdev_init: Set sd->dev=c06b5fc8, sd->pdev=c06b5fb8 ***
[   16.544786] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   16.544792] tx_isp_module_init: Module initialized for isp-w02
[   16.544798] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   16.544806] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   16.544812] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   16.544822] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674958, thread=c0667584, flags=0x80, name=isp-w02, dev_id=85bf8000) ***
[   16.544830] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674958, thread=c0667584 ***
[   16.547118] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   16.547130] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   16.547136] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   16.547145] tx_isp_subdev_init: platform_get_resource returned c06b60b0 for device isp-w02
[   16.547153] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   16.547163] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   16.547170] isp_subdev_init_clks: Using platform data clock arrays: c06b60a0
[   16.547177] isp_subdev_init_clks: Using platform data clock configs
[   16.547184] Platform data clock[0]: name=cgu_isp, rate=100000000
[   16.547200] Clock cgu_isp: set rate 100000000 Hz, result=0
[   16.547206] Clock cgu_isp enabled successfully
[   16.547212] Platform data clock[1]: name=isp, rate=65535
[   16.547220] Clock isp enabled successfully
[   16.549185] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   16.549199] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   16.549208] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.549217] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   16.549227] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.549236] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   16.549250] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.549259] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.549268] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   16.549278] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   16.549287] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   16.549298] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   16.549306] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   16.549316] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   16.549325] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   16.549334] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   16.549344] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   16.549352] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   16.549362] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   16.549373] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   16.549382] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   16.551204] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   16.551218] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   16.551228] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   16.551237] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.551246] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.551256] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   16.551265] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   16.551274] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   16.551300] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   16.551309] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   16.551320] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   16.551329] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.551340] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.551350] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.551359] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   16.551368] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.551378] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.551386] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   16.551397] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   16.551406] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   16.551672] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   16.551682] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   16.551692] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   16.551702] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   16.551710] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   16.551720] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   16.551729] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   16.551738] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   16.551748] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   16.551757] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   16.551766] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   16.551776] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   16.551785] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   16.551794] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   16.551804] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   16.551813] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   16.551824] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   16.551834] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   16.551843] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   16.551852] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   16.551861] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   16.569167] CPM clock gates configured
[   16.569181] isp_subdev_init_clks: Successfully initialized 2 clocks
[   16.569191] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5fb8, sd=857e2400, ourISPdev=85bf8000 ***
[   16.569199] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85bf8000 ***
[   16.569205] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   16.569210] *** DEBUG: About to check device name matches ***
[   16.569216] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   16.569222] *** DEBUG: Retrieved vic_dev from subdev data: 857e2400 ***
[   16.569228] *** DEBUG: About to set ourISPdev->vic_dev = 857e2400 ***
[   16.569234] *** DEBUG: ourISPdev before linking: 85bf8000 ***
[   16.569240] *** DEBUG: ourISPdev->vic_dev set to: 857e2400 ***
[   16.569245] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   16.569251] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   16.569256] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   16.569264] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   16.569270] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   16.569276] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   16.569281] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   16.569304] *** Platform device 1 (isp-w02) registered successfully ***
[   16.569311] *** Registering platform device 2 from platform data ***
[   16.574979] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   16.574994] *** tx_isp_subdev_init: pdev=c06b5dc8, sd=8579e800, ops=c06b7324 ***
[   16.575000] *** tx_isp_subdev_init: ourISPdev=85bf8000 ***
[   16.575007] *** tx_isp_subdev_init: ops=c06b7324, ops->core=c06b7344 ***
[   16.575013] *** tx_isp_subdev_init: ops->core->init=c068e2a8 ***
[   16.575020] *** tx_isp_subdev_init: Set sd->dev=c06b5dd8, sd->pdev=c06b5dc8 ***
[   16.575026] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7324 ***
[   16.575033] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b64c0 ***
[   16.575039] tx_isp_module_init: Module initialized for isp-w01
[   16.575044] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   16.575053] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5dc8, sd=8579e800, ourISPdev=85bf8000 ***
[   16.575060] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85bf8000 ***
[   16.575066] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   16.575071] *** DEBUG: About to check device name matches ***
[   16.575076] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   16.575082] *** LINKED VIN device: 8579e800 ***
[   16.575090] *** VIN SUBDEV OPS CONFIGURED: core=c06b7344, video=c06b7338, s_stream=c068e4a0 ***
[   16.575096] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   16.575103] *** VIN PROBE: Set dev_priv to vin_dev 8579e800 AFTER subdev_init ***
[   16.575109] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   16.575127] *** Platform device 2 (isp-w01) registered successfully ***
[   16.575134] *** Registering platform device 3 from platform data ***
[   16.577622] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   16.577638] *** tx_isp_subdev_init: pdev=c06b5c88, sd=8579ec00, ops=c06b6574 ***
[   16.577644] *** tx_isp_subdev_init: ourISPdev=85bf8000 ***
[   16.577651] *** tx_isp_subdev_init: ops=c06b6574, ops->core=c06bd3fc ***
[   16.577656] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   16.577663] *** tx_isp_subdev_init: Set sd->dev=c06b5c98, sd->pdev=c06b5c88 ***
[   16.577670] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6574 ***
[   16.577676] *** tx_isp_subdev_init: ops->sensor=c06bd3f0, csi_subdev_ops=c06b64c0 ***
[   16.577682] tx_isp_module_init: Module initialized for isp-fs
[   16.577688] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   16.577694] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   16.577702] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   16.577708] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   16.577715] *** FS PROBE: Set dev_priv to fs_dev 8579ec00 AFTER subdev_init ***
[   16.577721] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   16.577740] *** Platform device 3 (isp-fs) registered successfully ***
[   16.577746] *** Registering platform device 4 from platform data ***
[   16.579382] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   16.579396] *** tx_isp_create_core_device: Creating ISP core device ***
[   16.579406] *** tx_isp_create_core_device: Core device created successfully: 857e2c00 ***
[   16.579412] *** CORE PROBE: Set dev_priv to core_dev 857e2c00 ***
[   16.579418] *** CORE PROBE: Set host_priv to core_dev 857e2c00 - PREVENTS BadVA CRASH ***
[   16.579425] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   16.579432] *** tx_isp_subdev_init: pdev=c06b5b50, sd=857e2c00, ops=c06b6278 ***
[   16.579438] *** tx_isp_subdev_init: ourISPdev=85bf8000 ***
[   16.579446] *** tx_isp_subdev_init: ops=c06b6278, ops->core=c06b62a4 ***
[   16.579452] *** tx_isp_subdev_init: ops->core->init=c067e92c ***
[   16.579458] *** tx_isp_subdev_init: Set sd->dev=c06b5b60, sd->pdev=c06b5b50 ***
[   16.579465] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   16.579471] tx_isp_module_init: Module initialized for isp-m0
[   16.579476] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   16.579484] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   16.579491] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   16.579501] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674958, thread=c0667584, flags=0x80, name=isp-m0, dev_id=85bf8000) ***
[   16.579509] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674958, thread=c0667584 ***
[   16.584922] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   16.584934] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   16.584941] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   16.584950] tx_isp_subdev_init: platform_get_resource returned c06b5c50 for device isp-m0
[   16.584958] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   16.584968] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   16.584975] isp_subdev_init_clks: Using platform data clock arrays: c06b5c38
[   16.584981] isp_subdev_init_clks: Using platform data clock configs
[   16.584989] Platform data clock[0]: name=cgu_isp, rate=100000000
[   16.584998] Clock cgu_isp: set rate 100000000 Hz, result=0
[   16.585004] Clock cgu_isp enabled successfully
[   16.585010] Platform data clock[1]: name=isp, rate=65535
[   16.585018] Clock isp enabled successfully
[   16.585024] Platform data clock[2]: name=csi, rate=65535
[   16.585031] Clock csi enabled successfully
[   16.609168] CPM clock gates configured
[   16.609182] isp_subdev_init_clks: Successfully initialized 3 clocks
[   16.609192] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5b50, sd=857e2c00, ourISPdev=85bf8000 ***
[   16.609200] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85bf8000 ***
[   16.609206] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   16.609211] *** DEBUG: About to check device name matches ***
[   16.609217] *** DEBUG: CORE device name matched! Setting up Core device ***
[   16.609224] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   16.609231] *** tx_isp_link_core_device: Linking core device 857e2c00 to ISP device 85bf8000 ***
[   16.609237] *** tx_isp_link_core_device: Core device linked successfully ***
[   16.609244] *** Core subdev already registered at slot 3: 857e2c00 ***
[   16.609250] *** LINKED CORE device: 857e2c00 ***
[   16.609254] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   16.609260] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   16.609266] *** tx_isp_core_device_init: Initializing core device: 857e2c00 ***
[   16.609278] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   16.609284] *** tx_isp_core_device_init: Core device initialized successfully ***
[   16.609290] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   16.609297] *** tx_isp_link_core_device: Linking core device 857e2c00 to ISP device 85bf8000 ***
[   16.609302] *** tx_isp_link_core_device: Core device linked successfully ***
[   16.609308] *** Core subdev already registered at slot 3: 857e2c00 ***
[   16.609322] *** tx_isp_core_probe: Assigned frame_channels=857e3000 to core_dev ***
[   16.609328] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   16.609334] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   16.609339] *** tx_isp_core_probe: Calling sensor_early_init ***
[   16.609344] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   16.609350] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   16.609356] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   16.609362] ispcore_slake_module: VIC device=857e2400, state=1ispcore_slake_module: Processing subdevices
[   16.609371] *** DEBUG: isp_dev=85bf8000, isp_dev->subdevs=85bfb274 ***<6>[   16.609379] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   16.609386] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   16.609392] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   16.609397] ispcore_slake_module: CSI slake success
[   16.609401] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   16.609408] *** tx_isp_vic_slake_subdev: ENTRY - sd=857e2400 ***
[   16.609414] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=857e2400, current state=1 ***
[   16.609421] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   16.609426] ispcore_slake_module: VIC slake success
[   16.609431] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   16.609436] ispcore_slake_module: Managing ISP clocks
[   16.609440] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   16.609448] ispcore_slake_module: Complete, result=0<6>[   16.609453] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   16.609458] *** tx_isp_core_probe: Core device setup complete ***
[   16.609464] ***   - Core device: 857e2c00 ***
[   16.609469] ***   - Channel count: 6 ***
[   16.609475] ***   - Linked to ISP device: 85bf8000 ***
[   16.609480] *** tx_isp_core_probe: Initializing core tuning system ***
[   16.609486] isp_core_tuning_init: Initializing tuning data structure
[   16.609497] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   16.609503] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   16.609508] *** SAFE: mode_flag properly initialized using struct member access ***
[   16.609514] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   16.609518] *** tx_isp_core_probe: Set platform driver data ***
[   16.609524] *** tx_isp_core_probe: Set global core device reference ***
[   16.609529] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   16.609535] ***   - Core device: 857e2c00 ***
[   16.609540] ***   - Tuning device: 84d56000 ***
[   16.609545] *** tx_isp_core_probe: Creating frame channel devices ***
[   16.609550] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   16.615394] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   16.617918] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   16.620522] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   16.624768] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   16.624782] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.624791] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   16.625514] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   16.625523] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   16.625529] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   16.625534] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   16.625540] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   16.625549] tisp_code_create_tuning_node: Allocated dynamic major 251
[   16.635632] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   16.635643] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   16.635648] *** tx_isp_core_probe: Core probe completed successfully ***
[   16.635668] *** Platform device 4 (isp-m0) registered successfully ***
[   16.635674] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   16.635697] *** Created /proc/jz/isp directory ***
[   16.635704] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   16.635714] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   16.635720] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   16.635727] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683ce8 ***
[   16.635734] *** PROC ENTRY FIX: Using ISP device 85bf8000 instead of VIC device 857e2400 for isp-w02 ***
[   16.635743] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   16.635750] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   16.635758] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   16.635767] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   16.635776] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   16.635782] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   16.635787] *** Misc device registration handled via main tx-isp device ***
[   16.635792] *** Misc device registration handled via main tx-isp device ***
[   16.635797] *** Misc device registration handled via main tx-isp device ***
[   16.635803] *** Misc device registration handled via main tx-isp device ***
[   16.635808] *** Misc device registration handled via main tx-isp device ***
[   16.635814] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   16.635822] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   16.635829] *** Frame channel 1 initialized: 640x360, state=2 ***
[   16.635834] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   16.635842] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 857e2400 ***
[   16.635847] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   16.635852] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   16.635858] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   16.635864] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   16.635869] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   16.635874] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   16.635880] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   16.635886] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   16.635891] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   16.635896] *** PROBE: Binary Ninja reference implementation complete ***
[   16.638366] *** tx_isp_init: Platform device and driver registered successfully ***
[   16.691024] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   16.699153] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   16.701180] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   16.701225] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   16.701234] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   20.992570] === gc2053 SENSOR MODULE INIT ===
[   20.999347] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# d[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
m[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   16.575013] *** tx_isp_subdev_init: ops->core->init=c068e2a8 ***
[   16.575020] *** tx_isp_subdev_init: Set sd->dev=c06b5dd8, sd->pdev=c06b5dc8 ***
[   16.575026] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7324 ***
[   16.575033] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b64c0 ***
[   16.575039] tx_isp_module_init: Module initialized for isp-w01
[   16.575044] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   16.575053] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5dc8, sd=8579e800, ourISPdev=85bf8000 ***
[   16.575060] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85bf8000 ***
[   16.575066] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   16.575071] *** DEBUG: About to check device name matches ***
[   16.575076] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   16.575082] *** LINKED VIN device: 8579e800 ***
[   16.575090] *** VIN SUBDEV OPS CONFIGURED: core=c06b7344, video=c06b7338, s_stream=c068e4a0 ***
[   16.575096] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   16.575103] *** VIN PROBE: Set dev_priv to vin_dev 8579e800 AFTER subdev_init ***
[   16.575109] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   16.575127] *** Platform device 2 (isp-w01) registered successfully ***
[   16.575134] *** Registering platform device 3 from platform data ***
[   16.577622] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   16.577638] *** tx_isp_subdev_init: pdev=c06b5c88, sd=8579ec00, ops=c06b6574 ***
[   16.577644] *** tx_isp_subdev_init: ourISPdev=85bf8000 ***
[   16.577651] *** tx_isp_subdev_init: ops=c06b6574, ops->core=c06bd3fc ***
[   16.577656] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   16.577663] *** tx_isp_subdev_init: Set sd->dev=c06b5c98, sd->pdev=c06b5c88 ***
[   16.577670] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6574 ***
[   16.577676] *** tx_isp_subdev_init: ops->sensor=c06bd3f0, csi_subdev_ops=c06b64c0 ***
[   16.577682] tx_isp_module_init: Module initialized for isp-fs
[   16.577688] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   16.577694] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   16.577702] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   16.577708] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   16.577715] *** FS PROBE: Set dev_priv to fs_dev 8579ec00 AFTER subdev_init ***
[   16.577721] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   16.577740] *** Platform device 3 (isp-fs) registered successfully ***
[   16.577746] *** Registering platform device 4 from platform data ***
[   16.579382] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   16.579396] *** tx_isp_create_core_device: Creating ISP core device ***
[   16.579406] *** tx_isp_create_core_device: Core device created successfully: 857e2c00 ***
[   16.579412] *** CORE PROBE: Set dev_priv to core_dev 857e2c00 ***
[   16.579418] *** CORE PROBE: Set host_priv to core_dev 857e2c00 - PREVENTS BadVA CRASH ***
[   16.579425] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   16.579432] *** tx_isp_subdev_init: pdev=c06b5b50, sd=857e2c00, ops=c06b6278 ***
[   16.579438] *** tx_isp_subdev_init: ourISPdev=85bf8000 ***
[   16.579446] *** tx_isp_subdev_init: ops=c06b6278, ops->core=c06b62a4 ***
[   16.579452] *** tx_isp_subdev_init: ops->core->init=c067e92c ***
[   16.579458] *** tx_isp_subdev_init: Set sd->dev=c06b5b60, sd->pdev=c06b5b50 ***
[   16.579465] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   16.579471] tx_isp_module_init: Module initialized for isp-m0
[   16.579476] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   16.579484] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   16.579491] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   16.579501] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674958, thread=c0667584, flags=0x80, name=isp-m0, dev_id=85bf8000) ***
[   16.579509] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674958, thread=c0667584 ***
[   16.584922] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   16.584934] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   16.584941] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   16.584950] tx_isp_subdev_init: platform_get_resource returned c06b5c50 for device isp-m0
[   16.584958] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   16.584968] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   16.584975] isp_subdev_init_clks: Using platform data clock arrays: c06b5c38
[   16.584981] isp_subdev_init_clks: Using platform data clock configs
[   16.584989] Platform data clock[0]: name=cgu_isp, rate=100000000
[   16.584998] Clock cgu_isp: set rate 100000000 Hz, result=0
[   16.585004] Clock cgu_isp enabled successfully
[   16.585010] Platform data clock[1]: name=isp, rate=65535
[   16.585018] Clock isp enabled successfully
[   16.585024] Platform data clock[2]: name=csi, rate=65535
[   16.585031] Clock csi enabled successfully
[   16.609168] CPM clock gates configured
[   16.609182] isp_subdev_init_clks: Successfully initialized 3 clocks
[   16.609192] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5b50, sd=857e2c00, ourISPdev=85bf8000 ***
[   16.609200] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85bf8000 ***
[   16.609206] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   16.609211] *** DEBUG: About to check device name matches ***
[   16.609217] *** DEBUG: CORE device name matched! Setting up Core device ***
[   16.609224] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   16.609231] *** tx_isp_link_core_device: Linking core device 857e2c00 to ISP device 85bf8000 ***
[   16.609237] *** tx_isp_link_core_device: Core device linked successfully ***
[   16.609244] *** Core subdev already registered at slot 3: 857e2c00 ***
[   16.609250] *** LINKED CORE device: 857e2c00 ***
[   16.609254] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   16.609260] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   16.609266] *** tx_isp_core_device_init: Initializing core device: 857e2c00 ***
[   16.609278] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   16.609284] *** tx_isp_core_device_init: Core device initialized successfully ***
[   16.609290] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   16.609297] *** tx_isp_link_core_device: Linking core device 857e2c00 to ISP device 85bf8000 ***
[   16.609302] *** tx_isp_link_core_device: Core device linked successfully ***
[   16.609308] *** Core subdev already registered at slot 3: 857e2c00 ***
[   16.609322] *** tx_isp_core_probe: Assigned frame_channels=857e3000 to core_dev ***
[   16.609328] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   16.609334] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   16.609339] *** tx_isp_core_probe: Calling sensor_early_init ***
[   16.609344] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   16.609350] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   16.609356] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   16.609362] ispcore_slake_module: VIC device=857e2400, state=1ispcore_slake_module: Processing subdevices
[   16.609371] *** DEBUG: isp_dev=85bf8000, isp_dev->subdevs=85bfb274 ***<6>[   16.609379] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   16.609386] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   16.609392] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   16.609397] ispcore_slake_module: CSI slake success
[   16.609401] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   16.609408] *** tx_isp_vic_slake_subdev: ENTRY - sd=857e2400 ***
[   16.609414] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=857e2400, current state=1 ***
[   16.609421] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   16.609426] ispcore_slake_module: VIC slake success
[   16.609431] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   16.609436] ispcore_slake_module: Managing ISP clocks
[   16.609440] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   16.609448] ispcore_slake_module: Complete, result=0<6>[   16.609453] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   16.609458] *** tx_isp_core_probe: Core device setup complete ***
[   16.609464] ***   - Core device: 857e2c00 ***
[   16.609469] ***   - Channel count: 6 ***
[   16.609475] ***   - Linked to ISP device: 85bf8000 ***
[   16.609480] *** tx_isp_core_probe: Initializing core tuning system ***
[   16.609486] isp_core_tuning_init: Initializing tuning data structure
[   16.609497] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   16.609503] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   16.609508] *** SAFE: mode_flag properly initialized using struct member access ***
[   16.609514] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   16.609518] *** tx_isp_core_probe: Set platform driver data ***
[   16.609524] *** tx_isp_core_probe: Set global core device reference ***
[   16.609529] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   16.609535] ***   - Core device: 857e2c00 ***
[   16.609540] ***   - Tuning device: 84d56000 ***
[   16.609545] *** tx_isp_core_probe: Creating frame channel devices ***
[   16.609550] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   16.615394] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   16.617918] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   16.620522] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   16.624768] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   16.624782] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   16.624791] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   16.625514] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   16.625523] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   16.625529] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   16.625534] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   16.625540] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   16.625549] tisp_code_create_tuning_node: Allocated dynamic major 251
[   16.635632] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   16.635643] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   16.635648] *** tx_isp_core_probe: Core probe completed successfully ***
[   16.635668] *** Platform device 4 (isp-m0) registered successfully ***
[   16.635674] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   16.635697] *** Created /proc/jz/isp directory ***
[   16.635704] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   16.635714] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   16.635720] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   16.635727] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683ce8 ***
[   16.635734] *** PROC ENTRY FIX: Using ISP device 85bf8000 instead of VIC device 857e2400 for isp-w02 ***
[   16.635743] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   16.635750] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   16.635758] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   16.635767] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   16.635776] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   16.635782] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   16.635787] *** Misc device registration handled via main tx-isp device ***
[   16.635792] *** Misc device registration handled via main tx-isp device ***
[   16.635797] *** Misc device registration handled via main tx-isp device ***
[   16.635803] *** Misc device registration handled via main tx-isp device ***
[   16.635808] *** Misc device registration handled via main tx-isp device ***
[   16.635814] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   16.635822] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   16.635829] *** Frame channel 1 initialized: 640x360, state=2 ***
[   16.635834] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   16.635842] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 857e2400 ***
[   16.635847] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   16.635852] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   16.635858] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   16.635864] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   16.635869] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   16.635874] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   16.635880] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   16.635886] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   16.635891] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   16.635896] *** PROBE: Binary Ninja reference implementation complete ***
[   16.638366] *** tx_isp_init: Platform device and driver registered successfully ***
[   16.691024] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   16.699153] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   16.701180] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   16.701225] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   16.701234] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   20.992570] === gc2053 SENSOR MODULE INIT ===
[   20.999347] gc2053 I2C driver registered, waiting for device creation by ISP
[   27.480396] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   27.480409] === ISP Subdevice Array Status ===
[   27.480418]   [0]: isp-w00 (sd=857e2800)
[   27.480425]   [1]: isp-w02 (sd=857e2400)
[   27.480432]   [2]: isp-w01 (sd=8579e800)
[   27.480438]   [3]: isp-m0 (sd=857e2c00)
[   27.480444]   [4]: (empty)
[   27.480448]   [5]: (empty)
[   27.480454]   [6]: (empty)
[   27.480458]   [7]: (empty)
[   27.480463]   [8]: (empty)
[   27.480468]   [9]: (empty)
[   27.480473]   [10]: (empty)
[   27.480478]   [11]: (empty)
[   27.480483]   [12]: (empty)
[   27.480488]   [13]: (empty)
[   27.480493]   [14]: (empty)
[   27.480498]   [15]: (empty)
[   27.480503] === End Subdevice Array ===
[   27.480510] *** tx_isp_open: Found core subdev 857e2c00, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   27.480516] *** DEBUG: core_sd->dev_priv=857e2c00, core_sd->host_priv=857e2c00 ***
[   27.480523] *** DEBUG: core_sd->pdev=c06b5b50, core_sd->ops=c06b6278 ***
[   27.480530] *** ispcore_core_ops_init: ENTRY - sd=857e2c00, on=1 ***
[   27.480537] *** ispcore_core_ops_init: sd->dev_priv=857e2c00, sd->host_priv=857e2c00 ***
[   27.480544] *** ispcore_core_ops_init: sd->pdev=c06b5b50, sd->ops=c06b6278 ***
[   27.480550] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   27.480556] *** ispcore_core_ops_init: ISP device=85bf8000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   27.480564] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.480570] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   27.480575] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   27.480580] *** ispcore_core_ops_init: s0 (core_dev) = 857e2c00 from sd->host_priv ***
[   27.480588] ispcore_core_ops_init: core_dev=857e2c00, vic_dev=857e2400, vic_state=1
[   27.480592] ispcore_core_ops_init: Complete, result=0<6>[   27.480598] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   27.480604] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   27.480944] ISP IOCTL: cmd=0x805056c1 arg=0x779abd60
[   27.480959] subdev_sensor_ops_ioctl: cmd=0x2000000
[   27.480965] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   27.480971] *** Creating I2C sensor device on adapter 0 ***
[   27.480980] *** Creating I2C device: gc2053 at 0x37 ***
[   27.480985] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   27.480993] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   27.480998] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   27.487338] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   27.489363] === GC2053 SENSOR PROBE START ===
[   27.489379] sensor_probe: client=8555bc00, addr=0x37, adapter=84074c10 (i2c0)
[   27.489385] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   27.489391] Requesting reset GPIO 18
[   27.489399] GPIO reset sequence: HIGH -> LOW -> HIGH
[   27.719155] GPIO reset sequence completed successfully
[   27.719168] === GPIO INITIALIZATION COMPLETE ===
[   27.719178] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   27.719193] sensor_probe: data_interface=1, sensor_max_fps=30
[   27.719199] sensor_probe: MIPI 30fps
[   27.719206] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   27.719214] *** tx_isp_subdev_init: pdev=c06e0168, sd=85c5f400, ops=c06e0248 ***
[   27.719220] *** tx_isp_subdev_init: ourISPdev=85bf8000 ***
[   27.719227] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   27.719233] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   27.719240] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   27.719246] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   27.719252] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   27.719259] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85c5f400 ***
[   27.719266] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   27.719272] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   27.719278] tx_isp_module_init: Module initialized for (null)
[   27.719284] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   27.719292] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=85c5f400, ourISPdev=85bf8000 ***
[   27.719299] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85bf8000 ***
[   27.719304] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   27.719310] *** DEBUG: About to check device name matches ***
[   27.719316] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   27.719323] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   27.719330] *** SENSOR subdev: 85c5f400, ops: c06e0248 ***
[   27.719336] *** SENSOR ops->sensor: c06e025c ***
[   27.719340] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   27.719346] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   27.719422] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.719431] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   27.719437] sensor_probe: I2C client association complete
[   27.719446]   sd=85c5f400, client=8555bc00, addr=0x37, adapter=i2c0
[   27.719451] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   27.719459] sensor_read: reg=0xf0, client=8555bc00, adapter=i2c0, addr=0x37
[   27.719957] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   27.719964] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   27.719970] *** SUCCESS: I2C communication working after GPIO reset! ***
[   27.719978] sensor_read: reg=0xf1, client=8555bc00, adapter=i2c0, addr=0x37
[   27.720463] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   27.720470] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   27.720476] === I2C COMMUNICATION TEST COMPLETE ===
[   27.720483] Registering gc2053 with ISP framework (sd=85c5f400, sensor=85c5f400)
[   27.720489] gc2053 registered with ISP framework successfully
[   27.720510] *** MIPS-SAFE: I2C device created successfully at 0x8555bc00 ***
[   27.720518] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   27.720524] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   27.720531] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   27.720538] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   27.720573] ISP IOCTL: cmd=0xc050561a arg=0x7ff51cf8
[   27.720580] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   27.720587] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   27.720595] ISP IOCTL: cmd=0xc050561a arg=0x7ff51cf8
[   27.720600] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   27.720606] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   27.720614] ISP IOCTL: cmd=0xc0045627 arg=0x7ff51d50
[   27.720624] ISP IOCTL: cmd=0x800856d5 arg=0x7ff51d48
[   27.720630] TX_ISP_GET_BUF: IOCTL handler called
[   27.720636] TX_ISP_GET_BUF: core_dev=857e2c00, isp_dev=85bf8000
[   27.720643] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   27.720650] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   27.798293] ISP IOCTL: cmd=0x800856d4 arg=0x7ff51d48
[   27.798307] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   27.798534] ISP IOCTL: cmd=0x40045626 arg=0x7ff51d60
[   27.798547] subdev_sensor_ops_ioctl: cmd=0x2000003
[   27.798553] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   27.798559] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   27.798565] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   27.798574] ISP IOCTL: cmd=0x80045612 arg=0x0
[   27.798582] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   27.798587] === ISP Subdevice Array Status ===
[   27.798595]   [0]: isp-w00 (sd=857e2800)
[   27.798602]   [1]: isp-w02 (sd=857e2400)
[   27.798608]   [2]: isp-w01 (sd=8579e800)
[   27.798615]   [3]: isp-m0 (sd=857e2c00)
[   27.798622]   [4]: gc2053 (sd=85c5f400)
[   27.798628]   [5]: gc2053 (sd=85c5f400)
[   27.798633]   [6]: (empty)
[   27.798638]   [7]: (empty)
[   27.798643]   [8]: (empty)
[   27.798648]   [9]: (empty)
[   27.798653]   [10]: (empty)
[   27.798658]   [11]: (empty)
[   27.798663]   [12]: (empty)
[   27.798668]   [13]: (empty)
[   27.798673]   [14]: (empty)
[   27.798678]   [15]: (empty)
[   27.798682] === End Subdevice Array ===
[   27.798688] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   27.798693] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   27.798699] *** ispcore_activate_module: Fixed for our struct layouts ***
[   27.798704] *** VIC device in state 1, proceeding with activation ***
[   27.798711] *** CLOCK CONFIGURATION SECTION: clk_array=8552fe00, clk_count=2 ***
[   27.798718] Clock 0 set to 100000000 Hz
[   27.798724] Clock 0 enabled
[   27.798731] Clock 1 set to 100000000 Hz
[   27.798736] Clock 1 enabled
[   27.798740] *** SUBDEVICE VALIDATION SECTION ***
[   27.798746] VIC device state set to 2 (activated)
[   27.798750] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   27.798756] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   27.798761] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   27.798766] *** SUBDEVICE INITIALIZATION LOOP ***
[   27.798772] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   27.798778] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   27.798785] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.798793] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   27.798800] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   27.798810] sensor_write: reg=0xfe val=0x80, client=8555bc00, adapter=i2c0, addr=0x37
[   27.799169] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.799178] sensor_write_array: reg[1] 0xfe=0x80 OK
[   27.799187] sensor_write: reg=0xfe val=0x80, client=8555bc00, adapter=i2c0, addr=0x37
[   27.799507] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.799514] sensor_write_array: reg[2] 0xfe=0x80 OK
[   27.799522] sensor_write: reg=0xfe val=0x80, client=8555bc00, adapter=i2c0, addr=0x37
[   27.799834] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.799841] sensor_write_array: reg[3] 0xfe=0x80 OK
[   27.799849] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.800162] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.800170] sensor_write_array: reg[4] 0xfe=0x00 OK
[   27.800178] sensor_write: reg=0xf2 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.800491] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   27.800498] sensor_write_array: reg[5] 0xf2=0x00 OK
[   27.800506] sensor_write: reg=0xf3 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.800819] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   27.800826] sensor_write_array: reg[6] 0xf3=0x00 OK
[   27.800834] sensor_write: reg=0xf4 val=0x36, client=8555bc00, adapter=i2c0, addr=0x37
[   27.801147] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   27.801154] sensor_write_array: reg[7] 0xf4=0x36 OK
[   27.801162] sensor_write: reg=0xf5 val=0xc0, client=8555bc00, adapter=i2c0, addr=0x37
[   27.801475] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   27.801482] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   27.801490] sensor_write: reg=0xf6 val=0x44, client=8555bc00, adapter=i2c0, addr=0x37
[   27.806848] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   27.806860] sensor_write_array: reg[9] 0xf6=0x44 OK
[   27.806870] sensor_write: reg=0xf7 val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.807188] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   27.807195] sensor_write_array: reg[10] 0xf7=0x01 OK
[   27.807204] sensor_write: reg=0xf8 val=0x68, client=8555bc00, adapter=i2c0, addr=0x37
[   27.807522] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   27.807531] sensor_write: reg=0xf9 val=0x40, client=8555bc00, adapter=i2c0, addr=0x37
[   27.807842] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   27.807851] sensor_write: reg=0xfc val=0x8e, client=8555bc00, adapter=i2c0, addr=0x37
[   27.808164] sensor_write: reg=0xfc val=0x8e SUCCESS
[   27.808173] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.808486] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.808494] sensor_write: reg=0x87 val=0x18, client=8555bc00, adapter=i2c0, addr=0x37
[   27.808808] sensor_write: reg=0x87 val=0x18 SUCCESS
[   27.808816] sensor_write: reg=0xee val=0x30, client=8555bc00, adapter=i2c0, addr=0x37
[   27.809168] sensor_write: reg=0xee val=0x30 SUCCESS
[   27.809179] sensor_write: reg=0xd0 val=0xb7, client=8555bc00, adapter=i2c0, addr=0x37
[   27.809491] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   27.809500] sensor_write: reg=0x03 val=0x04, client=8555bc00, adapter=i2c0, addr=0x37
[   27.809814] sensor_write: reg=0x03 val=0x04 SUCCESS
[   27.809823] sensor_write: reg=0x04 val=0x60, client=8555bc00, adapter=i2c0, addr=0x37
[   27.810136] sensor_write: reg=0x04 val=0x60 SUCCESS
[   27.810144] sensor_write: reg=0x05 val=0x04, client=8555bc00, adapter=i2c0, addr=0x37
[   27.810458] sensor_write: reg=0x05 val=0x04 SUCCESS
[   27.810466] sensor_write: reg=0x06 val=0x4c, client=8555bc00, adapter=i2c0, addr=0x37
[   27.810779] sensor_write: reg=0x06 val=0x4c SUCCESS
[   27.810787] sensor_write: reg=0x07 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.811100] sensor_write: reg=0x07 val=0x00 SUCCESS
[   27.811108] sensor_write: reg=0x08 val=0x11, client=8555bc00, adapter=i2c0, addr=0x37
[   27.811426] sensor_write: reg=0x08 val=0x11 SUCCESS
[   27.811434] sensor_write: reg=0x09 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.815456] sensor_write: reg=0x09 val=0x00 SUCCESS
[   27.815470] sensor_write: reg=0x0a val=0x02, client=8555bc00, adapter=i2c0, addr=0x37
[   27.815788] sensor_write: reg=0x0a val=0x02 SUCCESS
[   27.815796] sensor_write: reg=0x0b val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.816114] sensor_write: reg=0x0b val=0x00 SUCCESS
[   27.816122] sensor_write: reg=0x0c val=0x02, client=8555bc00, adapter=i2c0, addr=0x37
[   27.816436] sensor_write: reg=0x0c val=0x02 SUCCESS
[   27.816444] sensor_write: reg=0x0d val=0x04, client=8555bc00, adapter=i2c0, addr=0x37
[   27.816758] sensor_write: reg=0x0d val=0x04 SUCCESS
[   27.816766] sensor_write: reg=0x0e val=0x40, client=8555bc00, adapter=i2c0, addr=0x37
[   27.817073] sensor_write: reg=0x0e val=0x40 SUCCESS
[   27.817084] sensor_write: reg=0x12 val=0xe2, client=8555bc00, adapter=i2c0, addr=0x37
[   27.817398] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   27.817407] sensor_write: reg=0x13 val=0x16, client=8555bc00, adapter=i2c0, addr=0x37
[   27.817721] sensor_write: reg=0x13 val=0x16 SUCCESS
[   27.817730] sensor_write: reg=0x19 val=0x0a, client=8555bc00, adapter=i2c0, addr=0x37
[   27.818044] sensor_write: reg=0x19 val=0x0a SUCCESS
[   27.818052] sensor_write: reg=0x21 val=0x1c, client=8555bc00, adapter=i2c0, addr=0x37
[   27.818365] sensor_write: reg=0x21 val=0x1c SUCCESS
[   27.818374] sensor_write: reg=0x28 val=0x0a, client=8555bc00, adapter=i2c0, addr=0x37
[   27.818686] sensor_write: reg=0x28 val=0x0a SUCCESS
[   27.818695] sensor_write: reg=0x29 val=0x24, client=8555bc00, adapter=i2c0, addr=0x37
[   27.819008] sensor_write: reg=0x29 val=0x24 SUCCESS
[   27.819016] sensor_write: reg=0x2b val=0x04, client=8555bc00, adapter=i2c0, addr=0x37
[   27.827129] sensor_write: reg=0x2b val=0x04 SUCCESS
[   27.827144] sensor_write: reg=0x32 val=0xf8, client=8555bc00, adapter=i2c0, addr=0x37
[   27.827459] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   27.827468] sensor_write: reg=0x37 val=0x03, client=8555bc00, adapter=i2c0, addr=0x37
[   27.827786] sensor_write: reg=0x37 val=0x03 SUCCESS
[   27.827795] sensor_write: reg=0x39 val=0x15, client=8555bc00, adapter=i2c0, addr=0x37
[   27.828108] sensor_write: reg=0x39 val=0x15 SUCCESS
[   27.828117] sensor_write: reg=0x43 val=0x07, client=8555bc00, adapter=i2c0, addr=0x37
[   27.828430] sensor_write: reg=0x43 val=0x07 SUCCESS
[   27.828439] sensor_write: reg=0x44 val=0x40, client=8555bc00, adapter=i2c0, addr=0x37
[   27.828752] sensor_write: reg=0x44 val=0x40 SUCCESS
[   27.828760] sensor_write: reg=0x46 val=0x0b, client=8555bc00, adapter=i2c0, addr=0x37
[   27.829073] sensor_write: reg=0x46 val=0x0b SUCCESS
[   27.829082] sensor_write: reg=0x4b val=0x20, client=8555bc00, adapter=i2c0, addr=0x37
[   27.829422] sensor_write: reg=0x4b val=0x20 SUCCESS
[   27.829431] sensor_write: reg=0x4e val=0x08, client=8555bc00, adapter=i2c0, addr=0x37
[   27.829746] sensor_write: reg=0x4e val=0x08 SUCCESS
[   27.829755] sensor_write: reg=0x55 val=0x20, client=8555bc00, adapter=i2c0, addr=0x37
[   27.830069] sensor_write: reg=0x55 val=0x20 SUCCESS
[   27.830078] sensor_write: reg=0x66 val=0x05, client=8555bc00, adapter=i2c0, addr=0x37
[   27.830390] sensor_write: reg=0x66 val=0x05 SUCCESS
[   27.830399] sensor_write: reg=0x67 val=0x05, client=8555bc00, adapter=i2c0, addr=0x37
[   27.830712] sensor_write: reg=0x67 val=0x05 SUCCESS
[   27.830720] sensor_write: reg=0x77 val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.831034] sensor_write: reg=0x77 val=0x01 SUCCESS
[   27.831042] sensor_write: reg=0x78 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.831353] sensor_write: reg=0x78 val=0x00 SUCCESS
[   27.831362] sensor_write: reg=0x7c val=0x93, client=8555bc00, adapter=i2c0, addr=0x37
[   27.831674] sensor_write: reg=0x7c val=0x93 SUCCESS
[   27.831682] sensor_write_array: reg[50] 0x7c=0x93 OK
[   27.831690] sensor_write: reg=0x8c val=0x12, client=8555bc00, adapter=i2c0, addr=0x37
[   27.832004] sensor_write: reg=0x8c val=0x12 SUCCESS
[   27.832012] sensor_write: reg=0x8d val=0x92, client=8555bc00, adapter=i2c0, addr=0x37
[   27.832325] sensor_write: reg=0x8d val=0x92 SUCCESS
[   27.832333] sensor_write: reg=0x90 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.832646] sensor_write: reg=0x90 val=0x00 SUCCESS
[   27.832654] sensor_write: reg=0x41 val=0x04, client=8555bc00, adapter=i2c0, addr=0x37
[   27.832968] sensor_write: reg=0x41 val=0x04 SUCCESS
[   27.832976] sensor_write: reg=0x42 val=0x9d, client=8555bc00, adapter=i2c0, addr=0x37
[   27.833289] sensor_write: reg=0x42 val=0x9d SUCCESS
[   27.833297] sensor_write: reg=0x9d val=0x10, client=8555bc00, adapter=i2c0, addr=0x37
[   27.833610] sensor_write: reg=0x9d val=0x10 SUCCESS
[   27.833618] sensor_write: reg=0xce val=0x7c, client=8555bc00, adapter=i2c0, addr=0x37
[   27.834359] sensor_write: reg=0xce val=0x7c SUCCESS
[   27.834375] sensor_write: reg=0xd2 val=0x41, client=8555bc00, adapter=i2c0, addr=0x37
[   27.834702] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   27.834711] sensor_write: reg=0xd3 val=0xdc, client=8555bc00, adapter=i2c0, addr=0x37
[   27.835028] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   27.835037] sensor_write: reg=0xe6 val=0x50, client=8555bc00, adapter=i2c0, addr=0x37
[   27.837158] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   27.837170] sensor_write: reg=0xb6 val=0xc0, client=8555bc00, adapter=i2c0, addr=0x37
[   27.837487] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   27.837496] sensor_write: reg=0xb0 val=0x70, client=8555bc00, adapter=i2c0, addr=0x37
[   27.837812] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   27.837821] sensor_write: reg=0xb1 val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.838135] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   27.838144] sensor_write: reg=0xb2 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.838457] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   27.838466] sensor_write: reg=0xb3 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.847278] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   27.847293] sensor_write: reg=0xb4 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.847611] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   27.847620] sensor_write: reg=0xb8 val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.847938] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   27.847946] sensor_write: reg=0xb9 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.848260] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   27.848268] sensor_write: reg=0x26 val=0x30, client=8555bc00, adapter=i2c0, addr=0x37
[   27.848582] sensor_write: reg=0x26 val=0x30 SUCCESS
[   27.848590] sensor_write: reg=0xfe val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.848903] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.848911] sensor_write: reg=0x40 val=0x23, client=8555bc00, adapter=i2c0, addr=0x37
[   27.849250] sensor_write: reg=0x40 val=0x23 SUCCESS
[   27.849259] sensor_write: reg=0x55 val=0x07, client=8555bc00, adapter=i2c0, addr=0x37
[   27.849575] sensor_write: reg=0x55 val=0x07 SUCCESS
[   27.849584] sensor_write: reg=0x60 val=0x40, client=8555bc00, adapter=i2c0, addr=0x37
[   27.849898] sensor_write: reg=0x60 val=0x40 SUCCESS
[   27.849907] sensor_write: reg=0xfe val=0x04, client=8555bc00, adapter=i2c0, addr=0x37
[   27.850220] sensor_write: reg=0xfe val=0x04 SUCCESS
[   27.850228] sensor_write: reg=0x14 val=0x78, client=8555bc00, adapter=i2c0, addr=0x37
[   27.850542] sensor_write: reg=0x14 val=0x78 SUCCESS
[   27.850550] sensor_write: reg=0x15 val=0x78, client=8555bc00, adapter=i2c0, addr=0x37
[   27.850863] sensor_write: reg=0x15 val=0x78 SUCCESS
[   27.850872] sensor_write: reg=0x16 val=0x78, client=8555bc00, adapter=i2c0, addr=0x37
[   27.851185] sensor_write: reg=0x16 val=0x78 SUCCESS
[   27.851193] sensor_write: reg=0x17 val=0x78, client=8555bc00, adapter=i2c0, addr=0x37
[   27.851506] sensor_write: reg=0x17 val=0x78 SUCCESS
[   27.851514] sensor_write: reg=0xfe val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.851828] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.851836] sensor_write: reg=0x92 val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.852149] sensor_write: reg=0x92 val=0x00 SUCCESS
[   27.852157] sensor_write: reg=0x94 val=0x03, client=8555bc00, adapter=i2c0, addr=0x37
[   27.852470] sensor_write: reg=0x94 val=0x03 SUCCESS
[   27.852478] sensor_write: reg=0x95 val=0x04, client=8555bc00, adapter=i2c0, addr=0x37
[   27.852791] sensor_write: reg=0x95 val=0x04 SUCCESS
[   27.852800] sensor_write: reg=0x96 val=0x38, client=8555bc00, adapter=i2c0, addr=0x37
[   27.853185] sensor_write: reg=0x96 val=0x38 SUCCESS
[   27.853198] sensor_write: reg=0x97 val=0x07, client=8555bc00, adapter=i2c0, addr=0x37
[   27.853514] sensor_write: reg=0x97 val=0x07 SUCCESS
[   27.853523] sensor_write: reg=0x98 val=0x80, client=8555bc00, adapter=i2c0, addr=0x37
[   27.853839] sensor_write: reg=0x98 val=0x80 SUCCESS
[   27.853848] sensor_write: reg=0xfe val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.854160] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.854168] sensor_write: reg=0x01 val=0x05, client=8555bc00, adapter=i2c0, addr=0x37
[   27.854482] sensor_write: reg=0x01 val=0x05 SUCCESS
[   27.854490] sensor_write: reg=0x02 val=0x89, client=8555bc00, adapter=i2c0, addr=0x37
[   27.854817] sensor_write: reg=0x02 val=0x89 SUCCESS
[   27.854826] sensor_write: reg=0x04 val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.855140] sensor_write: reg=0x04 val=0x01 SUCCESS
[   27.855149] sensor_write: reg=0x07 val=0xa6, client=8555bc00, adapter=i2c0, addr=0x37
[   27.855462] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   27.855471] sensor_write: reg=0x08 val=0xa9, client=8555bc00, adapter=i2c0, addr=0x37
[   27.855784] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   27.855792] sensor_write: reg=0x09 val=0xa8, client=8555bc00, adapter=i2c0, addr=0x37
[   27.857370] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   27.857383] sensor_write: reg=0x0a val=0xa7, client=8555bc00, adapter=i2c0, addr=0x37
[   27.857699] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   27.857708] sensor_write: reg=0x0b val=0xff, client=8555bc00, adapter=i2c0, addr=0x37
[   27.858024] sensor_write: reg=0x0b val=0xff SUCCESS
[   27.858034] sensor_write: reg=0x0c val=0xff, client=8555bc00, adapter=i2c0, addr=0x37
[   27.858347] sensor_write: reg=0x0c val=0xff SUCCESS
[   27.858356] sensor_write: reg=0x0f val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.867488] sensor_write: reg=0x0f val=0x00 SUCCESS
[   27.867504] sensor_write: reg=0x50 val=0x1c, client=8555bc00, adapter=i2c0, addr=0x37
[   27.867822] sensor_write: reg=0x50 val=0x1c SUCCESS
[   27.867831] sensor_write: reg=0x89 val=0x03, client=8555bc00, adapter=i2c0, addr=0x37
[   27.868148] sensor_write: reg=0x89 val=0x03 SUCCESS
[   27.868158] sensor_write: reg=0xfe val=0x04, client=8555bc00, adapter=i2c0, addr=0x37
[   27.868469] sensor_write: reg=0xfe val=0x04 SUCCESS
[   27.868478] sensor_write: reg=0x28 val=0x86, client=8555bc00, adapter=i2c0, addr=0x37
[   27.868791] sensor_write: reg=0x28 val=0x86 SUCCESS
[   27.868798] sensor_write_array: reg[100] 0x28=0x86 OK
[   27.868807] sensor_write: reg=0x29 val=0x86, client=8555bc00, adapter=i2c0, addr=0x37
[   27.869143] sensor_write: reg=0x29 val=0x86 SUCCESS
[   27.869152] sensor_write: reg=0x2a val=0x86, client=8555bc00, adapter=i2c0, addr=0x37
[   27.869468] sensor_write: reg=0x2a val=0x86 SUCCESS
[   27.869476] sensor_write: reg=0x2b val=0x68, client=8555bc00, adapter=i2c0, addr=0x37
[   27.869790] sensor_write: reg=0x2b val=0x68 SUCCESS
[   27.869798] sensor_write: reg=0x2c val=0x68, client=8555bc00, adapter=i2c0, addr=0x37
[   27.870112] sensor_write: reg=0x2c val=0x68 SUCCESS
[   27.870120] sensor_write: reg=0x2d val=0x68, client=8555bc00, adapter=i2c0, addr=0x37
[   27.870433] sensor_write: reg=0x2d val=0x68 SUCCESS
[   27.870442] sensor_write: reg=0x2e val=0x68, client=8555bc00, adapter=i2c0, addr=0x37
[   27.870755] sensor_write: reg=0x2e val=0x68 SUCCESS
[   27.870763] sensor_write: reg=0x2f val=0x68, client=8555bc00, adapter=i2c0, addr=0x37
[   27.871076] sensor_write: reg=0x2f val=0x68 SUCCESS
[   27.871085] sensor_write: reg=0x30 val=0x4f, client=8555bc00, adapter=i2c0, addr=0x37
[   27.871398] sensor_write: reg=0x30 val=0x4f SUCCESS
[   27.871406] sensor_write: reg=0x31 val=0x68, client=8555bc00, adapter=i2c0, addr=0x37
[   27.871719] sensor_write: reg=0x31 val=0x68 SUCCESS
[   27.871728] sensor_write: reg=0x32 val=0x67, client=8555bc00, adapter=i2c0, addr=0x37
[   27.872040] sensor_write: reg=0x32 val=0x67 SUCCESS
[   27.872049] sensor_write: reg=0x33 val=0x66, client=8555bc00, adapter=i2c0, addr=0x37
[   27.872362] sensor_write: reg=0x33 val=0x66 SUCCESS
[   27.872370] sensor_write: reg=0x34 val=0x66, client=8555bc00, adapter=i2c0, addr=0x37
[   27.872684] sensor_write: reg=0x34 val=0x66 SUCCESS
[   27.872692] sensor_write: reg=0x35 val=0x66, client=8555bc00, adapter=i2c0, addr=0x37
[   27.873005] sensor_write: reg=0x35 val=0x66 SUCCESS
[   27.873014] sensor_write: reg=0x36 val=0x66, client=8555bc00, adapter=i2c0, addr=0x37
[   27.873326] sensor_write: reg=0x36 val=0x66 SUCCESS
[   27.873335] sensor_write: reg=0x37 val=0x66, client=8555bc00, adapter=i2c0, addr=0x37
[   27.873648] sensor_write: reg=0x37 val=0x66 SUCCESS
[   27.873656] sensor_write: reg=0x38 val=0x62, client=8555bc00, adapter=i2c0, addr=0x37
[   27.873970] sensor_write: reg=0x38 val=0x62 SUCCESS
[   27.873978] sensor_write: reg=0x39 val=0x62, client=8555bc00, adapter=i2c0, addr=0x37
[   27.874291] sensor_write: reg=0x39 val=0x62 SUCCESS
[   27.874300] sensor_write: reg=0x3a val=0x62, client=8555bc00, adapter=i2c0, addr=0x37
[   27.874620] sensor_write: reg=0x3a val=0x62 SUCCESS
[   27.874629] sensor_write: reg=0x3b val=0x62, client=8555bc00, adapter=i2c0, addr=0x37
[   27.874942] sensor_write: reg=0x3b val=0x62 SUCCESS
[   27.874951] sensor_write: reg=0x3c val=0x62, client=8555bc00, adapter=i2c0, addr=0x37
[   27.875264] sensor_write: reg=0x3c val=0x62 SUCCESS
[   27.875273] sensor_write: reg=0x3d val=0x62, client=8555bc00, adapter=i2c0, addr=0x37
[   27.875586] sensor_write: reg=0x3d val=0x62 SUCCESS
[   27.875594] sensor_write: reg=0x3e val=0x62, client=8555bc00, adapter=i2c0, addr=0x37
[   27.875908] sensor_write: reg=0x3e val=0x62 SUCCESS
[   27.875916] sensor_write: reg=0x3f val=0x62, client=8555bc00, adapter=i2c0, addr=0x37
[   27.877556] sensor_write: reg=0x3f val=0x62 SUCCESS
[   27.877568] sensor_write: reg=0xfe val=0x01, client=8555bc00, adapter=i2c0, addr=0x37
[   27.877885] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.877894] sensor_write: reg=0x9a val=0x06, client=8555bc00, adapter=i2c0, addr=0x37
[   27.878212] sensor_write: reg=0x9a val=0x06 SUCCESS
[   27.878220] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.878535] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.878544] sensor_write: reg=0x7b val=0x2a, client=8555bc00, adapter=i2c0, addr=0x37
[   27.887680] sensor_write: reg=0x7b val=0x2a SUCCESS
[   27.887695] sensor_write: reg=0x23 val=0x2d, client=8555bc00, adapter=i2c0, addr=0x37
[   27.888013] sensor_write: reg=0x23 val=0x2d SUCCESS
[   27.888022] sensor_write: reg=0xfe val=0x03, client=8555bc00, adapter=i2c0, addr=0x37
[   27.888338] sensor_write: reg=0xfe val=0x03 SUCCESS
[   27.888348] sensor_write: reg=0x01 val=0x27, client=8555bc00, adapter=i2c0, addr=0x37
[   27.888661] sensor_write: reg=0x01 val=0x27 SUCCESS
[   27.888670] sensor_write: reg=0x02 val=0x56, client=8555bc00, adapter=i2c0, addr=0x37
[   27.888983] sensor_write: reg=0x02 val=0x56 SUCCESS
[   27.888992] sensor_write: reg=0x03 val=0x8e, client=8555bc00, adapter=i2c0, addr=0x37
[   27.889330] sensor_write: reg=0x03 val=0x8e SUCCESS
[   27.889340] sensor_write: reg=0x12 val=0x80, client=8555bc00, adapter=i2c0, addr=0x37
[   27.889652] sensor_write: reg=0x12 val=0x80 SUCCESS
[   27.889660] sensor_write: reg=0x13 val=0x07, client=8555bc00, adapter=i2c0, addr=0x37
[   27.889974] sensor_write: reg=0x13 val=0x07 SUCCESS
[   27.889982] sensor_write: reg=0x15 val=0x12, client=8555bc00, adapter=i2c0, addr=0x37
[   27.890293] sensor_write: reg=0x15 val=0x12 SUCCESS
[   27.890302] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   27.890614] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.890623] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   27.890934] sensor_write: reg=0x3e val=0x91 SUCCESS
[   27.890941] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   27.890948] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   27.890954] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   27.890961] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   27.890968] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.890974] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   27.890980] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   27.890986] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   27.890993] *** ispcore_core_ops_init: ENTRY - sd=857e2c00, on=1 ***
[   27.891000] *** ispcore_core_ops_init: sd->dev_priv=857e2c00, sd->host_priv=857e2c00 ***
[   27.891006] *** ispcore_core_ops_init: sd->pdev=c06b5b50, sd->ops=c06b6278 ***
[   27.891013] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   27.891018] *** ispcore_core_ops_init: ISP device=85bf8000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   27.891027] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.891035] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   27.891042] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   27.891048] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   27.891052] *** ispcore_core_ops_init: s0 (core_dev) = 857e2c00 from sd->host_priv ***
[   27.891060] ispcore_core_ops_init: core_dev=857e2c00, vic_dev=857e2400, vic_state=2
[   27.891064] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   27.891074] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   27.891081] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.891088] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   27.891095] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   27.891100] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   27.891105] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   27.891110] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   27.891117] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   27.891124] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   27.891129] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   27.891134] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   27.891140] tisp_event_init: Initializing ISP event system
[   27.891148] tisp_event_init: SAFE event system initialized with 20 nodes
[   27.891154] tisp_event_set_cb: Setting callback for event 4
[   27.891160] tisp_event_set_cb: Event 4 callback set to c0684928
[   27.891165] tisp_event_set_cb: Setting callback for event 5
[   27.891172] tisp_event_set_cb: Event 5 callback set to c0684df0
[   27.891177] tisp_event_set_cb: Setting callback for event 7
[   27.891184] tisp_event_set_cb: Event 7 callback set to c06849bc
[   27.891189] tisp_event_set_cb: Setting callback for event 9
[   27.891195] tisp_event_set_cb: Event 9 callback set to c0684a44
[   27.891200] tisp_event_set_cb: Setting callback for event 8
[   27.891207] tisp_event_set_cb: Event 8 callback set to c0684b08
[   27.891214] *** system_irq_func_set: Registered handler c067d588 at index 13 ***
[   27.908988] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   27.909003] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   27.909010] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   27.909017] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   27.909024] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   27.909030] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   27.909038] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   27.909044] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   27.909051] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   27.909058] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   27.909064] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   27.909072] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   27.909078] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   27.909085] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   27.909092] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   27.909098] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   27.909105] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   27.909135] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   27.909143] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   27.909150] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   27.909156] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   27.909163] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   27.909169] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   27.909174] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   27.909181] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   27.909188] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   27.909194] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   27.909201] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   27.909208] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   27.909214] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   27.909221] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   27.909228] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   27.909234] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   27.909240] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   27.909247] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   27.909254] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   27.909260] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   27.909267] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   27.909274] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   27.909280] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   27.909287] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   27.909293] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   27.909300] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   27.909306] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   27.909314] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   27.909321] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   27.909327] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   27.909334] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   27.909339] *** tisp_init: ISP control register set to enable processing pipeline ***
[   27.909346] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   27.909352] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   27.909358] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   27.909364] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   27.909370] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   27.909376] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   27.909382] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   27.909388] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   27.909396] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   27.909401] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   27.909408] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   27.909415] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   27.909422] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   27.909428] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   27.909434] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   27.909442] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   27.909447] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   27.909454] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   27.909460] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   27.909466] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   27.909473] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   27.909479] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   27.909486] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   27.909493] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   27.909501] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   27.909508] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   27.909515] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   27.909522] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   27.909528] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   27.909534] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   27.909540] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   27.909546] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   27.909551] *** This should eliminate green frames by enabling proper color processing ***
[   27.909558] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   27.909564] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   27.909570] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   27.909577] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   27.909584] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   27.909590] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   27.909597] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   27.909603] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   27.909610] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   27.909615] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   27.909620] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   27.909626] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   27.909631] *** tisp_init: Standard tuning parameters loaded successfully ***
[   27.909636] *** tisp_init: Custom tuning parameters loaded successfully ***
[   27.909642] tisp_set_csc_version: Setting CSC version 0
[   27.909649] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   27.909656] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   27.909662] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   27.909668] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   27.909674] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   27.909680] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   27.909685] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   27.909692] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   27.909698] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   27.909704] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   27.909710] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   27.909716] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   27.909722] *** tisp_init: ISP processing pipeline fully enabled ***
[   27.909728] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   27.909734] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   27.909740] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   27.909746] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   27.909753] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   27.909758] tisp_init: ISP memory buffers configured
[   27.909764] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   27.909771] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   27.909779] tiziano_ae_params_refresh: Refreshing AE parameters
[   27.909790] tiziano_ae_params_refresh: AE parameters refreshed
[   27.909796] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   27.909802] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   27.909807] tiziano_ae_para_addr: Setting up AE parameter addresses
[   27.909812] tiziano_ae_para_addr: AE parameter addresses configured
[   27.909818] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   27.909825] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   27.909832] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   27.909839] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   27.909846] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   27.909852] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   27.909859] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   27.909866] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b728814 (Binary Ninja EXACT) ***
[   27.909873] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   27.909880] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   27.909886] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   27.909893] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   27.909899] tiziano_ae_set_hardware_param: Parameters written to AE0
[   27.909905] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   27.909912] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   27.909918] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   27.909924] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   27.909931] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   27.909937] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   27.909944] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   27.909950] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   27.909957] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   27.909963] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   27.909970] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   27.909976] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   27.909982] tiziano_ae_set_hardware_param: Parameters written to AE1
[   27.909988] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   27.909995] *** system_irq_func_set: Registered handler c0685b00 at index 10 ***
[   27.917628] *** system_irq_func_set: Registered handler c0685c18 at index 27 ***
[   27.934674] *** system_irq_func_set: Registered handler c0685b00 at index 26 ***
[   27.943150] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   27.943165] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   27.943174] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   27.943184] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   27.943204] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 11390.000 ms)
[   27.945342] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   28.429585] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   28.429592] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   28.429597] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   28.429603] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   28.429608] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   28.429613] *** tisp_init: Standard tuning parameters loaded successfully ***
[   28.429619] *** tisp_init: Custom tuning parameters loaded successfully ***
[   28.429625] tisp_set_csc_version: Setting CSC version 0
[   28.429631] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   28.429637] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   28.429643] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   28.429649] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.429656] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.429662] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   28.429667] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.429673] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.429680] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   28.429685] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   28.429691] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   28.429698] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   28.429703] *** tisp_init: ISP processing pipeline fully enabled ***
[   28.429709] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   28.429716] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   28.429721] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   28.429729] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.429735] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.429740] tisp_init: ISP memory buffers configured
[   28.429745] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.429753] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.429761] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.429772] tiziano_ae_params_refresh: AE parameters refreshed
[   28.429778] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.429784] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.429789] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.429794] tiziano_ae_para_addr: AE parameter addresses configured
[   28.429801] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.429807] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.429814] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.429821] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.429828] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.429835] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.429841] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.429848] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b728814 (Binary Ninja EXACT) ***
[   28.429855] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.429862] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.429868] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.429875] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.429881] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.429887] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.429893] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.429900] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.429906] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.429913] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.429919] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.429925] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.429932] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.429939] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.429945] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.429951] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.429958] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.429964] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.429969] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.429977] *** system_irq_func_set: Registered handler c0685b00 at index 10 ***
[   28.447802] *** system_irq_func_set: Registered handler c0685c18 at index 27 ***
[   28.464453] *** system_irq_func_set: Registered handler c0685b00 at index 26 ***
[   28.479262] *** system_irq_func_set: Registered handler c0685d00 at index 29 ***
[   28.497174] *** system_irq_func_set: Registered handler c0685c8c at index 28 ***
[   28.504841] *** system_irq_func_set: Registered handler c0685d74 at index 30 ***
[   28.522609] *** system_irq_func_set: Registered handler c0685dc8 at index 20 ***
[   28.538199] *** system_irq_func_set: Registered handler c0685e1c at index 18 ***
[   28.547439] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[   28.547453] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
[   28.556059] *** system_irq_func_set: Registered handler c0685e70 at index 31 ***
[   28.576261] *** system_irq_func_set: Registered handler c0685ec4 at index 11 ***
[   28.586343] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.586363] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.586369] tisp_event_set_cb: Setting callback for event 1
[   28.586375] tisp_event_set_cb: Event 1 callback set to c0685700
[   28.586381] tisp_event_set_cb: Setting callback for event 6
[   28.586387] tisp_event_set_cb: Event 6 callback set to c0684c60
[   28.586393] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.586399] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.586406] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.586413] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.586420] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.586425] tiziano_awb_init: AWB hardware blocks enabled
[   28.586430] tiziano_gamma_init: Initializing Gamma processing
[   28.586435] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.586495] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.586501] tiziano_gib_init: Initializing GIB processing
[   28.586505] tiziano_lsc_init: Initializing LSC processing
[   28.586511] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.586517] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.586524] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.586531] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.586536] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.586593] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.586599] tiziano_ccm_init: Using linear CCM parameters
[   28.586604] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.586611] jz_isp_ccm: EV=64, CT=9984
[   28.586617] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.586623] cm_control: saturation=128
[   28.586628] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.586634] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.586639] tiziano_ccm_init: CCM initialized successfully
[   28.586645] tiziano_dmsc_init: Initializing DMSC processing
[   28.586649] tiziano_sharpen_init: Initializing Sharpening
[   28.586655] tiziano_sharpen_init: Using linear sharpening parameters
[   28.586660] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.586667] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.586673] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.586699] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.586705] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.586711] tiziano_sharpen_init: Sharpening initialized successfully
[   28.586716] tiziano_sdns_init: Initializing SDNS processing
[   28.586724] tiziano_sdns_init: Using linear SDNS parameters
[   28.586730] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.586737] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.586743] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.586775] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.586781] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.586787] tiziano_sdns_init: SDNS processing initialized successfully
[   28.586793] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.586799] tiziano_mdns_init: Using linear MDNS parameters
[   28.586809] tiziano_mdns_init: MDNS processing initialized successfully
[   28.586814] tiziano_clm_init: Initializing CLM processing
[   28.586819] tiziano_dpc_init: Initializing DPC processing
[   28.586824] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.586830] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.586837] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.586843] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.586857] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.586863] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.586869] tiziano_hldc_init: Initializing HLDC processing
[   28.586875] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.586881] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.586888] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.586895] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.586902] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.586909] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.586915] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.586922] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.586929] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.586935] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.586943] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.586949] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.586956] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.586961] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.586967] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.586972] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.586979] tisp_adr_set_params: Writing ADR parameters to registers
[   28.587011] tisp_adr_set_params: ADR parameters written to hardware
[   28.587017] tisp_event_set_cb: Setting callback for event 18
[   28.587024] tisp_event_set_cb: Event 18 callback set to c0685e1c
[   28.587030] tisp_event_set_cb: Setting callback for event 2
[   28.587036] tisp_event_set_cb: Event 2 callback set to c06848fc
[   28.587041] tiziano_adr_init: ADR processing initialized successfully
[   28.587048] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.587053] tiziano_bcsh_init: Initializing BCSH processing
[   28.587058] tiziano_ydns_init: Initializing YDNS processing
[   28.587063] tiziano_rdns_init: Initializing RDNS processing
[   28.587068] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   28.587081] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11b0000 (Binary Ninja EXACT) ***
[   28.587089] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11b1000 (Binary Ninja EXACT) ***
[   28.587096] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11b2000 (Binary Ninja EXACT) ***
[   28.587103] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11b3000 (Binary Ninja EXACT) ***
[   28.587110] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11b4000 (Binary Ninja EXACT) ***
[   28.587117] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11b4800 (Binary Ninja EXACT) ***
[   28.587123] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11b5000 (Binary Ninja EXACT) ***
[   28.587130] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11b5800 (Binary Ninja EXACT) ***
[   28.587137] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   28.587143] *** tisp_init: AE0 buffer allocated at 0x011b0000 ***
[   28.587149] *** CRITICAL FIX: data_b2f3c initialized to 0x811b0000 (prevents stack corruption) ***
[   28.587157] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11b8000 (Binary Ninja EXACT) ***
[   28.587164] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11b9000 (Binary Ninja EXACT) ***
[   28.587171] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11ba000 (Binary Ninja EXACT) ***
[   28.587177] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11bb000 (Binary Ninja EXACT) ***
[   28.587185] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11bc000 (Binary Ninja EXACT) ***
[   28.587191] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11bc800 (Binary Ninja EXACT) ***
[   28.587198] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11bd000 (Binary Ninja EXACT) ***
[   28.587205] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11bd800 (Binary Ninja EXACT) ***
[   28.587211] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   28.587218] *** tisp_init: AE1 buffer allocated at 0x011b8000 ***
[   28.587223] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   28.587229] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.587236] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   28.587241] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   28.587248] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.587253] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   28.587260] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.587269] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.587279] tiziano_ae_params_refresh: AE parameters refreshed
[   28.587285] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.587291] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.587297] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.587302] tiziano_ae_para_addr: AE parameter addresses configured
[   28.587309] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.587316] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.587323] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.587329] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.587336] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.587343] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.587349] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.587357] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b728814 (Binary Ninja EXACT) ***
[   28.587363] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.587370] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.587377] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.587383] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.587389] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.587395] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.587402] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.587408] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.587415] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.587421] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.587427] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.587434] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.587441] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.587447] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.587453] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.587460] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.587466] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.587472] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.587477] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.587485] *** system_irq_func_set: Registered handler c0685b00 at index 10 ***
[   28.606556] *** system_irq_func_set: Registered handler c0685c18 at index 27 ***
[   28.626745] *** system_irq_func_set: Registered handler c0685b00 at index 26 ***
[   28.634411] *** system_irq_func_set: Registered handler c0685d00 at index 29 ***
[   28.652182] *** system_irq_func_set: Registered handler c0685c8c at index 28 ***
[   28.664083] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   28.664097] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   28.667673] *** system_irq_func_set: Registered handler c0685d74 at index 30 ***
[   28.685513] *** system_irq_func_set: Registered handler c0685dc8 at index 20 ***
[   28.699157] *** system_irq_func_set: Registered handler c0685e1c at index 18 ***
[   28.716968] *** system_irq_func_set: Registered handler c0685e70 at index 31 ***
[   28.737164] *** system_irq_func_set: Registered handler c0685ec4 at index 11 ***
[   28.744831] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.744848] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.744854] tisp_event_set_cb: Setting callback for event 1
[   28.744861] tisp_event_set_cb: Event 1 callback set to c0685700
[   28.744866] tisp_event_set_cb: Setting callback for event 6
[   28.744873] tisp_event_set_cb: Event 6 callback set to c0684c60
[   28.744878] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.744884] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.744892] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.744898] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.744905] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.744910] tiziano_awb_init: AWB hardware blocks enabled
[   28.744916] tiziano_gamma_init: Initializing Gamma processing
[   28.744921] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.744980] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.744986] tiziano_gib_init: Initializing GIB processing
[   28.744991] tiziano_lsc_init: Initializing LSC processing
[   28.744996] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.745002] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.745009] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.745016] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.745021] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.745078] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.745083] tiziano_ccm_init: Using linear CCM parameters
[   28.745088] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.745095] jz_isp_ccm: EV=64, CT=9984
[   28.745101] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.745107] cm_control: saturation=128
[   28.745112] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.745118] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.745123] tiziano_ccm_init: CCM initialized successfully
[   28.745128] tiziano_dmsc_init: Initializing DMSC processing
[   28.745134] tiziano_sharpen_init: Initializing Sharpening
[   28.745139] tiziano_sharpen_init: Using linear sharpening parameters
[   28.745144] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.745151] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.745157] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.745183] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.745190] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.745195] tiziano_sharpen_init: Sharpening initialized successfully
[   28.745200] tiziano_sdns_init: Initializing SDNS processing
[   28.745208] tiziano_sdns_init: Using linear SDNS parameters
[   28.745214] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.745220] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.745226] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.745258] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.745265] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.745270] tiziano_sdns_init: SDNS processing initialized successfully
[   28.745277] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.745282] tiziano_mdns_init: Using linear MDNS parameters
[   28.745292] tiziano_mdns_init: MDNS processing initialized successfully
[   28.745297] tiziano_clm_init: Initializing CLM processing
[   28.745302] tiziano_dpc_init: Initializing DPC processing
[   28.745308] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.745314] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.745320] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.745326] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.745340] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.745346] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.745352] tiziano_hldc_init: Initializing HLDC processing
[   28.745358] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.745365] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.745371] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.745378] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.745384] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.745392] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.745398] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.745405] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.745412] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.745418] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.745425] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.745432] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.745438] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.745444] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.745450] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.745455] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.745462] tisp_adr_set_params: Writing ADR parameters to registers
[   28.745494] tisp_adr_set_params: ADR parameters written to hardware
[   28.745500] tisp_event_set_cb: Setting callback for event 18
[   28.745506] tisp_event_set_cb: Event 18 callback set to c0685e1c
[   28.745511] tisp_event_set_cb: Setting callback for event 2
[   28.745518] tisp_event_set_cb: Event 2 callback set to c06848fc
[   28.745522] tiziano_adr_init: ADR processing initialized successfully
[   28.745529] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.745534] tiziano_bcsh_init: Initializing BCSH processing
[   28.745539] tiziano_ydns_init: Initializing YDNS processing
[   28.745544] tiziano_rdns_init: Initializing RDNS processing
[   28.745549] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.745554] tisp_event_init: Initializing ISP event system
[   28.745562] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.745567] tisp_event_set_cb: Setting callback for event 4
[   28.745574] tisp_event_set_cb: Event 4 callback set to c0684928
[   28.745579] tisp_event_set_cb: Setting callback for event 5
[   28.745586] tisp_event_set_cb: Event 5 callback set to c0684df0
[   28.745591] tisp_event_set_cb: Setting callback for event 7
[   28.745597] tisp_event_set_cb: Event 7 callback set to c06849bc
[   28.745603] tisp_event_set_cb: Setting callback for event 9
[   28.745609] tisp_event_set_cb: Event 9 callback set to c0684a44
[   28.745614] tisp_event_set_cb: Setting callback for event 8
[   28.745621] tisp_event_set_cb: Event 8 callback set to c0684b08
[   28.745626] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   28.745632] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.745638] tisp_param_operate_init: Initializing parameter operations
[   28.745645] tisp_netlink_init: Initializing netlink communication
[   28.745650] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   28.745682] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   28.745694] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   28.745706] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   28.745712] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   28.745718] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   28.745724] tisp_code_create_tuning_node: Device already created, skipping
[   28.745730] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   28.745736] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   28.745742] *** ispcore_core_ops_init: Second tisp_init completed ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   28.745748] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   28.745756] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   28.745764] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   28.745769] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   28.745774] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.745780] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   28.745785] ispcore_core_ops_init: Complete, result=0<6>[   28.745791] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   28.745796] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   28.745805] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.745812] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   28.745818] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   28.745823] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   28.745829] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   28.745836] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   28.745842] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.745848] csi_video_s_stream: sd=857e2800, enable=1
[   28.745854] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.745862] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   28.745868] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   28.745874] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.745880] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   28.745887] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   28.745894] *** vic_core_s_stream: BINARY NINJA EXACT - sd=857e2400, enable=1 ***
[   28.745900] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   28.745905] *** vic_core_s_stream: STREAM ON ***
[   28.745910] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   28.745916] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   28.745922] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.745930] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   28.745936] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   28.745942] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.745947] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.769173] STREAMING: CPM clocks configured for VIC access
[   28.769186] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   28.769193] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   28.769200] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   28.769206] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.769212] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.769218] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.769224] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.769230] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.769238] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.769245] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.769252] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.769258] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.769263] *** VIC unlock: Commands written, checking VIC status register ***
[   28.769270] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.769275] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.769281] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.769286] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.769292] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.769298] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.769374] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.769382] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.769389] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   28.769396] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   28.769404] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.769410] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.769417] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   28.769423] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.769429] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.769435] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.769440] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.769446] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.769452] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.769458] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.769464] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.769470] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.769476] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.769482] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.769488] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.769495] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   28.769500] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   28.769508] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   28.769518] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   28.769524] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.769530] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.769537] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   28.769543] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.769548] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.769554] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.769560] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.769565] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   28.769571] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   28.769577] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   28.788010] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85bf8000 ***
[   28.808204] *** VIC IRQ: Got vic_dev=857e2400 ***
[   28.813100] *** VIC IRQ: Checking vic_dev validity: vic_dev=857e2400 ***
[   28.829151] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   28.835224] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   28.845331] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   28.859145] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   28.874754] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.874768] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 12330.000 ms)
[   28.874778] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   28.874787] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 12330.000 ms)
[   28.874802] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.874817] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 12330.000 ms)
[   28.874827] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 12330.000 ms)
[   28.874842] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.877858] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.877871] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   28.877880] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   28.877890] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   28.877898] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   28.877908] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.877917] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   28.877926] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   28.877935] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   28.877944] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   28.877953] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   28.877962] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.877971] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   28.877980] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   28.877989] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.877998] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.878008] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.878016] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.878026] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   28.878035] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   28.878113] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   28.884770] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.884890] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.885003] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.885015] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   28.885024] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   28.885033] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   28.885042] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   28.885052] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   28.885065] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.885074] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.885083] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.885092] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.885101] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.885110] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885120] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   28.885128] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885138] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.885146] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885156] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885165] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.885174] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.885183] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.885192] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.885201] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885210] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.885220] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.885229] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885238] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.885247] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.885256] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.885266] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.885274] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.885284] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885293] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.885302] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.885312] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.885320] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.885330] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.885338] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885348] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.885356] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885366] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.885375] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885384] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885393] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.885402] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.885411] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.885420] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.885429] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885438] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.885448] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.885456] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885466] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.885475] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.885484] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.885493] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.885502] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.885512] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885521] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.885530] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.885539] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.885548] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.885558] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.885566] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885576] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.885585] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885594] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.885603] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885612] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885621] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.885630] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.885640] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.885649] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.885658] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885667] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.885676] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.885686] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885694] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.885704] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.885713] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.885722] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.885731] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.885740] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885750] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.885759] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.885768] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.885778] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.885786] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.885796] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885804] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.885814] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885823] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.885832] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885841] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885906] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.885995] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.886006] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.886016] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.886024] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.886034] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.886043] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.886052] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.886062] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.886071] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.886080] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.886089] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.886098] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.886107] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.886270] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 12260.000 ms)
[   28.886280] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.886289] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 12260.000 ms)
[   28.893073] *** VIC IRQ: About to read reg 0x1e8 ***
[   28.898201] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   28.913862] *** VIC IRQ: About to read reg 0x1e0 ***
[   28.918987] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   28.934036] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   28.938979] *** VIC IRQ: Read v1_10 = 0x0 ***
[   28.954206] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   28.969157] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   28.979144] *** VIC IRQ: Register writes completed ***
[   28.989157] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.006356] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   29.019162] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.025634] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.049153] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.049164] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.049172] *** VIC FRAME DONE: Frame completion signaled ***
[   29.049179] *** VIC TEST 2: Manual frame done function returned -1066703716 ***
[   29.049185] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.049192] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.049198] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.049206] ispvic_frame_channel_qbuf: arg1=857e2400, arg2=  (null)
[   29.049212] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.049218] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.049224] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.049231] ispvic_frame_channel_s_stream: arg1=857e2400, arg2=1
[   29.049237] ispvic_frame_channel_s_stream: s0 (vic_dev) = 857e2400
[   29.049244] ispvic_frame_channel_s_stream[2489]: streamon
[   29.049250] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.049256] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.049262] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.049267] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.049274] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.049280] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.049287] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.049293] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.049299] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.049304] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.049310] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.049316] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.049324] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.049332] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.049339] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.049346] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.049354] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.049360] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.049366] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.049372] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.049378] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.049384] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.049390] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.049396] ispvic_frame_channel_qbuf: arg1=857e2400, arg2=  (null)
[   29.049402] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.049413] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   29.049421] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   29.049482] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   29.049494] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.049500] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.049509] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.049515] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.049520] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.049527] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   29.049532] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   29.049543] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.049549] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   29.050557] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.050563] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.050568] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.050574] tx_vic_enable_irq: VIC interrupts already enabled
[   29.050580] *** tx_vic_enable_irq: completed successfully ***
[   29.091493] *** VIC POST-IRQ SAMPLE: No status bits asserted in 20ms window ***
[   29.091507] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.091513] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.091520] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.091527] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.091534] *** vin_s_stream: SAFE implementation - sd=8579e800, enable=1 ***
[   29.091542] vin_s_stream: VIN state = 3, enable = 1
[   29.091547] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.091556] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.091563] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.091569] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.091575] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.091580] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   29.091587] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   29.091595] gc2053: s_stream called with enable=1
[   29.091602] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.091608] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.091614] gc2053: About to write streaming registers for interface 1
[   29.091620] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.091630] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.091950] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.091958] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.091966] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.094932] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.094943] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.094950] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.094956] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.094963] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.094969] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.094975] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   29.094982] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   29.094988] gc2053: s_stream called with enable=1
[   29.094994] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.095000] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.095006] gc2053: About to write streaming registers for interface 1
[   29.095013] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.095022] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.095338] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.095344] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.095353] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.095670] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.095677] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.095684] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.095690] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.095696] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.095702] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.095708] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   29.095746] ISP IOCTL: cmd=0x800456d0 arg=0x7ff51d60
[   29.095754] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.095760] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   29.095767] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.095774] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.095780] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.095786] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.095793] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.095800] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.095806] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.095813] csi_video_s_stream: sd=857e2800, enable=1
[   29.095818] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.095826] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.095833] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.095838] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.095846] *** vic_core_s_stream: BINARY NINJA EXACT - sd=857e2400, enable=1 ***
[   29.095852] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.095857] *** vic_core_s_stream: STREAM ON ***
[   29.095863] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   29.095870] *** vin_s_stream: SAFE implementation - sd=8579e800, enable=1 ***
[   29.095876] vin_s_stream: VIN state = 4, enable = 1
[   29.095882] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.095889] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.095895] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.095900] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.095906] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.095912] gc2053: s_stream called with enable=1
[   29.095919] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.095925] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.095932] gc2053: About to write streaming registers for interface 1
[   29.095937] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.095946] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.096274] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.096281] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.096290] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.096609] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.096616] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.096623] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.096629] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.096635] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.096641] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.096647] gc2053: s_stream called with enable=1
[   29.096654] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.096660] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.096666] gc2053: About to write streaming registers for interface 1
[   29.096672] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.096680] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.096992] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.096999] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.097008] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.097321] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.097328] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.097334] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.097341] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.097346] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.097352] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.106333] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 12410.000 ms)
root@ing-wyze-cam3-a000 ~# dm[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089

[   28.745942] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.745947] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.769173] STREAMING: CPM clocks configured for VIC access
[   28.769186] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   28.769193] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   28.769200] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   28.769206] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.769212] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.769218] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.769224] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.769230] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.769238] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.769245] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.769252] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.769258] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.769263] *** VIC unlock: Commands written, checking VIC status register ***
[   28.769270] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.769275] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.769281] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.769286] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.769292] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.769298] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.769374] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.769382] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.769389] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   28.769396] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   28.769404] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.769410] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.769417] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   28.769423] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.769429] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.769435] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.769440] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.769446] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.769452] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.769458] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.769464] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.769470] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.769476] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.769482] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.769488] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.769495] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   28.769500] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   28.769508] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   28.769518] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   28.769524] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.769530] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.769537] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   28.769543] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.769548] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.769554] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.769560] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.769565] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   28.769571] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   28.769577] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   28.788010] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85bf8000 ***
[   28.808204] *** VIC IRQ: Got vic_dev=857e2400 ***
[   28.813100] *** VIC IRQ: Checking vic_dev validity: vic_dev=857e2400 ***
[   28.829151] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   28.835224] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   28.845331] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   28.859145] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   28.874754] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.874768] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 12330.000 ms)
[   28.874778] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   28.874787] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 12330.000 ms)
[   28.874802] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.874817] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 12330.000 ms)
[   28.874827] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 12330.000 ms)
[   28.874842] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.877858] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.877871] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   28.877880] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   28.877890] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   28.877898] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   28.877908] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.877917] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   28.877926] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   28.877935] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   28.877944] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   28.877953] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   28.877962] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.877971] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   28.877980] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   28.877989] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.877998] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.878008] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.878016] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.878026] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   28.878035] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   28.878113] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   28.884770] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.884890] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.885003] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.885015] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   28.885024] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   28.885033] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   28.885042] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   28.885052] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   28.885065] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.885074] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.885083] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.885092] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.885101] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.885110] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885120] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   28.885128] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885138] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.885146] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885156] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885165] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.885174] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.885183] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.885192] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.885201] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885210] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.885220] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.885229] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885238] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.885247] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.885256] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.885266] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.885274] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.885284] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885293] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.885302] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.885312] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.885320] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.885330] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.885338] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885348] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.885356] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885366] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.885375] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885384] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885393] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.885402] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.885411] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.885420] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.885429] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885438] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.885448] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.885456] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885466] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.885475] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.885484] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.885493] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.885502] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.885512] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885521] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.885530] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.885539] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.885548] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.885558] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.885566] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885576] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.885585] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885594] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.885603] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885612] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885621] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.885630] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.885640] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.885649] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.885658] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885667] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.885676] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.885686] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.885694] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.885704] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.885713] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.885722] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.885731] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.885740] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885750] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.885759] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.885768] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.885778] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.885786] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.885796] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.885804] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.885814] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885823] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.885832] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885841] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.885906] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.885995] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.886006] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.886016] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.886024] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.886034] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.886043] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.886052] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.886062] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.886071] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.886080] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.886089] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.886098] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.886107] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.886270] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 12260.000 ms)
[   28.886280] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.886289] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 12260.000 ms)
[   28.893073] *** VIC IRQ: About to read reg 0x1e8 ***
[   28.898201] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   28.913862] *** VIC IRQ: About to read reg 0x1e0 ***
[   28.918987] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   28.934036] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   28.938979] *** VIC IRQ: Read v1_10 = 0x0 ***
[   28.954206] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   28.969157] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   28.979144] *** VIC IRQ: Register writes completed ***
[   28.989157] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.006356] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   29.019162] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.025634] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.049153] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.049164] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.049172] *** VIC FRAME DONE: Frame completion signaled ***
[   29.049179] *** VIC TEST 2: Manual frame done function returned -1066703716 ***
[   29.049185] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.049192] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.049198] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.049206] ispvic_frame_channel_qbuf: arg1=857e2400, arg2=  (null)
[   29.049212] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.049218] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.049224] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.049231] ispvic_frame_channel_s_stream: arg1=857e2400, arg2=1
[   29.049237] ispvic_frame_channel_s_stream: s0 (vic_dev) = 857e2400
[   29.049244] ispvic_frame_channel_s_stream[2489]: streamon
[   29.049250] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.049256] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.049262] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.049267] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.049274] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.049280] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.049287] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.049293] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.049299] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.049304] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.049310] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.049316] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.049324] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.049332] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.049339] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.049346] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.049354] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.049360] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.049366] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.049372] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.049378] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.049384] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.049390] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.049396] ispvic_frame_channel_qbuf: arg1=857e2400, arg2=  (null)
[   29.049402] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.049413] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   29.049421] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   29.049482] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   29.049494] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.049500] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.049509] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.049515] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.049520] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.049527] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   29.049532] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   29.049543] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.049549] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   29.050557] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.050563] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.050568] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.050574] tx_vic_enable_irq: VIC interrupts already enabled
[   29.050580] *** tx_vic_enable_irq: completed successfully ***
[   29.091493] *** VIC POST-IRQ SAMPLE: No status bits asserted in 20ms window ***
[   29.091507] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.091513] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.091520] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.091527] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.091534] *** vin_s_stream: SAFE implementation - sd=8579e800, enable=1 ***
[   29.091542] vin_s_stream: VIN state = 3, enable = 1
[   29.091547] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.091556] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.091563] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.091569] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.091575] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.091580] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   29.091587] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   29.091595] gc2053: s_stream called with enable=1
[   29.091602] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.091608] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.091614] gc2053: About to write streaming registers for interface 1
[   29.091620] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.091630] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.091950] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.091958] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.091966] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.094932] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.094943] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.094950] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.094956] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.094963] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.094969] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.094975] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   29.094982] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   29.094988] gc2053: s_stream called with enable=1
[   29.094994] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.095000] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.095006] gc2053: About to write streaming registers for interface 1
[   29.095013] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.095022] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.095338] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.095344] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.095353] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.095670] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.095677] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.095684] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.095690] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.095696] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.095702] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.095708] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   29.095746] ISP IOCTL: cmd=0x800456d0 arg=0x7ff51d60
[   29.095754] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.095760] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   29.095767] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.095774] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.095780] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.095786] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.095793] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.095800] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.095806] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.095813] csi_video_s_stream: sd=857e2800, enable=1
[   29.095818] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.095826] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.095833] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.095838] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.095846] *** vic_core_s_stream: BINARY NINJA EXACT - sd=857e2400, enable=1 ***
[   29.095852] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.095857] *** vic_core_s_stream: STREAM ON ***
[   29.095863] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   29.095870] *** vin_s_stream: SAFE implementation - sd=8579e800, enable=1 ***
[   29.095876] vin_s_stream: VIN state = 4, enable = 1
[   29.095882] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.095889] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.095895] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.095900] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.095906] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.095912] gc2053: s_stream called with enable=1
[   29.095919] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.095925] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.095932] gc2053: About to write streaming registers for interface 1
[   29.095937] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.095946] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.096274] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.096281] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.096290] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.096609] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.096616] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.096623] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.096629] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.096635] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.096641] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.096647] gc2053: s_stream called with enable=1
[   29.096654] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.096660] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.096666] gc2053: About to write streaming registers for interface 1
[   29.096672] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.096680] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.096992] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.096999] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.097008] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.097321] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.097328] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.097334] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.097341] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.097346] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.097352] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.106333] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 12410.000 ms)
[   29.287129] ISP M0 device open called from pid 2259
[   29.287165] *** REFERENCE DRIVER IMPLEMENTATION ***
[   29.287174] ISP M0 tuning buffer allocated: 80580000 (size=0x500c, aligned)
[   29.287180] tisp_par_ioctl global variable set: 80580000
[   29.287234] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   29.287241] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   29.287247] isp_core_tuning_init: Initializing tuning data structure
[   29.287266] isp_core_tuning_init: Tuning data structure initialized at 80588000
[   29.287272] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.287278] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.287284] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80588000
[   29.287290] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   29.287296] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   29.287303] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.287310] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.287316] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.287321] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.287326] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.287351] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.287358] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   29.287364] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   29.287372] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.287378] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   29.287385] CRITICAL: Cannot access saturation field at 80588024 - PREVENTING BadVA CRASH
[   29.287763] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.287776] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.287783] Set control: cmd=0x980901 value=128
[   29.287845] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.287853] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.287860] Set control: cmd=0x98091b value=128
[   29.287915] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.287923] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.287929] Set control: cmd=0x980902 value=128
[   29.287935] tisp_bcsh_saturation: saturation=128
[   29.287941] tiziano_bcsh_update: Updating BCSH parameters
[   29.287948]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.287954] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.288008] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288016] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.288023] Set control: cmd=0x980900 value=128
[   29.288092] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288100] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.288107] Set control: cmd=0x980901 value=128
[   29.288163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.288177] Set control: cmd=0x98091b value=128
[   29.288231] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288239] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.288246] Set control: cmd=0x980902 value=128
[   29.288251] tisp_bcsh_saturation: saturation=128
[   29.288256] tiziano_bcsh_update: Updating BCSH parameters
[   29.288264]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.288269] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.288325] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288333] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.288339] Set control: cmd=0x980900 value=128
[   29.288400] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.288408] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.288414] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.288474] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.288482] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.288488] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.290020] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.290033] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   29.290040] Set control: cmd=0x980914 value=0
[   29.290310] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.290320] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   29.290327] Set control: cmd=0x980915 value=0
[   29.290464] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.290474] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.290480] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.290622] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   29.290634] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   29.290640] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.290648] csi_video_s_stream: sd=857e2800, enable=0
[   29.290653] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.290662] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.290669] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.290675] csi_video_s_stream: Stream OFF - CSI state set to 3
[   29.290682] *** vic_core_s_stream: BINARY NINJA EXACT - sd=857e2400, enable=0 ***
[   29.290688] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.290694] *** vic_core_s_stream: STREAM OFF ***
[   29.290698] vic_core_s_stream: Stream OFF - state 4 -> 3
[   29.290706] *** vin_s_stream: SAFE implementation - sd=8579e800, enable=0 ***
[   29.290712] vin_s_stream: VIN state = 4, enable = 0
[   29.290717] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.290724] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.290730] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.290736] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.290742] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   29.290750] gc2053: s_stream called with enable=0
[   29.290757] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.290763] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.290769] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.290778] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.291100] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.291108] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.291116] sensor_write: reg=0x3e val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.295740] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.295754] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.295760] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.295768] gc2053: Sensor hardware streaming stopped
[   29.295775] gc2053: s_stream called with enable=0
[   29.295782] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.295788] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.295794] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.295803] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.296142] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.296150] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.296159] sensor_write: reg=0x3e val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.296490] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.296497] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.296504] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.296510] gc2053: Sensor hardware streaming stopped
[   29.296524] ISP IOCTL: cmd=0x800456d1 arg=0x7ff51d60
[   29.296532] tx_isp_video_link_destroy: Destroying links for config 0
[   29.296539] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   29.296548] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.296555] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   29.296562] Set control: cmd=0x8000164 value=1
[   29.296570] ISP IOCTL: cmd=0x800456d0 arg=0x7ff51d60
[   29.296576] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.296582] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   29.296587] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   29.296594] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.296600] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.296606] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.296613] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.296620] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.296626] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.296632] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.296639] csi_video_s_stream: sd=857e2800, enable=1
[   29.296645] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.296653] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.296659] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.296664] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.296672] *** vic_core_s_stream: BINARY NINJA EXACT - sd=857e2400, enable=1 ***
[   29.296678] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.296683] *** vic_core_s_stream: STREAM ON ***
[   29.296688] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.296694] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.296700] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.296707] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.296714] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.296719] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.296725] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.296849] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.296859] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.296865] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.296871] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.296876] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.319162] STREAMING: CPM clocks configured for VIC access
[   29.319176] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.319183] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.319190] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.319195] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.319202] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.319208] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.319214] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.319220] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.319242] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.319250] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.319257] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.319262] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.319268] *** VIC unlock: Commands written, checking VIC status register ***
[   29.319275] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.319280] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.319286] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.319292] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.319297] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.319303] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.319375] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.319383] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.319390] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   29.319397] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.319403] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.319410] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   29.319417] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.319422] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.319428] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.319434] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.319440] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.319446] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.319452] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.319458] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.319464] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.319470] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.319476] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.319482] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.319489] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.319494] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.319502] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.319511] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   29.319518] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.319523] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.319531] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   29.319536] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.319542] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.319548] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.319554] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.319559] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.319564] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.319570] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.327653] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85bf8000 ***
[   29.349176] *** VIC IRQ: Got vic_dev=857e2400 ***
[   29.354030] *** VIC IRQ: Checking vic_dev validity: vic_dev=857e2400 ***
[   29.377231] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 270.000 ms)
[   29.379154] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.385237] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.397980] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.415550] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.429149] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.445875] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.455987] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   29.466080] *** VIC IRQ: About to read reg 0x1e0 ***
[   29.476191] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   29.486290] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   29.496414] *** VIC IRQ: Read v1_10 = 0x0 ***
[   29.506658] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   29.520123] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   29.526525] *** VIC IRQ: Register writes completed ***
[   29.549286] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.561563] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   29.577945] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.584447] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.603205] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.603216] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.603223] *** VIC FRAME DONE: Frame completion signaled ***
[   29.603230] *** VIC TEST 2: Manual frame done function returned -1066703716 ***
[   29.603236] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.603243] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.603249] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.603257] ispvic_frame_channel_qbuf: arg1=857e2400, arg2=  (null)
[   29.603263] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.603269] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.603275] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.603282] ispvic_frame_channel_s_stream: arg1=857e2400, arg2=1
[   29.603288] ispvic_frame_channel_s_stream: s0 (vic_dev) = 857e2400
[   29.603294] ispvic_frame_channel_s_stream[2489]: streamon
[   29.603301] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.603307] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.603313] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.603318] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.603325] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.603331] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.603338] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.603344] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.603350] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.603355] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.603361] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.603367] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.603375] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.603383] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.603390] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.603397] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.603405] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.603411] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.603417] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.603422] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.603429] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.603435] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.603441] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.603447] ispvic_frame_channel_qbuf: arg1=857e2400, arg2=  (null)
[   29.603452] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.603464] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   29.603471] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   29.603533] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   29.603545] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.603551] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.603559] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.603566] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.603571] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.603578] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   29.603583] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   29.603594] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.603600] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   29.604608] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.604614] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.604619] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.604625] tx_vic_enable_irq: VIC interrupts already enabled
[   29.604631] *** tx_vic_enable_irq: completed successfully ***
[   29.622308] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 250.000 ms)
[   29.643071] *** VIC POST-IRQ SAMPLE: No status bits asserted in 20ms window ***
[   29.643084] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.643091] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.643099] *** vin_s_stream: SAFE implementation - sd=8579e800, enable=1 ***
[   29.643106] vin_s_stream: VIN state = 3, enable = 1
[   29.643112] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.643121] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.643128] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.643134] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.643140] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.643147] gc2053: s_stream called with enable=1
[   29.643155] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.643161] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.643167] gc2053: About to write streaming registers for interface 1
[   29.643173] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.643183] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.643503] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.643510] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.643519] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.649296] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.649309] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.649315] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.649323] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.649329] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.649335] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.649343] gc2053: s_stream called with enable=1
[   29.649350] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.649355] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.649362] gc2053: About to write streaming registers for interface 1
[   29.649368] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.649377] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.649691] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.649699] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.649707] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.650027] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.650034] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.650041] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.650047] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.650053] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.650059] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.650291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.650302] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   29.650309] Set control: cmd=0x980918 value=2
[   29.650447] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.650457] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.650463] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.650592] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.650601] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.650607] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.650728] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.650736] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.650742] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.650851] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.650859] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.650865] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.651011] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.651020] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.651025] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.651144] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.651153] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.651159] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.651278] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.651287] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.651293] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.651413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.651422] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.651427] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.653897] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.653910] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.653916] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.654071] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.654079] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.654085] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.924108] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   29.924120] codec_codec_ctl: set sample rate...
[   29.924254] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# warn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.287358] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   29.287860] Set control: cmd=0x98091b value=128
[   29.287915] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.287923] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.287929] Set control: cmd=0x980902 value=128
[   29.287935] tisp_bcsh_saturation: saturation=128
[   29.287941] tiziano_bcsh_update: Updating BCSH parameters
[   29.287948]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.287954] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.288008] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288016] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.288023] Set control: cmd=0x980900 value=128
[   29.288092] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288100] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.288107] Set control: cmd=0x980901 value=128
[   29.288163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.288177] Set control: cmd=0x98091b value=128
[   29.288231] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288239] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.288246] Set control: cmd=0x980902 value=128
[   29.288251] tisp_bcsh_saturation: saturation=128
[   29.288256] tiziano_bcsh_update: Updating BCSH parameters
[   29.288264]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.288269] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.288325] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.288333] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.288339] Set control: cmd=0x980900 value=128
[   29.288400] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.288408] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.288414] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.288474] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.288482] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.288488] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.290020] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.290033] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   29.290040] Set control: cmd=0x980914 value=0
[   29.290310] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.290320] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   29.290327] Set control: cmd=0x980915 value=0
[   29.290464] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.290474] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.290480] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.290622] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   29.290634] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   29.290640] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.290648] csi_video_s_stream: sd=857e2800, enable=0
[   29.290653] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.290662] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.290669] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.290675] csi_video_s_stream: Stream OFF - CSI state set to 3
[   29.290682] *** vic_core_s_stream: BINARY NINJA EXACT - sd=857e2400, enable=0 ***
[   29.290688] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.290694] *** vic_core_s_stream: STREAM OFF ***
[   29.290698] vic_core_s_stream: Stream OFF - state 4 -> 3
[   29.290706] *** vin_s_stream: SAFE implementation - sd=8579e800, enable=0 ***
[   29.290712] vin_s_stream: VIN state = 4, enable = 0
[   29.290717] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.290724] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.290730] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.290736] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.290742] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   29.290750] gc2053: s_stream called with enable=0
[   29.290757] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.290763] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.290769] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.290778] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.291100] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.291108] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.291116] sensor_write: reg=0x3e val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.295740] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.295754] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.295760] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.295768] gc2053: Sensor hardware streaming stopped
[   29.295775] gc2053: s_stream called with enable=0
[   29.295782] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.295788] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.295794] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.295803] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.296142] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.296150] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.296159] sensor_write: reg=0x3e val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.296490] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.296497] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.296504] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.296510] gc2053: Sensor hardware streaming stopped
[   29.296524] ISP IOCTL: cmd=0x800456d1 arg=0x7ff51d60
[   29.296532] tx_isp_video_link_destroy: Destroying links for config 0
[   29.296539] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   29.296548] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.296555] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   29.296562] Set control: cmd=0x8000164 value=1
[   29.296570] ISP IOCTL: cmd=0x800456d0 arg=0x7ff51d60
[   29.296576] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.296582] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   29.296587] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   29.296594] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.296600] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.296606] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.296613] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.296620] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.296626] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.296632] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.296639] csi_video_s_stream: sd=857e2800, enable=1
[   29.296645] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.296653] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.296659] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.296664] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.296672] *** vic_core_s_stream: BINARY NINJA EXACT - sd=857e2400, enable=1 ***
[   29.296678] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.296683] *** vic_core_s_stream: STREAM ON ***
[   29.296688] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.296694] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.296700] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.296707] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.296714] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.296719] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.296725] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.296849] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.296859] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.296865] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.296871] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.296876] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.319162] STREAMING: CPM clocks configured for VIC access
[   29.319176] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.319183] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.319190] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.319195] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.319202] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.319208] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.319214] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.319220] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.319242] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.319250] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.319257] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.319262] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.319268] *** VIC unlock: Commands written, checking VIC status register ***
[   29.319275] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.319280] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.319286] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.319292] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.319297] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.319303] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.319375] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.319383] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.319390] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   29.319397] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.319403] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.319410] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   29.319417] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.319422] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.319428] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.319434] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.319440] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.319446] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.319452] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.319458] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.319464] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.319470] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.319476] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.319482] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.319489] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.319494] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.319502] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.319511] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   29.319518] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.319523] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.319531] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   29.319536] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.319542] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.319548] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.319554] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.319559] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.319564] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.319570] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.327653] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85bf8000 ***
[   29.349176] *** VIC IRQ: Got vic_dev=857e2400 ***
[   29.354030] *** VIC IRQ: Checking vic_dev validity: vic_dev=857e2400 ***
[   29.377231] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 270.000 ms)
[   29.379154] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.385237] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.397980] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.415550] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.429149] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.445875] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.455987] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   29.466080] *** VIC IRQ: About to read reg 0x1e0 ***
[   29.476191] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   29.486290] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   29.496414] *** VIC IRQ: Read v1_10 = 0x0 ***
[   29.506658] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   29.520123] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   29.526525] *** VIC IRQ: Register writes completed ***
[   29.549286] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.561563] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   29.577945] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.584447] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.603205] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.603216] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.603223] *** VIC FRAME DONE: Frame completion signaled ***
[   29.603230] *** VIC TEST 2: Manual frame done function returned -1066703716 ***
[   29.603236] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.603243] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.603249] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.603257] ispvic_frame_channel_qbuf: arg1=857e2400, arg2=  (null)
[   29.603263] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.603269] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.603275] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.603282] ispvic_frame_channel_s_stream: arg1=857e2400, arg2=1
[   29.603288] ispvic_frame_channel_s_stream: s0 (vic_dev) = 857e2400
[   29.603294] ispvic_frame_channel_s_stream[2489]: streamon
[   29.603301] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.603307] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.603313] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.603318] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.603325] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.603331] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.603338] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.603344] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.603350] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.603355] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.603361] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.603367] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.603375] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.603383] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.603390] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.603397] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.603405] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.603411] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.603417] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.603422] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.603429] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.603435] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.603441] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.603447] ispvic_frame_channel_qbuf: arg1=857e2400, arg2=  (null)
[   29.603452] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.603464] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   29.603471] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   29.603533] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   29.603545] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.603551] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.603559] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.603566] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.603571] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.603578] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   29.603583] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   29.603594] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.603600] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   29.604608] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.604614] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.604619] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.604625] tx_vic_enable_irq: VIC interrupts already enabled
[   29.604631] *** tx_vic_enable_irq: completed successfully ***
[   29.622308] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 250.000 ms)
[   29.643071] *** VIC POST-IRQ SAMPLE: No status bits asserted in 20ms window ***
[   29.643084] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.643091] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.643099] *** vin_s_stream: SAFE implementation - sd=8579e800, enable=1 ***
[   29.643106] vin_s_stream: VIN state = 3, enable = 1
[   29.643112] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.643121] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   29.643128] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   29.643134] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.643140] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.643147] gc2053: s_stream called with enable=1
[   29.643155] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.643161] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.643167] gc2053: About to write streaming registers for interface 1
[   29.643173] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.643183] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.643503] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.643510] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.643519] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.649296] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.649309] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.649315] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.649323] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.649329] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.649335] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.649343] gc2053: s_stream called with enable=1
[   29.649350] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.649355] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.649362] gc2053: About to write streaming registers for interface 1
[   29.649368] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.649377] sensor_write: reg=0xfe val=0x00, client=8555bc00, adapter=i2c0, addr=0x37
[   29.649691] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.649699] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.649707] sensor_write: reg=0x3e val=0x91, client=8555bc00, adapter=i2c0, addr=0x37
[   29.650027] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.650034] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.650041] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.650047] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.650053] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.650059] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.650291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.650302] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   29.650309] Set control: cmd=0x980918 value=2
[   29.650447] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.650457] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.650463] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.650592] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.650601] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.650607] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.650728] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.650736] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.650742] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.650851] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.650859] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.650865] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.651011] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.651020] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.651025] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.651144] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.651153] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.651159] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.651278] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.651287] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.651293] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.651413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.651422] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.651427] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.653897] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.653910] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.653916] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.654071] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.654079] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.654085] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.924108] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   29.924120] codec_codec_ctl: set sample rate...
[   29.924254] codec_codec_ctl: set device...
[   30.298124] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.298136] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.298142] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.298148] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.298154] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.379154] codec_set_device: set device: MIC...
[   30.553120] *** FRAME CHANNEL OPEN: minor=54 ***
[   30.553132] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   30.553138] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   30.553144] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   30.553150] *** SAFE: Frame channel device stored in file->private_data ***
[   30.553156] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   30.553164] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   30.553182] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   30.553190] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   30.553198] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   30.553824] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   30.553836] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   30.553842] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   30.553850] Channel 0: Request 4 buffers, type=1 memory=2
[   30.553856] Channel 0: USERPTR mode - client will provide buffers
[   30.553862] Channel 0: USERPTR mode - 4 user buffers expected
[   30.553872] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 858ee300 ***
[   30.553879] *** Channel 0: VIC active_buffer_count set to 4 ***
[   30.553884] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   30.553891] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   30.553916] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.553923] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.553929] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.553936] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   30.553943] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   30.553950] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   30.553957] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.553964] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   30.553970] *** Channel 0: QBUF - Queue buffer index=0 ***
[   30.553976] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   30.553984] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   30.553990] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   30.553997] *** Channel 0: QBUF EVENT - No VIC callback ***
[   30.554004] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   30.554012] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   30.554020] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   30.554027] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=858ee300, vbm_buffer_count=1 ***
[   30.554034] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   30.554040] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   30.554047] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   30.554058] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.554064] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.554070] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.554076] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   30.554084] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   30.554091] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   30.554098] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.554105] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   30.554111] *** Channel 0: QBUF - Queue buffer index=1 ***
[   30.554117] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   30.554124] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   30.554130] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   30.554136] *** Channel 0: QBUF EVENT - No VIC callback ***
[   30.554142] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   30.554150] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   30.554158] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   30.554166] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=858ee300, vbm_buffer_count=2 ***
[   30.554172] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   30.554178] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   30.554185] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   30.554193] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.554200] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.554206] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.554212] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   30.554219] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   30.554226] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   30.554233] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.554240] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   30.554246] *** Channel 0: QBUF - Queue buffer index=2 ***
[   30.554252] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   30.554259] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   30.554265] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   30.554271] *** Channel 0: QBUF EVENT - No VIC callback ***
[   30.554277] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   30.554285] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   30.554293] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   30.554300] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=858ee300, vbm_buffer_count=3 ***
[   30.554306] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   30.554313] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   30.554320] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   30.554328] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.554334] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.554340] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.554346] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   30.554353] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   30.554360] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   30.554368] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.554374] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   30.554381] *** Channel 0: QBUF - Queue buffer index=3 ***
[   30.554386] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   30.554393] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   30.554400] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   30.554405] *** Channel 0: QBUF EVENT - No VIC callback ***
[   30.554412] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   30.554420] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   30.554428] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   30.554435] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=858ee300, vbm_buffer_count=4 ***
[   30.554442] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   30.554448] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   30.554454] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   30.554546] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   30.554556] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   30.554563] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   30.554569] Channel 0: STREAMON - Enqueuing buffers in driver
[   30.554575] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   30.560160] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.560173] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.560180] *** Channel 0: Frame completion wait ***
[   30.560186] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.560192] *** Channel 0: Frame wait returned 10 ***
[   30.560198] *** Channel 0: Frame was ready, consuming it ***
[   30.560303] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   30.560312] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   30.560318] *** Channel 0: DQBUF - dequeue buffer request ***
[   30.560324] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.560334] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   30.560341] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   30.560347] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   30.560560] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.560572] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.560578] *** Channel 0: Frame completion wait ***
[   30.560584] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.619036] *** FRAME CHANNEL OPEN: minor=53 ***
[   30.619047] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   30.619053] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   30.619060] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   30.619065] *** SAFE: Frame channel device stored in file->private_data ***
[   30.619071] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   30.619080] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   30.619097] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   30.619104] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   30.619178] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   30.620035] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   30.620047] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   30.620054] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   30.620060] Channel 1: Request 2 buffers, type=1 memory=2
[   30.620067] Channel 1: USERPTR mode - client will provide buffers
[   30.620073] Channel 1: USERPTR mode - 2 user buffers expected
[   30.620083] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 858ee480 ***
[   30.620090] *** Channel 1: VIC active_buffer_count set to 2 ***
[   30.620096] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   30.620102] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   30.620116] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.620124] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.620130] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.620136] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   30.620143] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   30.620150] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   30.620157] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.620164] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   30.620170] *** Channel 1: QBUF - Queue buffer index=0 ***
[   30.620176] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   30.620184] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   30.620191] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   30.620199] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   30.620207] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   30.620214] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=858ee480, vbm_buffer_count=1 ***
[   30.620221] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   30.620228] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   30.620235] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   30.620245] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.620252] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.620258] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.620264] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   30.620271] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   30.620278] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   30.620285] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.620292] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   30.620298] *** Channel 1: QBUF - Queue buffer index=1 ***
[   30.620372] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   30.620381] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   30.620388] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   30.620396] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   30.620404] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   30.620412] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=858ee480, vbm_buffer_count=2 ***
[   30.620418] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   30.620425] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   30.620431] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   30.620525] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   30.620536] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   30.620542] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   30.620548] Channel 1: STREAMON - Enqueuing buffers in driver
[   30.620554] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   30.629212] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.629226] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.629232] *** Channel 1: Frame completion wait ***
[   30.629238] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.629244] *** Channel 1: Frame wait returned 10 ***
[   30.629250] *** Channel 1: Frame was ready, consuming it ***
[   30.629312] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   30.629320] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   30.629327] *** Channel 1: DQBUF - dequeue buffer request ***
[   30.629332] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.629343] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   30.629349] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   30.629356] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   30.629370] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.629378] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.629383] *** Channel 1: Frame completion wait ***
[   30.629389] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.659161] *** Channel 0: Frame wait returned 0 ***
[   30.659173] *** Channel 0: Frame wait timeout/error, generating frame ***
[   30.659195] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.659202] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.659208] *** Channel 0: Frame completion wait ***
[   30.659214] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.659220] *** Channel 0: Frame wait returned 10 ***
[   30.659226] *** Channel 0: Frame was ready, consuming it ***
[   30.659234] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.659240] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.659246] *** Channel 0: Frame completion wait ***
[   30.659252] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.729167] *** Channel 1: Frame wait returned 0 ***
[   30.729179] *** Channel 1: Frame wait timeout/error, generating frame ***
[   30.729202] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.729209] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.729216] *** Channel 1: Frame completion wait ***
[   30.729221] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.729228] *** Channel 1: Frame wait returned 10 ***
[   30.729233] *** Channel 1: Frame was ready, consuming it ***
[   30.729241] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.729247] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.729253] *** Channel 1: Frame completion wait ***
[   30.729259] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.759159] *** Channel 0: DQBUF wait returned 0 ***
[   30.759170] *** Channel 0: DQBUF timeout, generating frame ***
[   30.759179] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   30.759219] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.759227] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.759233] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.759239] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.759244] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.759368] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   30.759379] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   30.759385] *** Channel 0: DQBUF - dequeue buffer request ***
[   30.759391] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.759401] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   30.759407] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   30.759413] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   30.759431] *** Channel 0: Frame wait returned 0 ***
[   30.759438] *** Channel 0: Frame wait timeout/error, generating frame ***
[   30.759451] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.759457] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.759464] *** Channel 0: Frame completion wait ***
[   30.759469] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.759476] *** Channel 0: Frame wait returned 10 ***
[   30.759481] *** Channel 0: Frame was ready, consuming it ***
[   30.759489] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.759496] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.759501] *** Channel 0: Frame completion wait ***
[   30.759507] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.769253] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.769267] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.769273] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.769280] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   30.769287] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   30.769295] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   30.769301] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.769309] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   30.769315] *** Channel 0: QBUF - Queue buffer index=0 ***
[   30.769321] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   30.769328] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   30.769335] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   30.769342] *** Channel 0: QBUF EVENT - No VIC callback ***
[   30.769349] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   30.769357] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   30.769365] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   30.769373] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=858ee300, vbm_buffer_count=4 ***
[   30.769379] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   30.769386] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   30.769398] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   30.769469] *** Channel 0: Frame wait returned 9 ***
[   30.769475] *** Channel 0: Frame was ready, consuming it ***
[   30.769488] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.769495] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.769501] *** Channel 0: Frame completion wait ***
[   30.769507] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.829153] *** Channel 1: DQBUF wait returned 0 ***
[   30.829163] *** Channel 1: DQBUF timeout, generating frame ***
[   30.829173] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   30.829279] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   30.829288] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   30.829294] *** Channel 1: DQBUF - dequeue buffer request ***
[   30.829300] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.829311] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   30.829317] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   30.829323] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   30.829341] *** Channel 1: Frame wait returned 0 ***
[   30.829347] *** Channel 1: Frame wait timeout/error, generating frame ***
[   30.829359] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.829365] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.829372] *** Channel 1: Frame completion wait ***
[   30.829378] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.829384] *** Channel 1: Frame wait returned 10 ***
[   30.829389] *** Channel 1: Frame was ready, consuming it ***
[   30.829397] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.829403] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.829409] *** Channel 1: Frame completion wait ***
[   30.829415] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.831052] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.831081] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.831088] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.831094] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   30.831101] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   30.831109] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   30.831116] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.831123] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   30.831129] *** Channel 1: QBUF - Queue buffer index=0 ***
[   30.831135] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   30.831143] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   30.831150] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   30.831158] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   30.831166] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   30.831173] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=858ee480, vbm_buffer_count=2 ***
[   30.831180] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   30.831187] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   30.831198] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   30.831283] *** Channel 1: Frame wait returned 10 ***
[   30.831291] *** Channel 1: Frame was ready, consuming it ***
[   30.831304] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.831311] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.831317] *** Channel 1: Frame completion wait ***
[   30.831323] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.869166] *** Channel 0: Frame wait returned 0 ***
[   30.869178] *** Channel 0: Frame wait timeout/error, generating frame ***
[   30.869199] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.869207] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.869213] *** Channel 0: Frame completion wait ***
[   30.869219] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.869225] *** Channel 0: Frame wait returned 10 ***
[   30.869231] *** Channel 0: Frame was ready, consuming it ***
[   30.869239] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.869245] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.869251] *** Channel 0: Frame completion wait ***
[   30.869256] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.929150] *** Channel 1: Frame wait returned 0 ***
[   30.929161] *** Channel 1: Frame wait timeout/error, generating frame ***
[   30.929182] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.929190] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.929197] *** Channel 1: Frame completion wait ***
[   30.929202] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.929209] *** Channel 1: Frame wait returned 10 ***
[   30.929214] *** Channel 1: Frame was ready, consuming it ***
[   30.929221] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.929229] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.929234] *** Channel 1: Frame completion wait ***
[   30.929239] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   30.959149] *** Channel 0: DQBUF wait returned 0 ***
[   30.959160] *** Channel 0: DQBUF timeout, generating frame ***
[   30.959169] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   30.959193] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.959200] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.959207] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.959212] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.959217] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.959355] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   30.959365] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   30.959371] *** Channel 0: DQBUF - dequeue buffer request ***
[   30.959377] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.959387] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   30.959394] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   30.959400] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   30.969251] *** Channel 0: Frame wait returned 0 ***
[   30.969269] *** Channel 0: Frame wait timeout/error, generating frame ***
[   30.969298] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.969306] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.969313] *** Channel 0: Frame completion wait ***
[   30.969319] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.969325] *** Channel 0: Frame wait returned 10 ***
[   30.969331] *** Channel 0: Frame was ready, consuming it ***
[   30.969338] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.969345] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.969350] *** Channel 0: Frame completion wait ***
[   30.969356] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   30.974017] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   30.974031] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   30.974037] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   30.974044] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   30.974051] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   30.974059] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   30.974066] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   30.974073] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   30.974079] *** Channel 0: QBUF - Queue buffer index=1 ***
[   30.974085] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   30.974093] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   30.974100] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   30.974107] *** Channel 0: QBUF EVENT - No VIC callback ***
[   30.974113] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   30.974121] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   30.974129] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   30.974137] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=858ee300, vbm_buffer_count=4 ***
[   30.974144] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   30.974151] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   30.974163] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   30.974234] *** Channel 0: Frame wait returned 10 ***
[   30.974241] *** Channel 0: Frame was ready, consuming it ***
[   30.974253] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   30.974260] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   30.974267] *** Channel 0: Frame completion wait ***
[   30.974272] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.029147] *** Channel 1: DQBUF wait returned 0 ***
[   31.029159] *** Channel 1: DQBUF timeout, generating frame ***
[   31.029168] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   31.029276] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.029284] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.029291] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.029297] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.029307] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c5f400 (name=gc2053) ***
[   31.029313] *** tx_isp_get_sensor: Found real sensor: 85c5f400 ***
[   31.029319] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.029337] *** Channel 1: Frame wait returned 0 ***
[   31.029344] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.029356] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.029363] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.029369] *** Channel 1: Frame completion wait ***
[   31.029375] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.029381] *** Channel 1: Frame wait returned 10 ***
[   31.029387] *** Channel 1: Frame was ready, consuming it ***
[   31.029394] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.029401] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.029407] *** Channel 1: Frame completion wait ***
[   31.029431] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.031169] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.031182] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.031189] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.031195] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.031202] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.031209] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   31.031217] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.031223] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   31.031229] *** Channel 1: QBUF - Queue buffer index=1 ***
[   31.031235] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.031243] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   31.031251] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   31.031259] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   31.031267] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   31.031274] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=858ee480, vbm_buffer_count=2 ***
[   31.031281] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   31.031287] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   31.031299] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.031363] *** Channel 1: Frame wait returned 10 ***
[   31.031369] *** Channel 1: Frame was ready, consuming it ***
[   31.031382] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.031389] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.031395] *** Channel 1: Frame completion wait ***
[   31.031401] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1


