# ğŸ’» Chapter 5: Build Your Own Hardware - In Code!
## CircuitVerse à¦¥à§‡à¦•à§‡ Verilog - Hardware Programming à¦¶à§à¦°à§ à¦•à¦°à§‹!

> **"Circuits are great. But code is faster. Time to program hardware!"**
>
> **"Circuits à¦­à¦¾à¦²à§‹à¥¤ à¦•à¦¿à¦¨à§à¦¤à§ code à¦¦à§à¦°à§à¦¤à¥¤ à¦à¦¬à¦¾à¦° hardware programming à¦•à¦°à§‹!"**

---

## ğŸ¯ à¦à¦‡ Chapter à¦ à¦¤à§à¦®à¦¿ à¦¬à¦¾à¦¨à¦¾à¦¬à§‡:

```
âœ… à¦¤à§‹à¦®à¦¾à¦° à¦ªà§à¦°à¦¥à¦® Verilog module
âœ… AND/OR/NOT gates - in code!
âœ… 4-bit Adder - in 5 lines!
âœ… MUX/Decoder - with case statements
âœ… Testbench - circuit testing in code
âœ… à¦¤à§‹à¦®à¦¾à¦° processor à¦à¦° à¦ªà§à¦°à¦¥à¦® Verilog module! ğŸ‰
```

**Time Required:** 1 week (3-4 hours/day)  
**Tools Needed:** Text editor, Icarus Verilog, GTKWave

---

## ğŸš€ Quick Win - 5 à¦®à¦¿à¦¨à¦¿à¦Ÿà§‡ à¦¤à§‹à¦®à¦¾à¦° First Verilog Code!

### à¦à¦–à¦¨à¦‡ à¦²à§‡à¦–à§‹ - AND Gate in Verilog:

**Create file: `and_gate.v`**

```verilog
// à¦¤à§‹à¦®à¦¾à¦° à¦ªà§à¦°à¦¥à¦® Verilog module!
module and_gate(
    input a,
    input b,
    output y
);
    assign y = a & b;
endmodule
```

**Compile à¦“ Run à¦•à¦°à§‹:**
```bash
# Compile
iverilog -o and_gate and_gate.v

# Run (needs testbench - we'll add that!)
```

ğŸ‰ **Congratulations! à¦¤à§à¦®à¦¿ hardware code à¦²à¦¿à¦–à§‡à¦›à§‹!**

**à¦à¦‡ 7 lines = à¦à¦•à¦Ÿà¦¾ AND gate chip!**

---

## à§«.à§§ HDL à¦•à§€ à¦à¦¬à¦‚ à¦•à§‡à¦¨?

### Hardware Description Language (HDL):

```
Traditional Way (Circuit Drawing):
- Draw gates manually
- Connect wires  
- Time consuming
- Hard to modify
- Can't simulate easily

HDL Way (Write Code):
âœ… Write hardware as code
âœ… Simulate before building
âœ… Easy to modify
âœ… Reusable modules
âœ… Industry standard
âœ… Scale to millions of gates!
```

### Verilog vs VHDL:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Feature  â”‚   Verilog   â”‚    VHDL      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Syntax   â”‚ C-like      â”‚ Ada-like     â”‚
â”‚ Learning â”‚ Easier      â”‚ Harder       â”‚
â”‚ Industry â”‚ Very common â”‚ Common       â”‚
â”‚ Usage    â”‚ US/Asia     â”‚ Europe       â”‚
â”‚ We use   â”‚ âœ… Yes!     â”‚ No           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

à¦†à¦®à¦°à¦¾ Verilog à¦¶à¦¿à¦–à¦¬à§‹ - easier à¦à¦¬à¦‚ more popular!
```

### Abstraction Levels:

```
1. Behavioral Level:
   High-level, algorithm-like
   Example: y = a + b;

2. RTL (Register Transfer Level):
   Medium-level, with registers
   Example: always @(posedge clk) q <= d;

3. Gate Level:
   Low-level, individual gates
   Example: and(y, a, b);

4. Switch Level:
   Transistor-level (rarely used)

à¦†à¦®à¦°à¦¾ mostly RTL level use à¦•à¦°à¦¬à§‹!
```

---

## à§«.à§¨ Verilog Basics - Module Structure

### Module = Basic Building Block

```verilog
module module_name(
    // Port declarations
    input  wire  a,    // Input port
    input  wire  b,    // Another input
    output wire  y     // Output port
);

    // Module contents
    // (logic, assignments, etc.)

endmodule
```

### Port Types:

```verilog
input   // Signal coming INTO module
output  // Signal going OUT of module
inout   // Bidirectional (rare, advanced)
```

### Example - Full Adder:

```verilog
module full_adder(
    input  a,      // First input
    input  b,      // Second input
    input  cin,    // Carry in
    output sum,    // Sum output
    output cout    // Carry out
);
    // Logic here
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (a & cin);
endmodule
```

---

## à§«.à§© Data Types - Verilog à¦à¦° Variables

### Two Main Types:

```verilog
// 1. wire - Continuous connection (like physical wire)
wire a, b, c;
wire [3:0] data;  // 4-bit wire

// 2. reg - Register (holds value, used in always blocks)
reg q, d;
reg [7:0] counter;  // 8-bit register
```

### Wire vs Reg:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Feature  â”‚     wire       â”‚      reg        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Usage    â”‚ Combinational  â”‚ Sequential      â”‚
â”‚ Driven   â”‚ assign         â”‚ always blocks   â”‚
â”‚ Holds    â”‚ No memory      â”‚ Can hold value  â”‚
â”‚ Example  â”‚ Connecting     â”‚ Flip-flop outputâ”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Common misconception: reg â‰  always register!
It's just a variable type!
```

### Integer Types:

```verilog
integer i;        // 32-bit signed integer
integer count;    // For loops, counters

real voltage;     // Floating point (simulation only)
time current_time; // Time values
```

### Vectors (Multi-bit):

```verilog
// Declaring multi-bit signals
wire [7:0] byte_data;    // 8-bit wire (bits 7 to 0)
reg  [3:0] nibble;       // 4-bit register
wire [31:0] word;        // 32-bit wire

// Accessing bits
assign bit0 = byte_data[0];      // Single bit
assign lower_nibble = byte_data[3:0];  // Range
assign upper_nibble = byte_data[7:4];  // Range

// Bit ordering
[7:0] means: bit 7 is MSB, bit 0 is LSB
```

---

## à§«.à§ª Operators - Verilog à¦à¦° Operations

### Bitwise Operators:

```verilog
// Bitwise operations (bit-by-bit)
& // AND:  1010 & 1100 = 1000
| // OR:   1010 | 1100 = 1110
^ // XOR:  1010 ^ 1100 = 0110
~ // NOT:  ~1010 = 0101

// Example
wire [3:0] a = 4'b1010;
wire [3:0] b = 4'b1100;
wire [3:0] result;

assign result = a & b;  // 4'b1000
```

### Logical Operators:

```verilog
// Logical operations (return 0 or 1)
&& // AND:  (a && b) - true if both non-zero
|| // OR:   (a || b) - true if any non-zero
!  // NOT:  (!a) - true if a is zero

// Example
wire a = 1'b1;
wire b = 1'b0;
wire result = a && b;  // 0 (false)
```

### Reduction Operators:

```verilog
// Reduce multiple bits to single bit
&  // AND all bits:  &(4'b1111) = 1, &(4'b1110) = 0
|  // OR all bits:   |(4'b0000) = 0, |(4'b0001) = 1
^  // XOR all bits:  ^(4'b1100) = 0 (parity)

// Example - Parity checker
wire [7:0] data = 8'b11010101;
wire parity = ^data;  // XOR all bits
```

### Arithmetic Operators:

```verilog
+ // Addition
- // Subtraction
* // Multiplication
/ // Division
% // Modulus

// Example
wire [3:0] a = 4'd5;
wire [3:0] b = 4'd3;
wire [3:0] sum = a + b;  // 4'd8
```

### Relational Operators:

```verilog
== // Equal
!= // Not equal
<  // Less than
>  // Greater than
<= // Less than or equal
>= // Greater than or equal

// Example
wire [3:0] a = 4'd5;
wire [3:0] b = 4'd3;
wire is_greater = (a > b);  // 1 (true)
```

### Shift Operators:

```verilog
<< // Left shift:   4'b0011 << 1 = 4'b0110
>> // Right shift:  4'b0110 >> 1 = 4'b0011

// Example
wire [3:0] a = 4'b0011;
wire [3:0] shifted = a << 2;  // 4'b1100
```

### Concatenation:

```verilog
// Join multiple signals
{signal1, signal2, signal3}

// Example
wire [1:0] a = 2'b10;
wire [1:0] b = 2'b11;
wire [3:0] result = {a, b};  // 4'b1011

// Replication
wire [7:0] all_ones = {8{1'b1}};  // 8'b11111111
wire [3:0] pattern = {4{1'b1, 1'b0}};  // Won't work - must be single bit
wire [7:0] zeros = {8{1'b0}};  // 8'b00000000
```

---

## à§«.à§« Number Representation

### Format: `<size>'<base><value>`

```verilog
// Decimal (default)
5        // Unsized decimal 5
8'd5     // 8-bit decimal 5

// Binary
4'b1010  // 4-bit binary 1010
8'b0000_1111  // Underscore for readability

// Hexadecimal
8'hAF    // 8-bit hex AF (10101111)
4'hF     // 4-bit hex F (1111)

// Octal
6'o77    // 6-bit octal 77

// Examples
wire [7:0] a = 8'd255;        // Decimal 255
wire [7:0] b = 8'b1111_1111;  // Binary 255
wire [7:0] c = 8'hFF;         // Hex 255
// All three are same value!
```

### Special Values:

```verilog
'b0 or 0  // Logic 0
'b1 or 1  // Logic 1
'bx or 'bX  // Unknown (simulation)
'bz or 'bZ  // High impedance (tri-state)

// X and Z states
wire a = 1'bx;  // Don't know the value
wire b = 1'bz;  // Disconnected/floating
```

---

## à§«.à§¬ Continuous Assignment - Combinational Logic

### assign Statement:

```verilog
// Syntax
assign output_signal = expression;

// Continuously evaluates expression
// Updates output whenever inputs change
// Perfect for combinational logic!
```

### Example 1 - Simple Gates:

```verilog
module basic_gates(
    input  a, b,
    output y_and,
    output y_or,
    output y_not,
    output y_xor
);
    assign y_and = a & b;
    assign y_or  = a | b;
    assign y_not = ~a;
    assign y_xor = a ^ b;
endmodule
```

### Example 2 - 2:1 MUX:

```verilog
module mux_2to1(
    input  a,      // Input 0
    input  b,      // Input 1
    input  sel,    // Select
    output y       // Output
);
    // When sel=0, y=a
    // When sel=1, y=b
    assign y = sel ? b : a;
    
    // Alternative (same thing):
    // assign y = (sel & b) | (~sel & a);
endmodule
```

### Example 3 - 4-bit Adder:

```verilog
module adder_4bit(
    input  [3:0] a,
    input  [3:0] b,
    input        cin,
    output [3:0] sum,
    output       cout
);
    // Just 2 lines for 4-bit adder!
    assign {cout, sum} = a + b + cin;
    
    // That's it! Verilog handles the details!
endmodule
```

### Multiple Drivers - DON'T DO THIS:

```verilog
// âŒ WRONG - Multiple assign to same wire
assign y = a & b;
assign y = c | d;  // ERROR!

// âœ… CORRECT - One driver per wire
assign y1 = a & b;
assign y2 = c | d;
assign y = y1 | y2;  // Combine separately
```

---

## à§«.à§­ à¦¤à§‹à¦®à¦¾à¦° First Complete Verilog Projects

### Project 1: 4-bit ALU

**File: `alu_4bit.v`**

```verilog
module alu_4bit(
    input  [3:0] a,        // Operand A
    input  [3:0] b,        // Operand B
    input  [1:0] opcode,   // Operation select
    output reg [3:0] result  // Result (reg because we'll use always)
);
    // Operations:
    // 00: ADD
    // 01: SUB
    // 10: AND
    // 11: OR
    
    always @(*) begin
        case(opcode)
            2'b00: result = a + b;     // Addition
            2'b01: result = a - b;     // Subtraction
            2'b10: result = a & b;     // AND
            2'b11: result = a | b;     // OR
            default: result = 4'b0000; // Safe default
        endcase
    end
endmodule
```

### Project 2: 4:1 Multiplexer

**File: `mux_4to1.v`**

```verilog
module mux_4to1(
    input  [3:0] d,      // 4 data inputs (d[0] to d[3])
    input  [1:0] sel,    // 2-bit select
    output       y       // Output
);
    // Method 1: Using conditional operator
    assign y = (sel == 2'b00) ? d[0] :
               (sel == 2'b01) ? d[1] :
               (sel == 2'b10) ? d[2] :
                                d[3];
    
    // Method 2 (better): Direct indexing
    // assign y = d[sel];
endmodule
```

### Project 3: 2:4 Decoder

**File: `decoder_2to4.v`**

```verilog
module decoder_2to4(
    input  [1:0] in,     // 2-bit input
    input        enable, // Enable signal
    output [3:0] out     // 4-bit output
);
    // Only one output is 1 at a time
    assign out[0] = enable & (in == 2'b00);
    assign out[1] = enable & (in == 2'b01);
    assign out[2] = enable & (in == 2'b10);
    assign out[3] = enable & (in == 2'b11);
    
    // When enable=0, all outputs are 0
endmodule
```

### Project 4: Priority Encoder

**File: `encoder_priority.v`**

```verilog
module encoder_priority(
    input  [3:0] in,     // 4-bit input
    output reg [1:0] out, // 2-bit encoded output
    output reg valid     // Valid output indicator
);
    always @(*) begin
        if (in[3]) begin
            out = 2'b11;
            valid = 1'b1;
        end else if (in[2]) begin
            out = 2'b10;
            valid = 1'b1;
        end else if (in[1]) begin
            out = 2'b01;
            valid = 1'b1;
        end else if (in[0]) begin
            out = 2'b00;
            valid = 1'b1;
        end else begin
            out = 2'b00;
            valid = 1'b0;  // No input active
        end
    end
endmodule
```

---

## à§«.à§® Module Instantiation - Building Bigger Circuits

### Using Modules Inside Modules:

```verilog
// Bottom-up design approach
// Build small modules, combine them!

// Small module
module half_adder(
    input  a, b,
    output sum, carry
);
    assign sum = a ^ b;
    assign carry = a & b;
endmodule

// Use it in bigger module
module full_adder(
    input  a, b, cin,
    output sum, cout
);
    wire s1, c1, c2;  // Internal wires
    
    // Instantiate two half adders
    half_adder ha1(
        .a(a),
        .b(b),
        .sum(s1),
        .carry(c1)
    );
    
    half_adder ha2(
        .a(s1),
        .b(cin),
        .sum(sum),
        .carry(c2)
    );
    
    // Final carry
    assign cout = c1 | c2;
endmodule
```

### Positional vs Named Connection:

```verilog
// Method 1: Positional (order matters)
half_adder ha1(a, b, sum, carry);

// Method 2: Named (recommended! clear and safe)
half_adder ha1(
    .a(a),
    .b(b),
    .sum(sum),
    .carry(carry)
);
```

---

## à§«.à§¯ Comments à¦à¦¬à¦‚ Code Style

### Comments:

```verilog
// Single line comment

/*
 * Multi-line comment
 * Good for module descriptions
 */

// Good commenting practice:
module adder(
    input  [7:0] a,  // First operand
    input  [7:0] b,  // Second operand
    output [8:0] sum // Sum with carry
);
    // Add with carry extension
    assign sum = a + b;
endmodule
```

### Coding Style Best Practices:

```verilog
// âœ… GOOD Style:
module my_module(
    input  wire [3:0] data_in,
    input  wire       clk,
    input  wire       reset,
    output reg  [3:0] data_out
);
    // Indentation: 4 spaces
    always @(posedge clk) begin
        if (reset)
            data_out <= 4'b0000;
        else
            data_out <= data_in;
    end
endmodule

// âŒ BAD Style (but works):
module my_module(input wire[3:0]data_in,input wire clk,input wire reset,output reg[3:0]data_out);
always @(posedge clk)begin if(reset)data_out<=4'b0000;else data_out<=data_in;end
endmodule

// Same functionality, but first is readable!
```

---

## à§«.à§§à§¦ à¦¤à§‹à¦®à¦¾à¦° First Testbench

### What's a Testbench?

```
Testbench = Verilog code that tests your module
- Applies inputs
- Checks outputs
- Simulates behavior
- No hardware needed!
```

### Simple Testbench Structure:

```verilog
`timescale 1ns/1ps  // Time unit / precision

module testbench;
    // 1. Declare signals
    reg  a, b;      // Inputs (use reg in testbench)
    wire y_and;     // Outputs (use wire)
    
    // 2. Instantiate module under test
    and_gate uut(
        .a(a),
        .b(b),
        .y(y_and)
    );
    
    // 3. Apply test vectors
    initial begin
        // Test case 1
        a = 0; b = 0;
        #10;  // Wait 10ns
        
        // Test case 2
        a = 0; b = 1;
        #10;
        
        // Test case 3
        a = 1; b = 0;
        #10;
        
        // Test case 4
        a = 1; b = 1;
        #10;
        
        $finish;  // End simulation
    end
    
    // 4. Monitor outputs
    initial begin
        $monitor("Time=%0t a=%b b=%b y=%b", 
                 $time, a, b, y_and);
    end
endmodule
```

### Complete Example - Testing 4-bit Adder:

**File: `adder_4bit_tb.v`**

```verilog
`timescale 1ns/1ps

module adder_4bit_tb;
    // Signals
    reg  [3:0] a, b;
    reg        cin;
    wire [3:0] sum;
    wire       cout;
    
    // Instantiate adder
    adder_4bit uut(
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );
    
    // Test cases
    initial begin
        $display("Testing 4-bit Adder");
        $display("Time\ta\tb\tcin\tsum\tcout");
        $monitor("%0t\t%d\t%d\t%b\t%d\t%b", 
                 $time, a, b, cin, sum, cout);
        
        // Test 1: 5 + 3 = 8
        a = 4'd5; b = 4'd3; cin = 0;
        #10;
        
        // Test 2: 15 + 1 = 16 (overflow)
        a = 4'd15; b = 4'd1; cin = 0;
        #10;
        
        // Test 3: 7 + 6 + 1 = 14
        a = 4'd7; b = 4'd6; cin = 1;
        #10;
        
        // Test 4: 0 + 0 = 0
        a = 4'd0; b = 4'd0; cin = 0;
        #10;
        
        $finish;
    end
endmodule
```

### Running Simulation:

```bash
# Compile both files
iverilog -o adder_sim adder_4bit.v adder_4bit_tb.v

# Run simulation
vvp adder_sim

# Output:
# Testing 4-bit Adder
# Time a b cin sum cout
# 0    5 3 0   8   0
# 10   15 1 0  0   1
# 20   7 6 1   14  0
# 30   0 0 0   0   0
```

---

## à§«.à§§à§§ System Tasks - Debugging Tools

### Display Tasks:

```verilog
$display("Hello, Verilog!");
$display("a=%d b=%h c=%b", a, b, c);  // Format specifiers

// Format specifiers:
%d or %0d - Decimal
%h or %0h - Hexadecimal
%b or %0b - Binary
%t - Time
%0t - Time without leading spaces
```

### Monitor Task:

```verilog
$monitor("Time=%0t a=%b out=%b", $time, a, out);
// Automatically prints when values change
// Only one $monitor active at a time
```

### Finish à¦à¦¬à¦‚ Stop:

```verilog
$finish;  // End simulation, exit
$stop;    // Pause simulation (interactive mode)
```

### Time:

```verilog
$time  // Current simulation time
$realtime  // Real-valued time
```

---

## à§«.à§§à§¨ Your 1-Week Build Plan

### Day 1: Setup & First Code
```
â–¡ Install Icarus Verilog
â–¡ Install GTKWave
â–¡ Write first module (AND gate)
â–¡ Compile and test
```

### Day 2: Basic Gates
```
â–¡ Write all 7 basic gates
â–¡ Create testbench for each
â–¡ Simulate and verify
```

### Day 3: Combinational Circuits
```
â–¡ Write 4-bit adder
â–¡ Write 2:1 and 4:1 MUX
â–¡ Write 2:4 decoder
â–¡ Test all modules
```

### Day 4: Module Instantiation
```
â–¡ Build full adder from half adders
â–¡ Build 4-bit adder from full adders
â–¡ Understand hierarchy
```

### Day 5: Complex Circuits
```
â–¡ Write 4-bit ALU
â–¡ Write priority encoder
â–¡ Write barrel shifter (bonus)
```

### Day 6: Testbenches
```
â–¡ Write comprehensive testbenches
â–¡ Learn $monitor and $display
â–¡ Debug circuits
```

### Day 7: Review & Project
```
â–¡ Review all concepts
â–¡ Complete final project
â–¡ Prepare for Chapter 6
```

---

## à§«.à§§à§© Pro Tips & Common Mistakes

### âœ… Do This:
```
âœ… Use named port connections
âœ… Comment your code
âœ… Use meaningful signal names
âœ… Indent properly (4 spaces)
âœ… Test incrementally
âœ… Write testbenches for everything
```

### âŒ Avoid This:
```
âŒ Using reserved keywords as names
âŒ Mixing tabs and spaces
âŒ Multiple drivers to same wire
âŒ Forgetting semicolons
âŒ Not declaring all signals
âŒ Skipping testbenches
```

### Common Errors:

```verilog
// Error 1: Undeclared signal
assign y = a & b;  // If 'y' not declared - ERROR

// Error 2: Wrong port connection
module_name instance(.a(b), .b(a));  // Swapped!

// Error 3: Size mismatch
wire [7:0] result;
assign result = 4'b1010;  // Size mismatch warning

// Error 4: Multiple assignments
wire y;
assign y = a;
assign y = b;  // ERROR! Multiple drivers
```

---

## à§«.à§§à§ª Chapter 5 Mission Complete!

### à¦¤à§à¦®à¦¿ à¦à¦–à¦¨ à¦ªà¦¾à¦°à§‹:

```
âœ… Write Verilog modules
âœ… Use data types (wire, reg)
âœ… Use all operators
âœ… Write combinational logic
âœ… Instantiate modules
âœ… Write testbenches
âœ… Simulate circuits
âœ… à¦¤à§‹à¦®à¦¾à¦° processor components code à¦•à¦°à¦¾!
```

### à¦¤à§à¦®à¦¿ à¦¬à¦¾à¦¨à¦¿à¦¯à¦¼à§‡à¦›à§‹ (in code!):
```
âœ… Basic logic gates
âœ… 4-bit adder
âœ… Multiplexers
âœ… Decoders
âœ… Encoders
âœ… 4-bit ALU
âœ… Complete testbenches! ğŸ‰
```

### Stats:
```
Lines of code written: 200+
Modules created: 10+
Simulations run: 20+
Level: Verilog Beginner â†’ Intermediate! ğŸ†
```

### Next Level Unlocked:
```
â†’ Chapter 6: Always Blocks & Procedural Code
   à¦¤à§à¦®à¦¿ à¦¶à¦¿à¦–à¦¬à§‡: Sequential logic in Verilog
   Flip-flops, registers, FSMs in code!
   
   From combinational â†’ Sequential!
```

---

## ğŸ¯ Final Project - Before Next Chapter

### Project: Complete 8-bit ALU with Testbench

**Requirements:**
```
8-bit ALU with operations:
âœ… ADD, SUB, AND, OR, XOR, NOT
âœ… Shift left, Shift right
âœ… Flags: Zero, Carry, Negative

Plus:
âœ… Complete testbench
âœ… Test all operations
âœ… Waveform viewing in GTKWave
âœ… Share your code!
```

**Template to start:**
```verilog
module alu_8bit(
    input  [7:0] a, b,
    input  [2:0] opcode,
    output reg [7:0] result,
    output reg zero, carry, negative
);
    // Your code here!
endmodule
```

---

## ğŸ† Achievement Unlocked!

```
Level 5: âœ… COMPLETE - Verilog Programmer!
Progress: [â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ] 25%

XP Gained: +2000
Skills: HDL, Verilog, Simulation, Testbenches

Badges Earned:
ğŸ¥‰ First Verilog Code
ğŸ¥ˆ Module Master
ğŸ¥‡ Testbench Writer
ğŸ… Simulation Expert
ğŸ–ï¸ Hardware Coder
ğŸ† Verilog Intermediate

Next: Chapter 6 - Sequential Verilog!
      Registers, FSMs in code! ğŸ’¾
```

---

**[â¬…ï¸ Previous: Chapter 4](Chapter_04_Sequential_Circuits.md)** | **[â¡ï¸ Next: Chapter 6](Chapter_06_Always_Blocks.md)**

---

<div align="center">

**"You just learned to code hardware. Next, you'll code memory!"**

**"à¦¤à§à¦®à¦¿ hardware code à¦•à¦°à¦¤à§‡ à¦¶à¦¿à¦–à§‡à¦›à§‹à¥¤ à¦à¦¬à¦¾à¦° memory code à¦•à¦°à¦¬à§‡!"**

Made with â¤ï¸ for builders | à¦¬à¦¾à¦¨à¦¾à¦¨à§‹à¦° à¦œà¦¨à§à¦¯ à¦­à¦¾à¦²à§‹à¦¬à¦¾à¦¸à¦¾ à¦¦à¦¿à¦¯à¦¼à§‡ à¦¤à§ˆà¦°à¦¿

</div>
