\hypertarget{knl_8hh_source}{}\doxysection{knl.\+hh}
\label{knl_8hh_source}\index{knl.hh@{knl.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::knl\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} knl : uint64\_t \{}
\DoxyCodeLine{00006         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Unhalted core cycles}}
\DoxyCodeLine{00007         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycle}}
\DoxyCodeLine{00008         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired (any thread modifier supported in fixed counter)}}
\DoxyCodeLine{00009         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED (any thread modifier supported in fixed counter)}}
\DoxyCodeLine{00010         LLC\_REFERENCES = 0x4f2e, \textcolor{comment}{// Last level of cache references}}
\DoxyCodeLine{00011         LAST\_LEVEL\_CACHE\_REFERENCES = 0x4f2e, \textcolor{comment}{// This is an alias for LLC\_REFERENCES}}
\DoxyCodeLine{00012         LLC\_MISSES = 0x412e, \textcolor{comment}{// Last level of cache misses}}
\DoxyCodeLine{00013         LAST\_LEVEL\_CACHE\_MISSES = 0x412e, \textcolor{comment}{// This is an alias for LLC\_MISSES}}
\DoxyCodeLine{00014         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Branch instructions retired}}
\DoxyCodeLine{00015         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted branch instruction retired}}
\DoxyCodeLine{00016         ICACHE = 0x80, \textcolor{comment}{// Instruction fetches}}
\DoxyCodeLine{00017         ICACHE\_\_MASK\_\_KNL\_ICACHE\_\_HIT = 0x100, \textcolor{comment}{// Counts all instruction fetches that hit the instruction cache.}}
\DoxyCodeLine{00018         ICACHE\_\_MASK\_\_KNL\_ICACHE\_\_MISSES = 0x200, \textcolor{comment}{// Counts all instruction fetches that miss the instruction cache or produce memory requests. An instruction fetch miss is counted only once and not once for every cycle it is outstanding.}}
\DoxyCodeLine{00019         ICACHE\_\_MASK\_\_KNL\_ICACHE\_\_ACCESSES = 0x300, \textcolor{comment}{// Counts all instruction fetches}}
\DoxyCodeLine{00020         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Micro-\/ops retired}}
\DoxyCodeLine{00021         UOPS\_RETIRED\_\_MASK\_\_KNL\_UOPS\_RETIRED\_\_ALL = 0x1000, \textcolor{comment}{// Counts the number of micro-\/ops retired.}}
\DoxyCodeLine{00022         UOPS\_RETIRED\_\_MASK\_\_KNL\_UOPS\_RETIRED\_\_MS = 0x0100, \textcolor{comment}{// Counts the number of micro-\/ops retired that are from the complex flows issued by the micro-\/sequencer (MS).}}
\DoxyCodeLine{00023         UOPS\_RETIRED\_\_MASK\_\_KNL\_UOPS\_RETIRED\_\_SCALAR\_SIMD = 0x2000, \textcolor{comment}{// Counts the number of scalar SSE}}
\DoxyCodeLine{00024         UOPS\_RETIRED\_\_MASK\_\_KNL\_UOPS\_RETIRED\_\_PACKED\_SIMD = 0x4000, \textcolor{comment}{// Counts the number of vector SSE}}
\DoxyCodeLine{00025         INST\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00026         INST\_RETIRED\_\_MASK\_\_KNL\_INST\_RETIRED\_\_ANY\_P = 0x0, \textcolor{comment}{// Instructions retired using generic counter (precise event)}}
\DoxyCodeLine{00027         INST\_RETIRED\_\_MASK\_\_KNL\_INST\_RETIRED\_\_ANY = 0x0, \textcolor{comment}{// Instructions retired using generic counter (precise event)}}
\DoxyCodeLine{00028         CYCLES\_DIV\_BUSY = 0xcd, \textcolor{comment}{// Counts the number of core cycles when divider is busy.}}
\DoxyCodeLine{00029         CYCLES\_DIV\_BUSY\_\_MASK\_\_KNL\_CYCLES\_DIV\_BUSY\_\_ALL = 0x0100, \textcolor{comment}{// Counts the number of core cycles when divider is busy.  Does not imply a stall waiting for the divider.}}
\DoxyCodeLine{00030         RS\_FULL\_STALL = 0xcb, \textcolor{comment}{// Counts the number of core cycles when allocation pipeline is stalled.}}
\DoxyCodeLine{00031         RS\_FULL\_STALL\_\_MASK\_\_KNL\_RS\_FULL\_STALL\_\_MEC = 0x0100, \textcolor{comment}{// Counts the number of core cycles when allocation pipeline is stalled and is waiting for a free MEC reservation station entry.}}
\DoxyCodeLine{00032         RS\_FULL\_STALL\_\_MASK\_\_KNL\_RS\_FULL\_STALL\_\_ANY = 0x1f00, \textcolor{comment}{// Counts the total number of core cycles the Alloc pipeline is stalled when any one of the reservation stations is full.}}
\DoxyCodeLine{00033         L2\_REQUESTS = 0x2e, \textcolor{comment}{// L2 cache requests}}
\DoxyCodeLine{00034         L2\_REQUESTS\_\_MASK\_\_KNL\_L2\_RQSTS\_\_MISS = 0x4100, \textcolor{comment}{// Counts the number of L2 cache misses}}
\DoxyCodeLine{00035         L2\_REQUESTS\_\_MASK\_\_KNL\_L2\_RQSTS\_\_REFERENCE = 0x4f00, \textcolor{comment}{// Counts the total number of L2 cache references.}}
\DoxyCodeLine{00036         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Counts the number of times that the machine clears.}}
\DoxyCodeLine{00037         MACHINE\_CLEARS\_\_MASK\_\_KNL\_MACHINE\_CLEARS\_\_SMC = 0x0100, \textcolor{comment}{// Counts the number of times that the machine clears due to program modifying data within 1K of a recently fetched code page.}}
\DoxyCodeLine{00038         MACHINE\_CLEARS\_\_MASK\_\_KNL\_MACHINE\_CLEARS\_\_MEMORY\_ORDERING = 0x0200, \textcolor{comment}{// Counts the number of times the machine clears due to memory ordering hazards}}
\DoxyCodeLine{00039         MACHINE\_CLEARS\_\_MASK\_\_KNL\_MACHINE\_CLEARS\_\_FP\_ASSIST = 0x0400, \textcolor{comment}{// Counts the number of floating operations retired that required microcode assists}}
\DoxyCodeLine{00040         MACHINE\_CLEARS\_\_MASK\_\_KNL\_MACHINE\_CLEARS\_\_ALL = 0x0800, \textcolor{comment}{// Counts all nukes}}
\DoxyCodeLine{00041         MACHINE\_CLEARS\_\_MASK\_\_KNL\_MACHINE\_CLEARS\_\_ANY = 0x0800, \textcolor{comment}{// Counts all nukes}}
\DoxyCodeLine{00042         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00043         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_ANY = 0x0, \textcolor{comment}{// Counts the number of branch instructions retired (Precise Event)}}
\DoxyCodeLine{00044         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// Counts the number of branch instructions retired}}
\DoxyCodeLine{00045         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_JCC = 0x7e00, \textcolor{comment}{// Counts the number of branch instructions retired that were conditional jumps.}}
\DoxyCodeLine{00046         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_TAKEN\_JCC = 0xfe00, \textcolor{comment}{// Counts the number of branch instructions retired that were conditional jumps and predicted taken.}}
\DoxyCodeLine{00047         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_CALL = 0xf900, \textcolor{comment}{// Counts the number of near CALL branch instructions retired.}}
\DoxyCodeLine{00048         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_REL\_CALL = 0xfd00, \textcolor{comment}{// Counts the number of near relative CALL branch instructions retired.}}
\DoxyCodeLine{00049         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_IND\_CALL = 0xfb00, \textcolor{comment}{// Counts the number of near indirect CALL branch instructions retired. (Precise Event)}}
\DoxyCodeLine{00050         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_RETURN = 0xf700, \textcolor{comment}{// Counts the number of near RET branch instructions retired. (Precise Event)}}
\DoxyCodeLine{00051         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_NON\_RETURN\_IND = 0xeb00, \textcolor{comment}{// Counts the number of branch instructions retired that were near indirect CALL or near indirect JMP. (Precise Event)}}
\DoxyCodeLine{00052         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_FAR\_BRANCH = 0xbf00, \textcolor{comment}{// Counts the number of far branch instructions retired. (Precise Event)}}
\DoxyCodeLine{00053         BR\_INST\_RETIRED\_\_MASK\_\_KNL\_BR\_INST\_RETIRED\_\_FAR = 0xbf00, \textcolor{comment}{// Counts the number of far branch instructions retired. (Precise Event)}}
\DoxyCodeLine{00054         BR\_MISP\_RETIRED = 0xc5, \textcolor{comment}{// Counts the number of mispredicted branch instructions retired.}}
\DoxyCodeLine{00055         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0000, \textcolor{comment}{// All mispredicted branches (Precise Event)}}
\DoxyCodeLine{00056         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_ANY = 0x0000, \textcolor{comment}{// All mispredicted branches (Precise Event)}}
\DoxyCodeLine{00057         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_JCC = 0x7e00, \textcolor{comment}{// Number of mispredicted conditional branch instructions retired (Precise Event)}}
\DoxyCodeLine{00058         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_NON\_RETURN\_IND = 0xeb00, \textcolor{comment}{// Number of mispredicted non-\/return branch instructions retired (Precise Event)}}
\DoxyCodeLine{00059         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_RETURN = 0xf700, \textcolor{comment}{// Number of mispredicted return branch instructions retired (Precise Event)}}
\DoxyCodeLine{00060         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_IND\_CALL = 0xfb00, \textcolor{comment}{// Number of mispredicted indirect call branch instructions retired (Precise Event)}}
\DoxyCodeLine{00061         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_TAKEN\_JCC = 0xfe00, \textcolor{comment}{// Number of mispredicted taken conditional branch instructions retired (Precise Event)}}
\DoxyCodeLine{00062         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_CALL = 0xf900, \textcolor{comment}{// Counts the number of mispredicted near CALL branch instructions retired.}}
\DoxyCodeLine{00063         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_REL\_CALL = 0xfd00, \textcolor{comment}{// Counts the number of mispredicted near relative CALL branch instructions retired.}}
\DoxyCodeLine{00064         BR\_MISP\_RETIRED\_\_MASK\_\_KNL\_BR\_MISP\_RETIRED\_\_FAR\_BRANCH = 0xbf00, \textcolor{comment}{// Counts the number of mispredicted far branch instructions retired.}}
\DoxyCodeLine{00065         MS\_DECODED = 0xe7, \textcolor{comment}{// Number of times the MSROM starts a flow of uops.}}
\DoxyCodeLine{00066         MS\_DECODED\_\_MASK\_\_KNL\_MS\_DECODED\_\_ENTRY = 0x0100, \textcolor{comment}{// Counts the number of times the MSROM starts a flow of uops.}}
\DoxyCodeLine{00067         FETCH\_STALL = 0x86, \textcolor{comment}{// Counts the number of core cycles the fetch stalls.}}
\DoxyCodeLine{00068         FETCH\_STALL\_\_MASK\_\_KNL\_FETCH\_STALL\_\_ICACHE\_FILL\_PENDING\_CYCLES = 0x0400, \textcolor{comment}{// Counts the number of core cycles the fetch stalls because of an icache miss. This is a cumulative count of core cycles the fetch stalled for all icache misses}}
\DoxyCodeLine{00069         BACLEARS = 0xe6, \textcolor{comment}{// Branch address calculator}}
\DoxyCodeLine{00070         BACLEARS\_\_MASK\_\_KNL\_BACLEARS\_\_ALL = 0x100, \textcolor{comment}{// Counts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end.}}
\DoxyCodeLine{00071         BACLEARS\_\_MASK\_\_KNL\_BACLEARS\_\_ANY = 0x100, \textcolor{comment}{// Counts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end.}}
\DoxyCodeLine{00072         BACLEARS\_\_MASK\_\_KNL\_BACLEARS\_\_RETURN = 0x800, \textcolor{comment}{// Counts the number of times the front end resteers for RET branches as a result of another branch handling mechanism in the front end.}}
\DoxyCodeLine{00073         BACLEARS\_\_MASK\_\_KNL\_BACLEARS\_\_COND = 0x1000, \textcolor{comment}{// Counts the number of times the front end resteers for conditional branches as a result of another branch handling mechanism in the front end.}}
\DoxyCodeLine{00074         NO\_ALLOC\_CYCLES = 0xca, \textcolor{comment}{// Front-\/end allocation}}
\DoxyCodeLine{00075         NO\_ALLOC\_CYCLES\_\_MASK\_\_KNL\_NO\_ALLOC\_CYCLES\_\_ROB\_FULL = 0x0100, \textcolor{comment}{// Counts the number of core cycles when no micro-\/ops are allocated and the ROB is full}}
\DoxyCodeLine{00076         NO\_ALLOC\_CYCLES\_\_MASK\_\_KNL\_NO\_ALLOC\_CYCLES\_\_MISPREDICTS = 0x0400, \textcolor{comment}{// Counts the number of core cycles when no micro-\/ops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire.}}
\DoxyCodeLine{00077         NO\_ALLOC\_CYCLES\_\_MASK\_\_KNL\_NO\_ALLOC\_CYCLES\_\_RAT\_STALL = 0x2000, \textcolor{comment}{// Counts the number of core cycles when no micro-\/ops are allocated and a RATstall (caused by reservation station full) is asserted.}}
\DoxyCodeLine{00078         NO\_ALLOC\_CYCLES\_\_MASK\_\_KNL\_NO\_ALLOC\_CYCLES\_\_NOT\_DELIVERED = 0x9000, \textcolor{comment}{// Counts the number of core cycles when no micro-\/ops are allocated}}
\DoxyCodeLine{00079         NO\_ALLOC\_CYCLES\_\_MASK\_\_KNL\_NO\_ALLOC\_CYCLES\_\_ALL = 0x7f00, \textcolor{comment}{// Counts the total number of core cycles when no micro-\/ops are allocated for any reason.}}
\DoxyCodeLine{00080         NO\_ALLOC\_CYCLES\_\_MASK\_\_KNL\_NO\_ALLOC\_CYCLES\_\_ANY = 0x7f00, \textcolor{comment}{// Counts the total number of core cycles when no micro-\/ops are allocated for any reason.}}
\DoxyCodeLine{00081         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00082         CPU\_CLK\_UNHALTED\_\_MASK\_\_KNL\_CPU\_CLK\_UNHALTED\_\_THREAD\_P = 0x0, \textcolor{comment}{// thread cycles when core is not halted}}
\DoxyCodeLine{00083         CPU\_CLK\_UNHALTED\_\_MASK\_\_KNL\_CPU\_CLK\_UNHALTED\_\_BUS = 0x100, \textcolor{comment}{// Bus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU\_CLK\_UNHALTED:REF event}}
\DoxyCodeLine{00084         CPU\_CLK\_UNHALTED\_\_MASK\_\_KNL\_CPU\_CLK\_UNHALTED\_\_REF\_P = 0x200, \textcolor{comment}{// Number of reference cycles that the cpu is not in a halted state. The core enters the halted state when it is running the HLT instruction. In mobile systems}}
\DoxyCodeLine{00085         MEM\_UOPS\_RETIRED = 0x4, \textcolor{comment}{// Counts the number of load micro-\/ops retired.}}
\DoxyCodeLine{00086         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_L1\_MISS\_LOADS = 0x100, \textcolor{comment}{// Counts the number of load micro-\/ops retired that miss in L1 D cache.}}
\DoxyCodeLine{00087         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_LD\_DCU\_MISS = 0x100, \textcolor{comment}{// Counts the number of load micro-\/ops retired that miss in L1 D cache.}}
\DoxyCodeLine{00088         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_L2\_HIT\_LOADS = 0x200, \textcolor{comment}{// Counts the number of load micro-\/ops retired that hit in the L2.}}
\DoxyCodeLine{00089         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_L2\_MISS\_LOADS = 0x400, \textcolor{comment}{// Counts the number of load micro-\/ops retired that miss in the L2.}}
\DoxyCodeLine{00090         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_LD\_L2\_MISS = 0x400, \textcolor{comment}{// Counts the number of load micro-\/ops retired that miss in the L2.}}
\DoxyCodeLine{00091         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_DTLB\_MISS\_LOADS = 0x800, \textcolor{comment}{// Counts the number of load micro-\/ops retired that cause a DTLB miss.}}
\DoxyCodeLine{00092         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_UTLB\_MISS\_LOADS = 0x1000, \textcolor{comment}{// Counts the number of load micro-\/ops retired that caused micro TLB miss.}}
\DoxyCodeLine{00093         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_LD\_UTLB\_MISS = 0x1000, \textcolor{comment}{// Counts the number of load micro-\/ops retired that caused micro TLB miss.}}
\DoxyCodeLine{00094         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_HITM = 0x2000, \textcolor{comment}{// Counts the loads retired that get the data from the other core in the same tile in M state.}}
\DoxyCodeLine{00095         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_ALL\_LOADS = 0x4000, \textcolor{comment}{// Counts all the load micro-\/ops retired.}}
\DoxyCodeLine{00096         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_ANY\_LD = 0x4000, \textcolor{comment}{// Counts all the load micro-\/ops retired.}}
\DoxyCodeLine{00097         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_ALL\_STORES = 0x8000, \textcolor{comment}{// Counts all the store micro-\/ops retired.}}
\DoxyCodeLine{00098         MEM\_UOPS\_RETIRED\_\_MASK\_\_KNL\_MEM\_UOPS\_RETIRED\_\_ANY\_ST = 0x8000, \textcolor{comment}{// Counts all the store micro-\/ops retired.}}
\DoxyCodeLine{00099         PAGE\_WALKS = 0x5, \textcolor{comment}{// Number of page-\/walks executed}}
\DoxyCodeLine{00100         PAGE\_WALKS\_\_MASK\_\_KNL\_PAGE\_WALKS\_\_D\_SIDE\_CYCLES = 0x100, \textcolor{comment}{// Counts the total D-\/side page walks that are completed or started. The page walks started in the speculative path will also be counted.}}
\DoxyCodeLine{00101         PAGE\_WALKS\_\_MASK\_\_KNL\_PAGE\_WALKS\_\_D\_SIDE\_WALKS = 0x100 | INTEL\_X86\_MOD\_EDGE | (1ULL << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the total number of core cycles for all the D-\/side page walks. The cycles for page walks started in speculative path will also be included.}}
\DoxyCodeLine{00102         PAGE\_WALKS\_\_MASK\_\_KNL\_PAGE\_WALKS\_\_I\_SIDE\_CYCLES = 0x200, \textcolor{comment}{// Counts the total I-\/side page walks that are completed.}}
\DoxyCodeLine{00103         PAGE\_WALKS\_\_MASK\_\_KNL\_PAGE\_WALKS\_\_I\_SIDE\_WALKS = 0x200 | INTEL\_X86\_MOD\_EDGE | (1ULL << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the total number of core cycles for all the I-\/side page walks. The cycles for page walks started in speculative path will also be included.}}
\DoxyCodeLine{00104         PAGE\_WALKS\_\_MASK\_\_KNL\_PAGE\_WALKS\_\_CYCLES = 0x300, \textcolor{comment}{// Counts the total page walks completed (I-\/side and D-\/side)}}
\DoxyCodeLine{00105         PAGE\_WALKS\_\_MASK\_\_KNL\_PAGE\_WALKS\_\_WALKS = 0x300 | INTEL\_X86\_MOD\_EDGE | (1ULL << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the total number of core cycles for all the page walks. The cycles for page walks started in speculative path will also be included.}}
\DoxyCodeLine{00106         L2\_REQUESTS\_REJECT = 0x30, \textcolor{comment}{// Counts the number of MEC requests from the L2Q that reference a cache line were rejected.}}
\DoxyCodeLine{00107         L2\_REQUESTS\_REJECT\_\_MASK\_\_KNL\_L2\_REQUESTS\_REJECT\_\_ALL = 0x000, \textcolor{comment}{// Counts the number of MEC requests from the L2Q that reference a cache line excluding SW prefetches filling only to L2 cache and L1 evictions (automatically exlcudes L2HWP}}
\DoxyCodeLine{00108         CORE\_REJECT\_L2Q = 0x31, \textcolor{comment}{// Number of requests not accepted into the L2Q because of any L2 queue reject condition.}}
\DoxyCodeLine{00109         CORE\_REJECT\_L2Q\_\_MASK\_\_KNL\_CORE\_REJECT\_\_ALL = 0x000, \textcolor{comment}{// Counts the number of MEC requests that were not accepted into the L2Q because of any L2  queue reject condition. There is no concept of at-\/ret here. It might include requests due to instructions in the speculative path}}
\DoxyCodeLine{00110         RECYCLEQ = 0x03, \textcolor{comment}{// Counts the number of occurrences a retired load gets blocked.}}
\DoxyCodeLine{00111         RECYCLEQ\_\_MASK\_\_KNL\_RECYCLEQ\_\_LD\_BLOCK\_ST\_FORWARD = 0x0100, \textcolor{comment}{// Counts the number of occurrences a retired load gets blocked because its address partially overlaps with a store (Precise Event).}}
\DoxyCodeLine{00112         RECYCLEQ\_\_MASK\_\_KNL\_RECYCLEQ\_\_LD\_BLOCK\_STD\_NOTREADY = 0x0200, \textcolor{comment}{// Counts the number of occurrences a retired load gets blocked because its address overlaps with a store whose data is not ready.}}
\DoxyCodeLine{00113         RECYCLEQ\_\_MASK\_\_KNL\_RECYCLEQ\_\_ST\_SPLITS = 0x0400, \textcolor{comment}{// Counts the number of occurrences a retired store that is a cache line split. Each split should be counted only once.}}
\DoxyCodeLine{00114         RECYCLEQ\_\_MASK\_\_KNL\_RECYCLEQ\_\_LD\_SPLITS = 0x0800, \textcolor{comment}{// Counts the number of occurrences a retired load that is a cache line split. Each split should be counted only once (Precise Event).}}
\DoxyCodeLine{00115         RECYCLEQ\_\_MASK\_\_KNL\_RECYCLEQ\_\_LOCK = 0x1000, \textcolor{comment}{// Counts all the retired locked loads. It does not include stores because we would double count if we count stores.}}
\DoxyCodeLine{00116         RECYCLEQ\_\_MASK\_\_KNL\_RECYCLEQ\_\_STA\_FULL = 0x2000, \textcolor{comment}{// Counts the store micro-\/ops retired that were pushed in the rehad queue because the store address buffer is full.}}
\DoxyCodeLine{00117         RECYCLEQ\_\_MASK\_\_KNL\_RECYCLEQ\_\_ANY\_LD = 0x4000, \textcolor{comment}{// Counts any retired load that was pushed into the recycle queue for any reason.}}
\DoxyCodeLine{00118         RECYCLEQ\_\_MASK\_\_KNL\_RECYCLEQ\_\_ANY\_ST = 0x8000, \textcolor{comment}{// Counts any retired store that was pushed into the recycle queue for any reason.}}
\DoxyCodeLine{00119         OFFCORE\_RESPONSE\_0 = 0x01b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00120         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Counts demand cacheable data and L1 prefetch data reads}}
\DoxyCodeLine{00121         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Counts Demand cacheable data writes}}
\DoxyCodeLine{00122         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_DMND\_CODE\_RD = 1ULL << (2 + 8), \textcolor{comment}{// Counts demand code reads and prefetch code reads}}
\DoxyCodeLine{00123         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_PF\_L2\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Counts L2 data RFO prefetches (includes PREFETCHW instruction)}}
\DoxyCodeLine{00124         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_PF\_L2\_CODE\_RD = 1ULL << (6 + 8), \textcolor{comment}{// Request: number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00125         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_PARTIAL\_READS = 1ULL << (7 + 8), \textcolor{comment}{// Counts Partial reads (UC or WC and is valid only for Outstanding response type).}}
\DoxyCodeLine{00126         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_PARTIAL\_WRITES = 1ULL << (8 + 8), \textcolor{comment}{// Counts Partial writes (UC or WT or WP and should be programmed on PMC1)}}
\DoxyCodeLine{00127         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_UC\_CODE\_READS = 1ULL << (9 + 8), \textcolor{comment}{// Counts UC code reads (valid only for Outstanding response type)}}
\DoxyCodeLine{00128         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Counts Bus locks and split lock requests}}
\DoxyCodeLine{00129         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_FULL\_STREAMING\_STORES = 1ULL << (11 + 8), \textcolor{comment}{// Counts Full streaming stores (WC and should be programmed on PMC1)}}
\DoxyCodeLine{00130         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_PF\_SOFTWARE = 1ULL << (12 + 8), \textcolor{comment}{// Counts Software prefetches}}
\DoxyCodeLine{00131         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_PF\_L1\_DATA\_RD = 1ULL << (13 + 8), \textcolor{comment}{// Counts L1 data HW prefetches}}
\DoxyCodeLine{00132         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_PARTIAL\_STREAMING\_STORES = 1ULL << (14 + 8), \textcolor{comment}{// Counts Partial streaming stores (WC and should be programmed on PMC1)}}
\DoxyCodeLine{00133         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_STREAMING\_STORES = (1ULL << 14 | 1ULL << 11) << 8, \textcolor{comment}{// Counts all streaming stores (WC and should be programmed on PMC1)}}
\DoxyCodeLine{00134         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_ANY\_REQUEST = 1ULL << (15 + 8), \textcolor{comment}{// Counts any request}}
\DoxyCodeLine{00135         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_ANY\_DATA\_RD = (1ULL << 0 | 1ULL << 7 | 1ULL << 12 | 1ULL << 13) << 8, \textcolor{comment}{// Counts Demand cacheable data and L1 prefetch data read requests}}
\DoxyCodeLine{00136         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_ANY\_RFO = (1ULL << 1 | 1ULL << 5) << 8, \textcolor{comment}{// Counts Demand cacheable data write requests}}
\DoxyCodeLine{00137         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_ANY\_CODE\_RD = (1ULL << 2 | 1ULL << 6) << 8, \textcolor{comment}{// Counts Demand code reads and prefetch code read requests}}
\DoxyCodeLine{00138         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_ANY\_READ = (1ULL << 0 | 1ULL << 1 | 1ULL << 2 | 1ULL << 5 | 1ULL << 6 | 1ULL << 7 | 1ULL << 9 | 1ULL << 12 | 1ULL << 13 ) << 8, \textcolor{comment}{// Counts any Read request}}
\DoxyCodeLine{00139         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_ANY\_PF\_L2 = (1ULL << 5 | 1ULL << 6) << 8, \textcolor{comment}{// Counts any Prefetch requests}}
\DoxyCodeLine{00140         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_ANY\_RESPONSE = (1ULL << 16) << 8, \textcolor{comment}{// Accounts for any response}}
\DoxyCodeLine{00141         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_DDR\_NEAR = (1ULL << 31 | 1ULL << 23 ) << 8, \textcolor{comment}{// Accounts for data responses from DRAM Local.}}
\DoxyCodeLine{00142         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_DDR\_FAR = (1ULL << 31 | 1ULL << 24 ) << 8, \textcolor{comment}{// Accounts for data responses from DRAM Far.}}
\DoxyCodeLine{00143         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_MCDRAM\_NEAR = (1ULL << 31 | 1ULL << 21 ) << 8, \textcolor{comment}{// Accounts for data responses from MCDRAM Local.}}
\DoxyCodeLine{00144         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_MCDRAM\_FAR = (1ULL << 32 | 1ULL << 22 ) << 8, \textcolor{comment}{// Accounts for data responses from MCDRAM Far or Other tile L2 hit far.}}
\DoxyCodeLine{00145         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_L2\_HIT\_NEAR\_TILE\_E\_F = (1ULL << 35 | 1ULL << 19 ) << 8, \textcolor{comment}{// Accounts for responses from a snoop request hit with data forwarded from its Near-\/other tile's L2 in E/F state.}}
\DoxyCodeLine{00146         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_L2\_HIT\_NEAR\_TILE\_M = (1ULL << 36 | 1ULL << 19 ) << 8, \textcolor{comment}{// Accounts for responses from a snoop request hit with data forwarded from its Near-\/other tile's L2 in M state.}}
\DoxyCodeLine{00147         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_L2\_HIT\_FAR\_TILE\_E\_F = (1ULL << 35 | 1ULL << 22 ) << 8, \textcolor{comment}{// Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-\/other tile's L2 in E/F state. Valid only for SNC4 cluster mode.}}
\DoxyCodeLine{00148         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_L2\_HIT\_FAR\_TILE\_M = (1ULL << 36 | 1ULL << 22 ) << 8, \textcolor{comment}{// Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-\/other tile's L2 in M state.}}
\DoxyCodeLine{00149         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_NON\_DRAM = (1ULL << 37 | 1ULL << 17 ) << 8, \textcolor{comment}{// accounts for responses from any NON\_DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00150         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_MCDRAM = (1ULL << 32 | 1ULL << 31 | 1ULL << 22 | 1ULL << 21 ) << 8, \textcolor{comment}{// accounts for responses from MCDRAM (local and far)}}
\DoxyCodeLine{00151         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_DDR = (1ULL << 32 | 1ULL << 31 | 1ULL << 24 | 1ULL << 23 ) << 8, \textcolor{comment}{// accounts for responses from DDR (local and far)}}
\DoxyCodeLine{00152         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_L2\_HIT\_NEAR\_TILE = (1ULL << 36 | 1ULL << 35 | 1ULL << 20 | 1ULL << 19 ) << 8, \textcolor{comment}{// accounts for responses from snoop request hit with data forwarded from its Near-\/other tile L2 in E/F/M state}}
\DoxyCodeLine{00153         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_L2\_HIT\_FAR\_TILE = (1ULL << 36 | 1ULL << 35 | 1ULL << 22 ) << 8, \textcolor{comment}{// accounts for responses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-\/other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.}}
\DoxyCodeLine{00154         OFFCORE\_RESPONSE\_0\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_0\_\_OUTSTANDING = (1ULL << 38) << 8, \textcolor{comment}{// outstanding}}
\DoxyCodeLine{00155         OFFCORE\_RESPONSE\_1 = 0x02b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00156         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Counts demand cacheable data and L1 prefetch data reads}}
\DoxyCodeLine{00157         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Counts Demand cacheable data writes}}
\DoxyCodeLine{00158         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_DMND\_CODE\_RD = 1ULL << (2 + 8), \textcolor{comment}{// Counts demand code reads and prefetch code reads}}
\DoxyCodeLine{00159         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_PF\_L2\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Counts L2 data RFO prefetches (includes PREFETCHW instruction)}}
\DoxyCodeLine{00160         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_PF\_L2\_CODE\_RD = 1ULL << (6 + 8), \textcolor{comment}{// Request: number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00161         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_PARTIAL\_READS = 1ULL << (7 + 8), \textcolor{comment}{// Counts Partial reads (UC or WC and is valid only for Outstanding response type).}}
\DoxyCodeLine{00162         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_PARTIAL\_WRITES = 1ULL << (8 + 8), \textcolor{comment}{// Counts Partial writes (UC or WT or WP and should be programmed on PMC1)}}
\DoxyCodeLine{00163         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_UC\_CODE\_READS = 1ULL << (9 + 8), \textcolor{comment}{// Counts UC code reads (valid only for Outstanding response type)}}
\DoxyCodeLine{00164         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Counts Bus locks and split lock requests}}
\DoxyCodeLine{00165         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_FULL\_STREAMING\_STORES = 1ULL << (11 + 8), \textcolor{comment}{// Counts Full streaming stores (WC and should be programmed on PMC1)}}
\DoxyCodeLine{00166         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_PF\_SOFTWARE = 1ULL << (12 + 8), \textcolor{comment}{// Counts Software prefetches}}
\DoxyCodeLine{00167         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_PF\_L1\_DATA\_RD = 1ULL << (13 + 8), \textcolor{comment}{// Counts L1 data HW prefetches}}
\DoxyCodeLine{00168         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_PARTIAL\_STREAMING\_STORES = 1ULL << (14 + 8), \textcolor{comment}{// Counts Partial streaming stores (WC and should be programmed on PMC1)}}
\DoxyCodeLine{00169         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_STREAMING\_STORES = (1ULL << 14 | 1ULL << 11) << 8, \textcolor{comment}{// Counts all streaming stores (WC and should be programmed on PMC1)}}
\DoxyCodeLine{00170         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_ANY\_REQUEST = 1ULL << (15 + 8), \textcolor{comment}{// Counts any request}}
\DoxyCodeLine{00171         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_ANY\_DATA\_RD = (1ULL << 0 | 1ULL << 7 | 1ULL << 12 | 1ULL << 13) << 8, \textcolor{comment}{// Counts Demand cacheable data and L1 prefetch data read requests}}
\DoxyCodeLine{00172         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_ANY\_RFO = (1ULL << 1 | 1ULL << 5) << 8, \textcolor{comment}{// Counts Demand cacheable data write requests}}
\DoxyCodeLine{00173         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_ANY\_CODE\_RD = (1ULL << 2 | 1ULL << 6) << 8, \textcolor{comment}{// Counts Demand code reads and prefetch code read requests}}
\DoxyCodeLine{00174         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_ANY\_READ = (1ULL << 0 | 1ULL << 1 | 1ULL << 2 | 1ULL << 5 | 1ULL << 6 | 1ULL << 7 | 1ULL << 9 | 1ULL << 12 | 1ULL << 13 ) << 8, \textcolor{comment}{// Counts any Read request}}
\DoxyCodeLine{00175         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_ANY\_PF\_L2 = (1ULL << 5 | 1ULL << 6) << 8, \textcolor{comment}{// Counts any Prefetch requests}}
\DoxyCodeLine{00176         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_ANY\_RESPONSE = (1ULL << 16) << 8, \textcolor{comment}{// Accounts for any response}}
\DoxyCodeLine{00177         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_DDR\_NEAR = (1ULL << 31 | 1ULL << 23 ) << 8, \textcolor{comment}{// Accounts for data responses from DRAM Local.}}
\DoxyCodeLine{00178         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_DDR\_FAR = (1ULL << 31 | 1ULL << 24 ) << 8, \textcolor{comment}{// Accounts for data responses from DRAM Far.}}
\DoxyCodeLine{00179         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_MCDRAM\_NEAR = (1ULL << 31 | 1ULL << 21 ) << 8, \textcolor{comment}{// Accounts for data responses from MCDRAM Local.}}
\DoxyCodeLine{00180         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_MCDRAM\_FAR = (1ULL << 32 | 1ULL << 22 ) << 8, \textcolor{comment}{// Accounts for data responses from MCDRAM Far or Other tile L2 hit far.}}
\DoxyCodeLine{00181         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_L2\_HIT\_NEAR\_TILE\_E\_F = (1ULL << 35 | 1ULL << 19 ) << 8, \textcolor{comment}{// Accounts for responses from a snoop request hit with data forwarded from its Near-\/other tile's L2 in E/F state.}}
\DoxyCodeLine{00182         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_L2\_HIT\_NEAR\_TILE\_M = (1ULL << 36 | 1ULL << 19 ) << 8, \textcolor{comment}{// Accounts for responses from a snoop request hit with data forwarded from its Near-\/other tile's L2 in M state.}}
\DoxyCodeLine{00183         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_L2\_HIT\_FAR\_TILE\_E\_F = (1ULL << 35 | 1ULL << 22 ) << 8, \textcolor{comment}{// Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-\/other tile's L2 in E/F state. Valid only for SNC4 cluster mode.}}
\DoxyCodeLine{00184         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_L2\_HIT\_FAR\_TILE\_M = (1ULL << 36 | 1ULL << 22 ) << 8, \textcolor{comment}{// Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-\/other tile's L2 in M state.}}
\DoxyCodeLine{00185         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_NON\_DRAM = (1ULL << 37 | 1ULL << 17 ) << 8, \textcolor{comment}{// accounts for responses from any NON\_DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00186         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_MCDRAM = (1ULL << 32 | 1ULL << 31 | 1ULL << 22 | 1ULL << 21 ) << 8, \textcolor{comment}{// accounts for responses from MCDRAM (local and far)}}
\DoxyCodeLine{00187         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_DDR = (1ULL << 32 | 1ULL << 31 | 1ULL << 24 | 1ULL << 23 ) << 8, \textcolor{comment}{// accounts for responses from DDR (local and far)}}
\DoxyCodeLine{00188         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_L2\_HIT\_NEAR\_TILE = (1ULL << 36 | 1ULL << 35 | 1ULL << 20 | 1ULL << 19 ) << 8, \textcolor{comment}{// accounts for responses from snoop request hit with data forwarded from its Near-\/other tile L2 in E/F/M state}}
\DoxyCodeLine{00189         OFFCORE\_RESPONSE\_1\_\_MASK\_\_KNL\_OFFCORE\_RESPONSE\_1\_\_L2\_HIT\_FAR\_TILE = (1ULL << 36 | 1ULL << 35 | 1ULL << 22 ) << 8, \textcolor{comment}{// accounts for responses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-\/other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.}}
\DoxyCodeLine{00190         }
\DoxyCodeLine{00191     \};}
\DoxyCodeLine{00192 \};}
\DoxyCodeLine{00193 }
\DoxyCodeLine{00194 \textcolor{keyword}{namespace }knl = optkit::intel::knl;}

\end{DoxyCode}
