static void T_1 F_1 ( char * V_1 , T_2 V_2 )\r\n{\r\nint V_3 , V_4 ;\r\nfor ( V_3 = 1 ; V_3 <= 4 ; V_3 ++ ) {\r\nV_4 = ( V_2 >> ( 16 - 4 * V_3 ) ) & 0xf ;\r\nif ( V_4 >= 10 )\r\nV_4 += 7 ;\r\n* V_1 ++ = '0' + V_4 ;\r\n}\r\n* V_1 = '\0' ;\r\n}\r\nstatic void T_1 F_2 ( void )\r\n{\r\nstatic char V_5 [ 80 ] V_6 = L_1 ;\r\nchar V_7 [ 5 ] ;\r\nstruct V_8 V_9 ;\r\nF_3 ( & V_9 ) ;\r\nF_1 ( V_7 , V_9 . V_10 ) ;\r\nstrcat ( V_5 , V_7 ) ;\r\nstrcat ( V_5 , L_2 ) ;\r\nF_4 ( V_5 ) ;\r\n}\r\nstatic void T_1 F_5 ( char * V_1 , T_2 V_2 )\r\n{\r\nint div = 1 ;\r\nwhile ( div * 10 <= V_2 )\r\ndiv *= 10 ;\r\nwhile ( div ) {\r\n* V_1 ++ = '0' + V_2 / div ;\r\nV_2 %= div ;\r\ndiv /= 10 ;\r\n}\r\n* V_1 = '\0' ;\r\n}\r\nstatic void T_1 F_6 ( void )\r\n{\r\nstatic char V_11 [ 80 ] V_6 = L_3 ;\r\nunsigned long V_2 ;\r\nchar V_12 [ 6 ] ;\r\nint V_3 , V_13 , V_14 ;\r\nV_14 = 1 ;\r\nfor ( V_3 = 0 ; V_3 < F_7 ( V_15 ) ; V_3 ++ ) {\r\nV_2 = ~ V_16 . V_17 [ V_3 ] & V_15 [ V_3 ] ;\r\nfor ( V_13 = 0 ; V_13 < V_18 ; V_13 ++ ) {\r\nif ( ! ( V_2 & ( 1UL << ( V_18 - 1 - V_13 ) ) ) )\r\ncontinue;\r\nif ( ! V_14 )\r\nstrcat ( V_11 , L_4 ) ;\r\nif ( strlen ( V_11 ) > 70 ) {\r\nstrcat ( V_11 , L_2 ) ;\r\nF_4 ( V_11 ) ;\r\n* V_11 = '\0' ;\r\n}\r\nF_5 ( V_12 , V_3 * V_18 + V_13 ) ;\r\nstrcat ( V_11 , V_12 ) ;\r\nV_14 = 0 ;\r\n}\r\n}\r\nstrcat ( V_11 , L_2 ) ;\r\nF_4 ( V_11 ) ;\r\nF_4 ( L_5 ) ;\r\n}\r\nstatic void T_1 F_8 ( void )\r\n{\r\nF_4 ( L_6 ) ;\r\nF_2 () ;\r\nF_6 () ;\r\nF_9 ( 0x8badcccc ) ;\r\n}\r\nvoid T_1 F_10 ( void )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < F_7 ( V_16 . V_17 ) ; V_3 ++ )\r\nV_16 . V_17 [ V_3 ] = 0 ;\r\nasm volatile(\r\n" stfl 0(0)\n"\r\n: "=m" (S390_lowcore.stfl_fac_list));\r\nV_16 . V_17 [ 0 ] = ( V_19 ) V_16 . V_20 << 32 ;\r\nif ( V_16 . V_20 & 0x01000000 ) {\r\nregister unsigned long T_3 V_21 ( L_7 ) = F_7 ( V_15 ) - 1 ;\r\nasm volatile(".insn s,0xb2b00000,0(%1)"\r\n: "+d" (reg0)\r\n: "a" (&S390_lowcore.stfle_fac_list)\r\n: "memory", "cc");\r\n}\r\nfor ( V_3 = 0 ; V_3 < F_7 ( V_15 ) ; V_3 ++ ) {\r\nif ( ( V_16 . V_17 [ V_3 ] & V_15 [ V_3 ] ) != V_15 [ V_3 ] )\r\nF_8 () ;\r\n}\r\n}
