
ProyectoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c5c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08005dfc  08005dfc  00006dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f6c  08005f6c  00007080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f6c  08005f6c  00006f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f74  08005f74  00007080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f74  08005f74  00006f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f78  08005f78  00006f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08005f7c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007080  2**0
                  CONTENTS
 10 .bss          000002ac  20000080  20000080  00007080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000032c  2000032c  00007080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e74f  00000000  00000000  000070b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d45  00000000  00000000  000157ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cb0  00000000  00000000  00017548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a15  00000000  00000000  000181f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020d9c  00000000  00000000  00018c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f778  00000000  00000000  000399a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb0e9  00000000  00000000  00049121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011420a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b60  00000000  00000000  00114250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000091  00000000  00000000  00117db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005de4 	.word	0x08005de4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08005de4 	.word	0x08005de4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <debug_printf>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


static void debug_printf(const char *fmt, ...)
{
 8000608:	b40f      	push	{r0, r1, r2, r3}
 800060a:	b580      	push	{r7, lr}
 800060c:	b0a2      	sub	sp, #136	@ 0x88
 800060e:	af00      	add	r7, sp, #0
    char buf[128];
    va_list args;
    va_start(args, fmt);
 8000610:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000614:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, args);
 8000616:	f107 0008 	add.w	r0, r7, #8
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000620:	2180      	movs	r1, #128	@ 0x80
 8000622:	f004 fee3 	bl	80053ec <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), 20);
 8000626:	f107 0308 	add.w	r3, r7, #8
 800062a:	4618      	mov	r0, r3
 800062c:	f7ff fdd8 	bl	80001e0 <strlen>
 8000630:	4603      	mov	r3, r0
 8000632:	b29a      	uxth	r2, r3
 8000634:	f107 0108 	add.w	r1, r7, #8
 8000638:	2314      	movs	r3, #20
 800063a:	4805      	ldr	r0, [pc, #20]	@ (8000650 <debug_printf+0x48>)
 800063c:	f004 fa2e 	bl	8004a9c <HAL_UART_Transmit>
}
 8000640:	bf00      	nop
 8000642:	3788      	adds	r7, #136	@ 0x88
 8000644:	46bd      	mov	sp, r7
 8000646:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800064a:	b004      	add	sp, #16
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	20000144 	.word	0x20000144

08000654 <steps_per_mm>:




static inline float steps_per_mm(const BobbinConfig *c) {
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  return ((float)c->steps_per_rev * (float)c->microstepping) / c->leadscrew_pitch_mm;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	881b      	ldrh	r3, [r3, #0]
 8000660:	ee07 3a90 	vmov	s15, r3
 8000664:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	885b      	ldrh	r3, [r3, #2]
 800066c:	ee07 3a90 	vmov	s15, r3
 8000670:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000674:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	edd3 7a01 	vldr	s15, [r3, #4]
 800067e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000682:	eef0 7a66 	vmov.f32	s15, s13
}
 8000686:	eeb0 0a67 	vmov.f32	s0, s15
 800068a:	370c      	adds	r7, #12
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr

08000694 <Timer_Get_Input_Clock>:


static uint32_t Timer_Get_Input_Clock(TIM_HandleTypeDef *htim)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	@ 0x28
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef clk;
  uint32_t flash;
  HAL_RCC_GetClockConfig(&clk, &flash);
 800069c:	f107 0208 	add.w	r2, r7, #8
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	4611      	mov	r1, r2
 80006a6:	4618      	mov	r0, r3
 80006a8:	f002 fe18 	bl	80032dc <HAL_RCC_GetClockConfig>

  uint32_t pclk, mul = 1;
 80006ac:	2301      	movs	r3, #1
 80006ae:	623b      	str	r3, [r7, #32]
  if (htim->Instance == TIM1) {
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a0d      	ldr	r2, [pc, #52]	@ (80006ec <Timer_Get_Input_Clock+0x58>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d108      	bne.n	80006cc <Timer_Get_Input_Clock+0x38>
    pclk = HAL_RCC_GetPCLK2Freq();
 80006ba:	f002 fded 	bl	8003298 <HAL_RCC_GetPCLK2Freq>
 80006be:	6278      	str	r0, [r7, #36]	@ 0x24
    if (clk.APB2CLKDivider != RCC_HCLK_DIV1) mul = 2;
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d00a      	beq.n	80006dc <Timer_Get_Input_Clock+0x48>
 80006c6:	2302      	movs	r3, #2
 80006c8:	623b      	str	r3, [r7, #32]
 80006ca:	e007      	b.n	80006dc <Timer_Get_Input_Clock+0x48>
  } else {
    pclk = HAL_RCC_GetPCLK1Freq();
 80006cc:	f002 fdc2 	bl	8003254 <HAL_RCC_GetPCLK1Freq>
 80006d0:	6278      	str	r0, [r7, #36]	@ 0x24
    if (clk.APB1CLKDivider != RCC_HCLK_DIV1) mul = 2;
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <Timer_Get_Input_Clock+0x48>
 80006d8:	2302      	movs	r3, #2
 80006da:	623b      	str	r3, [r7, #32]
  }
  return pclk * mul;
 80006dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006de:	6a3a      	ldr	r2, [r7, #32]
 80006e0:	fb02 f303 	mul.w	r3, r2, r3
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3728      	adds	r7, #40	@ 0x28
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40012c00 	.word	0x40012c00

080006f0 <Steppers_Enable>:

/*********** DM542 (STEP/DIR) ***********/
static void Steppers_Enable(bool en_low_active)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	4603      	mov	r3, r0
 80006f8:	71fb      	strb	r3, [r7, #7]
  if (en_low_active) HAL_GPIO_WritePin(DM542_EN_Port, DM542_EN_Pin, GPIO_PIN_RESET);
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d006      	beq.n	800070e <Steppers_Enable+0x1e>
 8000700:	2200      	movs	r2, #0
 8000702:	2110      	movs	r1, #16
 8000704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000708:	f001 fb9a 	bl	8001e40 <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(DM542_EN_Port, DM542_EN_Pin, GPIO_PIN_SET);
}
 800070c:	e005      	b.n	800071a <Steppers_Enable+0x2a>
  else               HAL_GPIO_WritePin(DM542_EN_Port, DM542_EN_Pin, GPIO_PIN_SET);
 800070e:	2201      	movs	r2, #1
 8000710:	2110      	movs	r1, #16
 8000712:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000716:	f001 fb93 	bl	8001e40 <HAL_GPIO_WritePin>
}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <Steppers_SetDir>:

static void Steppers_SetDir(uint8_t dir)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
  g_step_dir = (dir ? 1 : 0);
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	2b00      	cmp	r3, #0
 8000732:	bf14      	ite	ne
 8000734:	2301      	movne	r3, #1
 8000736:	2300      	moveq	r3, #0
 8000738:	b2db      	uxtb	r3, r3
 800073a:	461a      	mov	r2, r3
 800073c:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <Steppers_SetDir+0x40>)
 800073e:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(DM542_DIR_Port, DM542_DIR_Pin, g_step_dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000740:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <Steppers_SetDir+0x40>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	b2db      	uxtb	r3, r3
 8000746:	2b00      	cmp	r3, #0
 8000748:	bf14      	ite	ne
 800074a:	2301      	movne	r3, #1
 800074c:	2300      	moveq	r3, #0
 800074e:	b2db      	uxtb	r3, r3
 8000750:	461a      	mov	r2, r3
 8000752:	2102      	movs	r1, #2
 8000754:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000758:	f001 fb72 	bl	8001e40 <HAL_GPIO_WritePin>
}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	200000a4 	.word	0x200000a4

08000768 <Steppers_SetStepFreq_Hz>:

// PWM STEP a frecuencia deseada, garantizando pulso >= ~3us
static HAL_StatusTypeDef Steppers_SetStepFreq_Hz(float f_hz)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b08e      	sub	sp, #56	@ 0x38
 800076c:	af00      	add	r7, sp, #0
 800076e:	ed87 0a01 	vstr	s0, [r7, #4]
  if (f_hz <= 0.0f) {
 8000772:	edd7 7a01 	vldr	s15, [r7, #4]
 8000776:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800077a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077e:	d809      	bhi.n	8000794 <Steppers_SetStepFreq_Hz+0x2c>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000780:	2100      	movs	r1, #0
 8000782:	48ad      	ldr	r0, [pc, #692]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 8000784:	f003 f95c 	bl	8003a40 <HAL_TIM_PWM_Stop>
    g_step_freq_hz = 0.0f;
 8000788:	4bac      	ldr	r3, [pc, #688]	@ (8000a3c <Steppers_SetStepFreq_Hz+0x2d4>)
 800078a:	f04f 0200 	mov.w	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 8000790:	2300      	movs	r3, #0
 8000792:	e14c      	b.n	8000a2e <Steppers_SetStepFreq_Hz+0x2c6>
  }

  if (f_hz < cfg.fstep_min_hz) f_hz = cfg.fstep_min_hz;
 8000794:	4baa      	ldr	r3, [pc, #680]	@ (8000a40 <Steppers_SetStepFreq_Hz+0x2d8>)
 8000796:	edd3 7a07 	vldr	s15, [r3, #28]
 800079a:	ed97 7a01 	vldr	s14, [r7, #4]
 800079e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80007a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007a6:	d502      	bpl.n	80007ae <Steppers_SetStepFreq_Hz+0x46>
 80007a8:	4ba5      	ldr	r3, [pc, #660]	@ (8000a40 <Steppers_SetStepFreq_Hz+0x2d8>)
 80007aa:	69db      	ldr	r3, [r3, #28]
 80007ac:	607b      	str	r3, [r7, #4]
  if (f_hz > cfg.fstep_max_hz) f_hz = cfg.fstep_max_hz;
 80007ae:	4ba4      	ldr	r3, [pc, #656]	@ (8000a40 <Steppers_SetStepFreq_Hz+0x2d8>)
 80007b0:	edd3 7a08 	vldr	s15, [r3, #32]
 80007b4:	ed97 7a01 	vldr	s14, [r7, #4]
 80007b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80007bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007c0:	dd02      	ble.n	80007c8 <Steppers_SetStepFreq_Hz+0x60>
 80007c2:	4b9f      	ldr	r3, [pc, #636]	@ (8000a40 <Steppers_SetStepFreq_Hz+0x2d8>)
 80007c4:	6a1b      	ldr	r3, [r3, #32]
 80007c6:	607b      	str	r3, [r7, #4]

  const uint32_t tim_clk = TIM2_Clk_Hz;
 80007c8:	4b9e      	ldr	r3, [pc, #632]	@ (8000a44 <Steppers_SetStepFreq_Hz+0x2dc>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	61fb      	str	r3, [r7, #28]
  uint32_t best_psc = 0, best_arr = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80007d2:	2300      	movs	r3, #0
 80007d4:	633b      	str	r3, [r7, #48]	@ 0x30
  float err_min = 1e9f;
 80007d6:	4b9c      	ldr	r3, [pc, #624]	@ (8000a48 <Steppers_SetStepFreq_Hz+0x2e0>)
 80007d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  for (uint32_t psc = 0; psc <= 0xFFFF; psc++) {
 80007da:	2300      	movs	r3, #0
 80007dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80007de:	e079      	b.n	80008d4 <Steppers_SetStepFreq_Hz+0x16c>
    float arr_f = (tim_clk / ((psc + 1.0f) * f_hz)) - 1.0f;
 80007e0:	69fb      	ldr	r3, [r7, #28]
 80007e2:	ee07 3a90 	vmov	s15, r3
 80007e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80007ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007ec:	ee07 3a90 	vmov	s15, r3
 80007f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80007f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80007fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8000800:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000804:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000808:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800080c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000810:	edc7 7a06 	vstr	s15, [r7, #24]
    if (arr_f < 1.0f || arr_f > 65534.0f) continue;
 8000814:	edd7 7a06 	vldr	s15, [r7, #24]
 8000818:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800081c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000824:	d452      	bmi.n	80008cc <Steppers_SetStepFreq_Hz+0x164>
 8000826:	edd7 7a06 	vldr	s15, [r7, #24]
 800082a:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8000a4c <Steppers_SetStepFreq_Hz+0x2e4>
 800082e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000836:	dc49      	bgt.n	80008cc <Steppers_SetStepFreq_Hz+0x164>
    uint32_t arr = (uint32_t)lroundf(arr_f);
 8000838:	ed97 0a06 	vldr	s0, [r7, #24]
 800083c:	f005 fa62 	bl	8005d04 <lroundf>
 8000840:	4603      	mov	r3, r0
 8000842:	617b      	str	r3, [r7, #20]
    float f_real = tim_clk / ((psc + 1.0f) * (arr + 1.0f));
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	ee07 3a90 	vmov	s15, r3
 800084a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800084e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000850:	ee07 3a90 	vmov	s15, r3
 8000854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000858:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800085c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	ee07 3a90 	vmov	s15, r3
 8000866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800086a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800086e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000872:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000876:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800087a:	edc7 7a04 	vstr	s15, [r7, #16]
    float err = fabsf((f_real - f_hz) / f_hz);
 800087e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000882:	edd7 7a01 	vldr	s15, [r7, #4]
 8000886:	ee77 6a67 	vsub.f32	s13, s14, s15
 800088a:	ed97 7a01 	vldr	s14, [r7, #4]
 800088e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000892:	eef0 7ae7 	vabs.f32	s15, s15
 8000896:	edc7 7a03 	vstr	s15, [r7, #12]
    if (err < err_min) { err_min = err; best_psc = psc; best_arr = arr; if (err < 5e-4f) break; }
 800089a:	ed97 7a03 	vldr	s14, [r7, #12]
 800089e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80008a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80008a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008aa:	d510      	bpl.n	80008ce <Steppers_SetStepFreq_Hz+0x166>
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80008b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80008b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80008bc:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8000a50 <Steppers_SetStepFreq_Hz+0x2e8>
 80008c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008c8:	d409      	bmi.n	80008de <Steppers_SetStepFreq_Hz+0x176>
 80008ca:	e000      	b.n	80008ce <Steppers_SetStepFreq_Hz+0x166>
    if (arr_f < 1.0f || arr_f > 65534.0f) continue;
 80008cc:	bf00      	nop
  for (uint32_t psc = 0; psc <= 0xFFFF; psc++) {
 80008ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008d0:	3301      	adds	r3, #1
 80008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80008da:	d381      	bcc.n	80007e0 <Steppers_SetStepFreq_Hz+0x78>
 80008dc:	e000      	b.n	80008e0 <Steppers_SetStepFreq_Hz+0x178>
    if (err < err_min) { err_min = err; best_psc = psc; best_arr = arr; if (err < 5e-4f) break; }
 80008de:	bf00      	nop
  }
  if (err_min >= 1e8f) return HAL_ERROR;
 80008e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80008e4:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8000a54 <Steppers_SetStepFreq_Hz+0x2ec>
 80008e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008f0:	db01      	blt.n	80008f6 <Steppers_SetStepFreq_Hz+0x18e>
 80008f2:	2301      	movs	r3, #1
 80008f4:	e09b      	b.n	8000a2e <Steppers_SetStepFreq_Hz+0x2c6>

  uint32_t ccr = (best_arr + 1) / 2; // 50%
 80008f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008f8:	3301      	adds	r3, #1
 80008fa:	085b      	lsrs	r3, r3, #1
 80008fc:	627b      	str	r3, [r7, #36]	@ 0x24
  // Asegurar ancho de pulso >= 3us
  float t_high = ((ccr) * (best_psc + 1.0f)) / (float)tim_clk;
 80008fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000900:	ee07 3a90 	vmov	s15, r3
 8000904:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800090a:	ee07 3a90 	vmov	s15, r3
 800090e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000912:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800091a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	ee07 3a90 	vmov	s15, r3
 8000924:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000928:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800092c:	edc7 7a02 	vstr	s15, [r7, #8]
  if (t_high < 3e-6f) {
 8000930:	edd7 7a02 	vldr	s15, [r7, #8]
 8000934:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8000a58 <Steppers_SetStepFreq_Hz+0x2f0>
 8000938:	eef4 7ac7 	vcmpe.f32	s15, s14
 800093c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000940:	d526      	bpl.n	8000990 <Steppers_SetStepFreq_Hz+0x228>
    uint32_t min_ccr = (uint32_t)ceilf(3e-6f * tim_clk / (best_psc + 1.0f));
 8000942:	69fb      	ldr	r3, [r7, #28]
 8000944:	ee07 3a90 	vmov	s15, r3
 8000948:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800094c:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8000a58 <Steppers_SetStepFreq_Hz+0x2f0>
 8000950:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000956:	ee07 3a90 	vmov	s15, r3
 800095a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800095e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000966:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800096a:	eeb0 0a66 	vmov.f32	s0, s13
 800096e:	f005 f9f7 	bl	8005d60 <ceilf>
 8000972:	eef0 7a40 	vmov.f32	s15, s0
 8000976:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800097a:	ee17 3a90 	vmov	r3, s15
 800097e:	623b      	str	r3, [r7, #32]
    if (min_ccr > best_arr) min_ccr = best_arr;
 8000980:	6a3a      	ldr	r2, [r7, #32]
 8000982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000984:	429a      	cmp	r2, r3
 8000986:	d901      	bls.n	800098c <Steppers_SetStepFreq_Hz+0x224>
 8000988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800098a:	623b      	str	r3, [r7, #32]
    ccr = min_ccr;
 800098c:	6a3b      	ldr	r3, [r7, #32]
 800098e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  __HAL_TIM_DISABLE(&htim2);
 8000990:	4b29      	ldr	r3, [pc, #164]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	6a1a      	ldr	r2, [r3, #32]
 8000996:	f241 1311 	movw	r3, #4369	@ 0x1111
 800099a:	4013      	ands	r3, r2
 800099c:	2b00      	cmp	r3, #0
 800099e:	d10f      	bne.n	80009c0 <Steppers_SetStepFreq_Hz+0x258>
 80009a0:	4b25      	ldr	r3, [pc, #148]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	6a1a      	ldr	r2, [r3, #32]
 80009a6:	f240 4344 	movw	r3, #1092	@ 0x444
 80009aa:	4013      	ands	r3, r2
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d107      	bne.n	80009c0 <Steppers_SetStepFreq_Hz+0x258>
 80009b0:	4b21      	ldr	r3, [pc, #132]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	4b20      	ldr	r3, [pc, #128]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f022 0201 	bic.w	r2, r2, #1
 80009be:	601a      	str	r2, [r3, #0]
  htim2.Instance->PSC  = best_psc;
 80009c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80009c6:	629a      	str	r2, [r3, #40]	@ 0x28
  htim2.Instance->ARR  = best_arr;
 80009c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80009ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim2.Instance->CCR1 = ccr;
 80009d0:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009d6:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_ENABLE(&htim2);
 80009d8:	4b17      	ldr	r3, [pc, #92]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f042 0201 	orr.w	r2, r2, #1
 80009e6:	601a      	str	r2, [r3, #0]

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80009e8:	2100      	movs	r1, #0
 80009ea:	4813      	ldr	r0, [pc, #76]	@ (8000a38 <Steppers_SetStepFreq_Hz+0x2d0>)
 80009ec:	f002 ff1c 	bl	8003828 <HAL_TIM_PWM_Start>
  g_step_freq_hz = tim_clk / ((best_psc + 1.0f) * (best_arr + 1.0f));
 80009f0:	69fb      	ldr	r3, [r7, #28]
 80009f2:	ee07 3a90 	vmov	s15, r3
 80009f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80009fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009fc:	ee07 3a90 	vmov	s15, r3
 8000a00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a08:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a0e:	ee07 3a90 	vmov	s15, r3
 8000a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a16:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8000a1a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000a1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a26:	4b05      	ldr	r3, [pc, #20]	@ (8000a3c <Steppers_SetStepFreq_Hz+0x2d4>)
 8000a28:	edc3 7a00 	vstr	s15, [r3]
  return HAL_OK;
 8000a2c:	2300      	movs	r3, #0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3738      	adds	r7, #56	@ 0x38
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200000f8 	.word	0x200000f8
 8000a3c:	200000a8 	.word	0x200000a8
 8000a40:	20000000 	.word	0x20000000
 8000a44:	2000009c 	.word	0x2000009c
 8000a48:	4e6e6b28 	.word	0x4e6e6b28
 8000a4c:	477ffe00 	.word	0x477ffe00
 8000a50:	3a03126f 	.word	0x3a03126f
 8000a54:	4cbebc20 	.word	0x4cbebc20
 8000a58:	3649539c 	.word	0x3649539c

08000a5c <HBridge_SetMode>:


typedef enum { HBR_COAST = 0, HBR_BRAKE, HBR_FWD, HBR_REV } HBrMode;

static inline void HBridge_SetMode(HBrMode m)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
  switch (m) {
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	2b03      	cmp	r3, #3
 8000a6a:	d012      	beq.n	8000a92 <HBridge_SetMode+0x36>
 8000a6c:	2b03      	cmp	r3, #3
 8000a6e:	dc2a      	bgt.n	8000ac6 <HBridge_SetMode+0x6a>
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d01b      	beq.n	8000aac <HBridge_SetMode+0x50>
 8000a74:	2b02      	cmp	r3, #2
 8000a76:	d126      	bne.n	8000ac6 <HBridge_SetMode+0x6a>
    case HBR_FWD:
      HAL_GPIO_WritePin(L298_IN1_GPIO_Port, L298_IN1_Pin, GPIO_PIN_SET);
 8000a78:	2201      	movs	r2, #1
 8000a7a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a7e:	481a      	ldr	r0, [pc, #104]	@ (8000ae8 <HBridge_SetMode+0x8c>)
 8000a80:	f001 f9de 	bl	8001e40 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L298_IN2_GPIO_Port, L298_IN2_Pin, GPIO_PIN_RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a8a:	4817      	ldr	r0, [pc, #92]	@ (8000ae8 <HBridge_SetMode+0x8c>)
 8000a8c:	f001 f9d8 	bl	8001e40 <HAL_GPIO_WritePin>
      break;
 8000a90:	e026      	b.n	8000ae0 <HBridge_SetMode+0x84>
    case HBR_REV:
      HAL_GPIO_WritePin(L298_IN1_GPIO_Port, L298_IN1_Pin, GPIO_PIN_RESET);
 8000a92:	2200      	movs	r2, #0
 8000a94:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a98:	4813      	ldr	r0, [pc, #76]	@ (8000ae8 <HBridge_SetMode+0x8c>)
 8000a9a:	f001 f9d1 	bl	8001e40 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L298_IN2_GPIO_Port, L298_IN2_Pin, GPIO_PIN_SET);
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000aa4:	4810      	ldr	r0, [pc, #64]	@ (8000ae8 <HBridge_SetMode+0x8c>)
 8000aa6:	f001 f9cb 	bl	8001e40 <HAL_GPIO_WritePin>
      break;
 8000aaa:	e019      	b.n	8000ae0 <HBridge_SetMode+0x84>
    case HBR_BRAKE:
      HAL_GPIO_WritePin(L298_IN1_GPIO_Port, L298_IN1_Pin, GPIO_PIN_SET);
 8000aac:	2201      	movs	r2, #1
 8000aae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ab2:	480d      	ldr	r0, [pc, #52]	@ (8000ae8 <HBridge_SetMode+0x8c>)
 8000ab4:	f001 f9c4 	bl	8001e40 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L298_IN2_GPIO_Port, L298_IN2_Pin, GPIO_PIN_SET);
 8000ab8:	2201      	movs	r2, #1
 8000aba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000abe:	480a      	ldr	r0, [pc, #40]	@ (8000ae8 <HBridge_SetMode+0x8c>)
 8000ac0:	f001 f9be 	bl	8001e40 <HAL_GPIO_WritePin>
      break;
 8000ac4:	e00c      	b.n	8000ae0 <HBridge_SetMode+0x84>
    default: // HBR_COAST
      HAL_GPIO_WritePin(L298_IN1_GPIO_Port, L298_IN1_Pin, GPIO_PIN_RESET);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000acc:	4806      	ldr	r0, [pc, #24]	@ (8000ae8 <HBridge_SetMode+0x8c>)
 8000ace:	f001 f9b7 	bl	8001e40 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L298_IN2_GPIO_Port, L298_IN2_Pin, GPIO_PIN_RESET);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ad8:	4803      	ldr	r0, [pc, #12]	@ (8000ae8 <HBridge_SetMode+0x8c>)
 8000ada:	f001 f9b1 	bl	8001e40 <HAL_GPIO_WritePin>
      break;
 8000ade:	bf00      	nop
  }
}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	48000400 	.word	0x48000400

08000aec <HBridge_SetPWM_Duty>:



/*********** H-Bridge con TIM2 CH3 (PA9) ***********/
static HAL_StatusTypeDef HBridge_SetPWM_Duty(float duty_0_to_1)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	ed87 0a01 	vstr	s0, [r7, #4]
  if (duty_0_to_1 < 0.0f) duty_0_to_1 = 0.0f;
 8000af6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000afa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b02:	d502      	bpl.n	8000b0a <HBridge_SetPWM_Duty+0x1e>
 8000b04:	f04f 0300 	mov.w	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
  if (duty_0_to_1 > 1.0f) duty_0_to_1 = 1.0f;
 8000b0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b1a:	dd02      	ble.n	8000b22 <HBridge_SetPWM_Duty+0x36>
 8000b1c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000b20:	607b      	str	r3, [r7, #4]

  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim2);
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <HBridge_SetPWM_Duty+0x70>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b28:	60fb      	str	r3, [r7, #12]
  uint32_t ccr = (uint32_t)lroundf(duty_0_to_1 * (float)arr);
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	ee07 3a90 	vmov	s15, r3
 8000b30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b34:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b3c:	eeb0 0a67 	vmov.f32	s0, s15
 8000b40:	f005 f8e0 	bl	8005d04 <lroundf>
 8000b44:	4603      	mov	r3, r0
 8000b46:	60bb      	str	r3, [r7, #8]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, ccr);
 8000b48:	4b04      	ldr	r3, [pc, #16]	@ (8000b5c <HBridge_SetPWM_Duty+0x70>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	68ba      	ldr	r2, [r7, #8]
 8000b4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  return HAL_OK;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	200000f8 	.word	0x200000f8

08000b60 <HBridge_Start>:

static HAL_StatusTypeDef HBridge_Start(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  return HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000b64:	2108      	movs	r1, #8
 8000b66:	4803      	ldr	r0, [pc, #12]	@ (8000b74 <HBridge_Start+0x14>)
 8000b68:	f002 fe5e 	bl	8003828 <HAL_TIM_PWM_Start>
 8000b6c:	4603      	mov	r3, r0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	200000f8 	.word	0x200000f8

08000b78 <DC_SetSpeed_0to1>:
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
}


static void DC_SetSpeed_0to1(float duty)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	ed87 0a01 	vstr	s0, [r7, #4]
  // Limitar duty a [0, 1]
  if (duty < 0.0f) duty = 0.0f;
 8000b82:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b8e:	d502      	bpl.n	8000b96 <DC_SetSpeed_0to1+0x1e>
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	607b      	str	r3, [r7, #4]
  if (duty > 1.0f) duty = 1.0f;
 8000b96:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ba6:	dd02      	ble.n	8000bae <DC_SetSpeed_0to1+0x36>
 8000ba8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000bac:	607b      	str	r3, [r7, #4]

  HBridge_SetPWM_Duty(duty);
 8000bae:	ed97 0a01 	vldr	s0, [r7, #4]
 8000bb2:	f7ff ff9b 	bl	8000aec <HBridge_SetPWM_Duty>
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <DC_StartForward>:

static void DC_StartForward(float duty)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b082      	sub	sp, #8
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	ed87 0a01 	vstr	s0, [r7, #4]
  DC_SetSpeed_0to1(duty);     // fija el duty
 8000bc8:	ed97 0a01 	vldr	s0, [r7, #4]
 8000bcc:	f7ff ffd4 	bl	8000b78 <DC_SetSpeed_0to1>
  HBridge_SetMode(HBR_FWD);   // IN1=1, IN2=0
 8000bd0:	2002      	movs	r0, #2
 8000bd2:	f7ff ff43 	bl	8000a5c <HBridge_SetMode>
  HBridge_Start();            // arranca el PWM en TIM2_CH3
 8000bd6:	f7ff ffc3 	bl	8000b60 <HBridge_Start>
}
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <HomeSensor_IsActive>:


// Sensor inductivo: activo en 0 (salida a 0 cuando está en HOME)

static inline uint8_t HomeSensor_IsActive(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HOME_GPIO_Port, HOME_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 8000be8:	2120      	movs	r1, #32
 8000bea:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <HomeSensor_IsActive+0x1c>)
 8000bec:	f001 f910 	bl	8001e10 <HAL_GPIO_ReadPin>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	bf0c      	ite	eq
 8000bf6:	2301      	moveq	r3, #1
 8000bf8:	2300      	movne	r3, #0
 8000bfa:	b2db      	uxtb	r3, r3
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	48000400 	.word	0x48000400

08000c04 <Compute_Stepper_Freq_From_DC>:


// Calcula la frecuencia de STEP (Hz) a partir de la config de bobinado
// Idea: por cada vuelta del carrete (RPM), el carro avanza aprox 1 diámetro de hilo.
static float Compute_Stepper_Freq_From_DC(const BobbinConfig *c)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  // Vueltas del carrete por segundo
  float rev_per_s = c->dc_target_rpm / 60.0f;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	ed93 7a05 	vldr	s14, [r3, #20]
 8000c12:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8000c90 <Compute_Stepper_Freq_From_DC+0x8c>
 8000c16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c1a:	edc7 7a04 	vstr	s15, [r7, #16]

  // Velocidad lineal del carro para que avance 1 diámetro de hilo por vuelta del carrete
  float traverse_mm_per_s = c->wire_diameter_mm * rev_per_s;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c24:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c2c:	edc7 7a03 	vstr	s15, [r7, #12]

  // Pasos por mm del eje del carro
  float k_steps_mm = steps_per_mm(c);
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	f7ff fd0f 	bl	8000654 <steps_per_mm>
 8000c36:	ed87 0a02 	vstr	s0, [r7, #8]

  // Frecuencia de pasos necesaria
  float f = traverse_mm_per_s * k_steps_mm;
 8000c3a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000c3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c46:	edc7 7a05 	vstr	s15, [r7, #20]

  // Clampeo a los límites configurados
  if (f < c->fstep_min_hz) f = c->fstep_min_hz;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	edd3 7a07 	vldr	s15, [r3, #28]
 8000c50:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c5c:	d502      	bpl.n	8000c64 <Compute_Stepper_Freq_From_DC+0x60>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	69db      	ldr	r3, [r3, #28]
 8000c62:	617b      	str	r3, [r7, #20]
  if (f > c->fstep_max_hz) f = c->fstep_max_hz;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	edd3 7a08 	vldr	s15, [r3, #32]
 8000c6a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c76:	dd02      	ble.n	8000c7e <Compute_Stepper_Freq_From_DC+0x7a>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6a1b      	ldr	r3, [r3, #32]
 8000c7c:	617b      	str	r3, [r7, #20]

  return f;
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	ee07 3a90 	vmov	s15, r3
}
 8000c84:	eeb0 0a67 	vmov.f32	s0, s15
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	42700000 	.word	0x42700000

08000c94 <Button_Read>:


// Lee el botón de START (Nucleo B1 en PC13, activo en 0 lógico)
static uint8_t Button_Read(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
  GPIO_PinState st = HAL_GPIO_ReadPin(BUTTON_Port, BUTTON_Pin);
 8000c9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c9e:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <Button_Read+0x28>)
 8000ca0:	f001 f8b6 	bl	8001e10 <HAL_GPIO_ReadPin>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	71fb      	strb	r3, [r7, #7]
  // En las Nucleo el botón está a 1 sin apretar y va a 0 al apretar
  return (st == GPIO_PIN_RESET) ? 1 : 0;
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	bf0c      	ite	eq
 8000cae:	2301      	moveq	r3, #1
 8000cb0:	2300      	movne	r3, #0
 8000cb2:	b2db      	uxtb	r3, r3
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	48000800 	.word	0x48000800

08000cc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 8000cc6:	f000 fd7d 	bl	80017c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cca:	f000 f873 	bl	8000db4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cce:	f000 f9fd 	bl	80010cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000cd2:	f000 f9cb 	bl	800106c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000cd6:	f000 f8d1 	bl	8000e7c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000cda:	f000 f95f 	bl	8000f9c <MX_TIM2_Init>



  // Guardar clocks de los timers (útil para el cálculo de frecuencia del STEP)

  TIM2_Clk_Hz = Timer_Get_Input_Clock(&htim2);
 8000cde:	482b      	ldr	r0, [pc, #172]	@ (8000d8c <main+0xcc>)
 8000ce0:	f7ff fcd8 	bl	8000694 <Timer_Get_Input_Clock>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4a2a      	ldr	r2, [pc, #168]	@ (8000d90 <main+0xd0>)
 8000ce8:	6013      	str	r3, [r2, #0]
  TIM1_Clk_Hz = Timer_Get_Input_Clock(&htim1);
 8000cea:	482a      	ldr	r0, [pc, #168]	@ (8000d94 <main+0xd4>)
 8000cec:	f7ff fcd2 	bl	8000694 <Timer_Get_Input_Clock>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	4a29      	ldr	r2, [pc, #164]	@ (8000d98 <main+0xd8>)
 8000cf4:	6013      	str	r3, [r2, #0]

  // DM542: habilitar driver y fijar sentido hacia HOME
  Steppers_Enable(true);          // EN activo en bajo (ajustar si tu driver es al revés)
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	f7ff fcfa 	bl	80006f0 <Steppers_Enable>
  Steppers_SetDir(0);             // 0 ó 1 → elegí el que vaya "hacia el sensor HOME"
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f7ff fd11 	bl	8000724 <Steppers_SetDir>
  Steppers_SetStepFreq_Hz(0.0f);  // arrancamos parado, Machine_Task lo pone en marcha
 8000d02:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8000d9c <main+0xdc>
 8000d06:	f7ff fd2f 	bl	8000768 <Steppers_SetStepFreq_Hz>


  // Motor DC del carrete: arrancar hacia adelante al duty configurado
  DC_StartForward(cfg.hbridge_duty_0_to_1);
 8000d0a:	4b25      	ldr	r3, [pc, #148]	@ (8000da0 <main+0xe0>)
 8000d0c:	edd3 7a06 	vldr	s15, [r3, #24]
 8000d10:	eeb0 0a67 	vmov.f32	s0, s15
 8000d14:	f7ff ff53 	bl	8000bbe <DC_StartForward>


  // Calcular límites virtuales de recorrido a partir de la config de usuario
  float k_steps_per_mm = steps_per_mm(&cfg);
 8000d18:	4821      	ldr	r0, [pc, #132]	@ (8000da0 <main+0xe0>)
 8000d1a:	f7ff fc9b 	bl	8000654 <steps_per_mm>
 8000d1e:	ed87 0a01 	vstr	s0, [r7, #4]
  g_min_steps = 0;
 8000d22:	4b20      	ldr	r3, [pc, #128]	@ (8000da4 <main+0xe4>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
  g_max_steps = (int32_t)lroundf(cfg.traverse_width_mm * k_steps_per_mm);
 8000d28:	4b1d      	ldr	r3, [pc, #116]	@ (8000da0 <main+0xe0>)
 8000d2a:	ed93 7a02 	vldr	s14, [r3, #8]
 8000d2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d36:	eeb0 0a67 	vmov.f32	s0, s15
 8000d3a:	f004 ffe3 	bl	8005d04 <lroundf>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	4a19      	ldr	r2, [pc, #100]	@ (8000da8 <main+0xe8>)
 8000d42:	6013      	str	r3, [r2, #0]
  g_pos_steps = 0;                // después de HOME, este será nuestro origen
 8000d44:	4b19      	ldr	r3, [pc, #100]	@ (8000dac <main+0xec>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]

  // Habilitar interrupción de actualización de TIM2 para contar pasos
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8000d4a:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <main+0xcc>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f06f 0201 	mvn.w	r2, #1
 8000d52:	611a      	str	r2, [r3, #16]
  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8000d54:	4b0d      	ldr	r3, [pc, #52]	@ (8000d8c <main+0xcc>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	68da      	ldr	r2, [r3, #12]
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <main+0xcc>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f042 0201 	orr.w	r2, r2, #1
 8000d62:	60da      	str	r2, [r3, #12]

  // Estado inicial de la máquina: arrancamos haciendo HOMING
  g_state = STATE_HOMING;
 8000d64:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <main+0xf0>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	701a      	strb	r2, [r3, #0]
  // H-bridge del carrete: modo y duty inicial
  // Si querés el DC apagado durante homing:
  //   HBridge_SetMode(HBR_COAST);
  //   HBridge_SetPWM_Duty(0.0f);
  // Si querés que ya gire:
  HBridge_SetMode(HBR_FWD);
 8000d6a:	2002      	movs	r0, #2
 8000d6c:	f7ff fe76 	bl	8000a5c <HBridge_SetMode>
  HBridge_SetPWM_Duty(cfg.hbridge_duty_0_to_1);
 8000d70:	4b0b      	ldr	r3, [pc, #44]	@ (8000da0 <main+0xe0>)
 8000d72:	edd3 7a06 	vldr	s15, [r3, #24]
 8000d76:	eeb0 0a67 	vmov.f32	s0, s15
 8000d7a:	f7ff feb7 	bl	8000aec <HBridge_SetPWM_Duty>

	// Máquina de estados principal:
	// - STATE_HOMING: buscar sensor HOME y fijar origen
	// - STATE_IDLE: quieto esperando orden
	// - STATE_RUNNING: (lo llenamos después con el programa de bobinado)
	Machine_Task();
 8000d7e:	f000 fa3d 	bl	80011fc <Machine_Task>

	// Pequeño delay para no saturar la CPU ni el bus
	HAL_Delay(10);
 8000d82:	200a      	movs	r0, #10
 8000d84:	f000 fd84 	bl	8001890 <HAL_Delay>
	Machine_Task();
 8000d88:	bf00      	nop
 8000d8a:	e7f8      	b.n	8000d7e <main+0xbe>
 8000d8c:	200000f8 	.word	0x200000f8
 8000d90:	2000009c 	.word	0x2000009c
 8000d94:	200000ac 	.word	0x200000ac
 8000d98:	200000a0 	.word	0x200000a0
 8000d9c:	00000000 	.word	0x00000000
 8000da0:	20000000 	.word	0x20000000
 8000da4:	200001d0 	.word	0x200001d0
 8000da8:	200001d4 	.word	0x200001d4
 8000dac:	200001cc 	.word	0x200001cc
 8000db0:	200001d9 	.word	0x200001d9

08000db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b0a6      	sub	sp, #152	@ 0x98
 8000db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dba:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000dbe:	2228      	movs	r2, #40	@ 0x28
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f004 fb20 	bl	8005408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dc8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd8:	1d3b      	adds	r3, r7, #4
 8000dda:	2258      	movs	r2, #88	@ 0x58
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4618      	mov	r0, r3
 8000de0:	f004 fb12 	bl	8005408 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000de4:	2302      	movs	r3, #2
 8000de6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000de8:	2301      	movs	r3, #1
 8000dea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dec:	2310      	movs	r3, #16
 8000dee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000df2:	2302      	movs	r3, #2
 8000df4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000df8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000dfc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e00:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e04:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e0e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000e12:	4618      	mov	r0, r3
 8000e14:	f001 f82c 	bl	8001e70 <HAL_RCC_OscConfig>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e1e:	f000 faf5 	bl	800140c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e22:	230f      	movs	r3, #15
 8000e24:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e26:	2302      	movs	r3, #2
 8000e28:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e32:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e34:	2300      	movs	r3, #0
 8000e36:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e38:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f002 f83a 	bl	8002eb8 <HAL_RCC_ClockConfig>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e4a:	f000 fadf 	bl	800140c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 8000e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e78 <SystemClock_Config+0xc4>)
 8000e50:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e52:	2300      	movs	r3, #0
 8000e54:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000e56:	2300      	movs	r3, #0
 8000e58:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e5e:	1d3b      	adds	r3, r7, #4
 8000e60:	4618      	mov	r0, r3
 8000e62:	f002 fa6d 	bl	8003340 <HAL_RCCEx_PeriphCLKConfig>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000e6c:	f000 face 	bl	800140c <Error_Handler>
  }
}
 8000e70:	bf00      	nop
 8000e72:	3798      	adds	r7, #152	@ 0x98
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	00101002 	.word	0x00101002

08000e7c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b096      	sub	sp, #88	@ 0x58
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e82:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e8e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	609a      	str	r2, [r3, #8]
 8000e9a:	60da      	str	r2, [r3, #12]
 8000e9c:	611a      	str	r2, [r3, #16]
 8000e9e:	615a      	str	r2, [r3, #20]
 8000ea0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	222c      	movs	r2, #44	@ 0x2c
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f004 faad 	bl	8005408 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000eae:	4b39      	ldr	r3, [pc, #228]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000eb0:	4a39      	ldr	r2, [pc, #228]	@ (8000f98 <MX_TIM1_Init+0x11c>)
 8000eb2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000eb4:	4b37      	ldr	r3, [pc, #220]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eba:	4b36      	ldr	r3, [pc, #216]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8000ec0:	4b34      	ldr	r3, [pc, #208]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000ec2:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000ec6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec8:	4b32      	ldr	r3, [pc, #200]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ece:	4b31      	ldr	r3, [pc, #196]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ed4:	4b2f      	ldr	r3, [pc, #188]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000ed6:	2280      	movs	r2, #128	@ 0x80
 8000ed8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000eda:	482e      	ldr	r0, [pc, #184]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000edc:	f002 fc4c 	bl	8003778 <HAL_TIM_PWM_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000ee6:	f000 fa91 	bl	800140c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eea:	2300      	movs	r3, #0
 8000eec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ef6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000efa:	4619      	mov	r1, r3
 8000efc:	4825      	ldr	r0, [pc, #148]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000efe:	f003 fc4f 	bl	80047a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000f08:	f000 fa80 	bl	800140c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f0c:	2360      	movs	r3, #96	@ 0x60
 8000f0e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 1800;
 8000f10:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 8000f14:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f16:	2300      	movs	r3, #0
 8000f18:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f22:	2300      	movs	r3, #0
 8000f24:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f26:	2300      	movs	r3, #0
 8000f28:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f2a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f2e:	2200      	movs	r2, #0
 8000f30:	4619      	mov	r1, r3
 8000f32:	4818      	ldr	r0, [pc, #96]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000f34:	f002 ff22 	bl	8003d7c <HAL_TIM_PWM_ConfigChannel>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8000f3e:	f000 fa65 	bl	800140c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f5a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f60:	2300      	movs	r3, #0
 8000f62:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f68:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	4619      	mov	r1, r3
 8000f76:	4807      	ldr	r0, [pc, #28]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000f78:	f003 fc9e 	bl	80048b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8000f82:	f000 fa43 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f86:	4803      	ldr	r0, [pc, #12]	@ (8000f94 <MX_TIM1_Init+0x118>)
 8000f88:	f000 faa2 	bl	80014d0 <HAL_TIM_MspPostInit>

}
 8000f8c:	bf00      	nop
 8000f8e:	3758      	adds	r7, #88	@ 0x58
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200000ac 	.word	0x200000ac
 8000f98:	40012c00 	.word	0x40012c00

08000f9c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	@ 0x28
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa2:	f107 031c 	add.w	r3, r7, #28
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fae:	463b      	mov	r3, r7
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
 8000fbc:	615a      	str	r2, [r3, #20]
 8000fbe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fc0:	4b29      	ldr	r3, [pc, #164]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8000fc2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000fc8:	4b27      	ldr	r3, [pc, #156]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fce:	4b26      	ldr	r3, [pc, #152]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7199;
 8000fd4:	4b24      	ldr	r3, [pc, #144]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8000fd6:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000fda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fdc:	4b22      	ldr	r3, [pc, #136]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fe2:	4b21      	ldr	r3, [pc, #132]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8000fe4:	2280      	movs	r2, #128	@ 0x80
 8000fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000fe8:	481f      	ldr	r0, [pc, #124]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8000fea:	f002 fbc5 	bl	8003778 <HAL_TIM_PWM_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000ff4:	f000 fa0a 	bl	800140c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001000:	f107 031c 	add.w	r3, r7, #28
 8001004:	4619      	mov	r1, r3
 8001006:	4818      	ldr	r0, [pc, #96]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8001008:	f003 fbca 	bl	80047a0 <HAL_TIMEx_MasterConfigSynchronization>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001012:	f000 f9fb 	bl	800140c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001016:	2360      	movs	r3, #96	@ 0x60
 8001018:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 3600;
 800101a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800101e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001020:	2300      	movs	r3, #0
 8001022:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001024:	2300      	movs	r3, #0
 8001026:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001028:	463b      	mov	r3, r7
 800102a:	2200      	movs	r2, #0
 800102c:	4619      	mov	r1, r3
 800102e:	480e      	ldr	r0, [pc, #56]	@ (8001068 <MX_TIM2_Init+0xcc>)
 8001030:	f002 fea4 	bl	8003d7c <HAL_TIM_PWM_ConfigChannel>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800103a:	f000 f9e7 	bl	800140c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001042:	463b      	mov	r3, r7
 8001044:	2208      	movs	r2, #8
 8001046:	4619      	mov	r1, r3
 8001048:	4807      	ldr	r0, [pc, #28]	@ (8001068 <MX_TIM2_Init+0xcc>)
 800104a:	f002 fe97 	bl	8003d7c <HAL_TIM_PWM_ConfigChannel>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001054:	f000 f9da 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001058:	4803      	ldr	r0, [pc, #12]	@ (8001068 <MX_TIM2_Init+0xcc>)
 800105a:	f000 fa39 	bl	80014d0 <HAL_TIM_MspPostInit>

}
 800105e:	bf00      	nop
 8001060:	3728      	adds	r7, #40	@ 0x28
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	200000f8 	.word	0x200000f8

0800106c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001070:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 8001072:	4a15      	ldr	r2, [pc, #84]	@ (80010c8 <MX_USART2_UART_Init+0x5c>)
 8001074:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001076:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 8001078:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800107c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800107e:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001084:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001090:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 8001092:	220c      	movs	r2, #12
 8001094:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001096:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 8001098:	2200      	movs	r2, #0
 800109a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800109c:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 800109e:	2200      	movs	r2, #0
 80010a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010a2:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ae:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <MX_USART2_UART_Init+0x58>)
 80010b0:	f003 fca6 	bl	8004a00 <HAL_UART_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010ba:	f000 f9a7 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000144 	.word	0x20000144
 80010c8:	40004400 	.word	0x40004400

080010cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	4b43      	ldr	r3, [pc, #268]	@ (80011f0 <MX_GPIO_Init+0x124>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	4a42      	ldr	r2, [pc, #264]	@ (80011f0 <MX_GPIO_Init+0x124>)
 80010e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80010ec:	6153      	str	r3, [r2, #20]
 80010ee:	4b40      	ldr	r3, [pc, #256]	@ (80011f0 <MX_GPIO_Init+0x124>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fa:	4b3d      	ldr	r3, [pc, #244]	@ (80011f0 <MX_GPIO_Init+0x124>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	4a3c      	ldr	r2, [pc, #240]	@ (80011f0 <MX_GPIO_Init+0x124>)
 8001100:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001104:	6153      	str	r3, [r2, #20]
 8001106:	4b3a      	ldr	r3, [pc, #232]	@ (80011f0 <MX_GPIO_Init+0x124>)
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b37      	ldr	r3, [pc, #220]	@ (80011f0 <MX_GPIO_Init+0x124>)
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	4a36      	ldr	r2, [pc, #216]	@ (80011f0 <MX_GPIO_Init+0x124>)
 8001118:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800111c:	6153      	str	r3, [r2, #20]
 800111e:	4b34      	ldr	r3, [pc, #208]	@ (80011f0 <MX_GPIO_Init+0x124>)
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b31      	ldr	r3, [pc, #196]	@ (80011f0 <MX_GPIO_Init+0x124>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	4a30      	ldr	r2, [pc, #192]	@ (80011f0 <MX_GPIO_Init+0x124>)
 8001130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001134:	6153      	str	r3, [r2, #20]
 8001136:	4b2e      	ldr	r3, [pc, #184]	@ (80011f0 <MX_GPIO_Init+0x124>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DM542_DIR_Pin|DM542_EN_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	2132      	movs	r1, #50	@ 0x32
 8001146:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114a:	f000 fe79 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L298_IN1_Pin|L298_IN2_Pin, GPIO_PIN_RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8001154:	4827      	ldr	r0, [pc, #156]	@ (80011f4 <MX_GPIO_Init+0x128>)
 8001156:	f000 fe73 	bl	8001e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800115a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800115e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001160:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001164:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	4821      	ldr	r0, [pc, #132]	@ (80011f8 <MX_GPIO_Init+0x12c>)
 8001172:	f000 fcc3 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pins : DM542_DIR_Pin DM542_EN_Pin */
  GPIO_InitStruct.Pin = DM542_DIR_Pin|DM542_EN_Pin;
 8001176:	2312      	movs	r3, #18
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117a:	2301      	movs	r3, #1
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001182:	2300      	movs	r3, #0
 8001184:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001190:	f000 fcb4 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001194:	2320      	movs	r3, #32
 8001196:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001198:	2301      	movs	r3, #1
 800119a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800119c:	2301      	movs	r3, #1
 800119e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a0:	2300      	movs	r3, #0
 80011a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	4619      	mov	r1, r3
 80011aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ae:	f000 fca5 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pins : L298_IN1_Pin L298_IN2_Pin */
  GPIO_InitStruct.Pin = L298_IN1_Pin|L298_IN2_Pin;
 80011b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b8:	2301      	movs	r3, #1
 80011ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c0:	2300      	movs	r3, #0
 80011c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4619      	mov	r1, r3
 80011ca:	480a      	ldr	r0, [pc, #40]	@ (80011f4 <MX_GPIO_Init+0x128>)
 80011cc:	f000 fc96 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : HOME_Pin */
  GPIO_InitStruct.Pin = HOME_Pin;
 80011d0:	2320      	movs	r3, #32
 80011d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HOME_GPIO_Port, &GPIO_InitStruct);
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	4619      	mov	r1, r3
 80011e2:	4804      	ldr	r0, [pc, #16]	@ (80011f4 <MX_GPIO_Init+0x128>)
 80011e4:	f000 fc8a 	bl	8001afc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011e8:	bf00      	nop
 80011ea:	3728      	adds	r7, #40	@ 0x28
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40021000 	.word	0x40021000
 80011f4:	48000400 	.word	0x48000400
 80011f8:	48000800 	.word	0x48000800

080011fc <Machine_Task>:

/* USER CODE BEGIN 4 */

// Tarea principal de la máquina de estados
static void Machine_Task(void)
{
 80011fc:	b5b0      	push	{r4, r5, r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
  switch (g_state) {
 8001202:	4b61      	ldr	r3, [pc, #388]	@ (8001388 <Machine_Task+0x18c>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	b2db      	uxtb	r3, r3
 8001208:	2b02      	cmp	r3, #2
 800120a:	f000 8091 	beq.w	8001330 <Machine_Task+0x134>
 800120e:	2b02      	cmp	r3, #2
 8001210:	f300 80ad 	bgt.w	800136e <Machine_Task+0x172>
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <Machine_Task+0x22>
 8001218:	2b01      	cmp	r3, #1
 800121a:	d02f      	beq.n	800127c <Machine_Task+0x80>
 800121c:	e0a7      	b.n	800136e <Machine_Task+0x172>

  case STATE_HOMING:


    debug_printf("[HOMING] HOME=%d pos=%ld\r\n",
                   HomeSensor_IsActive(),
 800121e:	f7ff fce1 	bl	8000be4 <HomeSensor_IsActive>
 8001222:	4603      	mov	r3, r0
    debug_printf("[HOMING] HOME=%d pos=%ld\r\n",
 8001224:	4619      	mov	r1, r3
 8001226:	4b59      	ldr	r3, [pc, #356]	@ (800138c <Machine_Task+0x190>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	461a      	mov	r2, r3
 800122c:	4858      	ldr	r0, [pc, #352]	@ (8001390 <Machine_Task+0x194>)
 800122e:	f7ff f9eb 	bl	8000608 <debug_printf>
                   g_pos_steps);

	// 1) Asegurar dirección hacia el sensor HOME
    //    Elegí el sentido correcto según cómo esté montado.
    Steppers_SetDir(0);                         // 0 o 1, el que vaya "hacia HOME"
 8001232:	2000      	movs	r0, #0
 8001234:	f7ff fa76 	bl	8000724 <Steppers_SetDir>

    // 2) Asegurar que el stepper esté moviéndose a velocidad de homing
    Steppers_SetStepFreq_Hz(FSTEP_HOME_HZ);
 8001238:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 8001394 <Machine_Task+0x198>
 800123c:	f7ff fa94 	bl	8000768 <Steppers_SetStepFreq_Hz>

    // 3) Chequear sensor HOME
    if (HomeSensor_IsActive()) {
 8001240:	f7ff fcd0 	bl	8000be4 <HomeSensor_IsActive>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	f000 8095 	beq.w	8001376 <Machine_Task+0x17a>
      // Llegamos al sensor: detener stepper y fijar origen
      Steppers_SetStepFreq_Hz(0.0f);
 800124c:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 8001398 <Machine_Task+0x19c>
 8001250:	f7ff fa8a 	bl	8000768 <Steppers_SetStepFreq_Hz>
      HAL_Delay(700);
 8001254:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001258:	f000 fb1a 	bl	8001890 <HAL_Delay>
      g_pos_steps = 0;
 800125c:	4b4b      	ldr	r3, [pc, #300]	@ (800138c <Machine_Task+0x190>)
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
      g_min_steps = 0;      // podés redefinir límites acá si querés
 8001262:	4b4e      	ldr	r3, [pc, #312]	@ (800139c <Machine_Task+0x1a0>)
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
      // g_max_steps ya lo calculaste antes con traverse_width_mm

      // Más adelante acá podés hacer un backoff (retroceder unos pasos)
      // si necesitás separar del sensor físico.

      debug_printf("[HOMING] Detectado HOME. pos=0\r\n");
 8001268:	484d      	ldr	r0, [pc, #308]	@ (80013a0 <Machine_Task+0x1a4>)
 800126a:	f7ff f9cd 	bl	8000608 <debug_printf>
	  g_state = STATE_IDLE;
 800126e:	4b46      	ldr	r3, [pc, #280]	@ (8001388 <Machine_Task+0x18c>)
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
	  debug_printf(">> Cambio de estado: IDLE\r\n");
 8001274:	484b      	ldr	r0, [pc, #300]	@ (80013a4 <Machine_Task+0x1a8>)
 8001276:	f7ff f9c7 	bl	8000608 <debug_printf>


    }
    break;
 800127a:	e07c      	b.n	8001376 <Machine_Task+0x17a>

  case STATE_IDLE:
  {

    debug_printf("[IDLE] pos=%ld backoff=%d HOME=%d\r\n",
 800127c:	4b43      	ldr	r3, [pc, #268]	@ (800138c <Machine_Task+0x190>)
 800127e:	681c      	ldr	r4, [r3, #0]
 8001280:	4b49      	ldr	r3, [pc, #292]	@ (80013a8 <Machine_Task+0x1ac>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	461d      	mov	r5, r3
                   g_pos_steps, s_backoff_done, HomeSensor_IsActive());
 8001286:	f7ff fcad 	bl	8000be4 <HomeSensor_IsActive>
 800128a:	4603      	mov	r3, r0
    debug_printf("[IDLE] pos=%ld backoff=%d HOME=%d\r\n",
 800128c:	462a      	mov	r2, r5
 800128e:	4621      	mov	r1, r4
 8001290:	4846      	ldr	r0, [pc, #280]	@ (80013ac <Machine_Task+0x1b0>)
 8001292:	f7ff f9b9 	bl	8000608 <debug_printf>

    // 1) Si todavía NO hicimos el backoff de 0,5 cm desde HOME, lo hacemos acá
    if (!s_backoff_done)
 8001296:	4b44      	ldr	r3, [pc, #272]	@ (80013a8 <Machine_Task+0x1ac>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d129      	bne.n	80012f2 <Machine_Task+0xf6>
    {
      // Dirección opuesta a HOME (alejarse del sensor)
      Steppers_SetDir(1);    // si ves que va al lado equivocado, cambiá a 0
 800129e:	2001      	movs	r0, #1
 80012a0:	f7ff fa40 	bl	8000724 <Steppers_SetDir>

      // Velocidad suave para posicionamiento
      Steppers_SetStepFreq_Hz(FSTEP_HOME_HZ);
 80012a4:	ed9f 0a3b 	vldr	s0, [pc, #236]	@ 8001394 <Machine_Task+0x198>
 80012a8:	f7ff fa5e 	bl	8000768 <Steppers_SetStepFreq_Hz>

      // Cuántos pasos equivalen a 0,5 cm = 5 mm
      float k_spmm = steps_per_mm(&cfg);
 80012ac:	4840      	ldr	r0, [pc, #256]	@ (80013b0 <Machine_Task+0x1b4>)
 80012ae:	f7ff f9d1 	bl	8000654 <steps_per_mm>
 80012b2:	ed87 0a01 	vstr	s0, [r7, #4]
      int32_t target_steps = (int32_t)lroundf(5.0f * k_spmm);
 80012b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80012ba:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80012be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c2:	eeb0 0a67 	vmov.f32	s0, s15
 80012c6:	f004 fd1d 	bl	8005d04 <lroundf>
 80012ca:	6038      	str	r0, [r7, #0]

      // g_pos_steps lo está actualizando la IRQ de TIM2 según la dirección
      if (g_pos_steps >= target_steps)
 80012cc:	4b2f      	ldr	r3, [pc, #188]	@ (800138c <Machine_Task+0x190>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	dc51      	bgt.n	800137a <Machine_Task+0x17e>
      {
        // Ya recorrimos el medio centímetro → frenar y marcar como hecho
        Steppers_SetStepFreq_Hz(0.0f);
 80012d6:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8001398 <Machine_Task+0x19c>
 80012da:	f7ff fa45 	bl	8000768 <Steppers_SetStepFreq_Hz>
        s_backoff_done = 1;
 80012de:	4b32      	ldr	r3, [pc, #200]	@ (80013a8 <Machine_Task+0x1ac>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	701a      	strb	r2, [r3, #0]
        debug_printf("[IDLE] Backoff DONE pos=%ld\r\n", g_pos_steps);
 80012e4:	4b29      	ldr	r3, [pc, #164]	@ (800138c <Machine_Task+0x190>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4619      	mov	r1, r3
 80012ea:	4832      	ldr	r0, [pc, #200]	@ (80013b4 <Machine_Task+0x1b8>)
 80012ec:	f7ff f98c 	bl	8000608 <debug_printf>
      }

      // Seguimos en STATE_IDLE hasta completar el backoff
      break;
 80012f0:	e043      	b.n	800137a <Machine_Task+0x17e>
    }

    // 2) Backoff ya hecho → quieto, esperando START
    Steppers_SetStepFreq_Hz(0.0f);
 80012f2:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 8001398 <Machine_Task+0x19c>
 80012f6:	f7ff fa37 	bl	8000768 <Steppers_SetStepFreq_Hz>

    if (Button_Read())
 80012fa:	f7ff fccb 	bl	8000c94 <Button_Read>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d03c      	beq.n	800137e <Machine_Task+0x182>
    {
      // Botón START apretado → calcular frecuencia ideal desde los datos del bobinado
      float f = Compute_Stepper_Freq_From_DC(&cfg);
 8001304:	482a      	ldr	r0, [pc, #168]	@ (80013b0 <Machine_Task+0x1b4>)
 8001306:	f7ff fc7d 	bl	8000c04 <Compute_Stepper_Freq_From_DC>
 800130a:	ed87 0a02 	vstr	s0, [r7, #8]

      // Nos aseguramos de ir alejándonos de HOME
      Steppers_SetDir(1);        // mismo comentario, invertí si hace falta
 800130e:	2001      	movs	r0, #1
 8001310:	f7ff fa08 	bl	8000724 <Steppers_SetDir>
      Steppers_SetStepFreq_Hz(f);
 8001314:	ed97 0a02 	vldr	s0, [r7, #8]
 8001318:	f7ff fa26 	bl	8000768 <Steppers_SetStepFreq_Hz>

      debug_printf("[IDLE] START detectado -> RUNNING\r\n");
 800131c:	4826      	ldr	r0, [pc, #152]	@ (80013b8 <Machine_Task+0x1bc>)
 800131e:	f7ff f973 	bl	8000608 <debug_printf>

      g_state = STATE_RUNNING;
 8001322:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <Machine_Task+0x18c>)
 8001324:	2202      	movs	r2, #2
 8001326:	701a      	strb	r2, [r3, #0]
      debug_printf(">> Cambio de estado: RUNNING\r\n");
 8001328:	4824      	ldr	r0, [pc, #144]	@ (80013bc <Machine_Task+0x1c0>)
 800132a:	f7ff f96d 	bl	8000608 <debug_printf>
    }
    break;
 800132e:	e026      	b.n	800137e <Machine_Task+0x182>
  }

  case STATE_RUNNING:
  {

	  DC_StartForward(cfg.hbridge_duty_0_to_1);
 8001330:	4b1f      	ldr	r3, [pc, #124]	@ (80013b0 <Machine_Task+0x1b4>)
 8001332:	edd3 7a06 	vldr	s15, [r3, #24]
 8001336:	eeb0 0a67 	vmov.f32	s0, s15
 800133a:	f7ff fc40 	bl	8000bbe <DC_StartForward>

    // Velocidad siempre calculada desde los parámetros de bobinado
    float f = Compute_Stepper_Freq_From_DC(&cfg);
 800133e:	481c      	ldr	r0, [pc, #112]	@ (80013b0 <Machine_Task+0x1b4>)
 8001340:	f7ff fc60 	bl	8000c04 <Compute_Stepper_Freq_From_DC>
 8001344:	ed87 0a03 	vstr	s0, [r7, #12]

    // Dirección de avance (alejándose de HOME)
    Steppers_SetDir(1);            // invertir si ves que va para el otro lado
 8001348:	2001      	movs	r0, #1
 800134a:	f7ff f9eb 	bl	8000724 <Steppers_SetDir>

    // Aplicar frecuencia calculada
    Steppers_SetStepFreq_Hz(f);
 800134e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001352:	f7ff fa09 	bl	8000768 <Steppers_SetStepFreq_Hz>


    debug_printf("[RUNNING] pos=%ld fstep=%.1f\r\n",
 8001356:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <Machine_Task+0x190>)
 8001358:	681c      	ldr	r4, [r3, #0]
 800135a:	68f8      	ldr	r0, [r7, #12]
 800135c:	f7ff f8fc 	bl	8000558 <__aeabi_f2d>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4621      	mov	r1, r4
 8001366:	4816      	ldr	r0, [pc, #88]	@ (80013c0 <Machine_Task+0x1c4>)
 8001368:	f7ff f94e 	bl	8000608 <debug_printf>
                 g_pos_steps, f);
    // TODO:
    //  - Implementar límites entre g_min_steps y g_max_steps
    //  - Hacer rebote (cambiar dirección en los extremos)
    //  - Contar capas y al terminar → g_state = STATE_IDLE;
    break;
 800136c:	e008      	b.n	8001380 <Machine_Task+0x184>
  }

  default:
    g_state = STATE_HOMING;
 800136e:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <Machine_Task+0x18c>)
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
    break;
 8001374:	e004      	b.n	8001380 <Machine_Task+0x184>
    break;
 8001376:	bf00      	nop
 8001378:	e002      	b.n	8001380 <Machine_Task+0x184>
      break;
 800137a:	bf00      	nop
 800137c:	e000      	b.n	8001380 <Machine_Task+0x184>
    break;
 800137e:	bf00      	nop
  }
}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bdb0      	pop	{r4, r5, r7, pc}
 8001388:	200001d9 	.word	0x200001d9
 800138c:	200001cc 	.word	0x200001cc
 8001390:	08005dfc 	.word	0x08005dfc
 8001394:	43960000 	.word	0x43960000
 8001398:	00000000 	.word	0x00000000
 800139c:	200001d0 	.word	0x200001d0
 80013a0:	08005e18 	.word	0x08005e18
 80013a4:	08005e3c 	.word	0x08005e3c
 80013a8:	200001d8 	.word	0x200001d8
 80013ac:	08005e58 	.word	0x08005e58
 80013b0:	20000000 	.word	0x20000000
 80013b4:	08005e7c 	.word	0x08005e7c
 80013b8:	08005e9c 	.word	0x08005e9c
 80013bc:	08005ec0 	.word	0x08005ec0
 80013c0:	08005ee0 	.word	0x08005ee0

080013c4 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013d4:	d10f      	bne.n	80013f6 <HAL_TIM_PeriodElapsedCallback+0x32>
  {
    // Siempre actualizamos la posición del carro
    if (g_step_dir)
 80013d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d005      	beq.n	80013ec <HAL_TIM_PeriodElapsedCallback+0x28>
      g_pos_steps++;
 80013e0:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	3301      	adds	r3, #1
 80013e6:	4a08      	ldr	r2, [pc, #32]	@ (8001408 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013e8:	6013      	str	r3, [r2, #0]
      g_pos_steps = g_min_steps;
      Steppers_SetDir(1);
    }
#endif
  }
}
 80013ea:	e004      	b.n	80013f6 <HAL_TIM_PeriodElapsedCallback+0x32>
      g_pos_steps--;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	3b01      	subs	r3, #1
 80013f2:	4a05      	ldr	r2, [pc, #20]	@ (8001408 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013f4:	6013      	str	r3, [r2, #0]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	200000a4 	.word	0x200000a4
 8001408:	200001cc 	.word	0x200001cc

0800140c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001410:	b672      	cpsid	i
}
 8001412:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <Error_Handler+0x8>

08001418 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <HAL_MspInit+0x44>)
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	4a0e      	ldr	r2, [pc, #56]	@ (800145c <HAL_MspInit+0x44>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6193      	str	r3, [r2, #24]
 800142a:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <HAL_MspInit+0x44>)
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	4b09      	ldr	r3, [pc, #36]	@ (800145c <HAL_MspInit+0x44>)
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	4a08      	ldr	r2, [pc, #32]	@ (800145c <HAL_MspInit+0x44>)
 800143c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001440:	61d3      	str	r3, [r2, #28]
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <HAL_MspInit+0x44>)
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800144e:	2007      	movs	r0, #7
 8001450:	f000 fb12 	bl	8001a78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40021000 	.word	0x40021000

08001460 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a16      	ldr	r2, [pc, #88]	@ (80014c8 <HAL_TIM_PWM_MspInit+0x68>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d10c      	bne.n	800148c <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001472:	4b16      	ldr	r3, [pc, #88]	@ (80014cc <HAL_TIM_PWM_MspInit+0x6c>)
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	4a15      	ldr	r2, [pc, #84]	@ (80014cc <HAL_TIM_PWM_MspInit+0x6c>)
 8001478:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800147c:	6193      	str	r3, [r2, #24]
 800147e:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <HAL_TIM_PWM_MspInit+0x6c>)
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800148a:	e018      	b.n	80014be <HAL_TIM_PWM_MspInit+0x5e>
  else if(htim_pwm->Instance==TIM2)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001494:	d113      	bne.n	80014be <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001496:	4b0d      	ldr	r3, [pc, #52]	@ (80014cc <HAL_TIM_PWM_MspInit+0x6c>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a0c      	ldr	r2, [pc, #48]	@ (80014cc <HAL_TIM_PWM_MspInit+0x6c>)
 800149c:	f043 0301 	orr.w	r3, r3, #1
 80014a0:	61d3      	str	r3, [r2, #28]
 80014a2:	4b0a      	ldr	r3, [pc, #40]	@ (80014cc <HAL_TIM_PWM_MspInit+0x6c>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2100      	movs	r1, #0
 80014b2:	201c      	movs	r0, #28
 80014b4:	f000 faeb 	bl	8001a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014b8:	201c      	movs	r0, #28
 80014ba:	f000 fb04 	bl	8001ac6 <HAL_NVIC_EnableIRQ>
}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40012c00 	.word	0x40012c00
 80014cc:	40021000 	.word	0x40021000

080014d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08a      	sub	sp, #40	@ 0x28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a3b      	ldr	r2, [pc, #236]	@ (80015dc <HAL_TIM_MspPostInit+0x10c>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d13b      	bne.n	800156a <HAL_TIM_MspPostInit+0x9a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	4b3b      	ldr	r3, [pc, #236]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	4a3a      	ldr	r2, [pc, #232]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 80014f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014fc:	6153      	str	r3, [r2, #20]
 80014fe:	4b38      	ldr	r3, [pc, #224]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001506:	613b      	str	r3, [r7, #16]
 8001508:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800150a:	4b35      	ldr	r3, [pc, #212]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	4a34      	ldr	r2, [pc, #208]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 8001510:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001514:	6153      	str	r3, [r2, #20]
 8001516:	4b32      	ldr	r3, [pc, #200]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001522:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	2302      	movs	r3, #2
 800152a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	2300      	movs	r3, #0
 8001532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001534:	2306      	movs	r3, #6
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4619      	mov	r1, r3
 800153e:	4829      	ldr	r0, [pc, #164]	@ (80015e4 <HAL_TIM_MspPostInit+0x114>)
 8001540:	f000 fadc 	bl	8001afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = L298_ENA_Pin;
 8001544:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001556:	2306      	movs	r3, #6
 8001558:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L298_ENA_GPIO_Port, &GPIO_InitStruct);
 800155a:	f107 0314 	add.w	r3, r7, #20
 800155e:	4619      	mov	r1, r3
 8001560:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001564:	f000 faca 	bl	8001afc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001568:	e033      	b.n	80015d2 <HAL_TIM_MspPostInit+0x102>
  else if(htim->Instance==TIM2)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001572:	d12e      	bne.n	80015d2 <HAL_TIM_MspPostInit+0x102>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001574:	4b1a      	ldr	r3, [pc, #104]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	4a19      	ldr	r2, [pc, #100]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 800157a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800157e:	6153      	str	r3, [r2, #20]
 8001580:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <HAL_TIM_MspPostInit+0x110>)
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800158c:	2301      	movs	r3, #1
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800159c:	2301      	movs	r3, #1
 800159e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015aa:	f000 faa7 	bl	8001afc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b4:	2302      	movs	r3, #2
 80015b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015bc:	2300      	movs	r3, #0
 80015be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 80015c0:	230a      	movs	r3, #10
 80015c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ce:	f000 fa95 	bl	8001afc <HAL_GPIO_Init>
}
 80015d2:	bf00      	nop
 80015d4:	3728      	adds	r7, #40	@ 0x28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40012c00 	.word	0x40012c00
 80015e0:	40021000 	.word	0x40021000
 80015e4:	48000400 	.word	0x48000400

080015e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	@ 0x28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a17      	ldr	r2, [pc, #92]	@ (8001664 <HAL_UART_MspInit+0x7c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d128      	bne.n	800165c <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800160a:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <HAL_UART_MspInit+0x80>)
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	4a16      	ldr	r2, [pc, #88]	@ (8001668 <HAL_UART_MspInit+0x80>)
 8001610:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001614:	61d3      	str	r3, [r2, #28]
 8001616:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <HAL_UART_MspInit+0x80>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <HAL_UART_MspInit+0x80>)
 8001624:	695b      	ldr	r3, [r3, #20]
 8001626:	4a10      	ldr	r2, [pc, #64]	@ (8001668 <HAL_UART_MspInit+0x80>)
 8001628:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800162c:	6153      	str	r3, [r2, #20]
 800162e:	4b0e      	ldr	r3, [pc, #56]	@ (8001668 <HAL_UART_MspInit+0x80>)
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800163a:	230c      	movs	r3, #12
 800163c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163e:	2302      	movs	r3, #2
 8001640:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2300      	movs	r3, #0
 8001648:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800164a:	2307      	movs	r3, #7
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	4619      	mov	r1, r3
 8001654:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001658:	f000 fa50 	bl	8001afc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800165c:	bf00      	nop
 800165e:	3728      	adds	r7, #40	@ 0x28
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40004400 	.word	0x40004400
 8001668:	40021000 	.word	0x40021000

0800166c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <NMI_Handler+0x4>

08001674 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <HardFault_Handler+0x4>

0800167c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <MemManage_Handler+0x4>

08001684 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <BusFault_Handler+0x4>

0800168c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <UsageFault_Handler+0x4>

08001694 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016a2:	b480      	push	{r7}
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr

080016be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c2:	f000 f8c5 	bl	8001850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <TIM2_IRQHandler+0x10>)
 80016d2:	f002 fa51 	bl	8003b78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	200000f8 	.word	0x200000f8

080016e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016e8:	4a14      	ldr	r2, [pc, #80]	@ (800173c <_sbrk+0x5c>)
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <_sbrk+0x60>)
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f4:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <_sbrk+0x64>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d102      	bne.n	8001702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <_sbrk+0x64>)
 80016fe:	4a12      	ldr	r2, [pc, #72]	@ (8001748 <_sbrk+0x68>)
 8001700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001702:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <_sbrk+0x64>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	429a      	cmp	r2, r3
 800170e:	d207      	bcs.n	8001720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001710:	f003 fe82 	bl	8005418 <__errno>
 8001714:	4603      	mov	r3, r0
 8001716:	220c      	movs	r2, #12
 8001718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800171e:	e009      	b.n	8001734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001720:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <_sbrk+0x64>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001726:	4b07      	ldr	r3, [pc, #28]	@ (8001744 <_sbrk+0x64>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	4a05      	ldr	r2, [pc, #20]	@ (8001744 <_sbrk+0x64>)
 8001730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001732:	68fb      	ldr	r3, [r7, #12]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20010000 	.word	0x20010000
 8001740:	00000400 	.word	0x00000400
 8001744:	200001dc 	.word	0x200001dc
 8001748:	20000330 	.word	0x20000330

0800174c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <SystemInit+0x20>)
 8001752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001756:	4a05      	ldr	r2, [pc, #20]	@ (800176c <SystemInit+0x20>)
 8001758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800175c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001770:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017a8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001774:	f7ff ffea 	bl	800174c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001778:	480c      	ldr	r0, [pc, #48]	@ (80017ac <LoopForever+0x6>)
  ldr r1, =_edata
 800177a:	490d      	ldr	r1, [pc, #52]	@ (80017b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800177c:	4a0d      	ldr	r2, [pc, #52]	@ (80017b4 <LoopForever+0xe>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a0a      	ldr	r2, [pc, #40]	@ (80017b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001790:	4c0a      	ldr	r4, [pc, #40]	@ (80017bc <LoopForever+0x16>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800179e:	f003 fe41 	bl	8005424 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017a2:	f7ff fa8d 	bl	8000cc0 <main>

080017a6 <LoopForever>:

LoopForever:
    b LoopForever
 80017a6:	e7fe      	b.n	80017a6 <LoopForever>
ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017a8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b0:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80017b4:	08005f7c 	.word	0x08005f7c
  ldr r2, =_sbss
 80017b8:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80017bc:	2000032c 	.word	0x2000032c

080017c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017c0:	e7fe      	b.n	80017c0 <ADC1_2_IRQHandler>
	...

080017c4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c8:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <HAL_Init+0x28>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a07      	ldr	r2, [pc, #28]	@ (80017ec <HAL_Init+0x28>)
 80017ce:	f043 0310 	orr.w	r3, r3, #16
 80017d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d4:	2003      	movs	r0, #3
 80017d6:	f000 f94f 	bl	8001a78 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017da:	2000      	movs	r0, #0
 80017dc:	f000 f808 	bl	80017f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e0:	f7ff fe1a 	bl	8001418 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40022000 	.word	0x40022000

080017f0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f8:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <HAL_InitTick+0x54>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <HAL_InitTick+0x58>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4619      	mov	r1, r3
 8001802:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001806:	fbb3 f3f1 	udiv	r3, r3, r1
 800180a:	fbb2 f3f3 	udiv	r3, r2, r3
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f967 	bl	8001ae2 <HAL_SYSTICK_Config>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e00e      	b.n	800183c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b0f      	cmp	r3, #15
 8001822:	d80a      	bhi.n	800183a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001824:	2200      	movs	r2, #0
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800182c:	f000 f92f 	bl	8001a8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001830:	4a06      	ldr	r2, [pc, #24]	@ (800184c <HAL_InitTick+0x5c>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001836:	2300      	movs	r3, #0
 8001838:	e000      	b.n	800183c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
}
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000024 	.word	0x20000024
 8001848:	2000002c 	.word	0x2000002c
 800184c:	20000028 	.word	0x20000028

08001850 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001854:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <HAL_IncTick+0x20>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	461a      	mov	r2, r3
 800185a:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <HAL_IncTick+0x24>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4413      	add	r3, r2
 8001860:	4a04      	ldr	r2, [pc, #16]	@ (8001874 <HAL_IncTick+0x24>)
 8001862:	6013      	str	r3, [r2, #0]
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	2000002c 	.word	0x2000002c
 8001874:	200001e0 	.word	0x200001e0

08001878 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return uwTick;  
 800187c:	4b03      	ldr	r3, [pc, #12]	@ (800188c <HAL_GetTick+0x14>)
 800187e:	681b      	ldr	r3, [r3, #0]
}
 8001880:	4618      	mov	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	200001e0 	.word	0x200001e0

08001890 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001898:	f7ff ffee 	bl	8001878 <HAL_GetTick>
 800189c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018a8:	d005      	beq.n	80018b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018aa:	4b0a      	ldr	r3, [pc, #40]	@ (80018d4 <HAL_Delay+0x44>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4413      	add	r3, r2
 80018b4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80018b6:	bf00      	nop
 80018b8:	f7ff ffde 	bl	8001878 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d8f7      	bhi.n	80018b8 <HAL_Delay+0x28>
  {
  }
}
 80018c8:	bf00      	nop
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	2000002c 	.word	0x2000002c

080018d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e8:	4b0c      	ldr	r3, [pc, #48]	@ (800191c <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018f4:	4013      	ands	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001900:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800190a:	4a04      	ldr	r2, [pc, #16]	@ (800191c <__NVIC_SetPriorityGrouping+0x44>)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	60d3      	str	r3, [r2, #12]
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001924:	4b04      	ldr	r3, [pc, #16]	@ (8001938 <__NVIC_GetPriorityGrouping+0x18>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0307 	and.w	r3, r3, #7
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	2b00      	cmp	r3, #0
 800194c:	db0b      	blt.n	8001966 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f003 021f 	and.w	r2, r3, #31
 8001954:	4907      	ldr	r1, [pc, #28]	@ (8001974 <__NVIC_EnableIRQ+0x38>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	095b      	lsrs	r3, r3, #5
 800195c:	2001      	movs	r0, #1
 800195e:	fa00 f202 	lsl.w	r2, r0, r2
 8001962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000e100 	.word	0xe000e100

08001978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	db0a      	blt.n	80019a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	490c      	ldr	r1, [pc, #48]	@ (80019c4 <__NVIC_SetPriority+0x4c>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	440b      	add	r3, r1
 800199c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a0:	e00a      	b.n	80019b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	4908      	ldr	r1, [pc, #32]	@ (80019c8 <__NVIC_SetPriority+0x50>)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	3b04      	subs	r3, #4
 80019b0:	0112      	lsls	r2, r2, #4
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	440b      	add	r3, r1
 80019b6:	761a      	strb	r2, [r3, #24]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000e100 	.word	0xe000e100
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	@ 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f1c3 0307 	rsb	r3, r3, #7
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	bf28      	it	cs
 80019ea:	2304      	movcs	r3, #4
 80019ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3304      	adds	r3, #4
 80019f2:	2b06      	cmp	r3, #6
 80019f4:	d902      	bls.n	80019fc <NVIC_EncodePriority+0x30>
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3b03      	subs	r3, #3
 80019fa:	e000      	b.n	80019fe <NVIC_EncodePriority+0x32>
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43da      	mvns	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	401a      	ands	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43d9      	mvns	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	4313      	orrs	r3, r2
         );
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3724      	adds	r7, #36	@ 0x24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
	...

08001a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a44:	d301      	bcc.n	8001a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a46:	2301      	movs	r3, #1
 8001a48:	e00f      	b.n	8001a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a74 <SysTick_Config+0x40>)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a52:	210f      	movs	r1, #15
 8001a54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a58:	f7ff ff8e 	bl	8001978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <SysTick_Config+0x40>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a62:	4b04      	ldr	r3, [pc, #16]	@ (8001a74 <SysTick_Config+0x40>)
 8001a64:	2207      	movs	r2, #7
 8001a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	e000e010 	.word	0xe000e010

08001a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff ff29 	bl	80018d8 <__NVIC_SetPriorityGrouping>
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	4603      	mov	r3, r0
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
 8001a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aa0:	f7ff ff3e 	bl	8001920 <__NVIC_GetPriorityGrouping>
 8001aa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	68b9      	ldr	r1, [r7, #8]
 8001aaa:	6978      	ldr	r0, [r7, #20]
 8001aac:	f7ff ff8e 	bl	80019cc <NVIC_EncodePriority>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff5d 	bl	8001978 <__NVIC_SetPriority>
}
 8001abe:	bf00      	nop
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	4603      	mov	r3, r0
 8001ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff31 	bl	800193c <__NVIC_EnableIRQ>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff ffa2 	bl	8001a34 <SysTick_Config>
 8001af0:	4603      	mov	r3, r0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b087      	sub	sp, #28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b0a:	e160      	b.n	8001dce <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	2101      	movs	r1, #1
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	fa01 f303 	lsl.w	r3, r1, r3
 8001b18:	4013      	ands	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f000 8152 	beq.w	8001dc8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d005      	beq.n	8001b3c <HAL_GPIO_Init+0x40>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d130      	bne.n	8001b9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	2203      	movs	r2, #3
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	693a      	ldr	r2, [r7, #16]
 8001b6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b72:	2201      	movs	r2, #1
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	091b      	lsrs	r3, r3, #4
 8001b88:	f003 0201 	and.w	r2, r3, #1
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	2b03      	cmp	r3, #3
 8001ba8:	d017      	beq.n	8001bda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	2203      	movs	r2, #3
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d123      	bne.n	8001c2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	08da      	lsrs	r2, r3, #3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3208      	adds	r2, #8
 8001bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	220f      	movs	r2, #15
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	691a      	ldr	r2, [r3, #16]
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	08da      	lsrs	r2, r3, #3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3208      	adds	r2, #8
 8001c28:	6939      	ldr	r1, [r7, #16]
 8001c2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	2203      	movs	r2, #3
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4013      	ands	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f003 0203 	and.w	r2, r3, #3
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f000 80ac 	beq.w	8001dc8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c70:	4b5e      	ldr	r3, [pc, #376]	@ (8001dec <HAL_GPIO_Init+0x2f0>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	4a5d      	ldr	r2, [pc, #372]	@ (8001dec <HAL_GPIO_Init+0x2f0>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6193      	str	r3, [r2, #24]
 8001c7c:	4b5b      	ldr	r3, [pc, #364]	@ (8001dec <HAL_GPIO_Init+0x2f0>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c88:	4a59      	ldr	r2, [pc, #356]	@ (8001df0 <HAL_GPIO_Init+0x2f4>)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	089b      	lsrs	r3, r3, #2
 8001c8e:	3302      	adds	r3, #2
 8001c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cb2:	d025      	beq.n	8001d00 <HAL_GPIO_Init+0x204>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a4f      	ldr	r2, [pc, #316]	@ (8001df4 <HAL_GPIO_Init+0x2f8>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d01f      	beq.n	8001cfc <HAL_GPIO_Init+0x200>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a4e      	ldr	r2, [pc, #312]	@ (8001df8 <HAL_GPIO_Init+0x2fc>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d019      	beq.n	8001cf8 <HAL_GPIO_Init+0x1fc>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a4d      	ldr	r2, [pc, #308]	@ (8001dfc <HAL_GPIO_Init+0x300>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d013      	beq.n	8001cf4 <HAL_GPIO_Init+0x1f8>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a4c      	ldr	r2, [pc, #304]	@ (8001e00 <HAL_GPIO_Init+0x304>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d00d      	beq.n	8001cf0 <HAL_GPIO_Init+0x1f4>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a4b      	ldr	r2, [pc, #300]	@ (8001e04 <HAL_GPIO_Init+0x308>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d007      	beq.n	8001cec <HAL_GPIO_Init+0x1f0>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a4a      	ldr	r2, [pc, #296]	@ (8001e08 <HAL_GPIO_Init+0x30c>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d101      	bne.n	8001ce8 <HAL_GPIO_Init+0x1ec>
 8001ce4:	2306      	movs	r3, #6
 8001ce6:	e00c      	b.n	8001d02 <HAL_GPIO_Init+0x206>
 8001ce8:	2307      	movs	r3, #7
 8001cea:	e00a      	b.n	8001d02 <HAL_GPIO_Init+0x206>
 8001cec:	2305      	movs	r3, #5
 8001cee:	e008      	b.n	8001d02 <HAL_GPIO_Init+0x206>
 8001cf0:	2304      	movs	r3, #4
 8001cf2:	e006      	b.n	8001d02 <HAL_GPIO_Init+0x206>
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e004      	b.n	8001d02 <HAL_GPIO_Init+0x206>
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	e002      	b.n	8001d02 <HAL_GPIO_Init+0x206>
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e000      	b.n	8001d02 <HAL_GPIO_Init+0x206>
 8001d00:	2300      	movs	r3, #0
 8001d02:	697a      	ldr	r2, [r7, #20]
 8001d04:	f002 0203 	and.w	r2, r2, #3
 8001d08:	0092      	lsls	r2, r2, #2
 8001d0a:	4093      	lsls	r3, r2
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d12:	4937      	ldr	r1, [pc, #220]	@ (8001df0 <HAL_GPIO_Init+0x2f4>)
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	089b      	lsrs	r3, r3, #2
 8001d18:	3302      	adds	r3, #2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d20:	4b3a      	ldr	r3, [pc, #232]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d44:	4a31      	ldr	r2, [pc, #196]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d4a:	4b30      	ldr	r3, [pc, #192]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	43db      	mvns	r3, r3
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d6e:	4a27      	ldr	r2, [pc, #156]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d74:	4b25      	ldr	r3, [pc, #148]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4013      	ands	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d003      	beq.n	8001d98 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d98:	4a1c      	ldr	r2, [pc, #112]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	43db      	mvns	r3, r3
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4013      	ands	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001dc2:	4a12      	ldr	r2, [pc, #72]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	f47f ae97 	bne.w	8001b0c <HAL_GPIO_Init+0x10>
  }
}
 8001dde:	bf00      	nop
 8001de0:	bf00      	nop
 8001de2:	371c      	adds	r7, #28
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40010000 	.word	0x40010000
 8001df4:	48000400 	.word	0x48000400
 8001df8:	48000800 	.word	0x48000800
 8001dfc:	48000c00 	.word	0x48000c00
 8001e00:	48001000 	.word	0x48001000
 8001e04:	48001400 	.word	0x48001400
 8001e08:	48001800 	.word	0x48001800
 8001e0c:	40010400 	.word	0x40010400

08001e10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	460b      	mov	r3, r1
 8001e1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691a      	ldr	r2, [r3, #16]
 8001e20:	887b      	ldrh	r3, [r7, #2]
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d002      	beq.n	8001e2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	73fb      	strb	r3, [r7, #15]
 8001e2c:	e001      	b.n	8001e32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	807b      	strh	r3, [r7, #2]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e50:	787b      	ldrb	r3, [r7, #1]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d003      	beq.n	8001e5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e56:	887a      	ldrh	r2, [r7, #2]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e5c:	e002      	b.n	8001e64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e5e:	887a      	ldrh	r2, [r7, #2]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e7c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e80:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d102      	bne.n	8001e96 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	f001 b80a 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	f000 8161 	beq.w	800216e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001eac:	4bae      	ldr	r3, [pc, #696]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 030c 	and.w	r3, r3, #12
 8001eb4:	2b04      	cmp	r3, #4
 8001eb6:	d00c      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001eb8:	4bab      	ldr	r3, [pc, #684]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f003 030c 	and.w	r3, r3, #12
 8001ec0:	2b08      	cmp	r3, #8
 8001ec2:	d157      	bne.n	8001f74 <HAL_RCC_OscConfig+0x104>
 8001ec4:	4ba8      	ldr	r3, [pc, #672]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001ecc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ed0:	d150      	bne.n	8001f74 <HAL_RCC_OscConfig+0x104>
 8001ed2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ed6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eda:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001ede:	fa93 f3a3 	rbit	r3, r3
 8001ee2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ee6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eea:	fab3 f383 	clz	r3, r3
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ef2:	d802      	bhi.n	8001efa <HAL_RCC_OscConfig+0x8a>
 8001ef4:	4b9c      	ldr	r3, [pc, #624]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	e015      	b.n	8001f26 <HAL_RCC_OscConfig+0xb6>
 8001efa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001efe:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f02:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001f06:	fa93 f3a3 	rbit	r3, r3
 8001f0a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001f0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f12:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001f16:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001f1a:	fa93 f3a3 	rbit	r3, r3
 8001f1e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001f22:	4b91      	ldr	r3, [pc, #580]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f26:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f2a:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001f2e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001f32:	fa92 f2a2 	rbit	r2, r2
 8001f36:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001f3a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001f3e:	fab2 f282 	clz	r2, r2
 8001f42:	b2d2      	uxtb	r2, r2
 8001f44:	f042 0220 	orr.w	r2, r2, #32
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	f002 021f 	and.w	r2, r2, #31
 8001f4e:	2101      	movs	r1, #1
 8001f50:	fa01 f202 	lsl.w	r2, r1, r2
 8001f54:	4013      	ands	r3, r2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f000 8108 	beq.w	800216c <HAL_RCC_OscConfig+0x2fc>
 8001f5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f60:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f040 80ff 	bne.w	800216c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	f000 bf9b 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f84:	d106      	bne.n	8001f94 <HAL_RCC_OscConfig+0x124>
 8001f86:	4b78      	ldr	r3, [pc, #480]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a77      	ldr	r2, [pc, #476]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	e036      	b.n	8002002 <HAL_RCC_OscConfig+0x192>
 8001f94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d10c      	bne.n	8001fbe <HAL_RCC_OscConfig+0x14e>
 8001fa4:	4b70      	ldr	r3, [pc, #448]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a6f      	ldr	r2, [pc, #444]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fae:	6013      	str	r3, [r2, #0]
 8001fb0:	4b6d      	ldr	r3, [pc, #436]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a6c      	ldr	r2, [pc, #432]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fba:	6013      	str	r3, [r2, #0]
 8001fbc:	e021      	b.n	8002002 <HAL_RCC_OscConfig+0x192>
 8001fbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fce:	d10c      	bne.n	8001fea <HAL_RCC_OscConfig+0x17a>
 8001fd0:	4b65      	ldr	r3, [pc, #404]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a64      	ldr	r2, [pc, #400]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001fd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fda:	6013      	str	r3, [r2, #0]
 8001fdc:	4b62      	ldr	r3, [pc, #392]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a61      	ldr	r2, [pc, #388]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001fe2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe6:	6013      	str	r3, [r2, #0]
 8001fe8:	e00b      	b.n	8002002 <HAL_RCC_OscConfig+0x192>
 8001fea:	4b5f      	ldr	r3, [pc, #380]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a5e      	ldr	r2, [pc, #376]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001ff0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ff4:	6013      	str	r3, [r2, #0]
 8001ff6:	4b5c      	ldr	r3, [pc, #368]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a5b      	ldr	r2, [pc, #364]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8001ffc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002000:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002002:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002006:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d054      	beq.n	80020bc <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002012:	f7ff fc31 	bl	8001878 <HAL_GetTick>
 8002016:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800201a:	e00a      	b.n	8002032 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800201c:	f7ff fc2c 	bl	8001878 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b64      	cmp	r3, #100	@ 0x64
 800202a:	d902      	bls.n	8002032 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	f000 bf3c 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>
 8002032:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002036:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800203e:	fa93 f3a3 	rbit	r3, r3
 8002042:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8002046:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800204a:	fab3 f383 	clz	r3, r3
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b3f      	cmp	r3, #63	@ 0x3f
 8002052:	d802      	bhi.n	800205a <HAL_RCC_OscConfig+0x1ea>
 8002054:	4b44      	ldr	r3, [pc, #272]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	e015      	b.n	8002086 <HAL_RCC_OscConfig+0x216>
 800205a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800205e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002062:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8002066:	fa93 f3a3 	rbit	r3, r3
 800206a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800206e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002072:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002076:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800207a:	fa93 f3a3 	rbit	r3, r3
 800207e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002082:	4b39      	ldr	r3, [pc, #228]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8002084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002086:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800208a:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 800208e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8002092:	fa92 f2a2 	rbit	r2, r2
 8002096:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800209a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800209e:	fab2 f282 	clz	r2, r2
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	f042 0220 	orr.w	r2, r2, #32
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	f002 021f 	and.w	r2, r2, #31
 80020ae:	2101      	movs	r1, #1
 80020b0:	fa01 f202 	lsl.w	r2, r1, r2
 80020b4:	4013      	ands	r3, r2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0b0      	beq.n	800201c <HAL_RCC_OscConfig+0x1ac>
 80020ba:	e058      	b.n	800216e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020bc:	f7ff fbdc 	bl	8001878 <HAL_GetTick>
 80020c0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c4:	e00a      	b.n	80020dc <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020c6:	f7ff fbd7 	bl	8001878 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b64      	cmp	r3, #100	@ 0x64
 80020d4:	d902      	bls.n	80020dc <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	f000 bee7 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>
 80020dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020e0:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80020e8:	fa93 f3a3 	rbit	r3, r3
 80020ec:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80020f0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80020fc:	d802      	bhi.n	8002104 <HAL_RCC_OscConfig+0x294>
 80020fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	e015      	b.n	8002130 <HAL_RCC_OscConfig+0x2c0>
 8002104:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002108:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002110:	fa93 f3a3 	rbit	r3, r3
 8002114:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002118:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800211c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002120:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002124:	fa93 f3a3 	rbit	r3, r3
 8002128:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800212c:	4b0e      	ldr	r3, [pc, #56]	@ (8002168 <HAL_RCC_OscConfig+0x2f8>)
 800212e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002130:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002134:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002138:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800213c:	fa92 f2a2 	rbit	r2, r2
 8002140:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8002144:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002148:	fab2 f282 	clz	r2, r2
 800214c:	b2d2      	uxtb	r2, r2
 800214e:	f042 0220 	orr.w	r2, r2, #32
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	f002 021f 	and.w	r2, r2, #31
 8002158:	2101      	movs	r1, #1
 800215a:	fa01 f202 	lsl.w	r2, r1, r2
 800215e:	4013      	ands	r3, r2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d1b0      	bne.n	80020c6 <HAL_RCC_OscConfig+0x256>
 8002164:	e003      	b.n	800216e <HAL_RCC_OscConfig+0x2fe>
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800216c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800216e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002172:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 816d 	beq.w	800245e <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002184:	4bcd      	ldr	r3, [pc, #820]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f003 030c 	and.w	r3, r3, #12
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00c      	beq.n	80021aa <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002190:	4bca      	ldr	r3, [pc, #808]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 030c 	and.w	r3, r3, #12
 8002198:	2b08      	cmp	r3, #8
 800219a:	d16e      	bne.n	800227a <HAL_RCC_OscConfig+0x40a>
 800219c:	4bc7      	ldr	r3, [pc, #796]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80021a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021a8:	d167      	bne.n	800227a <HAL_RCC_OscConfig+0x40a>
 80021aa:	2302      	movs	r3, #2
 80021ac:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80021b4:	fa93 f3a3 	rbit	r3, r3
 80021b8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80021bc:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021c0:	fab3 f383 	clz	r3, r3
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80021c8:	d802      	bhi.n	80021d0 <HAL_RCC_OscConfig+0x360>
 80021ca:	4bbc      	ldr	r3, [pc, #752]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	e013      	b.n	80021f8 <HAL_RCC_OscConfig+0x388>
 80021d0:	2302      	movs	r3, #2
 80021d2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80021da:	fa93 f3a3 	rbit	r3, r3
 80021de:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80021e2:	2302      	movs	r3, #2
 80021e4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80021e8:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80021ec:	fa93 f3a3 	rbit	r3, r3
 80021f0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80021f4:	4bb1      	ldr	r3, [pc, #708]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 80021f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f8:	2202      	movs	r2, #2
 80021fa:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80021fe:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8002202:	fa92 f2a2 	rbit	r2, r2
 8002206:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 800220a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800220e:	fab2 f282 	clz	r2, r2
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	f042 0220 	orr.w	r2, r2, #32
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	f002 021f 	and.w	r2, r2, #31
 800221e:	2101      	movs	r1, #1
 8002220:	fa01 f202 	lsl.w	r2, r1, r2
 8002224:	4013      	ands	r3, r2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00a      	beq.n	8002240 <HAL_RCC_OscConfig+0x3d0>
 800222a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800222e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d002      	beq.n	8002240 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	f000 be35 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002240:	4b9e      	ldr	r3, [pc, #632]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002248:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800224c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	691b      	ldr	r3, [r3, #16]
 8002254:	21f8      	movs	r1, #248	@ 0xf8
 8002256:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225a:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 800225e:	fa91 f1a1 	rbit	r1, r1
 8002262:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8002266:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800226a:	fab1 f181 	clz	r1, r1
 800226e:	b2c9      	uxtb	r1, r1
 8002270:	408b      	lsls	r3, r1
 8002272:	4992      	ldr	r1, [pc, #584]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 8002274:	4313      	orrs	r3, r2
 8002276:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002278:	e0f1      	b.n	800245e <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800227a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800227e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	2b00      	cmp	r3, #0
 8002288:	f000 8083 	beq.w	8002392 <HAL_RCC_OscConfig+0x522>
 800228c:	2301      	movs	r3, #1
 800228e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002292:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002296:	fa93 f3a3 	rbit	r3, r3
 800229a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 800229e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022a2:	fab3 f383 	clz	r3, r3
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80022ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	461a      	mov	r2, r3
 80022b4:	2301      	movs	r3, #1
 80022b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b8:	f7ff fade 	bl	8001878 <HAL_GetTick>
 80022bc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c0:	e00a      	b.n	80022d8 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022c2:	f7ff fad9 	bl	8001878 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d902      	bls.n	80022d8 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	f000 bde9 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>
 80022d8:	2302      	movs	r3, #2
 80022da:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80022e2:	fa93 f3a3 	rbit	r3, r3
 80022e6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80022ea:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ee:	fab3 f383 	clz	r3, r3
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80022f6:	d802      	bhi.n	80022fe <HAL_RCC_OscConfig+0x48e>
 80022f8:	4b70      	ldr	r3, [pc, #448]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	e013      	b.n	8002326 <HAL_RCC_OscConfig+0x4b6>
 80022fe:	2302      	movs	r3, #2
 8002300:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002304:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002308:	fa93 f3a3 	rbit	r3, r3
 800230c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002310:	2302      	movs	r3, #2
 8002312:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002316:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800231a:	fa93 f3a3 	rbit	r3, r3
 800231e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002322:	4b66      	ldr	r3, [pc, #408]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002326:	2202      	movs	r2, #2
 8002328:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800232c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002330:	fa92 f2a2 	rbit	r2, r2
 8002334:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002338:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800233c:	fab2 f282 	clz	r2, r2
 8002340:	b2d2      	uxtb	r2, r2
 8002342:	f042 0220 	orr.w	r2, r2, #32
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	f002 021f 	and.w	r2, r2, #31
 800234c:	2101      	movs	r1, #1
 800234e:	fa01 f202 	lsl.w	r2, r1, r2
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d0b4      	beq.n	80022c2 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002358:	4b58      	ldr	r3, [pc, #352]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002360:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002364:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	21f8      	movs	r1, #248	@ 0xf8
 800236e:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002372:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8002376:	fa91 f1a1 	rbit	r1, r1
 800237a:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800237e:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002382:	fab1 f181 	clz	r1, r1
 8002386:	b2c9      	uxtb	r1, r1
 8002388:	408b      	lsls	r3, r1
 800238a:	494c      	ldr	r1, [pc, #304]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 800238c:	4313      	orrs	r3, r2
 800238e:	600b      	str	r3, [r1, #0]
 8002390:	e065      	b.n	800245e <HAL_RCC_OscConfig+0x5ee>
 8002392:	2301      	movs	r3, #1
 8002394:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002398:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800239c:	fa93 f3a3 	rbit	r3, r3
 80023a0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80023a4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023a8:	fab3 f383 	clz	r3, r3
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80023b2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	461a      	mov	r2, r3
 80023ba:	2300      	movs	r3, #0
 80023bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023be:	f7ff fa5b 	bl	8001878 <HAL_GetTick>
 80023c2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023c6:	e00a      	b.n	80023de <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023c8:	f7ff fa56 	bl	8001878 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d902      	bls.n	80023de <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	f000 bd66 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>
 80023de:	2302      	movs	r3, #2
 80023e0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80023e8:	fa93 f3a3 	rbit	r3, r3
 80023ec:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80023f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023f4:	fab3 f383 	clz	r3, r3
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80023fc:	d802      	bhi.n	8002404 <HAL_RCC_OscConfig+0x594>
 80023fe:	4b2f      	ldr	r3, [pc, #188]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	e013      	b.n	800242c <HAL_RCC_OscConfig+0x5bc>
 8002404:	2302      	movs	r3, #2
 8002406:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800240a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800240e:	fa93 f3a3 	rbit	r3, r3
 8002412:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002416:	2302      	movs	r3, #2
 8002418:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800241c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002420:	fa93 f3a3 	rbit	r3, r3
 8002424:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002428:	4b24      	ldr	r3, [pc, #144]	@ (80024bc <HAL_RCC_OscConfig+0x64c>)
 800242a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242c:	2202      	movs	r2, #2
 800242e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8002432:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002436:	fa92 f2a2 	rbit	r2, r2
 800243a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800243e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002442:	fab2 f282 	clz	r2, r2
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	f042 0220 	orr.w	r2, r2, #32
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	f002 021f 	and.w	r2, r2, #31
 8002452:	2101      	movs	r1, #1
 8002454:	fa01 f202 	lsl.w	r2, r1, r2
 8002458:	4013      	ands	r3, r2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1b4      	bne.n	80023c8 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800245e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002462:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0308 	and.w	r3, r3, #8
 800246e:	2b00      	cmp	r3, #0
 8002470:	f000 8119 	beq.w	80026a6 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002474:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002478:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	695b      	ldr	r3, [r3, #20]
 8002480:	2b00      	cmp	r3, #0
 8002482:	f000 8082 	beq.w	800258a <HAL_RCC_OscConfig+0x71a>
 8002486:	2301      	movs	r3, #1
 8002488:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002490:	fa93 f3a3 	rbit	r3, r3
 8002494:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002498:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800249c:	fab3 f383 	clz	r3, r3
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_RCC_OscConfig+0x650>)
 80024a6:	4413      	add	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	461a      	mov	r2, r3
 80024ac:	2301      	movs	r3, #1
 80024ae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b0:	f7ff f9e2 	bl	8001878 <HAL_GetTick>
 80024b4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024b8:	e00f      	b.n	80024da <HAL_RCC_OscConfig+0x66a>
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024c4:	f7ff f9d8 	bl	8001878 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d902      	bls.n	80024da <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	f000 bce8 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>
 80024da:	2302      	movs	r3, #2
 80024dc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80024e4:	fa93 f2a3 	rbit	r2, r3
 80024e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80024fa:	2202      	movs	r2, #2
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002502:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	fa93 f2a3 	rbit	r2, r3
 800250c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002510:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800251a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800251e:	2202      	movs	r2, #2
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002526:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	fa93 f2a3 	rbit	r2, r3
 8002530:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002534:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002538:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800253a:	4bb0      	ldr	r3, [pc, #704]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 800253c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800253e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002542:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002546:	2102      	movs	r1, #2
 8002548:	6019      	str	r1, [r3, #0]
 800254a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800254e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	fa93 f1a3 	rbit	r1, r3
 8002558:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800255c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002560:	6019      	str	r1, [r3, #0]
  return result;
 8002562:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002566:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	fab3 f383 	clz	r3, r3
 8002570:	b2db      	uxtb	r3, r3
 8002572:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002576:	b2db      	uxtb	r3, r3
 8002578:	f003 031f 	and.w	r3, r3, #31
 800257c:	2101      	movs	r1, #1
 800257e:	fa01 f303 	lsl.w	r3, r1, r3
 8002582:	4013      	ands	r3, r2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d09d      	beq.n	80024c4 <HAL_RCC_OscConfig+0x654>
 8002588:	e08d      	b.n	80026a6 <HAL_RCC_OscConfig+0x836>
 800258a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800258e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002592:	2201      	movs	r2, #1
 8002594:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002596:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800259a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	fa93 f2a3 	rbit	r2, r3
 80025a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025a8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80025ac:	601a      	str	r2, [r3, #0]
  return result;
 80025ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025b2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80025b6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025b8:	fab3 f383 	clz	r3, r3
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	461a      	mov	r2, r3
 80025c0:	4b8f      	ldr	r3, [pc, #572]	@ (8002800 <HAL_RCC_OscConfig+0x990>)
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	461a      	mov	r2, r3
 80025c8:	2300      	movs	r3, #0
 80025ca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025cc:	f7ff f954 	bl	8001878 <HAL_GetTick>
 80025d0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025d4:	e00a      	b.n	80025ec <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025d6:	f7ff f94f 	bl	8001878 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d902      	bls.n	80025ec <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	f000 bc5f 	b.w	8002eaa <HAL_RCC_OscConfig+0x103a>
 80025ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025f0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80025f4:	2202      	movs	r2, #2
 80025f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025fc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	fa93 f2a3 	rbit	r2, r3
 8002606:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800260a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002614:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002618:	2202      	movs	r2, #2
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002620:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	fa93 f2a3 	rbit	r2, r3
 800262a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800262e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002638:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800263c:	2202      	movs	r2, #2
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002644:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	fa93 f2a3 	rbit	r2, r3
 800264e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002652:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002656:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002658:	4b68      	ldr	r3, [pc, #416]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 800265a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800265c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002660:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002664:	2102      	movs	r1, #2
 8002666:	6019      	str	r1, [r3, #0]
 8002668:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800266c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	fa93 f1a3 	rbit	r1, r3
 8002676:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800267a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800267e:	6019      	str	r1, [r3, #0]
  return result;
 8002680:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002684:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	fab3 f383 	clz	r3, r3
 800268e:	b2db      	uxtb	r3, r3
 8002690:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002694:	b2db      	uxtb	r3, r3
 8002696:	f003 031f 	and.w	r3, r3, #31
 800269a:	2101      	movs	r1, #1
 800269c:	fa01 f303 	lsl.w	r3, r1, r3
 80026a0:	4013      	ands	r3, r2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d197      	bne.n	80025d6 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 819c 	beq.w	80029f4 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026bc:	2300      	movs	r3, #0
 80026be:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026c2:	4b4e      	ldr	r3, [pc, #312]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d116      	bne.n	80026fc <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ce:	4b4b      	ldr	r3, [pc, #300]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	4a4a      	ldr	r2, [pc, #296]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80026d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026d8:	61d3      	str	r3, [r2, #28]
 80026da:	4b48      	ldr	r3, [pc, #288]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80026e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026f4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80026f6:	2301      	movs	r3, #1
 80026f8:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026fc:	4b41      	ldr	r3, [pc, #260]	@ (8002804 <HAL_RCC_OscConfig+0x994>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002704:	2b00      	cmp	r3, #0
 8002706:	d11a      	bne.n	800273e <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002708:	4b3e      	ldr	r3, [pc, #248]	@ (8002804 <HAL_RCC_OscConfig+0x994>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a3d      	ldr	r2, [pc, #244]	@ (8002804 <HAL_RCC_OscConfig+0x994>)
 800270e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002712:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002714:	f7ff f8b0 	bl	8001878 <HAL_GetTick>
 8002718:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800271c:	e009      	b.n	8002732 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800271e:	f7ff f8ab 	bl	8001878 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b64      	cmp	r3, #100	@ 0x64
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e3bb      	b.n	8002eaa <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002732:	4b34      	ldr	r3, [pc, #208]	@ (8002804 <HAL_RCC_OscConfig+0x994>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0ef      	beq.n	800271e <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800273e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002742:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d106      	bne.n	800275c <HAL_RCC_OscConfig+0x8ec>
 800274e:	4b2b      	ldr	r3, [pc, #172]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	4a2a      	ldr	r2, [pc, #168]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 8002754:	f043 0301 	orr.w	r3, r3, #1
 8002758:	6213      	str	r3, [r2, #32]
 800275a:	e035      	b.n	80027c8 <HAL_RCC_OscConfig+0x958>
 800275c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002760:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10c      	bne.n	8002786 <HAL_RCC_OscConfig+0x916>
 800276c:	4b23      	ldr	r3, [pc, #140]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	4a22      	ldr	r2, [pc, #136]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 8002772:	f023 0301 	bic.w	r3, r3, #1
 8002776:	6213      	str	r3, [r2, #32]
 8002778:	4b20      	ldr	r3, [pc, #128]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4a1f      	ldr	r2, [pc, #124]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 800277e:	f023 0304 	bic.w	r3, r3, #4
 8002782:	6213      	str	r3, [r2, #32]
 8002784:	e020      	b.n	80027c8 <HAL_RCC_OscConfig+0x958>
 8002786:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800278a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b05      	cmp	r3, #5
 8002794:	d10c      	bne.n	80027b0 <HAL_RCC_OscConfig+0x940>
 8002796:	4b19      	ldr	r3, [pc, #100]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	4a18      	ldr	r2, [pc, #96]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 800279c:	f043 0304 	orr.w	r3, r3, #4
 80027a0:	6213      	str	r3, [r2, #32]
 80027a2:	4b16      	ldr	r3, [pc, #88]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	4a15      	ldr	r2, [pc, #84]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6213      	str	r3, [r2, #32]
 80027ae:	e00b      	b.n	80027c8 <HAL_RCC_OscConfig+0x958>
 80027b0:	4b12      	ldr	r3, [pc, #72]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	4a11      	ldr	r2, [pc, #68]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80027b6:	f023 0301 	bic.w	r3, r3, #1
 80027ba:	6213      	str	r3, [r2, #32]
 80027bc:	4b0f      	ldr	r3, [pc, #60]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	4a0e      	ldr	r2, [pc, #56]	@ (80027fc <HAL_RCC_OscConfig+0x98c>)
 80027c2:	f023 0304 	bic.w	r3, r3, #4
 80027c6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 8085 	beq.w	80028e4 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027da:	f7ff f84d 	bl	8001878 <HAL_GetTick>
 80027de:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e2:	e011      	b.n	8002808 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027e4:	f7ff f848 	bl	8001878 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d907      	bls.n	8002808 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e356      	b.n	8002eaa <HAL_RCC_OscConfig+0x103a>
 80027fc:	40021000 	.word	0x40021000
 8002800:	10908120 	.word	0x10908120
 8002804:	40007000 	.word	0x40007000
 8002808:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800280c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002810:	2202      	movs	r2, #2
 8002812:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002814:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002818:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	fa93 f2a3 	rbit	r2, r3
 8002822:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002826:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002830:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002834:	2202      	movs	r2, #2
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800283c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	fa93 f2a3 	rbit	r2, r3
 8002846:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800284a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800284e:	601a      	str	r2, [r3, #0]
  return result;
 8002850:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002854:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002858:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800285a:	fab3 f383 	clz	r3, r3
 800285e:	b2db      	uxtb	r3, r3
 8002860:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d102      	bne.n	8002870 <HAL_RCC_OscConfig+0xa00>
 800286a:	4b98      	ldr	r3, [pc, #608]	@ (8002acc <HAL_RCC_OscConfig+0xc5c>)
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	e013      	b.n	8002898 <HAL_RCC_OscConfig+0xa28>
 8002870:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002874:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002878:	2202      	movs	r2, #2
 800287a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002880:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	fa93 f2a3 	rbit	r2, r3
 800288a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800288e:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	4b8d      	ldr	r3, [pc, #564]	@ (8002acc <HAL_RCC_OscConfig+0xc5c>)
 8002896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002898:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800289c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80028a0:	2102      	movs	r1, #2
 80028a2:	6011      	str	r1, [r2, #0]
 80028a4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80028a8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80028ac:	6812      	ldr	r2, [r2, #0]
 80028ae:	fa92 f1a2 	rbit	r1, r2
 80028b2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80028b6:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80028ba:	6011      	str	r1, [r2, #0]
  return result;
 80028bc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80028c0:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	fab2 f282 	clz	r2, r2
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028d0:	b2d2      	uxtb	r2, r2
 80028d2:	f002 021f 	and.w	r2, r2, #31
 80028d6:	2101      	movs	r1, #1
 80028d8:	fa01 f202 	lsl.w	r2, r1, r2
 80028dc:	4013      	ands	r3, r2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d080      	beq.n	80027e4 <HAL_RCC_OscConfig+0x974>
 80028e2:	e07d      	b.n	80029e0 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e4:	f7fe ffc8 	bl	8001878 <HAL_GetTick>
 80028e8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ec:	e00b      	b.n	8002906 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ee:	f7fe ffc3 	bl	8001878 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028fe:	4293      	cmp	r3, r2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e2d1      	b.n	8002eaa <HAL_RCC_OscConfig+0x103a>
 8002906:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800290a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800290e:	2202      	movs	r2, #2
 8002910:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002912:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002916:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	fa93 f2a3 	rbit	r2, r3
 8002920:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002924:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800292e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002932:	2202      	movs	r2, #2
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800293a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	fa93 f2a3 	rbit	r2, r3
 8002944:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002948:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800294c:	601a      	str	r2, [r3, #0]
  return result;
 800294e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002952:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002956:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002958:	fab3 f383 	clz	r3, r3
 800295c:	b2db      	uxtb	r3, r3
 800295e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b00      	cmp	r3, #0
 8002966:	d102      	bne.n	800296e <HAL_RCC_OscConfig+0xafe>
 8002968:	4b58      	ldr	r3, [pc, #352]	@ (8002acc <HAL_RCC_OscConfig+0xc5c>)
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	e013      	b.n	8002996 <HAL_RCC_OscConfig+0xb26>
 800296e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002972:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002976:	2202      	movs	r2, #2
 8002978:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800297e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	fa93 f2a3 	rbit	r2, r3
 8002988:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800298c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	4b4e      	ldr	r3, [pc, #312]	@ (8002acc <HAL_RCC_OscConfig+0xc5c>)
 8002994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002996:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800299a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800299e:	2102      	movs	r1, #2
 80029a0:	6011      	str	r1, [r2, #0]
 80029a2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029a6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	fa92 f1a2 	rbit	r1, r2
 80029b0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029b4:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80029b8:	6011      	str	r1, [r2, #0]
  return result;
 80029ba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029be:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	fab2 f282 	clz	r2, r2
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	f002 021f 	and.w	r2, r2, #31
 80029d4:	2101      	movs	r1, #1
 80029d6:	fa01 f202 	lsl.w	r2, r1, r2
 80029da:	4013      	ands	r3, r2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d186      	bne.n	80028ee <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029e0:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d105      	bne.n	80029f4 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029e8:	4b38      	ldr	r3, [pc, #224]	@ (8002acc <HAL_RCC_OscConfig+0xc5c>)
 80029ea:	69db      	ldr	r3, [r3, #28]
 80029ec:	4a37      	ldr	r2, [pc, #220]	@ (8002acc <HAL_RCC_OscConfig+0xc5c>)
 80029ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 8251 	beq.w	8002ea8 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a06:	4b31      	ldr	r3, [pc, #196]	@ (8002acc <HAL_RCC_OscConfig+0xc5c>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f003 030c 	and.w	r3, r3, #12
 8002a0e:	2b08      	cmp	r3, #8
 8002a10:	f000 820f 	beq.w	8002e32 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	f040 8165 	bne.w	8002cf0 <HAL_RCC_OscConfig+0xe80>
 8002a26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a2a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002a2e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a38:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	fa93 f2a3 	rbit	r2, r3
 8002a42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a46:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002a4a:	601a      	str	r2, [r3, #0]
  return result;
 8002a4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a50:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002a54:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a60:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	461a      	mov	r2, r3
 8002a68:	2300      	movs	r3, #0
 8002a6a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6c:	f7fe ff04 	bl	8001878 <HAL_GetTick>
 8002a70:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a74:	e009      	b.n	8002a8a <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a76:	f7fe feff 	bl	8001878 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e20f      	b.n	8002eaa <HAL_RCC_OscConfig+0x103a>
 8002a8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a8e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a92:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a9c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	fa93 f2a3 	rbit	r2, r3
 8002aa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aaa:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002aae:	601a      	str	r2, [r3, #0]
  return result;
 8002ab0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ab4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ab8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aba:	fab3 f383 	clz	r3, r3
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ac2:	d805      	bhi.n	8002ad0 <HAL_RCC_OscConfig+0xc60>
 8002ac4:	4b01      	ldr	r3, [pc, #4]	@ (8002acc <HAL_RCC_OscConfig+0xc5c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	e02a      	b.n	8002b20 <HAL_RCC_OscConfig+0xcb0>
 8002aca:	bf00      	nop
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002ad8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002adc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ade:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ae2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	fa93 f2a3 	rbit	r2, r3
 8002aec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002af0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002afa:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002afe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b08:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	fa93 f2a3 	rbit	r2, r3
 8002b12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b16:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	4bca      	ldr	r3, [pc, #808]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b20:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b24:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002b28:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b2c:	6011      	str	r1, [r2, #0]
 8002b2e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b32:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002b36:	6812      	ldr	r2, [r2, #0]
 8002b38:	fa92 f1a2 	rbit	r1, r2
 8002b3c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b40:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002b44:	6011      	str	r1, [r2, #0]
  return result;
 8002b46:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b4a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002b4e:	6812      	ldr	r2, [r2, #0]
 8002b50:	fab2 f282 	clz	r2, r2
 8002b54:	b2d2      	uxtb	r2, r2
 8002b56:	f042 0220 	orr.w	r2, r2, #32
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	f002 021f 	and.w	r2, r2, #31
 8002b60:	2101      	movs	r1, #1
 8002b62:	fa01 f202 	lsl.w	r2, r1, r2
 8002b66:	4013      	ands	r3, r2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d184      	bne.n	8002a76 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b6c:	4bb6      	ldr	r3, [pc, #728]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b70:	f023 020f 	bic.w	r2, r3, #15
 8002b74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b80:	49b1      	ldr	r1, [pc, #708]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002b86:	4bb0      	ldr	r3, [pc, #704]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002b8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b92:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6a19      	ldr	r1, [r3, #32]
 8002b9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	430b      	orrs	r3, r1
 8002ba8:	49a7      	ldr	r1, [pc, #668]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	604b      	str	r3, [r1, #4]
 8002bae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bb2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002bb6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002bba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bc0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	fa93 f2a3 	rbit	r2, r3
 8002bca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bce:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002bd2:	601a      	str	r2, [r3, #0]
  return result;
 8002bd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bd8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002bdc:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bde:	fab3 f383 	clz	r3, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002be8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	461a      	mov	r2, r3
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf4:	f7fe fe40 	bl	8001878 <HAL_GetTick>
 8002bf8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bfc:	e009      	b.n	8002c12 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bfe:	f7fe fe3b 	bl	8001878 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e14b      	b.n	8002eaa <HAL_RCC_OscConfig+0x103a>
 8002c12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c16:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002c1a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c24:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	fa93 f2a3 	rbit	r2, r3
 8002c2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c32:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002c36:	601a      	str	r2, [r3, #0]
  return result;
 8002c38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c3c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002c40:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c42:	fab3 f383 	clz	r3, r3
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c4a:	d802      	bhi.n	8002c52 <HAL_RCC_OscConfig+0xde2>
 8002c4c:	4b7e      	ldr	r3, [pc, #504]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	e027      	b.n	8002ca2 <HAL_RCC_OscConfig+0xe32>
 8002c52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c56:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002c5a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c64:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	fa93 f2a3 	rbit	r2, r3
 8002c6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c72:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c7c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002c80:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c8a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	fa93 f2a3 	rbit	r2, r3
 8002c94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c98:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	4b6a      	ldr	r3, [pc, #424]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ca6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002caa:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002cae:	6011      	str	r1, [r2, #0]
 8002cb0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002cb4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	fa92 f1a2 	rbit	r1, r2
 8002cbe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002cc2:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002cc6:	6011      	str	r1, [r2, #0]
  return result;
 8002cc8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ccc:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002cd0:	6812      	ldr	r2, [r2, #0]
 8002cd2:	fab2 f282 	clz	r2, r2
 8002cd6:	b2d2      	uxtb	r2, r2
 8002cd8:	f042 0220 	orr.w	r2, r2, #32
 8002cdc:	b2d2      	uxtb	r2, r2
 8002cde:	f002 021f 	and.w	r2, r2, #31
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce8:	4013      	ands	r3, r2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d087      	beq.n	8002bfe <HAL_RCC_OscConfig+0xd8e>
 8002cee:	e0db      	b.n	8002ea8 <HAL_RCC_OscConfig+0x1038>
 8002cf0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cf4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002cf8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002cfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d02:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	fa93 f2a3 	rbit	r2, r3
 8002d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d10:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002d14:	601a      	str	r2, [r3, #0]
  return result;
 8002d16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d1a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002d1e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d20:	fab3 f383 	clz	r3, r3
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d2a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	461a      	mov	r2, r3
 8002d32:	2300      	movs	r3, #0
 8002d34:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d36:	f7fe fd9f 	bl	8001878 <HAL_GetTick>
 8002d3a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d3e:	e009      	b.n	8002d54 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d40:	f7fe fd9a 	bl	8001878 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e0aa      	b.n	8002eaa <HAL_RCC_OscConfig+0x103a>
 8002d54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d58:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002d5c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d66:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	fa93 f2a3 	rbit	r2, r3
 8002d70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d74:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002d78:	601a      	str	r2, [r3, #0]
  return result;
 8002d7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d7e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002d82:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d84:	fab3 f383 	clz	r3, r3
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d8c:	d802      	bhi.n	8002d94 <HAL_RCC_OscConfig+0xf24>
 8002d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	e027      	b.n	8002de4 <HAL_RCC_OscConfig+0xf74>
 8002d94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d98:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002d9c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002da0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002da6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	fa93 f2a3 	rbit	r2, r3
 8002db0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002db4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dbe:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002dc2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dcc:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	fa93 f2a3 	rbit	r2, r3
 8002dd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dda:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	4b19      	ldr	r3, [pc, #100]	@ (8002e48 <HAL_RCC_OscConfig+0xfd8>)
 8002de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002de8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002dec:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002df0:	6011      	str	r1, [r2, #0]
 8002df2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002df6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002dfa:	6812      	ldr	r2, [r2, #0]
 8002dfc:	fa92 f1a2 	rbit	r1, r2
 8002e00:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e04:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002e08:	6011      	str	r1, [r2, #0]
  return result;
 8002e0a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e0e:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002e12:	6812      	ldr	r2, [r2, #0]
 8002e14:	fab2 f282 	clz	r2, r2
 8002e18:	b2d2      	uxtb	r2, r2
 8002e1a:	f042 0220 	orr.w	r2, r2, #32
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	f002 021f 	and.w	r2, r2, #31
 8002e24:	2101      	movs	r1, #1
 8002e26:	fa01 f202 	lsl.w	r2, r1, r2
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d187      	bne.n	8002d40 <HAL_RCC_OscConfig+0xed0>
 8002e30:	e03a      	b.n	8002ea8 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d104      	bne.n	8002e4c <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e031      	b.n	8002eaa <HAL_RCC_OscConfig+0x103a>
 8002e46:	bf00      	nop
 8002e48:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e4c:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <HAL_RCC_OscConfig+0x1044>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002e54:	4b17      	ldr	r3, [pc, #92]	@ (8002eb4 <HAL_RCC_OscConfig+0x1044>)
 8002e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e58:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e5c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002e60:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002e64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e68:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d117      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002e74:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002e78:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d10b      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002e8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e90:	f003 020f 	and.w	r2, r3, #15
 8002e94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d001      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e000      	b.n	8002eaa <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40021000 	.word	0x40021000

08002eb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b09e      	sub	sp, #120	@ 0x78
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e154      	b.n	800317a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ed0:	4b89      	ldr	r3, [pc, #548]	@ (80030f8 <HAL_RCC_ClockConfig+0x240>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0307 	and.w	r3, r3, #7
 8002ed8:	683a      	ldr	r2, [r7, #0]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d910      	bls.n	8002f00 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ede:	4b86      	ldr	r3, [pc, #536]	@ (80030f8 <HAL_RCC_ClockConfig+0x240>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f023 0207 	bic.w	r2, r3, #7
 8002ee6:	4984      	ldr	r1, [pc, #528]	@ (80030f8 <HAL_RCC_ClockConfig+0x240>)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eee:	4b82      	ldr	r3, [pc, #520]	@ (80030f8 <HAL_RCC_ClockConfig+0x240>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d001      	beq.n	8002f00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e13c      	b.n	800317a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d008      	beq.n	8002f1e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f0c:	4b7b      	ldr	r3, [pc, #492]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	4978      	ldr	r1, [pc, #480]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f000 80cd 	beq.w	80030c6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d137      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0xec>
 8002f34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f38:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f3c:	fa93 f3a3 	rbit	r3, r3
 8002f40:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002f42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f44:	fab3 f383 	clz	r3, r3
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f4c:	d802      	bhi.n	8002f54 <HAL_RCC_ClockConfig+0x9c>
 8002f4e:	4b6b      	ldr	r3, [pc, #428]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	e00f      	b.n	8002f74 <HAL_RCC_ClockConfig+0xbc>
 8002f54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	667b      	str	r3, [r7, #100]	@ 0x64
 8002f62:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f66:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f6a:	fa93 f3a3 	rbit	r3, r3
 8002f6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f70:	4b62      	ldr	r3, [pc, #392]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f78:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002f7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f7c:	fa92 f2a2 	rbit	r2, r2
 8002f80:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002f82:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002f84:	fab2 f282 	clz	r2, r2
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	f042 0220 	orr.w	r2, r2, #32
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	f002 021f 	and.w	r2, r2, #31
 8002f94:	2101      	movs	r1, #1
 8002f96:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d171      	bne.n	8003084 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e0ea      	b.n	800317a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d137      	bne.n	800301c <HAL_RCC_ClockConfig+0x164>
 8002fac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fb0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fb4:	fa93 f3a3 	rbit	r3, r3
 8002fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002fba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fbc:	fab3 f383 	clz	r3, r3
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fc4:	d802      	bhi.n	8002fcc <HAL_RCC_ClockConfig+0x114>
 8002fc6:	4b4d      	ldr	r3, [pc, #308]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	e00f      	b.n	8002fec <HAL_RCC_ClockConfig+0x134>
 8002fcc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fd4:	fa93 f3a3 	rbit	r3, r3
 8002fd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fde:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fe8:	4b44      	ldr	r3, [pc, #272]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8002fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ff0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002ff2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002ff4:	fa92 f2a2 	rbit	r2, r2
 8002ff8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002ffa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ffc:	fab2 f282 	clz	r2, r2
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	f042 0220 	orr.w	r2, r2, #32
 8003006:	b2d2      	uxtb	r2, r2
 8003008:	f002 021f 	and.w	r2, r2, #31
 800300c:	2101      	movs	r1, #1
 800300e:	fa01 f202 	lsl.w	r2, r1, r2
 8003012:	4013      	ands	r3, r2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d135      	bne.n	8003084 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0ae      	b.n	800317a <HAL_RCC_ClockConfig+0x2c2>
 800301c:	2302      	movs	r3, #2
 800301e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003022:	fa93 f3a3 	rbit	r3, r3
 8003026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800302a:	fab3 f383 	clz	r3, r3
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b3f      	cmp	r3, #63	@ 0x3f
 8003032:	d802      	bhi.n	800303a <HAL_RCC_ClockConfig+0x182>
 8003034:	4b31      	ldr	r3, [pc, #196]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	e00d      	b.n	8003056 <HAL_RCC_ClockConfig+0x19e>
 800303a:	2302      	movs	r3, #2
 800303c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003040:	fa93 f3a3 	rbit	r3, r3
 8003044:	627b      	str	r3, [r7, #36]	@ 0x24
 8003046:	2302      	movs	r3, #2
 8003048:	623b      	str	r3, [r7, #32]
 800304a:	6a3b      	ldr	r3, [r7, #32]
 800304c:	fa93 f3a3 	rbit	r3, r3
 8003050:	61fb      	str	r3, [r7, #28]
 8003052:	4b2a      	ldr	r3, [pc, #168]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	2202      	movs	r2, #2
 8003058:	61ba      	str	r2, [r7, #24]
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	fa92 f2a2 	rbit	r2, r2
 8003060:	617a      	str	r2, [r7, #20]
  return result;
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	fab2 f282 	clz	r2, r2
 8003068:	b2d2      	uxtb	r2, r2
 800306a:	f042 0220 	orr.w	r2, r2, #32
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	f002 021f 	and.w	r2, r2, #31
 8003074:	2101      	movs	r1, #1
 8003076:	fa01 f202 	lsl.w	r2, r1, r2
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e07a      	b.n	800317a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003084:	4b1d      	ldr	r3, [pc, #116]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f023 0203 	bic.w	r2, r3, #3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	491a      	ldr	r1, [pc, #104]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 8003092:	4313      	orrs	r3, r2
 8003094:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003096:	f7fe fbef 	bl	8001878 <HAL_GetTick>
 800309a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800309c:	e00a      	b.n	80030b4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800309e:	f7fe fbeb 	bl	8001878 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e062      	b.n	800317a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b4:	4b11      	ldr	r3, [pc, #68]	@ (80030fc <HAL_RCC_ClockConfig+0x244>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f003 020c 	and.w	r2, r3, #12
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d1eb      	bne.n	800309e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030c6:	4b0c      	ldr	r3, [pc, #48]	@ (80030f8 <HAL_RCC_ClockConfig+0x240>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d215      	bcs.n	8003100 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030d4:	4b08      	ldr	r3, [pc, #32]	@ (80030f8 <HAL_RCC_ClockConfig+0x240>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f023 0207 	bic.w	r2, r3, #7
 80030dc:	4906      	ldr	r1, [pc, #24]	@ (80030f8 <HAL_RCC_ClockConfig+0x240>)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030e4:	4b04      	ldr	r3, [pc, #16]	@ (80030f8 <HAL_RCC_ClockConfig+0x240>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d006      	beq.n	8003100 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e041      	b.n	800317a <HAL_RCC_ClockConfig+0x2c2>
 80030f6:	bf00      	nop
 80030f8:	40022000 	.word	0x40022000
 80030fc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	d008      	beq.n	800311e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800310c:	4b1d      	ldr	r3, [pc, #116]	@ (8003184 <HAL_RCC_ClockConfig+0x2cc>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	491a      	ldr	r1, [pc, #104]	@ (8003184 <HAL_RCC_ClockConfig+0x2cc>)
 800311a:	4313      	orrs	r3, r2
 800311c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0308 	and.w	r3, r3, #8
 8003126:	2b00      	cmp	r3, #0
 8003128:	d009      	beq.n	800313e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800312a:	4b16      	ldr	r3, [pc, #88]	@ (8003184 <HAL_RCC_ClockConfig+0x2cc>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	4912      	ldr	r1, [pc, #72]	@ (8003184 <HAL_RCC_ClockConfig+0x2cc>)
 800313a:	4313      	orrs	r3, r2
 800313c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800313e:	f000 f829 	bl	8003194 <HAL_RCC_GetSysClockFreq>
 8003142:	4601      	mov	r1, r0
 8003144:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <HAL_RCC_ClockConfig+0x2cc>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800314c:	22f0      	movs	r2, #240	@ 0xf0
 800314e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	fa92 f2a2 	rbit	r2, r2
 8003156:	60fa      	str	r2, [r7, #12]
  return result;
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	fab2 f282 	clz	r2, r2
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	40d3      	lsrs	r3, r2
 8003162:	4a09      	ldr	r2, [pc, #36]	@ (8003188 <HAL_RCC_ClockConfig+0x2d0>)
 8003164:	5cd3      	ldrb	r3, [r2, r3]
 8003166:	fa21 f303 	lsr.w	r3, r1, r3
 800316a:	4a08      	ldr	r2, [pc, #32]	@ (800318c <HAL_RCC_ClockConfig+0x2d4>)
 800316c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800316e:	4b08      	ldr	r3, [pc, #32]	@ (8003190 <HAL_RCC_ClockConfig+0x2d8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4618      	mov	r0, r3
 8003174:	f7fe fb3c 	bl	80017f0 <HAL_InitTick>
  
  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3778      	adds	r7, #120	@ 0x78
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40021000 	.word	0x40021000
 8003188:	08005f00 	.word	0x08005f00
 800318c:	20000024 	.word	0x20000024
 8003190:	20000028 	.word	0x20000028

08003194 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003194:	b480      	push	{r7}
 8003196:	b087      	sub	sp, #28
 8003198:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	2300      	movs	r3, #0
 80031a0:	60bb      	str	r3, [r7, #8]
 80031a2:	2300      	movs	r3, #0
 80031a4:	617b      	str	r3, [r7, #20]
 80031a6:	2300      	movs	r3, #0
 80031a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80031ae:	4b1f      	ldr	r3, [pc, #124]	@ (800322c <HAL_RCC_GetSysClockFreq+0x98>)
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f003 030c 	and.w	r3, r3, #12
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	d002      	beq.n	80031c4 <HAL_RCC_GetSysClockFreq+0x30>
 80031be:	2b08      	cmp	r3, #8
 80031c0:	d003      	beq.n	80031ca <HAL_RCC_GetSysClockFreq+0x36>
 80031c2:	e029      	b.n	8003218 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003230 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031c6:	613b      	str	r3, [r7, #16]
      break;
 80031c8:	e029      	b.n	800321e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	0c9b      	lsrs	r3, r3, #18
 80031ce:	f003 030f 	and.w	r3, r3, #15
 80031d2:	4a18      	ldr	r2, [pc, #96]	@ (8003234 <HAL_RCC_GetSysClockFreq+0xa0>)
 80031d4:	5cd3      	ldrb	r3, [r2, r3]
 80031d6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80031d8:	4b14      	ldr	r3, [pc, #80]	@ (800322c <HAL_RCC_GetSysClockFreq+0x98>)
 80031da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031dc:	f003 030f 	and.w	r3, r3, #15
 80031e0:	4a15      	ldr	r2, [pc, #84]	@ (8003238 <HAL_RCC_GetSysClockFreq+0xa4>)
 80031e2:	5cd3      	ldrb	r3, [r2, r3]
 80031e4:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d008      	beq.n	8003202 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80031f0:	4a0f      	ldr	r2, [pc, #60]	@ (8003230 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	fb02 f303 	mul.w	r3, r2, r3
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	e007      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003202:	4a0b      	ldr	r2, [pc, #44]	@ (8003230 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	fbb2 f2f3 	udiv	r2, r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	fb02 f303 	mul.w	r3, r2, r3
 8003210:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	613b      	str	r3, [r7, #16]
      break;
 8003216:	e002      	b.n	800321e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003218:	4b05      	ldr	r3, [pc, #20]	@ (8003230 <HAL_RCC_GetSysClockFreq+0x9c>)
 800321a:	613b      	str	r3, [r7, #16]
      break;
 800321c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800321e:	693b      	ldr	r3, [r7, #16]
}
 8003220:	4618      	mov	r0, r3
 8003222:	371c      	adds	r7, #28
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	40021000 	.word	0x40021000
 8003230:	007a1200 	.word	0x007a1200
 8003234:	08005f18 	.word	0x08005f18
 8003238:	08005f28 	.word	0x08005f28

0800323c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003240:	4b03      	ldr	r3, [pc, #12]	@ (8003250 <HAL_RCC_GetHCLKFreq+0x14>)
 8003242:	681b      	ldr	r3, [r3, #0]
}
 8003244:	4618      	mov	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	20000024 	.word	0x20000024

08003254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800325a:	f7ff ffef 	bl	800323c <HAL_RCC_GetHCLKFreq>
 800325e:	4601      	mov	r1, r0
 8003260:	4b0b      	ldr	r3, [pc, #44]	@ (8003290 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003268:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800326c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	fa92 f2a2 	rbit	r2, r2
 8003274:	603a      	str	r2, [r7, #0]
  return result;
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	fab2 f282 	clz	r2, r2
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	40d3      	lsrs	r3, r2
 8003280:	4a04      	ldr	r2, [pc, #16]	@ (8003294 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003282:	5cd3      	ldrb	r3, [r2, r3]
 8003284:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003288:	4618      	mov	r0, r3
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	40021000 	.word	0x40021000
 8003294:	08005f10 	.word	0x08005f10

08003298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800329e:	f7ff ffcd 	bl	800323c <HAL_RCC_GetHCLKFreq>
 80032a2:	4601      	mov	r1, r0
 80032a4:	4b0b      	ldr	r3, [pc, #44]	@ (80032d4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80032ac:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80032b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	fa92 f2a2 	rbit	r2, r2
 80032b8:	603a      	str	r2, [r7, #0]
  return result;
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	fab2 f282 	clz	r2, r2
 80032c0:	b2d2      	uxtb	r2, r2
 80032c2:	40d3      	lsrs	r3, r2
 80032c4:	4a04      	ldr	r2, [pc, #16]	@ (80032d8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80032c6:	5cd3      	ldrb	r3, [r2, r3]
 80032c8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80032cc:	4618      	mov	r0, r3
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40021000 	.word	0x40021000
 80032d8:	08005f10 	.word	0x08005f10

080032dc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	220f      	movs	r2, #15
 80032ea:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032ec:	4b12      	ldr	r3, [pc, #72]	@ (8003338 <HAL_RCC_GetClockConfig+0x5c>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 0203 	and.w	r2, r3, #3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80032f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003338 <HAL_RCC_GetClockConfig+0x5c>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003304:	4b0c      	ldr	r3, [pc, #48]	@ (8003338 <HAL_RCC_GetClockConfig+0x5c>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003310:	4b09      	ldr	r3, [pc, #36]	@ (8003338 <HAL_RCC_GetClockConfig+0x5c>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	08db      	lsrs	r3, r3, #3
 8003316:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800331e:	4b07      	ldr	r3, [pc, #28]	@ (800333c <HAL_RCC_GetClockConfig+0x60>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0207 	and.w	r2, r3, #7
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	601a      	str	r2, [r3, #0]
}
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	40021000 	.word	0x40021000
 800333c:	40022000 	.word	0x40022000

08003340 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b092      	sub	sp, #72	@ 0x48
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003348:	2300      	movs	r3, #0
 800334a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003350:	2300      	movs	r3, #0
 8003352:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800335e:	2b00      	cmp	r3, #0
 8003360:	f000 80d2 	beq.w	8003508 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003364:	4b4d      	ldr	r3, [pc, #308]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10e      	bne.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003370:	4b4a      	ldr	r3, [pc, #296]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	4a49      	ldr	r2, [pc, #292]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800337a:	61d3      	str	r3, [r2, #28]
 800337c:	4b47      	ldr	r3, [pc, #284]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800337e:	69db      	ldr	r3, [r3, #28]
 8003380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003384:	60bb      	str	r3, [r7, #8]
 8003386:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003388:	2301      	movs	r3, #1
 800338a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800338e:	4b44      	ldr	r3, [pc, #272]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003396:	2b00      	cmp	r3, #0
 8003398:	d118      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800339a:	4b41      	ldr	r3, [pc, #260]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a40      	ldr	r2, [pc, #256]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033a4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033a6:	f7fe fa67 	bl	8001878 <HAL_GetTick>
 80033aa:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ac:	e008      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ae:	f7fe fa63 	bl	8001878 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	2b64      	cmp	r3, #100	@ 0x64
 80033ba:	d901      	bls.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e1d4      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c0:	4b37      	ldr	r3, [pc, #220]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d0f0      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033cc:	4b33      	ldr	r3, [pc, #204]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 8082 	beq.w	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d07a      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033ec:	4b2b      	ldr	r3, [pc, #172]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80033ee:	6a1b      	ldr	r3, [r3, #32]
 80033f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033fa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003406:	fab3 f383 	clz	r3, r3
 800340a:	b2db      	uxtb	r3, r3
 800340c:	461a      	mov	r2, r3
 800340e:	4b25      	ldr	r3, [pc, #148]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003410:	4413      	add	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	461a      	mov	r2, r3
 8003416:	2301      	movs	r3, #1
 8003418:	6013      	str	r3, [r2, #0]
 800341a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800341e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003422:	fa93 f3a3 	rbit	r3, r3
 8003426:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800342a:	fab3 f383 	clz	r3, r3
 800342e:	b2db      	uxtb	r3, r3
 8003430:	461a      	mov	r2, r3
 8003432:	4b1c      	ldr	r3, [pc, #112]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003434:	4413      	add	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	461a      	mov	r2, r3
 800343a:	2300      	movs	r3, #0
 800343c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800343e:	4a17      	ldr	r2, [pc, #92]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003442:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003444:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d049      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344e:	f7fe fa13 	bl	8001878 <HAL_GetTick>
 8003452:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003454:	e00a      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003456:	f7fe fa0f 	bl	8001878 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003464:	4293      	cmp	r3, r2
 8003466:	d901      	bls.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e17e      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x42a>
 800346c:	2302      	movs	r3, #2
 800346e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003472:	fa93 f3a3 	rbit	r3, r3
 8003476:	627b      	str	r3, [r7, #36]	@ 0x24
 8003478:	2302      	movs	r3, #2
 800347a:	623b      	str	r3, [r7, #32]
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	fa93 f3a3 	rbit	r3, r3
 8003482:	61fb      	str	r3, [r7, #28]
  return result;
 8003484:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003486:	fab3 f383 	clz	r3, r3
 800348a:	b2db      	uxtb	r3, r3
 800348c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003490:	b2db      	uxtb	r3, r3
 8003492:	2b00      	cmp	r3, #0
 8003494:	d108      	bne.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003496:	4b01      	ldr	r3, [pc, #4]	@ (800349c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	e00d      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800349c:	40021000 	.word	0x40021000
 80034a0:	40007000 	.word	0x40007000
 80034a4:	10908100 	.word	0x10908100
 80034a8:	2302      	movs	r3, #2
 80034aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	fa93 f3a3 	rbit	r3, r3
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	4b9a      	ldr	r3, [pc, #616]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b8:	2202      	movs	r2, #2
 80034ba:	613a      	str	r2, [r7, #16]
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	fa92 f2a2 	rbit	r2, r2
 80034c2:	60fa      	str	r2, [r7, #12]
  return result;
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	fab2 f282 	clz	r2, r2
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	f002 021f 	and.w	r2, r2, #31
 80034d6:	2101      	movs	r1, #1
 80034d8:	fa01 f202 	lsl.w	r2, r1, r2
 80034dc:	4013      	ands	r3, r2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d0b9      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80034e2:	4b8f      	ldr	r3, [pc, #572]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	498c      	ldr	r1, [pc, #560]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d105      	bne.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034fc:	4b88      	ldr	r3, [pc, #544]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034fe:	69db      	ldr	r3, [r3, #28]
 8003500:	4a87      	ldr	r2, [pc, #540]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003502:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003506:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d008      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003514:	4b82      	ldr	r3, [pc, #520]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003518:	f023 0203 	bic.w	r2, r3, #3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	497f      	ldr	r1, [pc, #508]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003522:	4313      	orrs	r3, r2
 8003524:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d008      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003532:	4b7b      	ldr	r3, [pc, #492]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	4978      	ldr	r1, [pc, #480]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003540:	4313      	orrs	r3, r2
 8003542:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0304 	and.w	r3, r3, #4
 800354c:	2b00      	cmp	r3, #0
 800354e:	d008      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003550:	4b73      	ldr	r3, [pc, #460]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003554:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	4970      	ldr	r1, [pc, #448]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800355e:	4313      	orrs	r3, r2
 8003560:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b00      	cmp	r3, #0
 800356c:	d008      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800356e:	4b6c      	ldr	r3, [pc, #432]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003572:	f023 0210 	bic.w	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	4969      	ldr	r1, [pc, #420]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800357c:	4313      	orrs	r3, r2
 800357e:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800358c:	4b64      	ldr	r3, [pc, #400]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003598:	4961      	ldr	r1, [pc, #388]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800359a:	4313      	orrs	r3, r2
 800359c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d008      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035aa:	4b5d      	ldr	r3, [pc, #372]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ae:	f023 0220 	bic.w	r2, r3, #32
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	495a      	ldr	r1, [pc, #360]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035c8:	4b55      	ldr	r3, [pc, #340]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035cc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	4952      	ldr	r1, [pc, #328]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0308 	and.w	r3, r3, #8
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d008      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035e6:	4b4e      	ldr	r3, [pc, #312]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	494b      	ldr	r1, [pc, #300]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0310 	and.w	r3, r3, #16
 8003600:	2b00      	cmp	r3, #0
 8003602:	d008      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003604:	4b46      	ldr	r3, [pc, #280]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003608:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	4943      	ldr	r1, [pc, #268]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003612:	4313      	orrs	r3, r2
 8003614:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800361e:	2b00      	cmp	r3, #0
 8003620:	d008      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003622:	4b3f      	ldr	r3, [pc, #252]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800362e:	493c      	ldr	r1, [pc, #240]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003630:	4313      	orrs	r3, r2
 8003632:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800363c:	2b00      	cmp	r3, #0
 800363e:	d008      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003640:	4b37      	ldr	r3, [pc, #220]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003644:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364c:	4934      	ldr	r1, [pc, #208]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800364e:	4313      	orrs	r3, r2
 8003650:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365a:	2b00      	cmp	r3, #0
 800365c:	d008      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800365e:	4b30      	ldr	r3, [pc, #192]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003662:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800366a:	492d      	ldr	r1, [pc, #180]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800366c:	4313      	orrs	r3, r2
 800366e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800367c:	4b28      	ldr	r3, [pc, #160]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800367e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003680:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003688:	4925      	ldr	r1, [pc, #148]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800368a:	4313      	orrs	r3, r2
 800368c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d008      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800369a:	4b21      	ldr	r3, [pc, #132]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	491e      	ldr	r1, [pc, #120]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d008      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80036b8:	4b19      	ldr	r3, [pc, #100]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036bc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c4:	4916      	ldr	r1, [pc, #88]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d008      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80036d6:	4b12      	ldr	r3, [pc, #72]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e2:	490f      	ldr	r1, [pc, #60]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80036f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003700:	4907      	ldr	r1, [pc, #28]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003702:	4313      	orrs	r3, r2
 8003704:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00c      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003712:	4b03      	ldr	r3, [pc, #12]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003716:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	e002      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000
 8003724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003726:	4913      	ldr	r1, [pc, #76]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003728:	4313      	orrs	r3, r2
 800372a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d008      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003738:	4b0e      	ldr	r3, [pc, #56]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800373a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003744:	490b      	ldr	r1, [pc, #44]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003746:	4313      	orrs	r3, r2
 8003748:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d008      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003756:	4b07      	ldr	r3, [pc, #28]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003762:	4904      	ldr	r1, [pc, #16]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003764:	4313      	orrs	r3, r2
 8003766:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3748      	adds	r7, #72	@ 0x48
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40021000 	.word	0x40021000

08003778 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e049      	b.n	800381e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d106      	bne.n	80037a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f7fd fe5e 	bl	8001460 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	3304      	adds	r3, #4
 80037b4:	4619      	mov	r1, r3
 80037b6:	4610      	mov	r0, r2
 80037b8:	f000 fc1c 	bl	8003ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
	...

08003828 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d109      	bne.n	800384c <HAL_TIM_PWM_Start+0x24>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b01      	cmp	r3, #1
 8003842:	bf14      	ite	ne
 8003844:	2301      	movne	r3, #1
 8003846:	2300      	moveq	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	e03c      	b.n	80038c6 <HAL_TIM_PWM_Start+0x9e>
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	2b04      	cmp	r3, #4
 8003850:	d109      	bne.n	8003866 <HAL_TIM_PWM_Start+0x3e>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b01      	cmp	r3, #1
 800385c:	bf14      	ite	ne
 800385e:	2301      	movne	r3, #1
 8003860:	2300      	moveq	r3, #0
 8003862:	b2db      	uxtb	r3, r3
 8003864:	e02f      	b.n	80038c6 <HAL_TIM_PWM_Start+0x9e>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	2b08      	cmp	r3, #8
 800386a:	d109      	bne.n	8003880 <HAL_TIM_PWM_Start+0x58>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b01      	cmp	r3, #1
 8003876:	bf14      	ite	ne
 8003878:	2301      	movne	r3, #1
 800387a:	2300      	moveq	r3, #0
 800387c:	b2db      	uxtb	r3, r3
 800387e:	e022      	b.n	80038c6 <HAL_TIM_PWM_Start+0x9e>
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	2b0c      	cmp	r3, #12
 8003884:	d109      	bne.n	800389a <HAL_TIM_PWM_Start+0x72>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b01      	cmp	r3, #1
 8003890:	bf14      	ite	ne
 8003892:	2301      	movne	r3, #1
 8003894:	2300      	moveq	r3, #0
 8003896:	b2db      	uxtb	r3, r3
 8003898:	e015      	b.n	80038c6 <HAL_TIM_PWM_Start+0x9e>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	2b10      	cmp	r3, #16
 800389e:	d109      	bne.n	80038b4 <HAL_TIM_PWM_Start+0x8c>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	bf14      	ite	ne
 80038ac:	2301      	movne	r3, #1
 80038ae:	2300      	moveq	r3, #0
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	e008      	b.n	80038c6 <HAL_TIM_PWM_Start+0x9e>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b01      	cmp	r3, #1
 80038be:	bf14      	ite	ne
 80038c0:	2301      	movne	r3, #1
 80038c2:	2300      	moveq	r3, #0
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e0a1      	b.n	8003a12 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d104      	bne.n	80038de <HAL_TIM_PWM_Start+0xb6>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038dc:	e023      	b.n	8003926 <HAL_TIM_PWM_Start+0xfe>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	2b04      	cmp	r3, #4
 80038e2:	d104      	bne.n	80038ee <HAL_TIM_PWM_Start+0xc6>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038ec:	e01b      	b.n	8003926 <HAL_TIM_PWM_Start+0xfe>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	d104      	bne.n	80038fe <HAL_TIM_PWM_Start+0xd6>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2202      	movs	r2, #2
 80038f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038fc:	e013      	b.n	8003926 <HAL_TIM_PWM_Start+0xfe>
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2b0c      	cmp	r3, #12
 8003902:	d104      	bne.n	800390e <HAL_TIM_PWM_Start+0xe6>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800390c:	e00b      	b.n	8003926 <HAL_TIM_PWM_Start+0xfe>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	2b10      	cmp	r3, #16
 8003912:	d104      	bne.n	800391e <HAL_TIM_PWM_Start+0xf6>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800391c:	e003      	b.n	8003926 <HAL_TIM_PWM_Start+0xfe>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2202      	movs	r2, #2
 8003922:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2201      	movs	r2, #1
 800392c:	6839      	ldr	r1, [r7, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f000 ff10 	bl	8004754 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a38      	ldr	r2, [pc, #224]	@ (8003a1c <HAL_TIM_PWM_Start+0x1f4>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d018      	beq.n	8003970 <HAL_TIM_PWM_Start+0x148>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a37      	ldr	r2, [pc, #220]	@ (8003a20 <HAL_TIM_PWM_Start+0x1f8>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d013      	beq.n	8003970 <HAL_TIM_PWM_Start+0x148>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a35      	ldr	r2, [pc, #212]	@ (8003a24 <HAL_TIM_PWM_Start+0x1fc>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d00e      	beq.n	8003970 <HAL_TIM_PWM_Start+0x148>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a34      	ldr	r2, [pc, #208]	@ (8003a28 <HAL_TIM_PWM_Start+0x200>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d009      	beq.n	8003970 <HAL_TIM_PWM_Start+0x148>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a32      	ldr	r2, [pc, #200]	@ (8003a2c <HAL_TIM_PWM_Start+0x204>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d004      	beq.n	8003970 <HAL_TIM_PWM_Start+0x148>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a31      	ldr	r2, [pc, #196]	@ (8003a30 <HAL_TIM_PWM_Start+0x208>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d101      	bne.n	8003974 <HAL_TIM_PWM_Start+0x14c>
 8003970:	2301      	movs	r3, #1
 8003972:	e000      	b.n	8003976 <HAL_TIM_PWM_Start+0x14e>
 8003974:	2300      	movs	r3, #0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d007      	beq.n	800398a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003988:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a23      	ldr	r2, [pc, #140]	@ (8003a1c <HAL_TIM_PWM_Start+0x1f4>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d01d      	beq.n	80039d0 <HAL_TIM_PWM_Start+0x1a8>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800399c:	d018      	beq.n	80039d0 <HAL_TIM_PWM_Start+0x1a8>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a24      	ldr	r2, [pc, #144]	@ (8003a34 <HAL_TIM_PWM_Start+0x20c>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d013      	beq.n	80039d0 <HAL_TIM_PWM_Start+0x1a8>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a22      	ldr	r2, [pc, #136]	@ (8003a38 <HAL_TIM_PWM_Start+0x210>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d00e      	beq.n	80039d0 <HAL_TIM_PWM_Start+0x1a8>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a1a      	ldr	r2, [pc, #104]	@ (8003a20 <HAL_TIM_PWM_Start+0x1f8>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d009      	beq.n	80039d0 <HAL_TIM_PWM_Start+0x1a8>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a18      	ldr	r2, [pc, #96]	@ (8003a24 <HAL_TIM_PWM_Start+0x1fc>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d004      	beq.n	80039d0 <HAL_TIM_PWM_Start+0x1a8>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a19      	ldr	r2, [pc, #100]	@ (8003a30 <HAL_TIM_PWM_Start+0x208>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d115      	bne.n	80039fc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689a      	ldr	r2, [r3, #8]
 80039d6:	4b19      	ldr	r3, [pc, #100]	@ (8003a3c <HAL_TIM_PWM_Start+0x214>)
 80039d8:	4013      	ands	r3, r2
 80039da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2b06      	cmp	r3, #6
 80039e0:	d015      	beq.n	8003a0e <HAL_TIM_PWM_Start+0x1e6>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e8:	d011      	beq.n	8003a0e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f042 0201 	orr.w	r2, r2, #1
 80039f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039fa:	e008      	b.n	8003a0e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f042 0201 	orr.w	r2, r2, #1
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	e000      	b.n	8003a10 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40012c00 	.word	0x40012c00
 8003a20:	40013400 	.word	0x40013400
 8003a24:	40014000 	.word	0x40014000
 8003a28:	40014400 	.word	0x40014400
 8003a2c:	40014800 	.word	0x40014800
 8003a30:	40015000 	.word	0x40015000
 8003a34:	40000400 	.word	0x40000400
 8003a38:	40000800 	.word	0x40000800
 8003a3c:	00010007 	.word	0x00010007

08003a40 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	6839      	ldr	r1, [r7, #0]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f000 fe7e 	bl	8004754 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a40      	ldr	r2, [pc, #256]	@ (8003b60 <HAL_TIM_PWM_Stop+0x120>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d018      	beq.n	8003a94 <HAL_TIM_PWM_Stop+0x54>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a3f      	ldr	r2, [pc, #252]	@ (8003b64 <HAL_TIM_PWM_Stop+0x124>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d013      	beq.n	8003a94 <HAL_TIM_PWM_Stop+0x54>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a3d      	ldr	r2, [pc, #244]	@ (8003b68 <HAL_TIM_PWM_Stop+0x128>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d00e      	beq.n	8003a94 <HAL_TIM_PWM_Stop+0x54>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a3c      	ldr	r2, [pc, #240]	@ (8003b6c <HAL_TIM_PWM_Stop+0x12c>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d009      	beq.n	8003a94 <HAL_TIM_PWM_Stop+0x54>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a3a      	ldr	r2, [pc, #232]	@ (8003b70 <HAL_TIM_PWM_Stop+0x130>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d004      	beq.n	8003a94 <HAL_TIM_PWM_Stop+0x54>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a39      	ldr	r2, [pc, #228]	@ (8003b74 <HAL_TIM_PWM_Stop+0x134>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d101      	bne.n	8003a98 <HAL_TIM_PWM_Stop+0x58>
 8003a94:	2301      	movs	r3, #1
 8003a96:	e000      	b.n	8003a9a <HAL_TIM_PWM_Stop+0x5a>
 8003a98:	2300      	movs	r3, #0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d017      	beq.n	8003ace <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6a1a      	ldr	r2, [r3, #32]
 8003aa4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10f      	bne.n	8003ace <HAL_TIM_PWM_Stop+0x8e>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6a1a      	ldr	r2, [r3, #32]
 8003ab4:	f240 4344 	movw	r3, #1092	@ 0x444
 8003ab8:	4013      	ands	r3, r2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d107      	bne.n	8003ace <HAL_TIM_PWM_Stop+0x8e>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003acc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6a1a      	ldr	r2, [r3, #32]
 8003ad4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10f      	bne.n	8003afe <HAL_TIM_PWM_Stop+0xbe>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6a1a      	ldr	r2, [r3, #32]
 8003ae4:	f240 4344 	movw	r3, #1092	@ 0x444
 8003ae8:	4013      	ands	r3, r2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d107      	bne.n	8003afe <HAL_TIM_PWM_Stop+0xbe>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0201 	bic.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d104      	bne.n	8003b0e <HAL_TIM_PWM_Stop+0xce>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b0c:	e023      	b.n	8003b56 <HAL_TIM_PWM_Stop+0x116>
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b04      	cmp	r3, #4
 8003b12:	d104      	bne.n	8003b1e <HAL_TIM_PWM_Stop+0xde>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b1c:	e01b      	b.n	8003b56 <HAL_TIM_PWM_Stop+0x116>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	d104      	bne.n	8003b2e <HAL_TIM_PWM_Stop+0xee>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b2c:	e013      	b.n	8003b56 <HAL_TIM_PWM_Stop+0x116>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b0c      	cmp	r3, #12
 8003b32:	d104      	bne.n	8003b3e <HAL_TIM_PWM_Stop+0xfe>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b3c:	e00b      	b.n	8003b56 <HAL_TIM_PWM_Stop+0x116>
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	2b10      	cmp	r3, #16
 8003b42:	d104      	bne.n	8003b4e <HAL_TIM_PWM_Stop+0x10e>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b4c:	e003      	b.n	8003b56 <HAL_TIM_PWM_Stop+0x116>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3708      	adds	r7, #8
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	40012c00 	.word	0x40012c00
 8003b64:	40013400 	.word	0x40013400
 8003b68:	40014000 	.word	0x40014000
 8003b6c:	40014400 	.word	0x40014400
 8003b70:	40014800 	.word	0x40014800
 8003b74:	40015000 	.word	0x40015000

08003b78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d020      	beq.n	8003bdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d01b      	beq.n	8003bdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f06f 0202 	mvn.w	r2, #2
 8003bac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	699b      	ldr	r3, [r3, #24]
 8003bba:	f003 0303 	and.w	r3, r3, #3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f9f8 	bl	8003fb8 <HAL_TIM_IC_CaptureCallback>
 8003bc8:	e005      	b.n	8003bd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f9ea 	bl	8003fa4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f000 f9fb 	bl	8003fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f003 0304 	and.w	r3, r3, #4
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d020      	beq.n	8003c28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d01b      	beq.n	8003c28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f06f 0204 	mvn.w	r2, #4
 8003bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2202      	movs	r2, #2
 8003bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f9d2 	bl	8003fb8 <HAL_TIM_IC_CaptureCallback>
 8003c14:	e005      	b.n	8003c22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f9c4 	bl	8003fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f9d5 	bl	8003fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	f003 0308 	and.w	r3, r3, #8
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d020      	beq.n	8003c74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f003 0308 	and.w	r3, r3, #8
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d01b      	beq.n	8003c74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f06f 0208 	mvn.w	r2, #8
 8003c44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2204      	movs	r2, #4
 8003c4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	f003 0303 	and.w	r3, r3, #3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d003      	beq.n	8003c62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f9ac 	bl	8003fb8 <HAL_TIM_IC_CaptureCallback>
 8003c60:	e005      	b.n	8003c6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 f99e 	bl	8003fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 f9af 	bl	8003fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	f003 0310 	and.w	r3, r3, #16
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d020      	beq.n	8003cc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f003 0310 	and.w	r3, r3, #16
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d01b      	beq.n	8003cc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f06f 0210 	mvn.w	r2, #16
 8003c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2208      	movs	r2, #8
 8003c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f986 	bl	8003fb8 <HAL_TIM_IC_CaptureCallback>
 8003cac:	e005      	b.n	8003cba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f978 	bl	8003fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f989 	bl	8003fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00c      	beq.n	8003ce4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f003 0301 	and.w	r3, r3, #1
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d007      	beq.n	8003ce4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f06f 0201 	mvn.w	r2, #1
 8003cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7fd fb70 	bl	80013c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00c      	beq.n	8003d08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d007      	beq.n	8003d08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 fe68 	bl	80049d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00c      	beq.n	8003d2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d007      	beq.n	8003d2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 fe60 	bl	80049ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00c      	beq.n	8003d50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d007      	beq.n	8003d50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003d48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 f948 	bl	8003fe0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f003 0320 	and.w	r3, r3, #32
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00c      	beq.n	8003d74 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f003 0320 	and.w	r3, r3, #32
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d007      	beq.n	8003d74 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f06f 0220 	mvn.w	r2, #32
 8003d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 fe28 	bl	80049c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d74:	bf00      	nop
 8003d76:	3710      	adds	r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d101      	bne.n	8003d9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003d96:	2302      	movs	r3, #2
 8003d98:	e0ff      	b.n	8003f9a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2b14      	cmp	r3, #20
 8003da6:	f200 80f0 	bhi.w	8003f8a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003daa:	a201      	add	r2, pc, #4	@ (adr r2, 8003db0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db0:	08003e05 	.word	0x08003e05
 8003db4:	08003f8b 	.word	0x08003f8b
 8003db8:	08003f8b 	.word	0x08003f8b
 8003dbc:	08003f8b 	.word	0x08003f8b
 8003dc0:	08003e45 	.word	0x08003e45
 8003dc4:	08003f8b 	.word	0x08003f8b
 8003dc8:	08003f8b 	.word	0x08003f8b
 8003dcc:	08003f8b 	.word	0x08003f8b
 8003dd0:	08003e87 	.word	0x08003e87
 8003dd4:	08003f8b 	.word	0x08003f8b
 8003dd8:	08003f8b 	.word	0x08003f8b
 8003ddc:	08003f8b 	.word	0x08003f8b
 8003de0:	08003ec7 	.word	0x08003ec7
 8003de4:	08003f8b 	.word	0x08003f8b
 8003de8:	08003f8b 	.word	0x08003f8b
 8003dec:	08003f8b 	.word	0x08003f8b
 8003df0:	08003f09 	.word	0x08003f09
 8003df4:	08003f8b 	.word	0x08003f8b
 8003df8:	08003f8b 	.word	0x08003f8b
 8003dfc:	08003f8b 	.word	0x08003f8b
 8003e00:	08003f49 	.word	0x08003f49
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 f99c 	bl	8004148 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	699a      	ldr	r2, [r3, #24]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0208 	orr.w	r2, r2, #8
 8003e1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	699a      	ldr	r2, [r3, #24]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 0204 	bic.w	r2, r2, #4
 8003e2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6999      	ldr	r1, [r3, #24]
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	691a      	ldr	r2, [r3, #16]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	619a      	str	r2, [r3, #24]
      break;
 8003e42:	e0a5      	b.n	8003f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68b9      	ldr	r1, [r7, #8]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f000 fa16 	bl	800427c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	699a      	ldr	r2, [r3, #24]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	699a      	ldr	r2, [r3, #24]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6999      	ldr	r1, [r3, #24]
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	021a      	lsls	r2, r3, #8
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	619a      	str	r2, [r3, #24]
      break;
 8003e84:	e084      	b.n	8003f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68b9      	ldr	r1, [r7, #8]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f000 fa89 	bl	80043a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	69da      	ldr	r2, [r3, #28]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f042 0208 	orr.w	r2, r2, #8
 8003ea0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	69da      	ldr	r2, [r3, #28]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f022 0204 	bic.w	r2, r2, #4
 8003eb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	69d9      	ldr	r1, [r3, #28]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	691a      	ldr	r2, [r3, #16]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	61da      	str	r2, [r3, #28]
      break;
 8003ec4:	e064      	b.n	8003f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68b9      	ldr	r1, [r7, #8]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 fafb 	bl	80044c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	69da      	ldr	r2, [r3, #28]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ee0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	69da      	ldr	r2, [r3, #28]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ef0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	69d9      	ldr	r1, [r3, #28]
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	021a      	lsls	r2, r3, #8
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	61da      	str	r2, [r3, #28]
      break;
 8003f06:	e043      	b.n	8003f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68b9      	ldr	r1, [r7, #8]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 fb4a 	bl	80045a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 0208 	orr.w	r2, r2, #8
 8003f22:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 0204 	bic.w	r2, r2, #4
 8003f32:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	691a      	ldr	r2, [r3, #16]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003f46:	e023      	b.n	8003f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68b9      	ldr	r1, [r7, #8]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 fb94 	bl	800467c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f62:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f72:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	021a      	lsls	r2, r3, #8
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003f88:	e002      	b.n	8003f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	75fb      	strb	r3, [r7, #23]
      break;
 8003f8e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop

08003fa4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a48      	ldr	r2, [pc, #288]	@ (8004128 <TIM_Base_SetConfig+0x134>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d013      	beq.n	8004034 <TIM_Base_SetConfig+0x40>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004012:	d00f      	beq.n	8004034 <TIM_Base_SetConfig+0x40>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a45      	ldr	r2, [pc, #276]	@ (800412c <TIM_Base_SetConfig+0x138>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d00b      	beq.n	8004034 <TIM_Base_SetConfig+0x40>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a44      	ldr	r2, [pc, #272]	@ (8004130 <TIM_Base_SetConfig+0x13c>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d007      	beq.n	8004034 <TIM_Base_SetConfig+0x40>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a43      	ldr	r2, [pc, #268]	@ (8004134 <TIM_Base_SetConfig+0x140>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d003      	beq.n	8004034 <TIM_Base_SetConfig+0x40>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a42      	ldr	r2, [pc, #264]	@ (8004138 <TIM_Base_SetConfig+0x144>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d108      	bne.n	8004046 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800403a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a37      	ldr	r2, [pc, #220]	@ (8004128 <TIM_Base_SetConfig+0x134>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d01f      	beq.n	800408e <TIM_Base_SetConfig+0x9a>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004054:	d01b      	beq.n	800408e <TIM_Base_SetConfig+0x9a>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a34      	ldr	r2, [pc, #208]	@ (800412c <TIM_Base_SetConfig+0x138>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d017      	beq.n	800408e <TIM_Base_SetConfig+0x9a>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a33      	ldr	r2, [pc, #204]	@ (8004130 <TIM_Base_SetConfig+0x13c>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d013      	beq.n	800408e <TIM_Base_SetConfig+0x9a>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a32      	ldr	r2, [pc, #200]	@ (8004134 <TIM_Base_SetConfig+0x140>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00f      	beq.n	800408e <TIM_Base_SetConfig+0x9a>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a32      	ldr	r2, [pc, #200]	@ (800413c <TIM_Base_SetConfig+0x148>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d00b      	beq.n	800408e <TIM_Base_SetConfig+0x9a>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a31      	ldr	r2, [pc, #196]	@ (8004140 <TIM_Base_SetConfig+0x14c>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d007      	beq.n	800408e <TIM_Base_SetConfig+0x9a>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a30      	ldr	r2, [pc, #192]	@ (8004144 <TIM_Base_SetConfig+0x150>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d003      	beq.n	800408e <TIM_Base_SetConfig+0x9a>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a2b      	ldr	r2, [pc, #172]	@ (8004138 <TIM_Base_SetConfig+0x144>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d108      	bne.n	80040a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004094:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4313      	orrs	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68fa      	ldr	r2, [r7, #12]
 80040b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a18      	ldr	r2, [pc, #96]	@ (8004128 <TIM_Base_SetConfig+0x134>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d013      	beq.n	80040f4 <TIM_Base_SetConfig+0x100>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a19      	ldr	r2, [pc, #100]	@ (8004134 <TIM_Base_SetConfig+0x140>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d00f      	beq.n	80040f4 <TIM_Base_SetConfig+0x100>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a19      	ldr	r2, [pc, #100]	@ (800413c <TIM_Base_SetConfig+0x148>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00b      	beq.n	80040f4 <TIM_Base_SetConfig+0x100>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a18      	ldr	r2, [pc, #96]	@ (8004140 <TIM_Base_SetConfig+0x14c>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d007      	beq.n	80040f4 <TIM_Base_SetConfig+0x100>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a17      	ldr	r2, [pc, #92]	@ (8004144 <TIM_Base_SetConfig+0x150>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d003      	beq.n	80040f4 <TIM_Base_SetConfig+0x100>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a12      	ldr	r2, [pc, #72]	@ (8004138 <TIM_Base_SetConfig+0x144>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d103      	bne.n	80040fc <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	691a      	ldr	r2, [r3, #16]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b01      	cmp	r3, #1
 800410c:	d105      	bne.n	800411a <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	f023 0201 	bic.w	r2, r3, #1
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	611a      	str	r2, [r3, #16]
  }
}
 800411a:	bf00      	nop
 800411c:	3714      	adds	r7, #20
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	40012c00 	.word	0x40012c00
 800412c:	40000400 	.word	0x40000400
 8004130:	40000800 	.word	0x40000800
 8004134:	40013400 	.word	0x40013400
 8004138:	40015000 	.word	0x40015000
 800413c:	40014000 	.word	0x40014000
 8004140:	40014400 	.word	0x40014400
 8004144:	40014800 	.word	0x40014800

08004148 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004148:	b480      	push	{r7}
 800414a:	b087      	sub	sp, #28
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	f023 0201 	bic.w	r2, r3, #1
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800417a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f023 0303 	bic.w	r3, r3, #3
 8004182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	4313      	orrs	r3, r2
 800418c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	f023 0302 	bic.w	r3, r3, #2
 8004194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	4313      	orrs	r3, r2
 800419e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a30      	ldr	r2, [pc, #192]	@ (8004264 <TIM_OC1_SetConfig+0x11c>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d013      	beq.n	80041d0 <TIM_OC1_SetConfig+0x88>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a2f      	ldr	r2, [pc, #188]	@ (8004268 <TIM_OC1_SetConfig+0x120>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d00f      	beq.n	80041d0 <TIM_OC1_SetConfig+0x88>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a2e      	ldr	r2, [pc, #184]	@ (800426c <TIM_OC1_SetConfig+0x124>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d00b      	beq.n	80041d0 <TIM_OC1_SetConfig+0x88>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004270 <TIM_OC1_SetConfig+0x128>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d007      	beq.n	80041d0 <TIM_OC1_SetConfig+0x88>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4a2c      	ldr	r2, [pc, #176]	@ (8004274 <TIM_OC1_SetConfig+0x12c>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d003      	beq.n	80041d0 <TIM_OC1_SetConfig+0x88>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a2b      	ldr	r2, [pc, #172]	@ (8004278 <TIM_OC1_SetConfig+0x130>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d10c      	bne.n	80041ea <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	f023 0308 	bic.w	r3, r3, #8
 80041d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	4313      	orrs	r3, r2
 80041e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f023 0304 	bic.w	r3, r3, #4
 80041e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004264 <TIM_OC1_SetConfig+0x11c>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d013      	beq.n	800421a <TIM_OC1_SetConfig+0xd2>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a1c      	ldr	r2, [pc, #112]	@ (8004268 <TIM_OC1_SetConfig+0x120>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d00f      	beq.n	800421a <TIM_OC1_SetConfig+0xd2>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a1b      	ldr	r2, [pc, #108]	@ (800426c <TIM_OC1_SetConfig+0x124>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d00b      	beq.n	800421a <TIM_OC1_SetConfig+0xd2>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a1a      	ldr	r2, [pc, #104]	@ (8004270 <TIM_OC1_SetConfig+0x128>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d007      	beq.n	800421a <TIM_OC1_SetConfig+0xd2>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a19      	ldr	r2, [pc, #100]	@ (8004274 <TIM_OC1_SetConfig+0x12c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d003      	beq.n	800421a <TIM_OC1_SetConfig+0xd2>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a18      	ldr	r2, [pc, #96]	@ (8004278 <TIM_OC1_SetConfig+0x130>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d111      	bne.n	800423e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004220:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004228:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	4313      	orrs	r3, r2
 8004232:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	621a      	str	r2, [r3, #32]
}
 8004258:	bf00      	nop
 800425a:	371c      	adds	r7, #28
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr
 8004264:	40012c00 	.word	0x40012c00
 8004268:	40013400 	.word	0x40013400
 800426c:	40014000 	.word	0x40014000
 8004270:	40014400 	.word	0x40014400
 8004274:	40014800 	.word	0x40014800
 8004278:	40015000 	.word	0x40015000

0800427c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800427c:	b480      	push	{r7}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	f023 0210 	bic.w	r2, r3, #16
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	021b      	lsls	r3, r3, #8
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f023 0320 	bic.w	r3, r3, #32
 80042ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	011b      	lsls	r3, r3, #4
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a2c      	ldr	r2, [pc, #176]	@ (800438c <TIM_OC2_SetConfig+0x110>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d007      	beq.n	80042f0 <TIM_OC2_SetConfig+0x74>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a2b      	ldr	r2, [pc, #172]	@ (8004390 <TIM_OC2_SetConfig+0x114>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d003      	beq.n	80042f0 <TIM_OC2_SetConfig+0x74>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a2a      	ldr	r2, [pc, #168]	@ (8004394 <TIM_OC2_SetConfig+0x118>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d10d      	bne.n	800430c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	4313      	orrs	r3, r2
 8004302:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800430a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a1f      	ldr	r2, [pc, #124]	@ (800438c <TIM_OC2_SetConfig+0x110>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d013      	beq.n	800433c <TIM_OC2_SetConfig+0xc0>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a1e      	ldr	r2, [pc, #120]	@ (8004390 <TIM_OC2_SetConfig+0x114>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d00f      	beq.n	800433c <TIM_OC2_SetConfig+0xc0>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a1e      	ldr	r2, [pc, #120]	@ (8004398 <TIM_OC2_SetConfig+0x11c>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d00b      	beq.n	800433c <TIM_OC2_SetConfig+0xc0>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a1d      	ldr	r2, [pc, #116]	@ (800439c <TIM_OC2_SetConfig+0x120>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d007      	beq.n	800433c <TIM_OC2_SetConfig+0xc0>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a1c      	ldr	r2, [pc, #112]	@ (80043a0 <TIM_OC2_SetConfig+0x124>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d003      	beq.n	800433c <TIM_OC2_SetConfig+0xc0>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a17      	ldr	r2, [pc, #92]	@ (8004394 <TIM_OC2_SetConfig+0x118>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d113      	bne.n	8004364 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004342:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800434a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	4313      	orrs	r3, r2
 8004356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	4313      	orrs	r3, r2
 8004362:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	621a      	str	r2, [r3, #32]
}
 800437e:	bf00      	nop
 8004380:	371c      	adds	r7, #28
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40012c00 	.word	0x40012c00
 8004390:	40013400 	.word	0x40013400
 8004394:	40015000 	.word	0x40015000
 8004398:	40014000 	.word	0x40014000
 800439c:	40014400 	.word	0x40014400
 80043a0:	40014800 	.word	0x40014800

080043a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b087      	sub	sp, #28
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f023 0303 	bic.w	r3, r3, #3
 80043de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80043f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	021b      	lsls	r3, r3, #8
 80043f8:	697a      	ldr	r2, [r7, #20]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a2b      	ldr	r2, [pc, #172]	@ (80044b0 <TIM_OC3_SetConfig+0x10c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d007      	beq.n	8004416 <TIM_OC3_SetConfig+0x72>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a2a      	ldr	r2, [pc, #168]	@ (80044b4 <TIM_OC3_SetConfig+0x110>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d003      	beq.n	8004416 <TIM_OC3_SetConfig+0x72>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a29      	ldr	r2, [pc, #164]	@ (80044b8 <TIM_OC3_SetConfig+0x114>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d10d      	bne.n	8004432 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800441c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	021b      	lsls	r3, r3, #8
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	4313      	orrs	r3, r2
 8004428:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004430:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a1e      	ldr	r2, [pc, #120]	@ (80044b0 <TIM_OC3_SetConfig+0x10c>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d013      	beq.n	8004462 <TIM_OC3_SetConfig+0xbe>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a1d      	ldr	r2, [pc, #116]	@ (80044b4 <TIM_OC3_SetConfig+0x110>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d00f      	beq.n	8004462 <TIM_OC3_SetConfig+0xbe>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a1d      	ldr	r2, [pc, #116]	@ (80044bc <TIM_OC3_SetConfig+0x118>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d00b      	beq.n	8004462 <TIM_OC3_SetConfig+0xbe>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a1c      	ldr	r2, [pc, #112]	@ (80044c0 <TIM_OC3_SetConfig+0x11c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d007      	beq.n	8004462 <TIM_OC3_SetConfig+0xbe>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a1b      	ldr	r2, [pc, #108]	@ (80044c4 <TIM_OC3_SetConfig+0x120>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d003      	beq.n	8004462 <TIM_OC3_SetConfig+0xbe>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a16      	ldr	r2, [pc, #88]	@ (80044b8 <TIM_OC3_SetConfig+0x114>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d113      	bne.n	800448a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4313      	orrs	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4313      	orrs	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	621a      	str	r2, [r3, #32]
}
 80044a4:	bf00      	nop
 80044a6:	371c      	adds	r7, #28
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	40012c00 	.word	0x40012c00
 80044b4:	40013400 	.word	0x40013400
 80044b8:	40015000 	.word	0x40015000
 80044bc:	40014000 	.word	0x40014000
 80044c0:	40014400 	.word	0x40014400
 80044c4:	40014800 	.word	0x40014800

080044c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b087      	sub	sp, #28
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	021b      	lsls	r3, r3, #8
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004516:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	031b      	lsls	r3, r3, #12
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	4313      	orrs	r3, r2
 8004522:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a1a      	ldr	r2, [pc, #104]	@ (8004590 <TIM_OC4_SetConfig+0xc8>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d013      	beq.n	8004554 <TIM_OC4_SetConfig+0x8c>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a19      	ldr	r2, [pc, #100]	@ (8004594 <TIM_OC4_SetConfig+0xcc>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d00f      	beq.n	8004554 <TIM_OC4_SetConfig+0x8c>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a18      	ldr	r2, [pc, #96]	@ (8004598 <TIM_OC4_SetConfig+0xd0>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d00b      	beq.n	8004554 <TIM_OC4_SetConfig+0x8c>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a17      	ldr	r2, [pc, #92]	@ (800459c <TIM_OC4_SetConfig+0xd4>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d007      	beq.n	8004554 <TIM_OC4_SetConfig+0x8c>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a16      	ldr	r2, [pc, #88]	@ (80045a0 <TIM_OC4_SetConfig+0xd8>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d003      	beq.n	8004554 <TIM_OC4_SetConfig+0x8c>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a15      	ldr	r2, [pc, #84]	@ (80045a4 <TIM_OC4_SetConfig+0xdc>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d109      	bne.n	8004568 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800455a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	019b      	lsls	r3, r3, #6
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	4313      	orrs	r3, r2
 8004566:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	621a      	str	r2, [r3, #32]
}
 8004582:	bf00      	nop
 8004584:	371c      	adds	r7, #28
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	40012c00 	.word	0x40012c00
 8004594:	40013400 	.word	0x40013400
 8004598:	40014000 	.word	0x40014000
 800459c:	40014400 	.word	0x40014400
 80045a0:	40014800 	.word	0x40014800
 80045a4:	40015000 	.word	0x40015000

080045a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b087      	sub	sp, #28
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80045ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	041b      	lsls	r3, r3, #16
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a19      	ldr	r2, [pc, #100]	@ (8004664 <TIM_OC5_SetConfig+0xbc>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d013      	beq.n	800462a <TIM_OC5_SetConfig+0x82>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a18      	ldr	r2, [pc, #96]	@ (8004668 <TIM_OC5_SetConfig+0xc0>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00f      	beq.n	800462a <TIM_OC5_SetConfig+0x82>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a17      	ldr	r2, [pc, #92]	@ (800466c <TIM_OC5_SetConfig+0xc4>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00b      	beq.n	800462a <TIM_OC5_SetConfig+0x82>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a16      	ldr	r2, [pc, #88]	@ (8004670 <TIM_OC5_SetConfig+0xc8>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d007      	beq.n	800462a <TIM_OC5_SetConfig+0x82>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a15      	ldr	r2, [pc, #84]	@ (8004674 <TIM_OC5_SetConfig+0xcc>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d003      	beq.n	800462a <TIM_OC5_SetConfig+0x82>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a14      	ldr	r2, [pc, #80]	@ (8004678 <TIM_OC5_SetConfig+0xd0>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d109      	bne.n	800463e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004630:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	021b      	lsls	r3, r3, #8
 8004638:	697a      	ldr	r2, [r7, #20]
 800463a:	4313      	orrs	r3, r2
 800463c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	621a      	str	r2, [r3, #32]
}
 8004658:	bf00      	nop
 800465a:	371c      	adds	r7, #28
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	40012c00 	.word	0x40012c00
 8004668:	40013400 	.word	0x40013400
 800466c:	40014000 	.word	0x40014000
 8004670:	40014400 	.word	0x40014400
 8004674:	40014800 	.word	0x40014800
 8004678:	40015000 	.word	0x40015000

0800467c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800467c:	b480      	push	{r7}
 800467e:	b087      	sub	sp, #28
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	021b      	lsls	r3, r3, #8
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	051b      	lsls	r3, r3, #20
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a1a      	ldr	r2, [pc, #104]	@ (800473c <TIM_OC6_SetConfig+0xc0>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d013      	beq.n	8004700 <TIM_OC6_SetConfig+0x84>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a19      	ldr	r2, [pc, #100]	@ (8004740 <TIM_OC6_SetConfig+0xc4>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d00f      	beq.n	8004700 <TIM_OC6_SetConfig+0x84>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a18      	ldr	r2, [pc, #96]	@ (8004744 <TIM_OC6_SetConfig+0xc8>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d00b      	beq.n	8004700 <TIM_OC6_SetConfig+0x84>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a17      	ldr	r2, [pc, #92]	@ (8004748 <TIM_OC6_SetConfig+0xcc>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d007      	beq.n	8004700 <TIM_OC6_SetConfig+0x84>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a16      	ldr	r2, [pc, #88]	@ (800474c <TIM_OC6_SetConfig+0xd0>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d003      	beq.n	8004700 <TIM_OC6_SetConfig+0x84>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a15      	ldr	r2, [pc, #84]	@ (8004750 <TIM_OC6_SetConfig+0xd4>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d109      	bne.n	8004714 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004706:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	029b      	lsls	r3, r3, #10
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	4313      	orrs	r3, r2
 8004712:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	621a      	str	r2, [r3, #32]
}
 800472e:	bf00      	nop
 8004730:	371c      	adds	r7, #28
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40012c00 	.word	0x40012c00
 8004740:	40013400 	.word	0x40013400
 8004744:	40014000 	.word	0x40014000
 8004748:	40014400 	.word	0x40014400
 800474c:	40014800 	.word	0x40014800
 8004750:	40015000 	.word	0x40015000

08004754 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	2201      	movs	r2, #1
 8004768:	fa02 f303 	lsl.w	r3, r2, r3
 800476c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6a1a      	ldr	r2, [r3, #32]
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	43db      	mvns	r3, r3
 8004776:	401a      	ands	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a1a      	ldr	r2, [r3, #32]
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f003 031f 	and.w	r3, r3, #31
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	fa01 f303 	lsl.w	r3, r1, r3
 800478c:	431a      	orrs	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	621a      	str	r2, [r3, #32]
}
 8004792:	bf00      	nop
 8004794:	371c      	adds	r7, #28
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
	...

080047a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d101      	bne.n	80047b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047b4:	2302      	movs	r3, #2
 80047b6:	e06d      	b.n	8004894 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a30      	ldr	r2, [pc, #192]	@ (80048a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d009      	beq.n	80047f6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a2f      	ldr	r2, [pc, #188]	@ (80048a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d004      	beq.n	80047f6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a2d      	ldr	r2, [pc, #180]	@ (80048a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d108      	bne.n	8004808 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80047fc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	4313      	orrs	r3, r2
 8004806:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800480e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a1e      	ldr	r2, [pc, #120]	@ (80048a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d01d      	beq.n	8004868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004834:	d018      	beq.n	8004868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a1c      	ldr	r2, [pc, #112]	@ (80048ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d013      	beq.n	8004868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a1a      	ldr	r2, [pc, #104]	@ (80048b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00e      	beq.n	8004868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a15      	ldr	r2, [pc, #84]	@ (80048a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d009      	beq.n	8004868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a16      	ldr	r2, [pc, #88]	@ (80048b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d004      	beq.n	8004868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a11      	ldr	r2, [pc, #68]	@ (80048a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d10c      	bne.n	8004882 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800486e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	4313      	orrs	r3, r2
 8004878:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68ba      	ldr	r2, [r7, #8]
 8004880:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr
 80048a0:	40012c00 	.word	0x40012c00
 80048a4:	40013400 	.word	0x40013400
 80048a8:	40015000 	.word	0x40015000
 80048ac:	40000400 	.word	0x40000400
 80048b0:	40000800 	.word	0x40000800
 80048b4:	40014000 	.word	0x40014000

080048b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e06a      	b.n	80049aa <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	4313      	orrs	r3, r2
 8004904:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4313      	orrs	r3, r2
 8004912:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	4313      	orrs	r3, r2
 8004920:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	695b      	ldr	r3, [r3, #20]
 800492c:	4313      	orrs	r3, r2
 800492e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493a:	4313      	orrs	r3, r2
 800493c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	041b      	lsls	r3, r3, #16
 800494a:	4313      	orrs	r3, r2
 800494c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a19      	ldr	r2, [pc, #100]	@ (80049b8 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d009      	beq.n	800496c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a17      	ldr	r2, [pc, #92]	@ (80049bc <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d004      	beq.n	800496c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a16      	ldr	r2, [pc, #88]	@ (80049c0 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d115      	bne.n	8004998 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004976:	051b      	lsls	r3, r3, #20
 8004978:	4313      	orrs	r3, r2
 800497a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	69db      	ldr	r3, [r3, #28]
 8004986:	4313      	orrs	r3, r2
 8004988:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	4313      	orrs	r3, r2
 8004996:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	40012c00 	.word	0x40012c00
 80049bc:	40013400 	.word	0x40013400
 80049c0:	40015000 	.word	0x40015000

080049c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e040      	b.n	8004a94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d106      	bne.n	8004a28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fc fde0 	bl	80015e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2224      	movs	r2, #36	@ 0x24
 8004a2c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f022 0201 	bic.w	r2, r2, #1
 8004a3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 fa86 	bl	8004f58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 f8af 	bl	8004bb0 <UART_SetConfig>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e01b      	b.n	8004a94 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	689a      	ldr	r2, [r3, #8]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f042 0201 	orr.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 fb05 	bl	800509c <UART_CheckIdleState>
 8004a92:	4603      	mov	r3, r0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3708      	adds	r7, #8
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b08a      	sub	sp, #40	@ 0x28
 8004aa0:	af02      	add	r7, sp, #8
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	603b      	str	r3, [r7, #0]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ab0:	2b20      	cmp	r3, #32
 8004ab2:	d177      	bne.n	8004ba4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <HAL_UART_Transmit+0x24>
 8004aba:	88fb      	ldrh	r3, [r7, #6]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d101      	bne.n	8004ac4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e070      	b.n	8004ba6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2221      	movs	r2, #33	@ 0x21
 8004ad0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ad2:	f7fc fed1 	bl	8001878 <HAL_GetTick>
 8004ad6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	88fa      	ldrh	r2, [r7, #6]
 8004adc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	88fa      	ldrh	r2, [r7, #6]
 8004ae4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004af0:	d108      	bne.n	8004b04 <HAL_UART_Transmit+0x68>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d104      	bne.n	8004b04 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004afa:	2300      	movs	r3, #0
 8004afc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	61bb      	str	r3, [r7, #24]
 8004b02:	e003      	b.n	8004b0c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b0c:	e02f      	b.n	8004b6e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	2200      	movs	r2, #0
 8004b16:	2180      	movs	r1, #128	@ 0x80
 8004b18:	68f8      	ldr	r0, [r7, #12]
 8004b1a:	f000 fb67 	bl	80051ec <UART_WaitOnFlagUntilTimeout>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d004      	beq.n	8004b2e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2220      	movs	r2, #32
 8004b28:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e03b      	b.n	8004ba6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10b      	bne.n	8004b4c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	881a      	ldrh	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b40:	b292      	uxth	r2, r2
 8004b42:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004b44:	69bb      	ldr	r3, [r7, #24]
 8004b46:	3302      	adds	r3, #2
 8004b48:	61bb      	str	r3, [r7, #24]
 8004b4a:	e007      	b.n	8004b5c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	781a      	ldrb	r2, [r3, #0]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	3301      	adds	r3, #1
 8004b5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1c9      	bne.n	8004b0e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	2200      	movs	r2, #0
 8004b82:	2140      	movs	r1, #64	@ 0x40
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f000 fb31 	bl	80051ec <UART_WaitOnFlagUntilTimeout>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d004      	beq.n	8004b9a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2220      	movs	r2, #32
 8004b94:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e005      	b.n	8004ba6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	e000      	b.n	8004ba6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004ba4:	2302      	movs	r3, #2
  }
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3720      	adds	r7, #32
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
	...

08004bb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b088      	sub	sp, #32
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689a      	ldr	r2, [r3, #8]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	431a      	orrs	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	4b92      	ldr	r3, [pc, #584]	@ (8004e24 <UART_SetConfig+0x274>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6812      	ldr	r2, [r2, #0]
 8004be2:	6979      	ldr	r1, [r7, #20]
 8004be4:	430b      	orrs	r3, r1
 8004be6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	68da      	ldr	r2, [r3, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a80      	ldr	r2, [pc, #512]	@ (8004e28 <UART_SetConfig+0x278>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d120      	bne.n	8004c6e <UART_SetConfig+0xbe>
 8004c2c:	4b7f      	ldr	r3, [pc, #508]	@ (8004e2c <UART_SetConfig+0x27c>)
 8004c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c30:	f003 0303 	and.w	r3, r3, #3
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	d817      	bhi.n	8004c68 <UART_SetConfig+0xb8>
 8004c38:	a201      	add	r2, pc, #4	@ (adr r2, 8004c40 <UART_SetConfig+0x90>)
 8004c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c3e:	bf00      	nop
 8004c40:	08004c51 	.word	0x08004c51
 8004c44:	08004c5d 	.word	0x08004c5d
 8004c48:	08004c63 	.word	0x08004c63
 8004c4c:	08004c57 	.word	0x08004c57
 8004c50:	2301      	movs	r3, #1
 8004c52:	77fb      	strb	r3, [r7, #31]
 8004c54:	e0b5      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004c56:	2302      	movs	r3, #2
 8004c58:	77fb      	strb	r3, [r7, #31]
 8004c5a:	e0b2      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004c5c:	2304      	movs	r3, #4
 8004c5e:	77fb      	strb	r3, [r7, #31]
 8004c60:	e0af      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004c62:	2308      	movs	r3, #8
 8004c64:	77fb      	strb	r3, [r7, #31]
 8004c66:	e0ac      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004c68:	2310      	movs	r3, #16
 8004c6a:	77fb      	strb	r3, [r7, #31]
 8004c6c:	e0a9      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a6f      	ldr	r2, [pc, #444]	@ (8004e30 <UART_SetConfig+0x280>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d124      	bne.n	8004cc2 <UART_SetConfig+0x112>
 8004c78:	4b6c      	ldr	r3, [pc, #432]	@ (8004e2c <UART_SetConfig+0x27c>)
 8004c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c80:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c84:	d011      	beq.n	8004caa <UART_SetConfig+0xfa>
 8004c86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c8a:	d817      	bhi.n	8004cbc <UART_SetConfig+0x10c>
 8004c8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c90:	d011      	beq.n	8004cb6 <UART_SetConfig+0x106>
 8004c92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c96:	d811      	bhi.n	8004cbc <UART_SetConfig+0x10c>
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d003      	beq.n	8004ca4 <UART_SetConfig+0xf4>
 8004c9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ca0:	d006      	beq.n	8004cb0 <UART_SetConfig+0x100>
 8004ca2:	e00b      	b.n	8004cbc <UART_SetConfig+0x10c>
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	77fb      	strb	r3, [r7, #31]
 8004ca8:	e08b      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004caa:	2302      	movs	r3, #2
 8004cac:	77fb      	strb	r3, [r7, #31]
 8004cae:	e088      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004cb0:	2304      	movs	r3, #4
 8004cb2:	77fb      	strb	r3, [r7, #31]
 8004cb4:	e085      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004cb6:	2308      	movs	r3, #8
 8004cb8:	77fb      	strb	r3, [r7, #31]
 8004cba:	e082      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004cbc:	2310      	movs	r3, #16
 8004cbe:	77fb      	strb	r3, [r7, #31]
 8004cc0:	e07f      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a5b      	ldr	r2, [pc, #364]	@ (8004e34 <UART_SetConfig+0x284>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d124      	bne.n	8004d16 <UART_SetConfig+0x166>
 8004ccc:	4b57      	ldr	r3, [pc, #348]	@ (8004e2c <UART_SetConfig+0x27c>)
 8004cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cd0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004cd4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004cd8:	d011      	beq.n	8004cfe <UART_SetConfig+0x14e>
 8004cda:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004cde:	d817      	bhi.n	8004d10 <UART_SetConfig+0x160>
 8004ce0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ce4:	d011      	beq.n	8004d0a <UART_SetConfig+0x15a>
 8004ce6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004cea:	d811      	bhi.n	8004d10 <UART_SetConfig+0x160>
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d003      	beq.n	8004cf8 <UART_SetConfig+0x148>
 8004cf0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004cf4:	d006      	beq.n	8004d04 <UART_SetConfig+0x154>
 8004cf6:	e00b      	b.n	8004d10 <UART_SetConfig+0x160>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	77fb      	strb	r3, [r7, #31]
 8004cfc:	e061      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004cfe:	2302      	movs	r3, #2
 8004d00:	77fb      	strb	r3, [r7, #31]
 8004d02:	e05e      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d04:	2304      	movs	r3, #4
 8004d06:	77fb      	strb	r3, [r7, #31]
 8004d08:	e05b      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d0a:	2308      	movs	r3, #8
 8004d0c:	77fb      	strb	r3, [r7, #31]
 8004d0e:	e058      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d10:	2310      	movs	r3, #16
 8004d12:	77fb      	strb	r3, [r7, #31]
 8004d14:	e055      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a47      	ldr	r2, [pc, #284]	@ (8004e38 <UART_SetConfig+0x288>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d124      	bne.n	8004d6a <UART_SetConfig+0x1ba>
 8004d20:	4b42      	ldr	r3, [pc, #264]	@ (8004e2c <UART_SetConfig+0x27c>)
 8004d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d24:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004d28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d2c:	d011      	beq.n	8004d52 <UART_SetConfig+0x1a2>
 8004d2e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d32:	d817      	bhi.n	8004d64 <UART_SetConfig+0x1b4>
 8004d34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d38:	d011      	beq.n	8004d5e <UART_SetConfig+0x1ae>
 8004d3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d3e:	d811      	bhi.n	8004d64 <UART_SetConfig+0x1b4>
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <UART_SetConfig+0x19c>
 8004d44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d48:	d006      	beq.n	8004d58 <UART_SetConfig+0x1a8>
 8004d4a:	e00b      	b.n	8004d64 <UART_SetConfig+0x1b4>
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	77fb      	strb	r3, [r7, #31]
 8004d50:	e037      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d52:	2302      	movs	r3, #2
 8004d54:	77fb      	strb	r3, [r7, #31]
 8004d56:	e034      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d58:	2304      	movs	r3, #4
 8004d5a:	77fb      	strb	r3, [r7, #31]
 8004d5c:	e031      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d5e:	2308      	movs	r3, #8
 8004d60:	77fb      	strb	r3, [r7, #31]
 8004d62:	e02e      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d64:	2310      	movs	r3, #16
 8004d66:	77fb      	strb	r3, [r7, #31]
 8004d68:	e02b      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a33      	ldr	r2, [pc, #204]	@ (8004e3c <UART_SetConfig+0x28c>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d124      	bne.n	8004dbe <UART_SetConfig+0x20e>
 8004d74:	4b2d      	ldr	r3, [pc, #180]	@ (8004e2c <UART_SetConfig+0x27c>)
 8004d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d78:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004d7c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d80:	d011      	beq.n	8004da6 <UART_SetConfig+0x1f6>
 8004d82:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d86:	d817      	bhi.n	8004db8 <UART_SetConfig+0x208>
 8004d88:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d8c:	d011      	beq.n	8004db2 <UART_SetConfig+0x202>
 8004d8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d92:	d811      	bhi.n	8004db8 <UART_SetConfig+0x208>
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d003      	beq.n	8004da0 <UART_SetConfig+0x1f0>
 8004d98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d9c:	d006      	beq.n	8004dac <UART_SetConfig+0x1fc>
 8004d9e:	e00b      	b.n	8004db8 <UART_SetConfig+0x208>
 8004da0:	2300      	movs	r3, #0
 8004da2:	77fb      	strb	r3, [r7, #31]
 8004da4:	e00d      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004da6:	2302      	movs	r3, #2
 8004da8:	77fb      	strb	r3, [r7, #31]
 8004daa:	e00a      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004dac:	2304      	movs	r3, #4
 8004dae:	77fb      	strb	r3, [r7, #31]
 8004db0:	e007      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004db2:	2308      	movs	r3, #8
 8004db4:	77fb      	strb	r3, [r7, #31]
 8004db6:	e004      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004db8:	2310      	movs	r3, #16
 8004dba:	77fb      	strb	r3, [r7, #31]
 8004dbc:	e001      	b.n	8004dc2 <UART_SetConfig+0x212>
 8004dbe:	2310      	movs	r3, #16
 8004dc0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dca:	d16b      	bne.n	8004ea4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8004dcc:	7ffb      	ldrb	r3, [r7, #31]
 8004dce:	2b08      	cmp	r3, #8
 8004dd0:	d838      	bhi.n	8004e44 <UART_SetConfig+0x294>
 8004dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd8 <UART_SetConfig+0x228>)
 8004dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd8:	08004dfd 	.word	0x08004dfd
 8004ddc:	08004e05 	.word	0x08004e05
 8004de0:	08004e0d 	.word	0x08004e0d
 8004de4:	08004e45 	.word	0x08004e45
 8004de8:	08004e13 	.word	0x08004e13
 8004dec:	08004e45 	.word	0x08004e45
 8004df0:	08004e45 	.word	0x08004e45
 8004df4:	08004e45 	.word	0x08004e45
 8004df8:	08004e1b 	.word	0x08004e1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dfc:	f7fe fa2a 	bl	8003254 <HAL_RCC_GetPCLK1Freq>
 8004e00:	61b8      	str	r0, [r7, #24]
        break;
 8004e02:	e024      	b.n	8004e4e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e04:	f7fe fa48 	bl	8003298 <HAL_RCC_GetPCLK2Freq>
 8004e08:	61b8      	str	r0, [r7, #24]
        break;
 8004e0a:	e020      	b.n	8004e4e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e40 <UART_SetConfig+0x290>)
 8004e0e:	61bb      	str	r3, [r7, #24]
        break;
 8004e10:	e01d      	b.n	8004e4e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e12:	f7fe f9bf 	bl	8003194 <HAL_RCC_GetSysClockFreq>
 8004e16:	61b8      	str	r0, [r7, #24]
        break;
 8004e18:	e019      	b.n	8004e4e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e1e:	61bb      	str	r3, [r7, #24]
        break;
 8004e20:	e015      	b.n	8004e4e <UART_SetConfig+0x29e>
 8004e22:	bf00      	nop
 8004e24:	efff69f3 	.word	0xefff69f3
 8004e28:	40013800 	.word	0x40013800
 8004e2c:	40021000 	.word	0x40021000
 8004e30:	40004400 	.word	0x40004400
 8004e34:	40004800 	.word	0x40004800
 8004e38:	40004c00 	.word	0x40004c00
 8004e3c:	40005000 	.word	0x40005000
 8004e40:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	77bb      	strb	r3, [r7, #30]
        break;
 8004e4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d073      	beq.n	8004f3c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	005a      	lsls	r2, r3, #1
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	085b      	lsrs	r3, r3, #1
 8004e5e:	441a      	add	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e68:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b0f      	cmp	r3, #15
 8004e6e:	d916      	bls.n	8004e9e <UART_SetConfig+0x2ee>
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e76:	d212      	bcs.n	8004e9e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	f023 030f 	bic.w	r3, r3, #15
 8004e80:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	085b      	lsrs	r3, r3, #1
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	89fb      	ldrh	r3, [r7, #14]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	89fa      	ldrh	r2, [r7, #14]
 8004e9a:	60da      	str	r2, [r3, #12]
 8004e9c:	e04e      	b.n	8004f3c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	77bb      	strb	r3, [r7, #30]
 8004ea2:	e04b      	b.n	8004f3c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ea4:	7ffb      	ldrb	r3, [r7, #31]
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d827      	bhi.n	8004efa <UART_SetConfig+0x34a>
 8004eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb0 <UART_SetConfig+0x300>)
 8004eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb0:	08004ed5 	.word	0x08004ed5
 8004eb4:	08004edd 	.word	0x08004edd
 8004eb8:	08004ee5 	.word	0x08004ee5
 8004ebc:	08004efb 	.word	0x08004efb
 8004ec0:	08004eeb 	.word	0x08004eeb
 8004ec4:	08004efb 	.word	0x08004efb
 8004ec8:	08004efb 	.word	0x08004efb
 8004ecc:	08004efb 	.word	0x08004efb
 8004ed0:	08004ef3 	.word	0x08004ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ed4:	f7fe f9be 	bl	8003254 <HAL_RCC_GetPCLK1Freq>
 8004ed8:	61b8      	str	r0, [r7, #24]
        break;
 8004eda:	e013      	b.n	8004f04 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004edc:	f7fe f9dc 	bl	8003298 <HAL_RCC_GetPCLK2Freq>
 8004ee0:	61b8      	str	r0, [r7, #24]
        break;
 8004ee2:	e00f      	b.n	8004f04 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8004f54 <UART_SetConfig+0x3a4>)
 8004ee6:	61bb      	str	r3, [r7, #24]
        break;
 8004ee8:	e00c      	b.n	8004f04 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eea:	f7fe f953 	bl	8003194 <HAL_RCC_GetSysClockFreq>
 8004eee:	61b8      	str	r0, [r7, #24]
        break;
 8004ef0:	e008      	b.n	8004f04 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ef6:	61bb      	str	r3, [r7, #24]
        break;
 8004ef8:	e004      	b.n	8004f04 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	77bb      	strb	r3, [r7, #30]
        break;
 8004f02:	bf00      	nop
    }

    if (pclk != 0U)
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d018      	beq.n	8004f3c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	085a      	lsrs	r2, r3, #1
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	441a      	add	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	2b0f      	cmp	r3, #15
 8004f22:	d909      	bls.n	8004f38 <UART_SetConfig+0x388>
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f2a:	d205      	bcs.n	8004f38 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	60da      	str	r2, [r3, #12]
 8004f36:	e001      	b.n	8004f3c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004f48:	7fbb      	ldrb	r3, [r7, #30]
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3720      	adds	r7, #32
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	007a1200 	.word	0x007a1200

08004f58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f64:	f003 0308 	and.w	r3, r3, #8
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00a      	beq.n	8004f82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00a      	beq.n	8004fa4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00a      	beq.n	8004fc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fca:	f003 0304 	and.w	r3, r3, #4
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00a      	beq.n	8004fe8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00a      	beq.n	800500a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500e:	f003 0320 	and.w	r3, r3, #32
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00a      	beq.n	800502c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005034:	2b00      	cmp	r3, #0
 8005036:	d01a      	beq.n	800506e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005052:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005056:	d10a      	bne.n	800506e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	430a      	orrs	r2, r1
 800506c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00a      	beq.n	8005090 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	605a      	str	r2, [r3, #4]
  }
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b098      	sub	sp, #96	@ 0x60
 80050a0:	af02      	add	r7, sp, #8
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050ac:	f7fc fbe4 	bl	8001878 <HAL_GetTick>
 80050b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0308 	and.w	r3, r3, #8
 80050bc:	2b08      	cmp	r3, #8
 80050be:	d12e      	bne.n	800511e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050c4:	9300      	str	r3, [sp, #0]
 80050c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c8:	2200      	movs	r2, #0
 80050ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f88c 	bl	80051ec <UART_WaitOnFlagUntilTimeout>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d021      	beq.n	800511e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e2:	e853 3f00 	ldrex	r3, [r3]
 80050e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80050e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	461a      	mov	r2, r3
 80050f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80050fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005100:	e841 2300 	strex	r3, r2, [r1]
 8005104:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1e6      	bne.n	80050da <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2220      	movs	r2, #32
 8005110:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e062      	b.n	80051e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0304 	and.w	r3, r3, #4
 8005128:	2b04      	cmp	r3, #4
 800512a:	d149      	bne.n	80051c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800512c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005130:	9300      	str	r3, [sp, #0]
 8005132:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005134:	2200      	movs	r2, #0
 8005136:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f856 	bl	80051ec <UART_WaitOnFlagUntilTimeout>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d03c      	beq.n	80051c0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	e853 3f00 	ldrex	r3, [r3]
 8005152:	623b      	str	r3, [r7, #32]
   return(result);
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800515a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	461a      	mov	r2, r3
 8005162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005164:	633b      	str	r3, [r7, #48]	@ 0x30
 8005166:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005168:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800516a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800516c:	e841 2300 	strex	r3, r2, [r1]
 8005170:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1e6      	bne.n	8005146 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	3308      	adds	r3, #8
 800517e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	e853 3f00 	ldrex	r3, [r3]
 8005186:	60fb      	str	r3, [r7, #12]
   return(result);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f023 0301 	bic.w	r3, r3, #1
 800518e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	3308      	adds	r3, #8
 8005196:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005198:	61fa      	str	r2, [r7, #28]
 800519a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800519c:	69b9      	ldr	r1, [r7, #24]
 800519e:	69fa      	ldr	r2, [r7, #28]
 80051a0:	e841 2300 	strex	r3, r2, [r1]
 80051a4:	617b      	str	r3, [r7, #20]
   return(result);
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1e5      	bne.n	8005178 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2220      	movs	r2, #32
 80051b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e011      	b.n	80051e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2220      	movs	r2, #32
 80051c4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2220      	movs	r2, #32
 80051ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3758      	adds	r7, #88	@ 0x58
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	603b      	str	r3, [r7, #0]
 80051f8:	4613      	mov	r3, r2
 80051fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051fc:	e04f      	b.n	800529e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051fe:	69bb      	ldr	r3, [r7, #24]
 8005200:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005204:	d04b      	beq.n	800529e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005206:	f7fc fb37 	bl	8001878 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	69ba      	ldr	r2, [r7, #24]
 8005212:	429a      	cmp	r2, r3
 8005214:	d302      	bcc.n	800521c <UART_WaitOnFlagUntilTimeout+0x30>
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d101      	bne.n	8005220 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e04e      	b.n	80052be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0304 	and.w	r3, r3, #4
 800522a:	2b00      	cmp	r3, #0
 800522c:	d037      	beq.n	800529e <UART_WaitOnFlagUntilTimeout+0xb2>
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2b80      	cmp	r3, #128	@ 0x80
 8005232:	d034      	beq.n	800529e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	2b40      	cmp	r3, #64	@ 0x40
 8005238:	d031      	beq.n	800529e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	69db      	ldr	r3, [r3, #28]
 8005240:	f003 0308 	and.w	r3, r3, #8
 8005244:	2b08      	cmp	r3, #8
 8005246:	d110      	bne.n	800526a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2208      	movs	r2, #8
 800524e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	f000 f838 	bl	80052c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2208      	movs	r2, #8
 800525a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e029      	b.n	80052be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	69db      	ldr	r3, [r3, #28]
 8005270:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005274:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005278:	d111      	bne.n	800529e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005282:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f000 f81e 	bl	80052c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2220      	movs	r2, #32
 800528e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e00f      	b.n	80052be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	69da      	ldr	r2, [r3, #28]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	4013      	ands	r3, r2
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	bf0c      	ite	eq
 80052ae:	2301      	moveq	r3, #1
 80052b0:	2300      	movne	r3, #0
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	461a      	mov	r2, r3
 80052b6:	79fb      	ldrb	r3, [r7, #7]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d0a0      	beq.n	80051fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b095      	sub	sp, #84	@ 0x54
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d6:	e853 3f00 	ldrex	r3, [r3]
 80052da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	461a      	mov	r2, r3
 80052ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80052ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052f4:	e841 2300 	strex	r3, r2, [r1]
 80052f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1e6      	bne.n	80052ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3308      	adds	r3, #8
 8005306:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	e853 3f00 	ldrex	r3, [r3]
 800530e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	f023 0301 	bic.w	r3, r3, #1
 8005316:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	3308      	adds	r3, #8
 800531e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005320:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005322:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005324:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005326:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005328:	e841 2300 	strex	r3, r2, [r1]
 800532c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800532e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1e5      	bne.n	8005300 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005338:	2b01      	cmp	r3, #1
 800533a:	d118      	bne.n	800536e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	e853 3f00 	ldrex	r3, [r3]
 8005348:	60bb      	str	r3, [r7, #8]
   return(result);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	f023 0310 	bic.w	r3, r3, #16
 8005350:	647b      	str	r3, [r7, #68]	@ 0x44
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	461a      	mov	r2, r3
 8005358:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800535a:	61bb      	str	r3, [r7, #24]
 800535c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535e:	6979      	ldr	r1, [r7, #20]
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	e841 2300 	strex	r3, r2, [r1]
 8005366:	613b      	str	r3, [r7, #16]
   return(result);
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1e6      	bne.n	800533c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2220      	movs	r2, #32
 8005372:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005382:	bf00      	nop
 8005384:	3754      	adds	r7, #84	@ 0x54
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <_vsniprintf_r>:
 800538e:	b530      	push	{r4, r5, lr}
 8005390:	4614      	mov	r4, r2
 8005392:	2c00      	cmp	r4, #0
 8005394:	b09b      	sub	sp, #108	@ 0x6c
 8005396:	4605      	mov	r5, r0
 8005398:	461a      	mov	r2, r3
 800539a:	da05      	bge.n	80053a8 <_vsniprintf_r+0x1a>
 800539c:	238b      	movs	r3, #139	@ 0x8b
 800539e:	6003      	str	r3, [r0, #0]
 80053a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053a4:	b01b      	add	sp, #108	@ 0x6c
 80053a6:	bd30      	pop	{r4, r5, pc}
 80053a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80053ac:	f8ad 300c 	strh.w	r3, [sp, #12]
 80053b0:	f04f 0300 	mov.w	r3, #0
 80053b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80053b6:	bf14      	ite	ne
 80053b8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80053bc:	4623      	moveq	r3, r4
 80053be:	9302      	str	r3, [sp, #8]
 80053c0:	9305      	str	r3, [sp, #20]
 80053c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80053c6:	9100      	str	r1, [sp, #0]
 80053c8:	9104      	str	r1, [sp, #16]
 80053ca:	f8ad 300e 	strh.w	r3, [sp, #14]
 80053ce:	4669      	mov	r1, sp
 80053d0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80053d2:	f000 f8a9 	bl	8005528 <_svfiprintf_r>
 80053d6:	1c43      	adds	r3, r0, #1
 80053d8:	bfbc      	itt	lt
 80053da:	238b      	movlt	r3, #139	@ 0x8b
 80053dc:	602b      	strlt	r3, [r5, #0]
 80053de:	2c00      	cmp	r4, #0
 80053e0:	d0e0      	beq.n	80053a4 <_vsniprintf_r+0x16>
 80053e2:	9b00      	ldr	r3, [sp, #0]
 80053e4:	2200      	movs	r2, #0
 80053e6:	701a      	strb	r2, [r3, #0]
 80053e8:	e7dc      	b.n	80053a4 <_vsniprintf_r+0x16>
	...

080053ec <vsniprintf>:
 80053ec:	b507      	push	{r0, r1, r2, lr}
 80053ee:	9300      	str	r3, [sp, #0]
 80053f0:	4613      	mov	r3, r2
 80053f2:	460a      	mov	r2, r1
 80053f4:	4601      	mov	r1, r0
 80053f6:	4803      	ldr	r0, [pc, #12]	@ (8005404 <vsniprintf+0x18>)
 80053f8:	6800      	ldr	r0, [r0, #0]
 80053fa:	f7ff ffc8 	bl	800538e <_vsniprintf_r>
 80053fe:	b003      	add	sp, #12
 8005400:	f85d fb04 	ldr.w	pc, [sp], #4
 8005404:	20000030 	.word	0x20000030

08005408 <memset>:
 8005408:	4402      	add	r2, r0
 800540a:	4603      	mov	r3, r0
 800540c:	4293      	cmp	r3, r2
 800540e:	d100      	bne.n	8005412 <memset+0xa>
 8005410:	4770      	bx	lr
 8005412:	f803 1b01 	strb.w	r1, [r3], #1
 8005416:	e7f9      	b.n	800540c <memset+0x4>

08005418 <__errno>:
 8005418:	4b01      	ldr	r3, [pc, #4]	@ (8005420 <__errno+0x8>)
 800541a:	6818      	ldr	r0, [r3, #0]
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	20000030 	.word	0x20000030

08005424 <__libc_init_array>:
 8005424:	b570      	push	{r4, r5, r6, lr}
 8005426:	4d0d      	ldr	r5, [pc, #52]	@ (800545c <__libc_init_array+0x38>)
 8005428:	4c0d      	ldr	r4, [pc, #52]	@ (8005460 <__libc_init_array+0x3c>)
 800542a:	1b64      	subs	r4, r4, r5
 800542c:	10a4      	asrs	r4, r4, #2
 800542e:	2600      	movs	r6, #0
 8005430:	42a6      	cmp	r6, r4
 8005432:	d109      	bne.n	8005448 <__libc_init_array+0x24>
 8005434:	4d0b      	ldr	r5, [pc, #44]	@ (8005464 <__libc_init_array+0x40>)
 8005436:	4c0c      	ldr	r4, [pc, #48]	@ (8005468 <__libc_init_array+0x44>)
 8005438:	f000 fcd4 	bl	8005de4 <_init>
 800543c:	1b64      	subs	r4, r4, r5
 800543e:	10a4      	asrs	r4, r4, #2
 8005440:	2600      	movs	r6, #0
 8005442:	42a6      	cmp	r6, r4
 8005444:	d105      	bne.n	8005452 <__libc_init_array+0x2e>
 8005446:	bd70      	pop	{r4, r5, r6, pc}
 8005448:	f855 3b04 	ldr.w	r3, [r5], #4
 800544c:	4798      	blx	r3
 800544e:	3601      	adds	r6, #1
 8005450:	e7ee      	b.n	8005430 <__libc_init_array+0xc>
 8005452:	f855 3b04 	ldr.w	r3, [r5], #4
 8005456:	4798      	blx	r3
 8005458:	3601      	adds	r6, #1
 800545a:	e7f2      	b.n	8005442 <__libc_init_array+0x1e>
 800545c:	08005f74 	.word	0x08005f74
 8005460:	08005f74 	.word	0x08005f74
 8005464:	08005f74 	.word	0x08005f74
 8005468:	08005f78 	.word	0x08005f78

0800546c <__retarget_lock_acquire_recursive>:
 800546c:	4770      	bx	lr

0800546e <__retarget_lock_release_recursive>:
 800546e:	4770      	bx	lr

08005470 <__ssputs_r>:
 8005470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005474:	688e      	ldr	r6, [r1, #8]
 8005476:	461f      	mov	r7, r3
 8005478:	42be      	cmp	r6, r7
 800547a:	680b      	ldr	r3, [r1, #0]
 800547c:	4682      	mov	sl, r0
 800547e:	460c      	mov	r4, r1
 8005480:	4690      	mov	r8, r2
 8005482:	d82d      	bhi.n	80054e0 <__ssputs_r+0x70>
 8005484:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005488:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800548c:	d026      	beq.n	80054dc <__ssputs_r+0x6c>
 800548e:	6965      	ldr	r5, [r4, #20]
 8005490:	6909      	ldr	r1, [r1, #16]
 8005492:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005496:	eba3 0901 	sub.w	r9, r3, r1
 800549a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800549e:	1c7b      	adds	r3, r7, #1
 80054a0:	444b      	add	r3, r9
 80054a2:	106d      	asrs	r5, r5, #1
 80054a4:	429d      	cmp	r5, r3
 80054a6:	bf38      	it	cc
 80054a8:	461d      	movcc	r5, r3
 80054aa:	0553      	lsls	r3, r2, #21
 80054ac:	d527      	bpl.n	80054fe <__ssputs_r+0x8e>
 80054ae:	4629      	mov	r1, r5
 80054b0:	f000 f958 	bl	8005764 <_malloc_r>
 80054b4:	4606      	mov	r6, r0
 80054b6:	b360      	cbz	r0, 8005512 <__ssputs_r+0xa2>
 80054b8:	6921      	ldr	r1, [r4, #16]
 80054ba:	464a      	mov	r2, r9
 80054bc:	f000 fbc2 	bl	8005c44 <memcpy>
 80054c0:	89a3      	ldrh	r3, [r4, #12]
 80054c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80054c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054ca:	81a3      	strh	r3, [r4, #12]
 80054cc:	6126      	str	r6, [r4, #16]
 80054ce:	6165      	str	r5, [r4, #20]
 80054d0:	444e      	add	r6, r9
 80054d2:	eba5 0509 	sub.w	r5, r5, r9
 80054d6:	6026      	str	r6, [r4, #0]
 80054d8:	60a5      	str	r5, [r4, #8]
 80054da:	463e      	mov	r6, r7
 80054dc:	42be      	cmp	r6, r7
 80054de:	d900      	bls.n	80054e2 <__ssputs_r+0x72>
 80054e0:	463e      	mov	r6, r7
 80054e2:	6820      	ldr	r0, [r4, #0]
 80054e4:	4632      	mov	r2, r6
 80054e6:	4641      	mov	r1, r8
 80054e8:	f000 fb82 	bl	8005bf0 <memmove>
 80054ec:	68a3      	ldr	r3, [r4, #8]
 80054ee:	1b9b      	subs	r3, r3, r6
 80054f0:	60a3      	str	r3, [r4, #8]
 80054f2:	6823      	ldr	r3, [r4, #0]
 80054f4:	4433      	add	r3, r6
 80054f6:	6023      	str	r3, [r4, #0]
 80054f8:	2000      	movs	r0, #0
 80054fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054fe:	462a      	mov	r2, r5
 8005500:	f000 fb48 	bl	8005b94 <_realloc_r>
 8005504:	4606      	mov	r6, r0
 8005506:	2800      	cmp	r0, #0
 8005508:	d1e0      	bne.n	80054cc <__ssputs_r+0x5c>
 800550a:	6921      	ldr	r1, [r4, #16]
 800550c:	4650      	mov	r0, sl
 800550e:	f000 fba7 	bl	8005c60 <_free_r>
 8005512:	230c      	movs	r3, #12
 8005514:	f8ca 3000 	str.w	r3, [sl]
 8005518:	89a3      	ldrh	r3, [r4, #12]
 800551a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800551e:	81a3      	strh	r3, [r4, #12]
 8005520:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005524:	e7e9      	b.n	80054fa <__ssputs_r+0x8a>
	...

08005528 <_svfiprintf_r>:
 8005528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800552c:	4698      	mov	r8, r3
 800552e:	898b      	ldrh	r3, [r1, #12]
 8005530:	061b      	lsls	r3, r3, #24
 8005532:	b09d      	sub	sp, #116	@ 0x74
 8005534:	4607      	mov	r7, r0
 8005536:	460d      	mov	r5, r1
 8005538:	4614      	mov	r4, r2
 800553a:	d510      	bpl.n	800555e <_svfiprintf_r+0x36>
 800553c:	690b      	ldr	r3, [r1, #16]
 800553e:	b973      	cbnz	r3, 800555e <_svfiprintf_r+0x36>
 8005540:	2140      	movs	r1, #64	@ 0x40
 8005542:	f000 f90f 	bl	8005764 <_malloc_r>
 8005546:	6028      	str	r0, [r5, #0]
 8005548:	6128      	str	r0, [r5, #16]
 800554a:	b930      	cbnz	r0, 800555a <_svfiprintf_r+0x32>
 800554c:	230c      	movs	r3, #12
 800554e:	603b      	str	r3, [r7, #0]
 8005550:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005554:	b01d      	add	sp, #116	@ 0x74
 8005556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800555a:	2340      	movs	r3, #64	@ 0x40
 800555c:	616b      	str	r3, [r5, #20]
 800555e:	2300      	movs	r3, #0
 8005560:	9309      	str	r3, [sp, #36]	@ 0x24
 8005562:	2320      	movs	r3, #32
 8005564:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005568:	f8cd 800c 	str.w	r8, [sp, #12]
 800556c:	2330      	movs	r3, #48	@ 0x30
 800556e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800570c <_svfiprintf_r+0x1e4>
 8005572:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005576:	f04f 0901 	mov.w	r9, #1
 800557a:	4623      	mov	r3, r4
 800557c:	469a      	mov	sl, r3
 800557e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005582:	b10a      	cbz	r2, 8005588 <_svfiprintf_r+0x60>
 8005584:	2a25      	cmp	r2, #37	@ 0x25
 8005586:	d1f9      	bne.n	800557c <_svfiprintf_r+0x54>
 8005588:	ebba 0b04 	subs.w	fp, sl, r4
 800558c:	d00b      	beq.n	80055a6 <_svfiprintf_r+0x7e>
 800558e:	465b      	mov	r3, fp
 8005590:	4622      	mov	r2, r4
 8005592:	4629      	mov	r1, r5
 8005594:	4638      	mov	r0, r7
 8005596:	f7ff ff6b 	bl	8005470 <__ssputs_r>
 800559a:	3001      	adds	r0, #1
 800559c:	f000 80a7 	beq.w	80056ee <_svfiprintf_r+0x1c6>
 80055a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055a2:	445a      	add	r2, fp
 80055a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80055a6:	f89a 3000 	ldrb.w	r3, [sl]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	f000 809f 	beq.w	80056ee <_svfiprintf_r+0x1c6>
 80055b0:	2300      	movs	r3, #0
 80055b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80055b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055ba:	f10a 0a01 	add.w	sl, sl, #1
 80055be:	9304      	str	r3, [sp, #16]
 80055c0:	9307      	str	r3, [sp, #28]
 80055c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80055c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80055c8:	4654      	mov	r4, sl
 80055ca:	2205      	movs	r2, #5
 80055cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055d0:	484e      	ldr	r0, [pc, #312]	@ (800570c <_svfiprintf_r+0x1e4>)
 80055d2:	f7fa fe0d 	bl	80001f0 <memchr>
 80055d6:	9a04      	ldr	r2, [sp, #16]
 80055d8:	b9d8      	cbnz	r0, 8005612 <_svfiprintf_r+0xea>
 80055da:	06d0      	lsls	r0, r2, #27
 80055dc:	bf44      	itt	mi
 80055de:	2320      	movmi	r3, #32
 80055e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80055e4:	0711      	lsls	r1, r2, #28
 80055e6:	bf44      	itt	mi
 80055e8:	232b      	movmi	r3, #43	@ 0x2b
 80055ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80055ee:	f89a 3000 	ldrb.w	r3, [sl]
 80055f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80055f4:	d015      	beq.n	8005622 <_svfiprintf_r+0xfa>
 80055f6:	9a07      	ldr	r2, [sp, #28]
 80055f8:	4654      	mov	r4, sl
 80055fa:	2000      	movs	r0, #0
 80055fc:	f04f 0c0a 	mov.w	ip, #10
 8005600:	4621      	mov	r1, r4
 8005602:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005606:	3b30      	subs	r3, #48	@ 0x30
 8005608:	2b09      	cmp	r3, #9
 800560a:	d94b      	bls.n	80056a4 <_svfiprintf_r+0x17c>
 800560c:	b1b0      	cbz	r0, 800563c <_svfiprintf_r+0x114>
 800560e:	9207      	str	r2, [sp, #28]
 8005610:	e014      	b.n	800563c <_svfiprintf_r+0x114>
 8005612:	eba0 0308 	sub.w	r3, r0, r8
 8005616:	fa09 f303 	lsl.w	r3, r9, r3
 800561a:	4313      	orrs	r3, r2
 800561c:	9304      	str	r3, [sp, #16]
 800561e:	46a2      	mov	sl, r4
 8005620:	e7d2      	b.n	80055c8 <_svfiprintf_r+0xa0>
 8005622:	9b03      	ldr	r3, [sp, #12]
 8005624:	1d19      	adds	r1, r3, #4
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	9103      	str	r1, [sp, #12]
 800562a:	2b00      	cmp	r3, #0
 800562c:	bfbb      	ittet	lt
 800562e:	425b      	neglt	r3, r3
 8005630:	f042 0202 	orrlt.w	r2, r2, #2
 8005634:	9307      	strge	r3, [sp, #28]
 8005636:	9307      	strlt	r3, [sp, #28]
 8005638:	bfb8      	it	lt
 800563a:	9204      	strlt	r2, [sp, #16]
 800563c:	7823      	ldrb	r3, [r4, #0]
 800563e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005640:	d10a      	bne.n	8005658 <_svfiprintf_r+0x130>
 8005642:	7863      	ldrb	r3, [r4, #1]
 8005644:	2b2a      	cmp	r3, #42	@ 0x2a
 8005646:	d132      	bne.n	80056ae <_svfiprintf_r+0x186>
 8005648:	9b03      	ldr	r3, [sp, #12]
 800564a:	1d1a      	adds	r2, r3, #4
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	9203      	str	r2, [sp, #12]
 8005650:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005654:	3402      	adds	r4, #2
 8005656:	9305      	str	r3, [sp, #20]
 8005658:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800571c <_svfiprintf_r+0x1f4>
 800565c:	7821      	ldrb	r1, [r4, #0]
 800565e:	2203      	movs	r2, #3
 8005660:	4650      	mov	r0, sl
 8005662:	f7fa fdc5 	bl	80001f0 <memchr>
 8005666:	b138      	cbz	r0, 8005678 <_svfiprintf_r+0x150>
 8005668:	9b04      	ldr	r3, [sp, #16]
 800566a:	eba0 000a 	sub.w	r0, r0, sl
 800566e:	2240      	movs	r2, #64	@ 0x40
 8005670:	4082      	lsls	r2, r0
 8005672:	4313      	orrs	r3, r2
 8005674:	3401      	adds	r4, #1
 8005676:	9304      	str	r3, [sp, #16]
 8005678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800567c:	4824      	ldr	r0, [pc, #144]	@ (8005710 <_svfiprintf_r+0x1e8>)
 800567e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005682:	2206      	movs	r2, #6
 8005684:	f7fa fdb4 	bl	80001f0 <memchr>
 8005688:	2800      	cmp	r0, #0
 800568a:	d036      	beq.n	80056fa <_svfiprintf_r+0x1d2>
 800568c:	4b21      	ldr	r3, [pc, #132]	@ (8005714 <_svfiprintf_r+0x1ec>)
 800568e:	bb1b      	cbnz	r3, 80056d8 <_svfiprintf_r+0x1b0>
 8005690:	9b03      	ldr	r3, [sp, #12]
 8005692:	3307      	adds	r3, #7
 8005694:	f023 0307 	bic.w	r3, r3, #7
 8005698:	3308      	adds	r3, #8
 800569a:	9303      	str	r3, [sp, #12]
 800569c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800569e:	4433      	add	r3, r6
 80056a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80056a2:	e76a      	b.n	800557a <_svfiprintf_r+0x52>
 80056a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80056a8:	460c      	mov	r4, r1
 80056aa:	2001      	movs	r0, #1
 80056ac:	e7a8      	b.n	8005600 <_svfiprintf_r+0xd8>
 80056ae:	2300      	movs	r3, #0
 80056b0:	3401      	adds	r4, #1
 80056b2:	9305      	str	r3, [sp, #20]
 80056b4:	4619      	mov	r1, r3
 80056b6:	f04f 0c0a 	mov.w	ip, #10
 80056ba:	4620      	mov	r0, r4
 80056bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056c0:	3a30      	subs	r2, #48	@ 0x30
 80056c2:	2a09      	cmp	r2, #9
 80056c4:	d903      	bls.n	80056ce <_svfiprintf_r+0x1a6>
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d0c6      	beq.n	8005658 <_svfiprintf_r+0x130>
 80056ca:	9105      	str	r1, [sp, #20]
 80056cc:	e7c4      	b.n	8005658 <_svfiprintf_r+0x130>
 80056ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80056d2:	4604      	mov	r4, r0
 80056d4:	2301      	movs	r3, #1
 80056d6:	e7f0      	b.n	80056ba <_svfiprintf_r+0x192>
 80056d8:	ab03      	add	r3, sp, #12
 80056da:	9300      	str	r3, [sp, #0]
 80056dc:	462a      	mov	r2, r5
 80056de:	4b0e      	ldr	r3, [pc, #56]	@ (8005718 <_svfiprintf_r+0x1f0>)
 80056e0:	a904      	add	r1, sp, #16
 80056e2:	4638      	mov	r0, r7
 80056e4:	f3af 8000 	nop.w
 80056e8:	1c42      	adds	r2, r0, #1
 80056ea:	4606      	mov	r6, r0
 80056ec:	d1d6      	bne.n	800569c <_svfiprintf_r+0x174>
 80056ee:	89ab      	ldrh	r3, [r5, #12]
 80056f0:	065b      	lsls	r3, r3, #25
 80056f2:	f53f af2d 	bmi.w	8005550 <_svfiprintf_r+0x28>
 80056f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80056f8:	e72c      	b.n	8005554 <_svfiprintf_r+0x2c>
 80056fa:	ab03      	add	r3, sp, #12
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	462a      	mov	r2, r5
 8005700:	4b05      	ldr	r3, [pc, #20]	@ (8005718 <_svfiprintf_r+0x1f0>)
 8005702:	a904      	add	r1, sp, #16
 8005704:	4638      	mov	r0, r7
 8005706:	f000 f91b 	bl	8005940 <_printf_i>
 800570a:	e7ed      	b.n	80056e8 <_svfiprintf_r+0x1c0>
 800570c:	08005f38 	.word	0x08005f38
 8005710:	08005f42 	.word	0x08005f42
 8005714:	00000000 	.word	0x00000000
 8005718:	08005471 	.word	0x08005471
 800571c:	08005f3e 	.word	0x08005f3e

08005720 <sbrk_aligned>:
 8005720:	b570      	push	{r4, r5, r6, lr}
 8005722:	4e0f      	ldr	r6, [pc, #60]	@ (8005760 <sbrk_aligned+0x40>)
 8005724:	460c      	mov	r4, r1
 8005726:	6831      	ldr	r1, [r6, #0]
 8005728:	4605      	mov	r5, r0
 800572a:	b911      	cbnz	r1, 8005732 <sbrk_aligned+0x12>
 800572c:	f000 fa7a 	bl	8005c24 <_sbrk_r>
 8005730:	6030      	str	r0, [r6, #0]
 8005732:	4621      	mov	r1, r4
 8005734:	4628      	mov	r0, r5
 8005736:	f000 fa75 	bl	8005c24 <_sbrk_r>
 800573a:	1c43      	adds	r3, r0, #1
 800573c:	d103      	bne.n	8005746 <sbrk_aligned+0x26>
 800573e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005742:	4620      	mov	r0, r4
 8005744:	bd70      	pop	{r4, r5, r6, pc}
 8005746:	1cc4      	adds	r4, r0, #3
 8005748:	f024 0403 	bic.w	r4, r4, #3
 800574c:	42a0      	cmp	r0, r4
 800574e:	d0f8      	beq.n	8005742 <sbrk_aligned+0x22>
 8005750:	1a21      	subs	r1, r4, r0
 8005752:	4628      	mov	r0, r5
 8005754:	f000 fa66 	bl	8005c24 <_sbrk_r>
 8005758:	3001      	adds	r0, #1
 800575a:	d1f2      	bne.n	8005742 <sbrk_aligned+0x22>
 800575c:	e7ef      	b.n	800573e <sbrk_aligned+0x1e>
 800575e:	bf00      	nop
 8005760:	20000320 	.word	0x20000320

08005764 <_malloc_r>:
 8005764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005768:	1ccd      	adds	r5, r1, #3
 800576a:	f025 0503 	bic.w	r5, r5, #3
 800576e:	3508      	adds	r5, #8
 8005770:	2d0c      	cmp	r5, #12
 8005772:	bf38      	it	cc
 8005774:	250c      	movcc	r5, #12
 8005776:	2d00      	cmp	r5, #0
 8005778:	4606      	mov	r6, r0
 800577a:	db01      	blt.n	8005780 <_malloc_r+0x1c>
 800577c:	42a9      	cmp	r1, r5
 800577e:	d904      	bls.n	800578a <_malloc_r+0x26>
 8005780:	230c      	movs	r3, #12
 8005782:	6033      	str	r3, [r6, #0]
 8005784:	2000      	movs	r0, #0
 8005786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800578a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005860 <_malloc_r+0xfc>
 800578e:	f000 f9f5 	bl	8005b7c <__malloc_lock>
 8005792:	f8d8 3000 	ldr.w	r3, [r8]
 8005796:	461c      	mov	r4, r3
 8005798:	bb44      	cbnz	r4, 80057ec <_malloc_r+0x88>
 800579a:	4629      	mov	r1, r5
 800579c:	4630      	mov	r0, r6
 800579e:	f7ff ffbf 	bl	8005720 <sbrk_aligned>
 80057a2:	1c43      	adds	r3, r0, #1
 80057a4:	4604      	mov	r4, r0
 80057a6:	d158      	bne.n	800585a <_malloc_r+0xf6>
 80057a8:	f8d8 4000 	ldr.w	r4, [r8]
 80057ac:	4627      	mov	r7, r4
 80057ae:	2f00      	cmp	r7, #0
 80057b0:	d143      	bne.n	800583a <_malloc_r+0xd6>
 80057b2:	2c00      	cmp	r4, #0
 80057b4:	d04b      	beq.n	800584e <_malloc_r+0xea>
 80057b6:	6823      	ldr	r3, [r4, #0]
 80057b8:	4639      	mov	r1, r7
 80057ba:	4630      	mov	r0, r6
 80057bc:	eb04 0903 	add.w	r9, r4, r3
 80057c0:	f000 fa30 	bl	8005c24 <_sbrk_r>
 80057c4:	4581      	cmp	r9, r0
 80057c6:	d142      	bne.n	800584e <_malloc_r+0xea>
 80057c8:	6821      	ldr	r1, [r4, #0]
 80057ca:	1a6d      	subs	r5, r5, r1
 80057cc:	4629      	mov	r1, r5
 80057ce:	4630      	mov	r0, r6
 80057d0:	f7ff ffa6 	bl	8005720 <sbrk_aligned>
 80057d4:	3001      	adds	r0, #1
 80057d6:	d03a      	beq.n	800584e <_malloc_r+0xea>
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	442b      	add	r3, r5
 80057dc:	6023      	str	r3, [r4, #0]
 80057de:	f8d8 3000 	ldr.w	r3, [r8]
 80057e2:	685a      	ldr	r2, [r3, #4]
 80057e4:	bb62      	cbnz	r2, 8005840 <_malloc_r+0xdc>
 80057e6:	f8c8 7000 	str.w	r7, [r8]
 80057ea:	e00f      	b.n	800580c <_malloc_r+0xa8>
 80057ec:	6822      	ldr	r2, [r4, #0]
 80057ee:	1b52      	subs	r2, r2, r5
 80057f0:	d420      	bmi.n	8005834 <_malloc_r+0xd0>
 80057f2:	2a0b      	cmp	r2, #11
 80057f4:	d917      	bls.n	8005826 <_malloc_r+0xc2>
 80057f6:	1961      	adds	r1, r4, r5
 80057f8:	42a3      	cmp	r3, r4
 80057fa:	6025      	str	r5, [r4, #0]
 80057fc:	bf18      	it	ne
 80057fe:	6059      	strne	r1, [r3, #4]
 8005800:	6863      	ldr	r3, [r4, #4]
 8005802:	bf08      	it	eq
 8005804:	f8c8 1000 	streq.w	r1, [r8]
 8005808:	5162      	str	r2, [r4, r5]
 800580a:	604b      	str	r3, [r1, #4]
 800580c:	4630      	mov	r0, r6
 800580e:	f000 f9bb 	bl	8005b88 <__malloc_unlock>
 8005812:	f104 000b 	add.w	r0, r4, #11
 8005816:	1d23      	adds	r3, r4, #4
 8005818:	f020 0007 	bic.w	r0, r0, #7
 800581c:	1ac2      	subs	r2, r0, r3
 800581e:	bf1c      	itt	ne
 8005820:	1a1b      	subne	r3, r3, r0
 8005822:	50a3      	strne	r3, [r4, r2]
 8005824:	e7af      	b.n	8005786 <_malloc_r+0x22>
 8005826:	6862      	ldr	r2, [r4, #4]
 8005828:	42a3      	cmp	r3, r4
 800582a:	bf0c      	ite	eq
 800582c:	f8c8 2000 	streq.w	r2, [r8]
 8005830:	605a      	strne	r2, [r3, #4]
 8005832:	e7eb      	b.n	800580c <_malloc_r+0xa8>
 8005834:	4623      	mov	r3, r4
 8005836:	6864      	ldr	r4, [r4, #4]
 8005838:	e7ae      	b.n	8005798 <_malloc_r+0x34>
 800583a:	463c      	mov	r4, r7
 800583c:	687f      	ldr	r7, [r7, #4]
 800583e:	e7b6      	b.n	80057ae <_malloc_r+0x4a>
 8005840:	461a      	mov	r2, r3
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	42a3      	cmp	r3, r4
 8005846:	d1fb      	bne.n	8005840 <_malloc_r+0xdc>
 8005848:	2300      	movs	r3, #0
 800584a:	6053      	str	r3, [r2, #4]
 800584c:	e7de      	b.n	800580c <_malloc_r+0xa8>
 800584e:	230c      	movs	r3, #12
 8005850:	6033      	str	r3, [r6, #0]
 8005852:	4630      	mov	r0, r6
 8005854:	f000 f998 	bl	8005b88 <__malloc_unlock>
 8005858:	e794      	b.n	8005784 <_malloc_r+0x20>
 800585a:	6005      	str	r5, [r0, #0]
 800585c:	e7d6      	b.n	800580c <_malloc_r+0xa8>
 800585e:	bf00      	nop
 8005860:	20000324 	.word	0x20000324

08005864 <_printf_common>:
 8005864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005868:	4616      	mov	r6, r2
 800586a:	4698      	mov	r8, r3
 800586c:	688a      	ldr	r2, [r1, #8]
 800586e:	690b      	ldr	r3, [r1, #16]
 8005870:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005874:	4293      	cmp	r3, r2
 8005876:	bfb8      	it	lt
 8005878:	4613      	movlt	r3, r2
 800587a:	6033      	str	r3, [r6, #0]
 800587c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005880:	4607      	mov	r7, r0
 8005882:	460c      	mov	r4, r1
 8005884:	b10a      	cbz	r2, 800588a <_printf_common+0x26>
 8005886:	3301      	adds	r3, #1
 8005888:	6033      	str	r3, [r6, #0]
 800588a:	6823      	ldr	r3, [r4, #0]
 800588c:	0699      	lsls	r1, r3, #26
 800588e:	bf42      	ittt	mi
 8005890:	6833      	ldrmi	r3, [r6, #0]
 8005892:	3302      	addmi	r3, #2
 8005894:	6033      	strmi	r3, [r6, #0]
 8005896:	6825      	ldr	r5, [r4, #0]
 8005898:	f015 0506 	ands.w	r5, r5, #6
 800589c:	d106      	bne.n	80058ac <_printf_common+0x48>
 800589e:	f104 0a19 	add.w	sl, r4, #25
 80058a2:	68e3      	ldr	r3, [r4, #12]
 80058a4:	6832      	ldr	r2, [r6, #0]
 80058a6:	1a9b      	subs	r3, r3, r2
 80058a8:	42ab      	cmp	r3, r5
 80058aa:	dc26      	bgt.n	80058fa <_printf_common+0x96>
 80058ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058b0:	6822      	ldr	r2, [r4, #0]
 80058b2:	3b00      	subs	r3, #0
 80058b4:	bf18      	it	ne
 80058b6:	2301      	movne	r3, #1
 80058b8:	0692      	lsls	r2, r2, #26
 80058ba:	d42b      	bmi.n	8005914 <_printf_common+0xb0>
 80058bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058c0:	4641      	mov	r1, r8
 80058c2:	4638      	mov	r0, r7
 80058c4:	47c8      	blx	r9
 80058c6:	3001      	adds	r0, #1
 80058c8:	d01e      	beq.n	8005908 <_printf_common+0xa4>
 80058ca:	6823      	ldr	r3, [r4, #0]
 80058cc:	6922      	ldr	r2, [r4, #16]
 80058ce:	f003 0306 	and.w	r3, r3, #6
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	bf02      	ittt	eq
 80058d6:	68e5      	ldreq	r5, [r4, #12]
 80058d8:	6833      	ldreq	r3, [r6, #0]
 80058da:	1aed      	subeq	r5, r5, r3
 80058dc:	68a3      	ldr	r3, [r4, #8]
 80058de:	bf0c      	ite	eq
 80058e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058e4:	2500      	movne	r5, #0
 80058e6:	4293      	cmp	r3, r2
 80058e8:	bfc4      	itt	gt
 80058ea:	1a9b      	subgt	r3, r3, r2
 80058ec:	18ed      	addgt	r5, r5, r3
 80058ee:	2600      	movs	r6, #0
 80058f0:	341a      	adds	r4, #26
 80058f2:	42b5      	cmp	r5, r6
 80058f4:	d11a      	bne.n	800592c <_printf_common+0xc8>
 80058f6:	2000      	movs	r0, #0
 80058f8:	e008      	b.n	800590c <_printf_common+0xa8>
 80058fa:	2301      	movs	r3, #1
 80058fc:	4652      	mov	r2, sl
 80058fe:	4641      	mov	r1, r8
 8005900:	4638      	mov	r0, r7
 8005902:	47c8      	blx	r9
 8005904:	3001      	adds	r0, #1
 8005906:	d103      	bne.n	8005910 <_printf_common+0xac>
 8005908:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800590c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005910:	3501      	adds	r5, #1
 8005912:	e7c6      	b.n	80058a2 <_printf_common+0x3e>
 8005914:	18e1      	adds	r1, r4, r3
 8005916:	1c5a      	adds	r2, r3, #1
 8005918:	2030      	movs	r0, #48	@ 0x30
 800591a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800591e:	4422      	add	r2, r4
 8005920:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005924:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005928:	3302      	adds	r3, #2
 800592a:	e7c7      	b.n	80058bc <_printf_common+0x58>
 800592c:	2301      	movs	r3, #1
 800592e:	4622      	mov	r2, r4
 8005930:	4641      	mov	r1, r8
 8005932:	4638      	mov	r0, r7
 8005934:	47c8      	blx	r9
 8005936:	3001      	adds	r0, #1
 8005938:	d0e6      	beq.n	8005908 <_printf_common+0xa4>
 800593a:	3601      	adds	r6, #1
 800593c:	e7d9      	b.n	80058f2 <_printf_common+0x8e>
	...

08005940 <_printf_i>:
 8005940:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005944:	7e0f      	ldrb	r7, [r1, #24]
 8005946:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005948:	2f78      	cmp	r7, #120	@ 0x78
 800594a:	4691      	mov	r9, r2
 800594c:	4680      	mov	r8, r0
 800594e:	460c      	mov	r4, r1
 8005950:	469a      	mov	sl, r3
 8005952:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005956:	d807      	bhi.n	8005968 <_printf_i+0x28>
 8005958:	2f62      	cmp	r7, #98	@ 0x62
 800595a:	d80a      	bhi.n	8005972 <_printf_i+0x32>
 800595c:	2f00      	cmp	r7, #0
 800595e:	f000 80d1 	beq.w	8005b04 <_printf_i+0x1c4>
 8005962:	2f58      	cmp	r7, #88	@ 0x58
 8005964:	f000 80b8 	beq.w	8005ad8 <_printf_i+0x198>
 8005968:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800596c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005970:	e03a      	b.n	80059e8 <_printf_i+0xa8>
 8005972:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005976:	2b15      	cmp	r3, #21
 8005978:	d8f6      	bhi.n	8005968 <_printf_i+0x28>
 800597a:	a101      	add	r1, pc, #4	@ (adr r1, 8005980 <_printf_i+0x40>)
 800597c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005980:	080059d9 	.word	0x080059d9
 8005984:	080059ed 	.word	0x080059ed
 8005988:	08005969 	.word	0x08005969
 800598c:	08005969 	.word	0x08005969
 8005990:	08005969 	.word	0x08005969
 8005994:	08005969 	.word	0x08005969
 8005998:	080059ed 	.word	0x080059ed
 800599c:	08005969 	.word	0x08005969
 80059a0:	08005969 	.word	0x08005969
 80059a4:	08005969 	.word	0x08005969
 80059a8:	08005969 	.word	0x08005969
 80059ac:	08005aeb 	.word	0x08005aeb
 80059b0:	08005a17 	.word	0x08005a17
 80059b4:	08005aa5 	.word	0x08005aa5
 80059b8:	08005969 	.word	0x08005969
 80059bc:	08005969 	.word	0x08005969
 80059c0:	08005b0d 	.word	0x08005b0d
 80059c4:	08005969 	.word	0x08005969
 80059c8:	08005a17 	.word	0x08005a17
 80059cc:	08005969 	.word	0x08005969
 80059d0:	08005969 	.word	0x08005969
 80059d4:	08005aad 	.word	0x08005aad
 80059d8:	6833      	ldr	r3, [r6, #0]
 80059da:	1d1a      	adds	r2, r3, #4
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6032      	str	r2, [r6, #0]
 80059e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059e8:	2301      	movs	r3, #1
 80059ea:	e09c      	b.n	8005b26 <_printf_i+0x1e6>
 80059ec:	6833      	ldr	r3, [r6, #0]
 80059ee:	6820      	ldr	r0, [r4, #0]
 80059f0:	1d19      	adds	r1, r3, #4
 80059f2:	6031      	str	r1, [r6, #0]
 80059f4:	0606      	lsls	r6, r0, #24
 80059f6:	d501      	bpl.n	80059fc <_printf_i+0xbc>
 80059f8:	681d      	ldr	r5, [r3, #0]
 80059fa:	e003      	b.n	8005a04 <_printf_i+0xc4>
 80059fc:	0645      	lsls	r5, r0, #25
 80059fe:	d5fb      	bpl.n	80059f8 <_printf_i+0xb8>
 8005a00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a04:	2d00      	cmp	r5, #0
 8005a06:	da03      	bge.n	8005a10 <_printf_i+0xd0>
 8005a08:	232d      	movs	r3, #45	@ 0x2d
 8005a0a:	426d      	negs	r5, r5
 8005a0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a10:	4858      	ldr	r0, [pc, #352]	@ (8005b74 <_printf_i+0x234>)
 8005a12:	230a      	movs	r3, #10
 8005a14:	e011      	b.n	8005a3a <_printf_i+0xfa>
 8005a16:	6821      	ldr	r1, [r4, #0]
 8005a18:	6833      	ldr	r3, [r6, #0]
 8005a1a:	0608      	lsls	r0, r1, #24
 8005a1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a20:	d402      	bmi.n	8005a28 <_printf_i+0xe8>
 8005a22:	0649      	lsls	r1, r1, #25
 8005a24:	bf48      	it	mi
 8005a26:	b2ad      	uxthmi	r5, r5
 8005a28:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a2a:	4852      	ldr	r0, [pc, #328]	@ (8005b74 <_printf_i+0x234>)
 8005a2c:	6033      	str	r3, [r6, #0]
 8005a2e:	bf14      	ite	ne
 8005a30:	230a      	movne	r3, #10
 8005a32:	2308      	moveq	r3, #8
 8005a34:	2100      	movs	r1, #0
 8005a36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a3a:	6866      	ldr	r6, [r4, #4]
 8005a3c:	60a6      	str	r6, [r4, #8]
 8005a3e:	2e00      	cmp	r6, #0
 8005a40:	db05      	blt.n	8005a4e <_printf_i+0x10e>
 8005a42:	6821      	ldr	r1, [r4, #0]
 8005a44:	432e      	orrs	r6, r5
 8005a46:	f021 0104 	bic.w	r1, r1, #4
 8005a4a:	6021      	str	r1, [r4, #0]
 8005a4c:	d04b      	beq.n	8005ae6 <_printf_i+0x1a6>
 8005a4e:	4616      	mov	r6, r2
 8005a50:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a54:	fb03 5711 	mls	r7, r3, r1, r5
 8005a58:	5dc7      	ldrb	r7, [r0, r7]
 8005a5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a5e:	462f      	mov	r7, r5
 8005a60:	42bb      	cmp	r3, r7
 8005a62:	460d      	mov	r5, r1
 8005a64:	d9f4      	bls.n	8005a50 <_printf_i+0x110>
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d10b      	bne.n	8005a82 <_printf_i+0x142>
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	07df      	lsls	r7, r3, #31
 8005a6e:	d508      	bpl.n	8005a82 <_printf_i+0x142>
 8005a70:	6923      	ldr	r3, [r4, #16]
 8005a72:	6861      	ldr	r1, [r4, #4]
 8005a74:	4299      	cmp	r1, r3
 8005a76:	bfde      	ittt	le
 8005a78:	2330      	movle	r3, #48	@ 0x30
 8005a7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a7e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005a82:	1b92      	subs	r2, r2, r6
 8005a84:	6122      	str	r2, [r4, #16]
 8005a86:	f8cd a000 	str.w	sl, [sp]
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	aa03      	add	r2, sp, #12
 8005a8e:	4621      	mov	r1, r4
 8005a90:	4640      	mov	r0, r8
 8005a92:	f7ff fee7 	bl	8005864 <_printf_common>
 8005a96:	3001      	adds	r0, #1
 8005a98:	d14a      	bne.n	8005b30 <_printf_i+0x1f0>
 8005a9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005a9e:	b004      	add	sp, #16
 8005aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	f043 0320 	orr.w	r3, r3, #32
 8005aaa:	6023      	str	r3, [r4, #0]
 8005aac:	4832      	ldr	r0, [pc, #200]	@ (8005b78 <_printf_i+0x238>)
 8005aae:	2778      	movs	r7, #120	@ 0x78
 8005ab0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ab4:	6823      	ldr	r3, [r4, #0]
 8005ab6:	6831      	ldr	r1, [r6, #0]
 8005ab8:	061f      	lsls	r7, r3, #24
 8005aba:	f851 5b04 	ldr.w	r5, [r1], #4
 8005abe:	d402      	bmi.n	8005ac6 <_printf_i+0x186>
 8005ac0:	065f      	lsls	r7, r3, #25
 8005ac2:	bf48      	it	mi
 8005ac4:	b2ad      	uxthmi	r5, r5
 8005ac6:	6031      	str	r1, [r6, #0]
 8005ac8:	07d9      	lsls	r1, r3, #31
 8005aca:	bf44      	itt	mi
 8005acc:	f043 0320 	orrmi.w	r3, r3, #32
 8005ad0:	6023      	strmi	r3, [r4, #0]
 8005ad2:	b11d      	cbz	r5, 8005adc <_printf_i+0x19c>
 8005ad4:	2310      	movs	r3, #16
 8005ad6:	e7ad      	b.n	8005a34 <_printf_i+0xf4>
 8005ad8:	4826      	ldr	r0, [pc, #152]	@ (8005b74 <_printf_i+0x234>)
 8005ada:	e7e9      	b.n	8005ab0 <_printf_i+0x170>
 8005adc:	6823      	ldr	r3, [r4, #0]
 8005ade:	f023 0320 	bic.w	r3, r3, #32
 8005ae2:	6023      	str	r3, [r4, #0]
 8005ae4:	e7f6      	b.n	8005ad4 <_printf_i+0x194>
 8005ae6:	4616      	mov	r6, r2
 8005ae8:	e7bd      	b.n	8005a66 <_printf_i+0x126>
 8005aea:	6833      	ldr	r3, [r6, #0]
 8005aec:	6825      	ldr	r5, [r4, #0]
 8005aee:	6961      	ldr	r1, [r4, #20]
 8005af0:	1d18      	adds	r0, r3, #4
 8005af2:	6030      	str	r0, [r6, #0]
 8005af4:	062e      	lsls	r6, r5, #24
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	d501      	bpl.n	8005afe <_printf_i+0x1be>
 8005afa:	6019      	str	r1, [r3, #0]
 8005afc:	e002      	b.n	8005b04 <_printf_i+0x1c4>
 8005afe:	0668      	lsls	r0, r5, #25
 8005b00:	d5fb      	bpl.n	8005afa <_printf_i+0x1ba>
 8005b02:	8019      	strh	r1, [r3, #0]
 8005b04:	2300      	movs	r3, #0
 8005b06:	6123      	str	r3, [r4, #16]
 8005b08:	4616      	mov	r6, r2
 8005b0a:	e7bc      	b.n	8005a86 <_printf_i+0x146>
 8005b0c:	6833      	ldr	r3, [r6, #0]
 8005b0e:	1d1a      	adds	r2, r3, #4
 8005b10:	6032      	str	r2, [r6, #0]
 8005b12:	681e      	ldr	r6, [r3, #0]
 8005b14:	6862      	ldr	r2, [r4, #4]
 8005b16:	2100      	movs	r1, #0
 8005b18:	4630      	mov	r0, r6
 8005b1a:	f7fa fb69 	bl	80001f0 <memchr>
 8005b1e:	b108      	cbz	r0, 8005b24 <_printf_i+0x1e4>
 8005b20:	1b80      	subs	r0, r0, r6
 8005b22:	6060      	str	r0, [r4, #4]
 8005b24:	6863      	ldr	r3, [r4, #4]
 8005b26:	6123      	str	r3, [r4, #16]
 8005b28:	2300      	movs	r3, #0
 8005b2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b2e:	e7aa      	b.n	8005a86 <_printf_i+0x146>
 8005b30:	6923      	ldr	r3, [r4, #16]
 8005b32:	4632      	mov	r2, r6
 8005b34:	4649      	mov	r1, r9
 8005b36:	4640      	mov	r0, r8
 8005b38:	47d0      	blx	sl
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	d0ad      	beq.n	8005a9a <_printf_i+0x15a>
 8005b3e:	6823      	ldr	r3, [r4, #0]
 8005b40:	079b      	lsls	r3, r3, #30
 8005b42:	d413      	bmi.n	8005b6c <_printf_i+0x22c>
 8005b44:	68e0      	ldr	r0, [r4, #12]
 8005b46:	9b03      	ldr	r3, [sp, #12]
 8005b48:	4298      	cmp	r0, r3
 8005b4a:	bfb8      	it	lt
 8005b4c:	4618      	movlt	r0, r3
 8005b4e:	e7a6      	b.n	8005a9e <_printf_i+0x15e>
 8005b50:	2301      	movs	r3, #1
 8005b52:	4632      	mov	r2, r6
 8005b54:	4649      	mov	r1, r9
 8005b56:	4640      	mov	r0, r8
 8005b58:	47d0      	blx	sl
 8005b5a:	3001      	adds	r0, #1
 8005b5c:	d09d      	beq.n	8005a9a <_printf_i+0x15a>
 8005b5e:	3501      	adds	r5, #1
 8005b60:	68e3      	ldr	r3, [r4, #12]
 8005b62:	9903      	ldr	r1, [sp, #12]
 8005b64:	1a5b      	subs	r3, r3, r1
 8005b66:	42ab      	cmp	r3, r5
 8005b68:	dcf2      	bgt.n	8005b50 <_printf_i+0x210>
 8005b6a:	e7eb      	b.n	8005b44 <_printf_i+0x204>
 8005b6c:	2500      	movs	r5, #0
 8005b6e:	f104 0619 	add.w	r6, r4, #25
 8005b72:	e7f5      	b.n	8005b60 <_printf_i+0x220>
 8005b74:	08005f49 	.word	0x08005f49
 8005b78:	08005f5a 	.word	0x08005f5a

08005b7c <__malloc_lock>:
 8005b7c:	4801      	ldr	r0, [pc, #4]	@ (8005b84 <__malloc_lock+0x8>)
 8005b7e:	f7ff bc75 	b.w	800546c <__retarget_lock_acquire_recursive>
 8005b82:	bf00      	nop
 8005b84:	2000031c 	.word	0x2000031c

08005b88 <__malloc_unlock>:
 8005b88:	4801      	ldr	r0, [pc, #4]	@ (8005b90 <__malloc_unlock+0x8>)
 8005b8a:	f7ff bc70 	b.w	800546e <__retarget_lock_release_recursive>
 8005b8e:	bf00      	nop
 8005b90:	2000031c 	.word	0x2000031c

08005b94 <_realloc_r>:
 8005b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b98:	4607      	mov	r7, r0
 8005b9a:	4614      	mov	r4, r2
 8005b9c:	460d      	mov	r5, r1
 8005b9e:	b921      	cbnz	r1, 8005baa <_realloc_r+0x16>
 8005ba0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba4:	4611      	mov	r1, r2
 8005ba6:	f7ff bddd 	b.w	8005764 <_malloc_r>
 8005baa:	b92a      	cbnz	r2, 8005bb8 <_realloc_r+0x24>
 8005bac:	f000 f858 	bl	8005c60 <_free_r>
 8005bb0:	4625      	mov	r5, r4
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bb8:	f000 f89c 	bl	8005cf4 <_malloc_usable_size_r>
 8005bbc:	4284      	cmp	r4, r0
 8005bbe:	4606      	mov	r6, r0
 8005bc0:	d802      	bhi.n	8005bc8 <_realloc_r+0x34>
 8005bc2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005bc6:	d8f4      	bhi.n	8005bb2 <_realloc_r+0x1e>
 8005bc8:	4621      	mov	r1, r4
 8005bca:	4638      	mov	r0, r7
 8005bcc:	f7ff fdca 	bl	8005764 <_malloc_r>
 8005bd0:	4680      	mov	r8, r0
 8005bd2:	b908      	cbnz	r0, 8005bd8 <_realloc_r+0x44>
 8005bd4:	4645      	mov	r5, r8
 8005bd6:	e7ec      	b.n	8005bb2 <_realloc_r+0x1e>
 8005bd8:	42b4      	cmp	r4, r6
 8005bda:	4622      	mov	r2, r4
 8005bdc:	4629      	mov	r1, r5
 8005bde:	bf28      	it	cs
 8005be0:	4632      	movcs	r2, r6
 8005be2:	f000 f82f 	bl	8005c44 <memcpy>
 8005be6:	4629      	mov	r1, r5
 8005be8:	4638      	mov	r0, r7
 8005bea:	f000 f839 	bl	8005c60 <_free_r>
 8005bee:	e7f1      	b.n	8005bd4 <_realloc_r+0x40>

08005bf0 <memmove>:
 8005bf0:	4288      	cmp	r0, r1
 8005bf2:	b510      	push	{r4, lr}
 8005bf4:	eb01 0402 	add.w	r4, r1, r2
 8005bf8:	d902      	bls.n	8005c00 <memmove+0x10>
 8005bfa:	4284      	cmp	r4, r0
 8005bfc:	4623      	mov	r3, r4
 8005bfe:	d807      	bhi.n	8005c10 <memmove+0x20>
 8005c00:	1e43      	subs	r3, r0, #1
 8005c02:	42a1      	cmp	r1, r4
 8005c04:	d008      	beq.n	8005c18 <memmove+0x28>
 8005c06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c0e:	e7f8      	b.n	8005c02 <memmove+0x12>
 8005c10:	4402      	add	r2, r0
 8005c12:	4601      	mov	r1, r0
 8005c14:	428a      	cmp	r2, r1
 8005c16:	d100      	bne.n	8005c1a <memmove+0x2a>
 8005c18:	bd10      	pop	{r4, pc}
 8005c1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c22:	e7f7      	b.n	8005c14 <memmove+0x24>

08005c24 <_sbrk_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4d06      	ldr	r5, [pc, #24]	@ (8005c40 <_sbrk_r+0x1c>)
 8005c28:	2300      	movs	r3, #0
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	4608      	mov	r0, r1
 8005c2e:	602b      	str	r3, [r5, #0]
 8005c30:	f7fb fd56 	bl	80016e0 <_sbrk>
 8005c34:	1c43      	adds	r3, r0, #1
 8005c36:	d102      	bne.n	8005c3e <_sbrk_r+0x1a>
 8005c38:	682b      	ldr	r3, [r5, #0]
 8005c3a:	b103      	cbz	r3, 8005c3e <_sbrk_r+0x1a>
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	bd38      	pop	{r3, r4, r5, pc}
 8005c40:	20000328 	.word	0x20000328

08005c44 <memcpy>:
 8005c44:	440a      	add	r2, r1
 8005c46:	4291      	cmp	r1, r2
 8005c48:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005c4c:	d100      	bne.n	8005c50 <memcpy+0xc>
 8005c4e:	4770      	bx	lr
 8005c50:	b510      	push	{r4, lr}
 8005c52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c5a:	4291      	cmp	r1, r2
 8005c5c:	d1f9      	bne.n	8005c52 <memcpy+0xe>
 8005c5e:	bd10      	pop	{r4, pc}

08005c60 <_free_r>:
 8005c60:	b538      	push	{r3, r4, r5, lr}
 8005c62:	4605      	mov	r5, r0
 8005c64:	2900      	cmp	r1, #0
 8005c66:	d041      	beq.n	8005cec <_free_r+0x8c>
 8005c68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c6c:	1f0c      	subs	r4, r1, #4
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	bfb8      	it	lt
 8005c72:	18e4      	addlt	r4, r4, r3
 8005c74:	f7ff ff82 	bl	8005b7c <__malloc_lock>
 8005c78:	4a1d      	ldr	r2, [pc, #116]	@ (8005cf0 <_free_r+0x90>)
 8005c7a:	6813      	ldr	r3, [r2, #0]
 8005c7c:	b933      	cbnz	r3, 8005c8c <_free_r+0x2c>
 8005c7e:	6063      	str	r3, [r4, #4]
 8005c80:	6014      	str	r4, [r2, #0]
 8005c82:	4628      	mov	r0, r5
 8005c84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c88:	f7ff bf7e 	b.w	8005b88 <__malloc_unlock>
 8005c8c:	42a3      	cmp	r3, r4
 8005c8e:	d908      	bls.n	8005ca2 <_free_r+0x42>
 8005c90:	6820      	ldr	r0, [r4, #0]
 8005c92:	1821      	adds	r1, r4, r0
 8005c94:	428b      	cmp	r3, r1
 8005c96:	bf01      	itttt	eq
 8005c98:	6819      	ldreq	r1, [r3, #0]
 8005c9a:	685b      	ldreq	r3, [r3, #4]
 8005c9c:	1809      	addeq	r1, r1, r0
 8005c9e:	6021      	streq	r1, [r4, #0]
 8005ca0:	e7ed      	b.n	8005c7e <_free_r+0x1e>
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	b10b      	cbz	r3, 8005cac <_free_r+0x4c>
 8005ca8:	42a3      	cmp	r3, r4
 8005caa:	d9fa      	bls.n	8005ca2 <_free_r+0x42>
 8005cac:	6811      	ldr	r1, [r2, #0]
 8005cae:	1850      	adds	r0, r2, r1
 8005cb0:	42a0      	cmp	r0, r4
 8005cb2:	d10b      	bne.n	8005ccc <_free_r+0x6c>
 8005cb4:	6820      	ldr	r0, [r4, #0]
 8005cb6:	4401      	add	r1, r0
 8005cb8:	1850      	adds	r0, r2, r1
 8005cba:	4283      	cmp	r3, r0
 8005cbc:	6011      	str	r1, [r2, #0]
 8005cbe:	d1e0      	bne.n	8005c82 <_free_r+0x22>
 8005cc0:	6818      	ldr	r0, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	6053      	str	r3, [r2, #4]
 8005cc6:	4408      	add	r0, r1
 8005cc8:	6010      	str	r0, [r2, #0]
 8005cca:	e7da      	b.n	8005c82 <_free_r+0x22>
 8005ccc:	d902      	bls.n	8005cd4 <_free_r+0x74>
 8005cce:	230c      	movs	r3, #12
 8005cd0:	602b      	str	r3, [r5, #0]
 8005cd2:	e7d6      	b.n	8005c82 <_free_r+0x22>
 8005cd4:	6820      	ldr	r0, [r4, #0]
 8005cd6:	1821      	adds	r1, r4, r0
 8005cd8:	428b      	cmp	r3, r1
 8005cda:	bf04      	itt	eq
 8005cdc:	6819      	ldreq	r1, [r3, #0]
 8005cde:	685b      	ldreq	r3, [r3, #4]
 8005ce0:	6063      	str	r3, [r4, #4]
 8005ce2:	bf04      	itt	eq
 8005ce4:	1809      	addeq	r1, r1, r0
 8005ce6:	6021      	streq	r1, [r4, #0]
 8005ce8:	6054      	str	r4, [r2, #4]
 8005cea:	e7ca      	b.n	8005c82 <_free_r+0x22>
 8005cec:	bd38      	pop	{r3, r4, r5, pc}
 8005cee:	bf00      	nop
 8005cf0:	20000324 	.word	0x20000324

08005cf4 <_malloc_usable_size_r>:
 8005cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cf8:	1f18      	subs	r0, r3, #4
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	bfbc      	itt	lt
 8005cfe:	580b      	ldrlt	r3, [r1, r0]
 8005d00:	18c0      	addlt	r0, r0, r3
 8005d02:	4770      	bx	lr

08005d04 <lroundf>:
 8005d04:	ee10 1a10 	vmov	r1, s0
 8005d08:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 8005d0c:	2900      	cmp	r1, #0
 8005d0e:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8005d12:	bfac      	ite	ge
 8005d14:	2001      	movge	r0, #1
 8005d16:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 8005d1a:	2a1e      	cmp	r2, #30
 8005d1c:	dc1a      	bgt.n	8005d54 <lroundf+0x50>
 8005d1e:	2a00      	cmp	r2, #0
 8005d20:	da03      	bge.n	8005d2a <lroundf+0x26>
 8005d22:	3201      	adds	r2, #1
 8005d24:	bf18      	it	ne
 8005d26:	2000      	movne	r0, #0
 8005d28:	4770      	bx	lr
 8005d2a:	2a16      	cmp	r2, #22
 8005d2c:	bfd8      	it	le
 8005d2e:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8005d32:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8005d36:	bfd8      	it	le
 8005d38:	4113      	asrle	r3, r2
 8005d3a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8005d3e:	bfcd      	iteet	gt
 8005d40:	3b96      	subgt	r3, #150	@ 0x96
 8005d42:	185b      	addle	r3, r3, r1
 8005d44:	f1c2 0217 	rsble	r2, r2, #23
 8005d48:	fa01 f303 	lslgt.w	r3, r1, r3
 8005d4c:	bfd8      	it	le
 8005d4e:	40d3      	lsrle	r3, r2
 8005d50:	4358      	muls	r0, r3
 8005d52:	4770      	bx	lr
 8005d54:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005d58:	ee17 0a90 	vmov	r0, s15
 8005d5c:	4770      	bx	lr
	...

08005d60 <ceilf>:
 8005d60:	ee10 3a10 	vmov	r3, s0
 8005d64:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005d68:	3a7f      	subs	r2, #127	@ 0x7f
 8005d6a:	2a16      	cmp	r2, #22
 8005d6c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005d70:	dc2b      	bgt.n	8005dca <ceilf+0x6a>
 8005d72:	2a00      	cmp	r2, #0
 8005d74:	da12      	bge.n	8005d9c <ceilf+0x3c>
 8005d76:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005ddc <ceilf+0x7c>
 8005d7a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005d7e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d86:	dd06      	ble.n	8005d96 <ceilf+0x36>
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	db24      	blt.n	8005dd6 <ceilf+0x76>
 8005d8c:	2900      	cmp	r1, #0
 8005d8e:	bf14      	ite	ne
 8005d90:	f04f 537e 	movne.w	r3, #1065353216	@ 0x3f800000
 8005d94:	2300      	moveq	r3, #0
 8005d96:	ee00 3a10 	vmov	s0, r3
 8005d9a:	4770      	bx	lr
 8005d9c:	4910      	ldr	r1, [pc, #64]	@ (8005de0 <ceilf+0x80>)
 8005d9e:	4111      	asrs	r1, r2
 8005da0:	420b      	tst	r3, r1
 8005da2:	d0fa      	beq.n	8005d9a <ceilf+0x3a>
 8005da4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8005ddc <ceilf+0x7c>
 8005da8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005dac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005db4:	ddef      	ble.n	8005d96 <ceilf+0x36>
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	bfc2      	ittt	gt
 8005dba:	f44f 0000 	movgt.w	r0, #8388608	@ 0x800000
 8005dbe:	fa40 f202 	asrgt.w	r2, r0, r2
 8005dc2:	189b      	addgt	r3, r3, r2
 8005dc4:	ea23 0301 	bic.w	r3, r3, r1
 8005dc8:	e7e5      	b.n	8005d96 <ceilf+0x36>
 8005dca:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005dce:	d3e4      	bcc.n	8005d9a <ceilf+0x3a>
 8005dd0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005dd4:	4770      	bx	lr
 8005dd6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005dda:	e7dc      	b.n	8005d96 <ceilf+0x36>
 8005ddc:	7149f2ca 	.word	0x7149f2ca
 8005de0:	007fffff 	.word	0x007fffff

08005de4 <_init>:
 8005de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de6:	bf00      	nop
 8005de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dea:	bc08      	pop	{r3}
 8005dec:	469e      	mov	lr, r3
 8005dee:	4770      	bx	lr

08005df0 <_fini>:
 8005df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df2:	bf00      	nop
 8005df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005df6:	bc08      	pop	{r3}
 8005df8:	469e      	mov	lr, r3
 8005dfa:	4770      	bx	lr
