library ieee; 
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

entity MementoEncapsulation is
	port (
		DIN : in std_logic_vector(15 downto 0);
		Resetn, Clock, Run : in std_logic;
		Done : buffer std_logic;
		BusWires : buffer std_logic_vector(15 downto 0)
	);
end MementoEncapsulation;

architecture Behavior of MementoEncapsulation is
	
	component AddSub is
		generic (n : inTEGER := 16);
		port(
			 X, Y: in std_logic_vector (n-1 downto 0);
			 MUX: in std_logic;
			 Z: out std_logic_vector (n-1 downto 0);
			 C, V: out std_logic
			);
	end component;