{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649948426597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649948426598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 00:00:26 2022 " "Processing started: Fri Apr 15 00:00:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649948426598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649948426598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KitchenTimer -c KitchenTimer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off KitchenTimer -c KitchenTimer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649948426598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1649948427234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/ucounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/ucounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ucounter " "Found entity 1: ucounter" {  } { { "../StopWatch/ucounter.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/ucounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948427303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948427303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/uchatter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/uchatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unchatter " "Found entity 1: unchatter" {  } { { "../StopWatch/uchatter.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/uchatter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948427315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948427315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../StopWatch/Timer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948427322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948427322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 StopWatch " "Found entity 1: StopWatch" {  } { { "../StopWatch/StopWatch.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/StopWatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948427331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948427331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/hexsegdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/hexsegdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexSegDec " "Found entity 1: HexSegDec" {  } { { "../StopWatch/HexSegDec.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/HexSegDec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948427338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948427338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kitchentimer.v 1 1 " "Using design file kitchentimer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KitchenTimer " "Found entity 1: KitchenTimer" {  } { { "kitchentimer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948427397 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1649948427397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KitchenTimer " "Elaborating entity \"KitchenTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649948427402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unchatter unchatter:unc0 " "Elaborating entity \"unchatter\" for hierarchy \"unchatter:unc0\"" {  } { { "kitchentimer.v" "unc0" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649948427432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uchatter.v(10) " "Verilog HDL assignment warning at uchatter.v(10): truncated value with size 32 to match size of target (16)" {  } { { "../StopWatch/uchatter.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/uchatter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1649948427433 "|KitchenTimer|unchatter:unc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:TM " "Elaborating entity \"Timer\" for hierarchy \"Timer:TM\"" {  } { { "kitchentimer.v" "TM" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649948427452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Timer.v(19) " "Verilog HDL assignment warning at Timer.v(19): truncated value with size 32 to match size of target (16)" {  } { { "../StopWatch/Timer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/Timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1649948427452 "|KitchenTimer|Timer:TM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Timer.v(29) " "Verilog HDL assignment warning at Timer.v(29): truncated value with size 32 to match size of target (12)" {  } { { "../StopWatch/Timer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/Timer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1649948427453 "|KitchenTimer|Timer:TM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ucounter ucounter:uc0 " "Elaborating entity \"ucounter\" for hierarchy \"ucounter:uc0\"" {  } { { "kitchentimer.v" "uc0" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649948427468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ucounter.v(21) " "Verilog HDL assignment warning at ucounter.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../StopWatch/ucounter.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/ucounter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1649948427469 "|KitchenTimer|ucounter:uc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ucounter ucounter:uc1 " "Elaborating entity \"ucounter\" for hierarchy \"ucounter:uc1\"" {  } { { "kitchentimer.v" "uc1" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649948427482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ucounter.v(21) " "Verilog HDL assignment warning at ucounter.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../StopWatch/ucounter.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/ucounter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1649948427483 "|KitchenTimer|ucounter:uc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSegDec HexSegDec:hs0 " "Elaborating entity \"HexSegDec\" for hierarchy \"HexSegDec:hs0\"" {  } { { "kitchentimer.v" "hs0" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649948427498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649948427657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 00:00:27 2022 " "Processing ended: Fri Apr 15 00:00:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649948427657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649948427657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649948427657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649948427657 ""}
