{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 08:17:02 2017 " "Info: Processing started: Wed Sep 20 08:17:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off comparator_4bits -c comparator_4bits --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off comparator_4bits -c comparator_4bits --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[1\] b_greater 15.261 ns Longest " "Info: Longest tpd from source pin \"b\[1\]\" to destination pin \"b_greater\" is 15.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns b\[1\] 1 PIN PIN_AF12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AF12; Fanout = 3; PIN Node = 'b\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "comparator_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/comparator_4bits/comparator_4bits.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.770 ns) + CELL(0.419 ns) 8.019 ns LessThan1~1 2 COMB LCCOMB_X39_Y47_N30 1 " "Info: 2: + IC(6.770 ns) + CELL(0.419 ns) = 8.019 ns; Loc. = LCCOMB_X39_Y47_N30; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { b[1] LessThan1~1 } "NODE_NAME" } } { "comparator_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/comparator_4bits/comparator_4bits.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 8.409 ns LessThan1~2 3 COMB LCCOMB_X39_Y47_N8 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 8.409 ns; Loc. = LCCOMB_X39_Y47_N8; Fanout = 1; COMB Node = 'LessThan1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { LessThan1~1 LessThan1~2 } "NODE_NAME" } } { "comparator_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/comparator_4bits/comparator_4bits.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.054 ns) + CELL(2.798 ns) 15.261 ns b_greater 4 PIN PIN_AJ12 0 " "Info: 4: + IC(4.054 ns) + CELL(2.798 ns) = 15.261 ns; Loc. = PIN_AJ12; Fanout = 0; PIN Node = 'b_greater'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { LessThan1~2 b_greater } "NODE_NAME" } } { "comparator_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/comparator_4bits/comparator_4bits.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 27.50 % ) " "Info: Total cell delay = 4.197 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.064 ns ( 72.50 % ) " "Info: Total interconnect delay = 11.064 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.261 ns" { b[1] LessThan1~1 LessThan1~2 b_greater } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.261 ns" { b[1] {} b[1]~combout {} LessThan1~1 {} LessThan1~2 {} b_greater {} } { 0.000ns 0.000ns 6.770ns 0.240ns 4.054ns } { 0.000ns 0.830ns 0.419ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 08:17:02 2017 " "Info: Processing ended: Wed Sep 20 08:17:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
