Fitter report for top_hps_sensor_memory_HIL
Sat Apr 02 16:44:08 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sat Apr 02 16:44:08 2022           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; top_hps_sensor_memory_HIL                       ;
; Top-level Entity Name           ; top_hps_sensor_memory                           ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,564 / 41,910 ( 4 % )                          ;
; Total registers                 ; 2217                                            ;
; Total pins                      ; 150 / 314 ( 48 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 42,000 / 5,662,720 ( < 1 % )                    ;
; Total RAM Blocks                ; 5 / 553 ( < 1 % )                               ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7        ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                 ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                 ;                                       ;
; Device I/O Standard                                                ; 3.3-V LVTTL         ;                                       ;
; Optimize Hold Timing                                               ; Off                 ; All Paths                             ;
; Optimize Timing                                                    ; Off                 ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                  ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Off                 ; Normal                                ;
; Fitter Effort                                                      ; Fast Fit            ; Auto Fit                              ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Clamping Diode                                                     ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                     ; On                  ; On                                    ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+-----------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                ; Action  ; Operation ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                    ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+-----------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                           ; Created ; Placement ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                               ; Created ; Placement ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted ; Placement ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; pll:P1|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                                                                                                                                                                                           ; Created ; Placement ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged  ; Placement ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; KEY[0]~inputCLKENA0                                                                                                                                                                                                                                                                                                                 ; Created ; Placement ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged  ; Placement ; Fitter Periphery Placement ; CLKOUT                   ;                ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+-----------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                                                  ;                                             ;              ; BT_KEY                                                                                       ; PIN_AF4       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; BT_UART_RX                                                                                   ; PIN_C12       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; BT_UART_TX                                                                                   ; PIN_AD17      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_I2C_SCL                                                                                 ; PIN_U10       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_I2C_SDA                                                                                 ; PIN_AA4       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_I2S                                                                                     ; PIN_T13       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_LRCLK                                                                                   ; PIN_T11       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_MCLK                                                                                    ; PIN_U11       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_SCLK                                                                                    ; PIN_T12       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_CLK                                                                                  ; PIN_AG5       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_DE                                                                                   ; PIN_AD19      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[0]                                                                                 ; PIN_AD12      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[10]                                                                                ; PIN_AE9       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[11]                                                                                ; PIN_AB4       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[12]                                                                                ; PIN_AE7       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[13]                                                                                ; PIN_AF6       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[14]                                                                                ; PIN_AF8       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[15]                                                                                ; PIN_AF5       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[16]                                                                                ; PIN_AE4       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[17]                                                                                ; PIN_AH2       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[18]                                                                                ; PIN_AH4       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[19]                                                                                ; PIN_AH5       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[1]                                                                                 ; PIN_AE12      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[20]                                                                                ; PIN_AH6       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[21]                                                                                ; PIN_AG6       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[22]                                                                                ; PIN_AF9       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[23]                                                                                ; PIN_AE8       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[2]                                                                                 ; PIN_W8        ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[3]                                                                                 ; PIN_Y8        ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[4]                                                                                 ; PIN_AD11      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[5]                                                                                 ; PIN_AD10      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[6]                                                                                 ; PIN_AE11      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[7]                                                                                 ; PIN_Y5        ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[8]                                                                                 ; PIN_AF10      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_D[9]                                                                                 ; PIN_Y4        ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_HS                                                                                   ; PIN_T8        ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_INT                                                                                  ; PIN_AF11      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; HDMI_TX_VS                                                                                   ; PIN_V13       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; LSENSOR_INT                                                                                  ; PIN_V12       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; LSENSOR_SCL                                                                                  ; PIN_AH14      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; LSENSOR_SDA                                                                                  ; PIN_AH3       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; MPU_AD0_SDO                                                                                  ; PIN_W14       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; MPU_CS_n                                                                                     ; PIN_AA18      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; MPU_FSYNC                                                                                    ; PIN_AF7       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; MPU_INT                                                                                      ; PIN_W12       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; MPU_SCL_SCLK                                                                                 ; PIN_AG14      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; MPU_SDA_SDI                                                                                  ; PIN_AE6       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; RH_TEMP_DRDY_n                                                                               ; PIN_D8        ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; RH_TEMP_I2C_SCL                                                                              ; PIN_D11       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; RH_TEMP_I2C_SDA                                                                              ; PIN_AH13      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; TMD_D[0]                                                                                     ; PIN_AB26      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; TMD_D[1]                                                                                     ; PIN_AB25      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; TMD_D[2]                                                                                     ; PIN_Y18       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; TMD_D[3]                                                                                     ; PIN_Y17       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; TMD_D[4]                                                                                     ; PIN_AA11      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; TMD_D[5]                                                                                     ; PIN_AA13      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; TMD_D[6]                                                                                     ; PIN_AA26      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; TMD_D[7]                                                                                     ; PIN_Y11       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; UART2USB_CTS                                                                                 ; PIN_AB23      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; UART2USB_RTS                                                                                 ; PIN_Y19       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; UART2USB_RX                                                                                  ; PIN_AD20      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; UART2USB_TX                                                                                  ; PIN_D12       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; WIFI_EN                                                                                      ; PIN_AD5       ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; WIFI_RST_n                                                                                   ; PIN_E8        ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; WIFI_UART0_CTS                                                                               ; PIN_AC23      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; WIFI_UART0_RTS                                                                               ; PIN_AC22      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; WIFI_UART0_RX                                                                                ; PIN_AD23      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; WIFI_UART0_TX                                                                                ; PIN_AE24      ; QSF Assignment             ;
; Location                                                  ;                                             ;              ; WIFI_UART1_RX                                                                                ; PIN_AE23      ; QSF Assignment             ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode                                     ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; top_hps_sensor_memory                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst                                                        ; ON            ; QSF Assignment             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5678 ) ; 0.00 % ( 0 / 5678 )        ; 0.00 % ( 0 / 5678 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5678 ) ; 0.00 % ( 0 / 5678 )        ; 0.00 % ( 0 / 5678 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                            ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                      ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                               ;
; cpu_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4869 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; cpu_hps_0_hps_io_border:border ; 0.00 % ( 0 / 790 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/output_files/top_hps_sensor_memory_HIL.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,564 / 41,910        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 1,564                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,690 / 41,910        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 798                   ;       ;
;         [b] ALMs used for LUT logic                         ; 714                   ;       ;
;         [c] ALMs used for registers                         ; 178                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 126 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41,910            ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 217 / 4,191           ; 5 %   ;
;     -- Logic LABs                                           ; 217                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,665                 ;       ;
;     -- 7 input functions                                    ; 26                    ;       ;
;     -- 6 input functions                                    ; 428                   ;       ;
;     -- 5 input functions                                    ; 340                   ;       ;
;     -- 4 input functions                                    ; 598                   ;       ;
;     -- <=3 input functions                                  ; 1,273                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 214                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,991                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,952 / 83,820        ; 2 %   ;
;         -- Secondary logic registers                        ; 39 / 83,820           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,991                 ;       ;
;         -- Routing optimization registers                   ; 0                     ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 150 / 314             ; 48 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 5 / 553               ; < 1 % ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 42,000 / 5,662,720    ; < 1 % ;
; Total block memory implementation bits                      ; 51,200 / 5,662,720    ; < 1 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 0.9% / 0.9% / 0.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 14.4% / 15.3% / 12.1% ;       ;
; Maximum fan-out                                             ; 1985                  ;       ;
; Highest non-global fan-out                                  ; 1681                  ;       ;
; Total fan-out                                               ; 19527                 ;       ;
; Average fan-out                                             ; 3.33                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                           ;
+-------------------------------------------------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; cpu_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1564 / 41910 ( 4 % )  ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1564                  ; 0                              ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1690 / 41910 ( 4 % )  ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 798                   ; 0                              ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 714                   ; 0                              ; 0                              ;
;         [c] ALMs used for registers                         ; 178                   ; 0                              ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 126 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 217 / 4191 ( 5 % )    ; 0 / 4191 ( 0 % )               ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 217                   ; 0                              ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 2665                  ; 0                              ; 0                              ;
;     -- 7 input functions                                    ; 26                    ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 428                   ; 0                              ; 0                              ;
;     -- 5 input functions                                    ; 340                   ; 0                              ; 0                              ;
;     -- 4 input functions                                    ; 598                   ; 0                              ; 0                              ;
;     -- <=3 input functions                                  ; 1273                  ; 0                              ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 214                   ; 0                              ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 1952 / 83820 ( 2 % )  ; 0 / 83820 ( 0 % )              ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 39 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 1991                  ; 0                              ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
;                                                             ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 88                    ; 60                             ; 2                              ;
; I/O registers                                               ; 50                    ; 176                            ; 0                              ;
; Total block memory bits                                     ; 42000                 ; 0                              ; 0                              ;
; Total block memory implementation bits                      ; 51200                 ; 0                              ; 0                              ;
; M10K block                                                  ; 5 / 553 ( < 1 % )     ; 0 / 553 ( 0 % )                ; 0 / 553 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )            ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )              ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )               ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                 ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )             ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )              ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )              ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 2715                  ; 65                             ; 42                             ;
;     -- Registered Input Connections                         ; 2063                  ; 0                              ; 0                              ;
;     -- Output Connections                                   ; 64                    ; 89                             ; 2669                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 17892                 ; 5151                           ; 2750                           ;
;     -- Registered Connections                               ; 9298                  ; 100                            ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                                ;                                ;
;     -- Top                                                  ; 22                    ; 46                             ; 2711                           ;
;     -- cpu_hps_0_hps_io_border:border                       ; 46                    ; 108                            ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 2711                  ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 21                    ; 11                             ; 43                             ;
;     -- Output Ports                                         ; 64                    ; 41                             ; 75                             ;
;     -- Bidir Ports                                          ; 65                    ; 54                             ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50        ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1986                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50        ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50        ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; AG15  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 244                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; W24   ; 5B       ; 89           ; 25           ; 20           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; W21   ; 5B       ; 89           ; 23           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                    ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; CLK_to_cpu            ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]      ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]     ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]     ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]     ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]     ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]     ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]      ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]      ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]      ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]      ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]      ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]      ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]      ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]      ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]      ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]        ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]        ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]        ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N        ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE          ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N         ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P         ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N         ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]        ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]        ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]        ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]        ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT          ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N        ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N      ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N         ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK      ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC          ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0]   ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1]   ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2]   ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3]   ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN        ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK            ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK          ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SPIM_MOSI         ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_UART_TX           ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP           ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]                ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]                ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]                ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]                ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]                ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]                ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]                ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]                ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[0]  ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[10] ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[11] ; AH24  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[1]  ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[3]  ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[4]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[5]  ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[6]  ; AF27  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[7]  ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[8]  ; AH27  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Vacont_int_to_cpu[9]  ; AG25  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                    ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_CONV_USB_N    ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; V10   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C0_SCLK     ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C0_SDAT     ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C1_SCLK     ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C1_SDAT     ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_KEY           ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_LED           ; AC4   ; 3A       ; 6            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_LTC_GPIO      ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_SD_CMD        ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; AH6   ; 3B       ; 40           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 2 / 16 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 3 / 32 ( 9 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 21 / 68 ( 31 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 5 / 7 ( 71 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 2 / 6 ( 33 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                            ;
+----------+------------+----------------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage         ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; HPS_ENET_TX_EN         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; HPS_ENET_MDC           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A22      ; 387        ; 7A             ; HPS_UART_RX            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                  ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; Vacont_int_to_cpu[1]   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                   ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB24     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; HPS_LTC_GPIO           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB27     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; HPS_LED                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1       ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                   ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; HPS_I2C1_SDAT          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; Vacont_int_to_cpu[0]   ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD1      ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD6      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; HPS_CONV_USB_N         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; Vacont_int_to_cpu[2]   ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE16     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE18     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; HPS_I2C0_SDAT          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; Vacont_int_to_cpu[5]   ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF24     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; LED[4]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; Vacont_int_to_cpu[6]   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; Vacont_int_to_cpu[4]   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; HPS_KEY                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; HPS_SPIM_MISO          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; Vacont_int_to_cpu[9]   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; Vacont_int_to_cpu[7]   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; Vacont_int_to_cpu[3]   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HPS_SPIM_SS            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; HPS_I2C1_SCLK          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; HPS_GSENSOR_INT        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH20     ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; Vacont_int_to_cpu[11]  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; Vacont_int_to_cpu[10]  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; Vacont_int_to_cpu[8]   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; HPS_SD_DATA[1]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; HPS_SD_CLK             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; HPS_SD_DATA[3]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; HPS_SD_DATA[2]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B13      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B17      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; HPS_UART_TX            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; HPS_USB_DATA[3]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; HPS_USB_STP            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C7       ; 449        ; 7D             ; HPS_USB_DATA[6]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; HPS_USB_DATA[4]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; HPS_USB_DATA[2]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; HPS_USB_DATA[0]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; HPS_SPIM_CLK           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; HPS_SD_DATA[0]         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C15      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C22      ; 380        ; 7A             ; ^HPS_TRST              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; HPS_USB_DATA[5]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; HPS_USB_NXT            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                 ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0              ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D13      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; HPS_SD_CMD             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS    ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ           ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT           ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E5       ; 454        ; 7D             ; HPS_USB_DIR            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; HPS_ENET_MDIO          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N          ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; HPS_USB_DATA[7]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; HPS_USB_DATA[1]        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; HPS_USB_CLKOUT         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS          ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; HPS_ENET_RX_CLK        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; HPS_ENET_RX_DV         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; HPS_ENET_GTX_CLK       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK               ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N          ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]         ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE           ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N          ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P          ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P27      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T9       ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS          ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U12      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U17      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ;            ; --             ; VCC                    ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; HPS_ENET_INT_N         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; HPS_I2C0_SCLK          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HPS_SPIM_MOSI          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V26      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL              ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                   ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                  ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                  ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                  ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]         ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                    ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                   ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                 ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y12      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; CLK_to_cpu             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y20      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                  ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                    ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]        ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT         ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
+----------+------------+----------------+------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                             ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------+
; I/O Assignment Warnings                                      ;
+-----------------------+--------------------------------------+
; Pin Name              ; Reason                               ;
+-----------------------+--------------------------------------+
; HPS_DDR3_ADDR[0]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]     ; Missing slew rate                    ;
; HPS_DDR3_BA[0]        ; Missing slew rate                    ;
; HPS_DDR3_BA[1]        ; Missing slew rate                    ;
; HPS_DDR3_BA[2]        ; Missing slew rate                    ;
; HPS_DDR3_CAS_N        ; Missing slew rate                    ;
; HPS_DDR3_CKE          ; Missing slew rate                    ;
; HPS_DDR3_CS_N         ; Missing slew rate                    ;
; HPS_DDR3_ODT          ; Missing slew rate                    ;
; HPS_DDR3_RAS_N        ; Missing slew rate                    ;
; HPS_DDR3_RESET_N      ; Missing slew rate                    ;
; HPS_DDR3_WE_N         ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK      ; Missing drive strength and slew rate ;
; HPS_ENET_MDC          ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN        ; Missing drive strength and slew rate ;
; HPS_SD_CLK            ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI         ; Missing drive strength and slew rate ;
; HPS_UART_TX           ; Missing drive strength and slew rate ;
; HPS_USB_STP           ; Missing drive strength and slew rate ;
; CLK_to_cpu            ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[0]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[1]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[2]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[3]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[4]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[5]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[6]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[7]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[8]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[9]  ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[10] ; Missing drive strength and slew rate ;
; Vacont_int_to_cpu[11] ; Missing drive strength and slew rate ;
; LED[0]                ; Missing drive strength and slew rate ;
; LED[1]                ; Missing drive strength and slew rate ;
; LED[2]                ; Missing drive strength and slew rate ;
; LED[3]                ; Missing drive strength and slew rate ;
; LED[4]                ; Missing drive strength and slew rate ;
; LED[5]                ; Missing drive strength and slew rate ;
; LED[6]                ; Missing drive strength and slew rate ;
; LED[7]                ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N        ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N        ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT       ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK         ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT         ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK         ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT         ; Missing drive strength and slew rate ;
; HPS_KEY               ; Missing drive strength and slew rate ;
; HPS_LED               ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO          ; Missing drive strength and slew rate ;
; HPS_SPIM_SS           ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO         ; Missing drive strength and slew rate ;
; HPS_SD_CMD            ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]       ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]      ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]     ; Missing location assignment          ;
; HPS_DDR3_BA[0]        ; Missing location assignment          ;
; HPS_DDR3_BA[1]        ; Missing location assignment          ;
; HPS_DDR3_BA[2]        ; Missing location assignment          ;
; HPS_DDR3_CAS_N        ; Missing location assignment          ;
; HPS_DDR3_CK_N         ; Missing location assignment          ;
; HPS_DDR3_CK_P         ; Missing location assignment          ;
; HPS_DDR3_CKE          ; Missing location assignment          ;
; HPS_DDR3_CS_N         ; Missing location assignment          ;
; HPS_DDR3_DM[0]        ; Missing location assignment          ;
; HPS_DDR3_DM[1]        ; Missing location assignment          ;
; HPS_DDR3_DM[2]        ; Missing location assignment          ;
; HPS_DDR3_DM[3]        ; Missing location assignment          ;
; HPS_DDR3_ODT          ; Missing location assignment          ;
; HPS_DDR3_RAS_N        ; Missing location assignment          ;
; HPS_DDR3_RESET_N      ; Missing location assignment          ;
; HPS_DDR3_WE_N         ; Missing location assignment          ;
; HPS_SPIM_CLK          ; Missing location assignment          ;
; HPS_SPIM_MISO         ; Missing location assignment          ;
; HPS_SPIM_MOSI         ; Missing location assignment          ;
; HPS_CONV_USB_N        ; Missing location assignment          ;
; HPS_ENET_INT_N        ; Missing location assignment          ;
; HPS_GSENSOR_INT       ; Missing location assignment          ;
; HPS_I2C0_SCLK         ; Missing location assignment          ;
; HPS_I2C0_SDAT         ; Missing location assignment          ;
; HPS_I2C1_SCLK         ; Missing location assignment          ;
; HPS_I2C1_SDAT         ; Missing location assignment          ;
; HPS_KEY               ; Missing location assignment          ;
; HPS_LED               ; Missing location assignment          ;
; HPS_LTC_GPIO          ; Missing location assignment          ;
; HPS_SPIM_SS           ; Missing location assignment          ;
; HPS_DDR3_DQ[0]        ; Missing location assignment          ;
; HPS_DDR3_DQ[1]        ; Missing location assignment          ;
; HPS_DDR3_DQ[2]        ; Missing location assignment          ;
; HPS_DDR3_DQ[3]        ; Missing location assignment          ;
; HPS_DDR3_DQ[4]        ; Missing location assignment          ;
; HPS_DDR3_DQ[5]        ; Missing location assignment          ;
; HPS_DDR3_DQ[6]        ; Missing location assignment          ;
; HPS_DDR3_DQ[7]        ; Missing location assignment          ;
; HPS_DDR3_DQ[8]        ; Missing location assignment          ;
; HPS_DDR3_DQ[9]        ; Missing location assignment          ;
; HPS_DDR3_DQ[10]       ; Missing location assignment          ;
; HPS_DDR3_DQ[11]       ; Missing location assignment          ;
; HPS_DDR3_DQ[12]       ; Missing location assignment          ;
; HPS_DDR3_DQ[13]       ; Missing location assignment          ;
; HPS_DDR3_DQ[14]       ; Missing location assignment          ;
; HPS_DDR3_DQ[15]       ; Missing location assignment          ;
; HPS_DDR3_DQ[16]       ; Missing location assignment          ;
; HPS_DDR3_DQ[17]       ; Missing location assignment          ;
; HPS_DDR3_DQ[18]       ; Missing location assignment          ;
; HPS_DDR3_DQ[19]       ; Missing location assignment          ;
; HPS_DDR3_DQ[20]       ; Missing location assignment          ;
; HPS_DDR3_DQ[21]       ; Missing location assignment          ;
; HPS_DDR3_DQ[22]       ; Missing location assignment          ;
; HPS_DDR3_DQ[23]       ; Missing location assignment          ;
; HPS_DDR3_DQ[24]       ; Missing location assignment          ;
; HPS_DDR3_DQ[25]       ; Missing location assignment          ;
; HPS_DDR3_DQ[26]       ; Missing location assignment          ;
; HPS_DDR3_DQ[27]       ; Missing location assignment          ;
; HPS_DDR3_DQ[28]       ; Missing location assignment          ;
; HPS_DDR3_DQ[29]       ; Missing location assignment          ;
; HPS_DDR3_DQ[30]       ; Missing location assignment          ;
; HPS_DDR3_DQ[31]       ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]     ; Missing location assignment          ;
; HPS_DDR3_RZQ          ; Missing location assignment          ;
+-----------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                     ;                            ;
+-----------------------------------------------------------------------------------------------------+----------------------------+
; pll:P1|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                     ; Integer PLL                ;
;     -- PLL Location                                                                                 ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                      ; Global Clock               ;
;     -- PLL Bandwidth                                                                                ; Auto                       ;
;         -- PLL Bandwidth Range                                                                      ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                    ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                   ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                            ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                           ; Normal                     ;
;     -- PLL Freq Min Lock                                                                            ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                            ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                   ; On                         ;
;     -- PLL Fractional Division                                                                      ; N/A                        ;
;     -- M Counter                                                                                    ; 12                         ;
;     -- N Counter                                                                                    ; 2                          ;
;     -- PLL Refclk Select                                                                            ;                            ;
;             -- PLL Refclk Select Location                                                           ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                   ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                   ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                      ; N/A                        ;
;             -- CORECLKIN source                                                                     ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                   ; N/A                        ;
;             -- PLLIQCLKIN source                                                                    ; N/A                        ;
;             -- RXIQCLKIN source                                                                     ; N/A                        ;
;             -- CLKIN(0) source                                                                      ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                      ; N/A                        ;
;             -- CLKIN(2) source                                                                      ; N/A                        ;
;             -- CLKIN(3) source                                                                      ; N/A                        ;
;     -- PLL Output Counter                                                                           ;                            ;
;         -- pll:P1|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                               ; 4.0 MHz                    ;
;             -- Output Clock Location                                                                ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                               ; On                         ;
;             -- Duty Cycle                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                            ; 75                         ;
;             -- C Counter PH Mux PRST                                                                ; 0                          ;
;             -- C Counter PRST                                                                       ; 1                          ;
;                                                                                                     ;                            ;
+-----------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |top_hps_sensor_memory                                                                        ; 1564.0 (17.0)        ; 1690.0 (17.0)                    ; 126.0 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2665 (29)           ; 1991 (23)                 ; 226 (226)     ; 42000             ; 5     ; 0          ; 150  ; 0            ; |top_hps_sensor_memory                                                                                                                                                                                                                                                                                                                        ; top_hps_sensor_memory                             ; work         ;
;    |cpu:U0|                                                                                   ; 1152.7 (0.0)         ; 1274.0 (0.0)                     ; 121.3 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1906 (0)            ; 1727 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0                                                                                                                                                                                                                                                                                                                 ; cpu                                               ; cpu          ;
;       |altera_reset_controller:rst_controller|                                                ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; cpu          ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                      ; altera_reset_controller                           ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; cpu          ;
;       |cpu_BAcurrent:bacurrent|                                                               ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_BAcurrent:bacurrent                                                                                                                                                                                                                                                                                         ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:bavoltage|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_BAcurrent:bavoltage                                                                                                                                                                                                                                                                                         ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgr_current|                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_BAcurrent:vgr_current                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgr_voltage|                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_BAcurrent:vgr_voltage                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgs_current|                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_BAcurrent:vgs_current                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgs_voltage|                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_BAcurrent:vgs_voltage                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgt_current|                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_BAcurrent:vgt_current                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgt_voltage|                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_BAcurrent:vgt_voltage                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_hps_0:hps_0|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0                                                                                                                                                                                                                                                                                                 ; cpu_hps_0                                         ; cpu          ;
;          |cpu_hps_0_fpga_interfaces:fpga_interfaces|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                       ; cpu_hps_0_fpga_interfaces                         ; cpu          ;
;          |cpu_hps_0_hps_io:hps_io|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                         ; cpu_hps_0_hps_io                                  ; cpu          ;
;             |cpu_hps_0_hps_io_border:border|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; cpu_hps_0_hps_io_border                           ; cpu          ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; cpu          ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; cpu          ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; cpu          ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; cpu          ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; cpu          ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; cpu          ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; cpu          ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; cpu          ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cpu          ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; cpu          ;
;       |cpu_led:led|                                                                           ; 1.4 (1.4)            ; 3.3 (3.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_led:led                                                                                                                                                                                                                                                                                                     ; cpu_led                                           ; cpu          ;
;       |cpu_mm_interconnect_0:mm_interconnect_0|                                               ; 1126.9 (0.0)         ; 1244.6 (0.0)                     ; 117.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1888 (0)            ; 1640 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                         ; cpu_mm_interconnect_0                             ; cpu          ;
;          |altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|                                ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|                                  ; 17.7 (17.7)          ; 17.7 (17.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|                                  ; 13.2 (13.2)          ; 18.7 (18.7)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                      ; 4.1 (4.1)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                        ; 19.7 (19.7)          ; 19.7 (19.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|                                ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|                                  ; 16.8 (16.8)          ; 17.1 (17.1)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|                                ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|                                  ; 14.0 (14.0)          ; 17.3 (17.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                       ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                         ; 13.8 (13.8)          ; 18.5 (18.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|                              ; 8.8 (8.8)            ; 9.4 (9.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|                                ; 16.8 (16.8)          ; 16.8 (16.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|                              ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|                                ; 14.5 (14.5)          ; 19.6 (19.6)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|                              ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|                                ; 14.3 (14.3)          ; 19.3 (19.3)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|                              ; 11.2 (11.2)          ; 11.7 (11.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|                                ; 17.3 (17.3)          ; 17.3 (17.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|                              ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|                                ; 17.5 (17.5)          ; 18.0 (18.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|                              ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|                                ; 18.8 (18.8)          ; 18.8 (18.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 44.8 (24.0)          ; 45.7 (24.7)                      ; 0.9 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (48)             ; 14 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                       ; cpu          ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 20.8 (20.8)          ; 21.0 (21.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                         ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|                             ; 33.3 (0.0)           ; 36.3 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 33.3 (32.7)          ; 36.3 (35.7)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (47)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|                             ; 31.8 (0.0)           ; 36.8 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 31.8 (31.4)          ; 36.8 (36.4)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (47)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:led_s1_burst_adapter|                                   ; 45.9 (0.0)           ; 46.9 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.9 (45.7)          ; 46.9 (46.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                  ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:phase_s1_burst_adapter|                                 ; 43.7 (0.0)           ; 45.2 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43.7 (43.5)          ; 45.2 (44.9)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|                             ; 19.4 (0.0)           ; 25.3 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 19.4 (19.4)          ; 25.3 (25.3)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;          |altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|                             ; 20.1 (0.0)           ; 26.3 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 20.1 (20.1)          ; 26.3 (26.3)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                    ; 31.6 (0.0)           ; 37.6 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 31.6 (30.9)          ; 37.6 (36.9)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (47)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|                           ; 31.8 (0.0)           ; 36.9 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 31.8 (31.0)          ; 36.9 (36.3)                      ; 5.2 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (46)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|                           ; 32.3 (0.0)           ; 39.2 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 32.3 (31.7)          ; 39.2 (38.6)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (47)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|                           ; 32.6 (0.0)           ; 36.3 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 32.6 (31.8)          ; 36.3 (35.5)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (46)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|                           ; 31.3 (0.0)           ; 36.8 (0.0)                       ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 31.3 (30.8)          ; 36.8 (36.3)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (46)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|                           ; 31.8 (0.0)           ; 38.3 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 31.8 (31.2)          ; 38.3 (37.8)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (46)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|                           ; 33.3 (0.0)           ; 38.6 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 33.3 (32.7)          ; 38.6 (38.0)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (49)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_slave_agent:bacurrent_s1_agent|                                       ; 11.5 (1.0)           ; 12.0 (1.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:bavoltage_s1_agent|                                       ; 11.4 (1.3)           ; 11.5 (1.3)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.1 (10.1)          ; 10.2 (10.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:led_s1_agent|                                             ; 13.4 (3.6)           ; 13.9 (3.9)                       ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (8)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:phase_s1_agent|                                           ; 14.1 (3.8)           ; 14.1 (3.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (8)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:pvcurrent_s1_agent|                                       ; 11.2 (1.0)           ; 11.2 (1.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:pvvoltage_s1_agent|                                       ; 11.7 (1.0)           ; 11.7 (1.3)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                              ; 11.7 (1.3)           ; 11.7 (1.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.4 (10.4)          ; 10.4 (10.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgr_current_s1_agent|                                     ; 11.8 (1.5)           ; 11.8 (1.8)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgr_voltage_s1_agent|                                     ; 11.5 (1.0)           ; 11.5 (1.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgs_current_s1_agent|                                     ; 11.8 (1.5)           ; 11.8 (1.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgs_voltage_s1_agent|                                     ; 12.2 (1.7)           ; 12.2 (1.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgt_current_s1_agent|                                     ; 11.8 (1.5)           ; 11.8 (1.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgt_voltage_s1_agent|                                     ; 11.5 (1.5)           ; 12.0 (1.8)                       ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.2 (10.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_translator:bacurrent_s1_translator|                             ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:bavoltage_s1_translator|                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:led_s1_translator|                                   ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:phase_s1_translator|                                 ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:pvcurrent_s1_translator|                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:pvvoltage_s1_translator|                             ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                    ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgr_current_s1_translator|                           ; 4.4 (4.4)            ; 5.4 (5.4)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgr_voltage_s1_translator|                           ; 1.9 (1.9)            ; 7.2 (7.2)                        ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgs_current_s1_translator|                           ; 2.7 (2.7)            ; 7.0 (7.0)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgs_voltage_s1_translator|                           ; 1.6 (1.6)            ; 6.9 (6.9)                        ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgt_current_s1_translator|                           ; 2.6 (2.6)            ; 7.3 (7.3)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgt_voltage_s1_translator|                           ; 2.3 (2.3)            ; 7.1 (7.1)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 12.5 (12.5)          ; 12.6 (12.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; cpu          ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 7.2 (7.2)            ; 7.7 (7.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                          ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_demux                   ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux_001|                                      ; 17.5 (17.5)          ; 18.2 (18.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                           ; cpu_mm_interconnect_0_cmd_demux                   ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux|                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|                                          ; 12.9 (10.1)          ; 12.9 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (31)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|                                          ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|                                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|                                          ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|                                          ; 2.9 (2.9)            ; 3.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|                                          ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|                                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|                                          ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|                                          ; 12.0 (9.2)           ; 12.0 (9.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; cpu          ;
;          |cpu_mm_interconnect_0_router:router|                                                ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                                                                     ; cpu_mm_interconnect_0_router                      ; cpu          ;
;          |cpu_mm_interconnect_0_router:router_001|                                            ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                 ; cpu_mm_interconnect_0_router                      ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux:rsp_demux_001|                                      ; 1.4 (1.4)            ; 1.9 (1.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                           ; cpu_mm_interconnect_0_rsp_demux                   ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux:rsp_demux_012|                                      ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                           ; cpu_mm_interconnect_0_rsp_demux                   ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_rsp_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|                                          ; 79.1 (79.1)          ; 80.8 (80.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 206 (206)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_rsp_mux                     ; cpu          ;
;       |cpu_phase:phase|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_phase:phase                                                                                                                                                                                                                                                                                                 ; cpu_phase                                         ; cpu          ;
;       |cpu_sw:sw|                                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:U0|cpu_sw:sw                                                                                                                                                                                                                                                                                                       ; cpu_sw                                            ; cpu          ;
;    |mem_GN:P2|                                                                                ; 384.3 (0.0)          ; 389.0 (0.0)                      ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 713 (0)             ; 226 (0)                   ; 0 (0)         ; 42000             ; 5     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2                                                                                                                                                                                                                                                                                                              ; mem_GN                                            ; work         ;
;       |alt_dspbuilder_comparator_GN:comparator1|                                              ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_comparator_GN:comparator1                                                                                                                                                                                                                                                                     ; alt_dspbuilder_comparator_GN                      ; work         ;
;       |alt_dspbuilder_counter_GNWUDKEMTG:counter1|                                            ; 6.2 (0.0)            ; 6.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_counter_GNWUDKEMTG:counter1                                                                                                                                                                                                                                                                   ; alt_dspbuilder_counter_GNWUDKEMTG                 ; work         ;
;          |lpm_counter:Counteri|                                                               ; 6.2 (0.0)            ; 6.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_counter_GNWUDKEMTG:counter1|lpm_counter:Counteri                                                                                                                                                                                                                                              ; lpm_counter                                       ; work         ;
;             |cntr_0mn:auto_generated|                                                         ; 6.2 (6.2)            ; 6.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_counter_GNWUDKEMTG:counter1|lpm_counter:Counteri|cntr_0mn:auto_generated                                                                                                                                                                                                                      ; cntr_0mn                                          ; work         ;
;       |alt_dspbuilder_rom_GNK7TUJIQA:sin2|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 4     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNK7TUJIQA:sin2                                                                                                                                                                                                                                                                           ; alt_dspbuilder_rom_GNK7TUJIQA                     ; work         ;
;          |altsyncram:u1|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 4     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNK7TUJIQA:sin2|altsyncram:u1                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_0854:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 4     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNK7TUJIQA:sin2|altsyncram:u1|altsyncram_0854:auto_generated                                                                                                                                                                                                                              ; altsyncram_0854                                   ; work         ;
;       |alt_dspbuilder_rom_GNLZO3EIT7:sin1|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 1     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNLZO3EIT7:sin1                                                                                                                                                                                                                                                                           ; alt_dspbuilder_rom_GNLZO3EIT7                     ; work         ;
;          |altsyncram:u1|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 1     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNLZO3EIT7:sin1|altsyncram:u1                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_h654:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 1     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNLZO3EIT7:sin1|altsyncram:u1|altsyncram_h654:auto_generated                                                                                                                                                                                                                              ; altsyncram_h654                                   ; work         ;
;       |alt_dspbuilder_rom_GNOXA7UMVD:sin|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNOXA7UMVD:sin                                                                                                                                                                                                                                                                            ; alt_dspbuilder_rom_GNOXA7UMVD                     ; work         ;
;          |altsyncram:u1|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNOXA7UMVD:sin|altsyncram:u1                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;             |altsyncram_b854:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14000             ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|alt_dspbuilder_rom_GNOXA7UMVD:sin|altsyncram:u1|altsyncram_b854:auto_generated                                                                                                                                                                                                                               ; altsyncram_b854                                   ; work         ;
;       |mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|                      ; 174.3 (0.0)          ; 176.5 (0.0)                      ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (0)             ; 108 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0                                                                                                                                                                                                                                             ; mem_GN_mem_Conversion_Ioxcont_Int1                ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator|                                            ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator                                                                                                                                                                                                     ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator1|                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator1                                                                                                                                                                                                    ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator2|                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator2                                                                                                                                                                                                    ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator3|                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator3                                                                                                                                                                                                    ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator4|                                           ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator4                                                                                                                                                                                                    ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator5|                                           ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator5                                                                                                                                                                                                    ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator6|                                           ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator6                                                                                                                                                                                                    ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator7|                                           ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator7                                                                                                                                                                                                    ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator8|                                           ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator8                                                                                                                                                                                                    ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer|                                  ; 6.8 (0.0)            ; 7.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer                                                                                                                                                                                           ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.8 (0.0)            ; 7.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                  ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.8 (0.0)            ; 7.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                   ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                            ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1|                                 ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1                                                                                                                                                                                          ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                 ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                  ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                           ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2|                                 ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2                                                                                                                                                                                          ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                 ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                  ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                           ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3|                                 ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3                                                                                                                                                                                          ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                 ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                  ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                           ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4|                                 ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4                                                                                                                                                                                          ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                 ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                  ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                           ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5|                                 ; 4.3 (0.0)            ; 4.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5                                                                                                                                                                                          ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 4.3 (0.0)            ; 4.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                 ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 4.3 (0.0)            ; 4.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                  ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                           ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6|                                 ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6                                                                                                                                                                                          ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                 ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                  ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                           ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7|                                 ; 6.3 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7                                                                                                                                                                                          ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.3 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                 ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.3 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                  ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                           ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8|                                 ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8                                                                                                                                                                                          ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                 ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                  ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                           ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5|                         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_hti:auto_generated|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                     ; add_sub_hti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8|                         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_hti:auto_generated|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                     ; add_sub_hti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|                         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_hti:auto_generated|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                     ; add_sub_hti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|                         ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GNY2JEH574         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                     ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|                         ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GNY2JEH574         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                     ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder3|                         ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder3                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GNY2JEH574         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                     ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|                         ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GNY2JEH574         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                     ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder6|                         ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder6                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GNY2JEH574         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                     ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder7|                         ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder7                                                                                                                                                                                  ; alt_dspbuilder_pipelined_adder_GNY2JEH574         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder7|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                        ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder7|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder7|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                     ; add_sub_iti                                       ; work         ;
;       |mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|                        ; 202.7 (0.0)          ; 204.0 (0.0)                      ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 375 (0)             ; 108 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0                                                                                                                                                                                                                                               ; mem_GN_mem_Conversion_Ioxcont_Int                 ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator|                                            ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator                                                                                                                                                                                                       ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator1|                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator1                                                                                                                                                                                                      ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator2|                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator2                                                                                                                                                                                                      ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator3|                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator3                                                                                                                                                                                                      ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator4|                                           ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator4                                                                                                                                                                                                      ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator5|                                           ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator5                                                                                                                                                                                                      ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator6|                                           ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator6                                                                                                                                                                                                      ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator7|                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator7                                                                                                                                                                                                      ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_comparator_GN:comparator8|                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator8                                                                                                                                                                                                      ; alt_dspbuilder_comparator_GN                      ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer|                                  ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer                                                                                                                                                                                             ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                    ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                     ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                              ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1|                                 ; 6.7 (0.0)            ; 6.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1                                                                                                                                                                                            ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.7 (0.0)            ; 6.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                   ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.7 (0.0)            ; 6.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                    ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.7 (6.7)            ; 6.8 (6.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                             ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2|                                 ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2                                                                                                                                                                                            ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                   ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                    ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                             ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3|                                 ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3                                                                                                                                                                                            ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                   ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                    ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                             ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4|                                 ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4                                                                                                                                                                                            ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                   ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                    ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer4|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                             ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5|                                 ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5                                                                                                                                                                                            ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                   ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                    ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                             ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6|                                 ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6                                                                                                                                                                                            ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                   ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                    ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                             ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7|                                 ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7                                                                                                                                                                                            ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                   ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 6.8 (0.0)            ; 6.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                    ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer7|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                             ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8|                                 ; 5.6 (0.0)            ; 5.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8                                                                                                                                                                                            ; alt_dspbuilder_multiplexer_GNBGHTTLA2             ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                        ; 5.6 (0.0)            ; 5.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                                                   ; alt_dspbuilder_sMuxAltr                           ; work         ;
;                |lpm_mux:\gp:U0|                                                               ; 5.6 (0.0)            ; 5.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0                                                                                                                                    ; lpm_mux                                           ; work         ;
;                   |mux_jif:auto_generated|                                                    ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_multiplexer_GNBGHTTLA2:multiplexer8|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gp:U0|mux_jif:auto_generated                                                                                                             ; mux_jif                                           ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|                         ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                       ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder10|                        ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder10                                                                                                                                                                                   ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder10|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                         ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder10|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                   |add_sub_hti:auto_generated|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder10|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                      ; add_sub_hti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder11|                        ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder11                                                                                                                                                                                   ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder11|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                         ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder11|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder11|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                      ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder12|                        ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder12                                                                                                                                                                                   ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder12|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                         ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder12|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder12|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                      ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder13|                        ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder13                                                                                                                                                                                   ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder13|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                         ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder13|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder13|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                      ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder14|                        ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder14                                                                                                                                                                                   ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder14|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                         ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder14|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder14|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                      ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder15|                        ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder15                                                                                                                                                                                   ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder15|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                         ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder15|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                   |add_sub_hti:auto_generated|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder15|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                      ; add_sub_hti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder2|                         ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder2                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                       ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|                         ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                       ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|                         ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                       ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5|                         ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder5|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                       ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|                         ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder6|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                       ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder7|                         ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder7                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder7|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder7|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder7|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                       ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8|                         ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_iti:auto_generated|                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder8|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_iti:auto_generated                                                                                       ; add_sub_iti                                       ; work         ;
;          |alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|                         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9                                                                                                                                                                                    ; alt_dspbuilder_pipelined_adder_GN4HTUTWRG         ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                                          ; alt_dspbuilder_sLpmAddSub                         ; work         ;
;                |lpm_add_sub:\gnp:gsn:U0|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0                                                                                                                  ; lpm_add_sub                                       ; work         ;
;                   |add_sub_hti:auto_generated|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder9|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gsn:U0|add_sub_hti:auto_generated                                                                                       ; add_sub_hti                                       ; work         ;
;    |pll:P1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|pll:P1                                                                                                                                                                                                                                                                                                                 ; pll                                               ; work         ;
;       |altpll:altpll_component|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|pll:P1|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                                            ; work         ;
;          |pll_altpll:auto_generated|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|pll:P1|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                               ; pll_altpll                                        ; work         ;
;    |timer:T1|                                                                                 ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|timer:T1                                                                                                                                                                                                                                                                                                               ; timer                                             ; work         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+-----------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                  ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; FPGA_CLK2_50          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N         ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P         ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_ENET_MDC          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SD_CLK            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO         ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_UART_TX           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_STP           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; CLK_to_cpu            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[0]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[2]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[3]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[4]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[5]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[6]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[7]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[8]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[9]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[10] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Vacont_int_to_cpu[11] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; KEY[1]                ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; LED[1]                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; LED[2]                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; LED[3]                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; LED[4]                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; LED[5]                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; LED[6]                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; LED[7]                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; SW[3]                 ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_ENET_INT_N        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_KEY               ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_LED               ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SPIM_SS           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]     ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]     ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]     ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]     ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]     ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]     ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]     ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]     ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_MDIO         ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SD_CMD            ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]        ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]        ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]        ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]        ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; FPGA_CLK1_50          ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0]   ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1]   ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2]   ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3]   ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV        ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX           ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT        ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR           ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT           ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ          ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]                ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]                 ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]                 ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]                 ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - KEY[0]~inputCLKENA0                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - cpu:U0|cpu_sw:sw|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - cpu:U0|cpu_sw:sw|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - cpu:U0|cpu_sw:sw|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Location                                     ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Equal0~4                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y9_N48                          ; 22      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                    ; PIN_V11                                      ; 1985    ; Clock         ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                          ; PIN_AH17                                     ; 244     ; Async. clear  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; cpu:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X45_Y40_N5                                ; 40      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                ; FF_X35_Y42_N11                               ; 1681    ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_BAcurrent:vgr_current|Equal0~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y38_N30                          ; 12      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_BAcurrent:vgr_voltage|Equal0~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y41_N9                           ; 12      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_BAcurrent:vgs_current|Equal0~0                                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y41_N9                          ; 12      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_BAcurrent:vgs_voltage|Equal0~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X35_Y44_N15                          ; 12      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_BAcurrent:vgt_current|Equal0~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y43_N51                          ; 12      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_BAcurrent:vgt_voltage|Equal0~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y39_N27                          ; 12      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                              ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 12      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Async. clear  ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_led:led|always0~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y36_N33                          ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X35_Y38_N57                          ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; MLABCELL_X39_Y42_N9                          ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                          ; LABCELL_X43_Y37_N9                           ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X43_Y38_N3                           ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                               ; LABCELL_X43_Y37_N57                          ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                          ; LABCELL_X43_Y39_N48                          ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                             ; LABCELL_X45_Y39_N39                          ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X31_Y37_N3                           ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X30_Y41_N21                          ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y36_N45                          ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; MLABCELL_X34_Y36_N33                         ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X50_Y36_N3                           ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X36_Y38_N9                           ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X46_Y35_N45                          ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y41_N15                         ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X51_Y36_N42                          ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X36_Y44_N3                           ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; MLABCELL_X47_Y35_N9                          ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y43_N9                          ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X48_Y36_N21                          ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; MLABCELL_X28_Y42_N42                         ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X46_Y36_N27                          ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y37_N9                          ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                      ; LABCELL_X33_Y39_N18                          ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X33_Y39_N15                          ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                      ; LABCELL_X40_Y42_N54                          ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X40_Y42_N57                          ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                              ; LABCELL_X40_Y40_N48                          ; 31      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                               ; LABCELL_X43_Y40_N6                           ; 30      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                            ; LABCELL_X46_Y41_N6                           ; 28      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                             ; LABCELL_X46_Y41_N0                           ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                      ; LABCELL_X29_Y39_N48                          ; 15      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X29_Y39_N54                          ; 17      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                      ; MLABCELL_X34_Y42_N48                         ; 15      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; MLABCELL_X34_Y42_N54                         ; 17      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                             ; LABCELL_X35_Y36_N54                          ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; LABCELL_X35_Y36_N57                          ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                    ; LABCELL_X30_Y40_N54                          ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; LABCELL_X30_Y40_N51                          ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                    ; LABCELL_X40_Y41_N18                          ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; LABCELL_X40_Y41_N54                          ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                    ; LABCELL_X36_Y41_N24                          ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; LABCELL_X36_Y41_N21                          ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                    ; LABCELL_X33_Y44_N54                          ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; LABCELL_X33_Y44_N48                          ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                    ; LABCELL_X31_Y42_N54                          ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; LABCELL_X31_Y42_N51                          ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                    ; MLABCELL_X39_Y39_N24                         ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; MLABCELL_X39_Y37_N36                         ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                             ; LABCELL_X35_Y38_N27                          ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                             ; MLABCELL_X39_Y42_N15                         ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                             ; LABCELL_X31_Y37_N39                          ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                             ; LABCELL_X30_Y41_N12                          ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                    ; MLABCELL_X34_Y36_N36                         ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                           ; LABCELL_X36_Y38_N21                          ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                           ; MLABCELL_X39_Y41_N51                         ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                           ; LABCELL_X36_Y44_N45                          ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                           ; MLABCELL_X39_Y43_N45                         ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                           ; MLABCELL_X28_Y42_N45                         ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                           ; MLABCELL_X39_Y37_N27                         ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                     ; LABCELL_X33_Y40_N48                          ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0                                                                                                                                                                                                                  ; LABCELL_X33_Y40_N57                          ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                ; LABCELL_X45_Y40_N48                          ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                        ; LABCELL_X45_Y40_N27                          ; 15      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                     ; LABCELL_X45_Y40_N0                           ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; LABCELL_X40_Y40_N30                          ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X40_Y40_N54                          ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; LABCELL_X46_Y41_N54                          ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; cpu:U0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X46_Y41_N48                          ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; mem_GN:P2|alt_dspbuilder_comparator_GN:comparator1|Equal0~1                                                                                                                                                                                                                                                                                     ; LABCELL_X68_Y33_N42                          ; 10      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; mem_GN:P2|alt_dspbuilder_counter_GNWUDKEMTG:counter1|lpm_counter:Counteri|cntr_0mn:auto_generated|cout_actual                                                                                                                                                                                                                                   ; LABCELL_X68_Y33_N48                          ; 10      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator2|LessThan0~1                                                                                                                                                                                                                 ; LABCELL_X62_Y36_N24                          ; 12      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator5|LessThan0~1                                                                                                                                                                                                                 ; MLABCELL_X59_Y34_N54                         ; 12      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int1:mem_conversion_ioxcont_int1_0|alt_dspbuilder_comparator_GN:comparator8|LessThan0~1                                                                                                                                                                                                                 ; LABCELL_X60_Y32_N18                          ; 12      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator2|LessThan0~2                                                                                                                                                                                                                   ; LABCELL_X60_Y33_N0                           ; 12      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator5|LessThan0~2                                                                                                                                                                                                                   ; LABCELL_X55_Y33_N30                          ; 12      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; mem_GN:P2|mem_GN_mem_Conversion_Ioxcont_Int:mem_conversion_ioxcont_int_0|alt_dspbuilder_comparator_GN:comparator8|LessThan0~2                                                                                                                                                                                                                   ; LABCELL_X64_Y29_N48                          ; 12      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; pll:P1|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 16      ; Clock         ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; timer:T1|Equal0~2                                                                                                                                                                                                                                                                                                                               ; LABCELL_X67_Y24_N42                          ; 15      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; timer:T1|t_0                                                                                                                                                                                                                                                                                                                                    ; FF_X67_Y24_N44                               ; 16      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                      ; PIN_V11                               ; 1985    ; Global Clock         ; GCLK7            ; --                        ;
; KEY[0]                                                                            ; PIN_AH17                              ; 244     ; Global Clock         ; GCLK8            ; --                        ;
; cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK9            ; --                        ;
; pll:P1|altpll:altpll_component|pll_altpll:auto_generated|fb_clkin                 ; FRACTIONALPLL_X0_Y15_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; pll:P1|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 16      ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                             ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1681    ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                 ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                               ; Location                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; mem_GN:P2|alt_dspbuilder_rom_GNK7TUJIQA:sin2|altsyncram:u1|altsyncram_0854:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 4           ; 0     ; alt_dspbuilder_rom_GNK7TUJIQA.hex ; M10K_X58_Y32_N0, M10K_X69_Y32_N0, M10K_X58_Y34_N0, M10K_X69_Y33_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; mem_GN:P2|alt_dspbuilder_rom_GNLZO3EIT7:sin1|altsyncram:u1|altsyncram_h654:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 4           ; 0     ; alt_dspbuilder_rom_GNLZO3EIT7.hex ; M10K_X58_Y32_N0, M10K_X58_Y34_N0, M10K_X69_Y33_N0, M10K_X69_Y34_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; mem_GN:P2|alt_dspbuilder_rom_GNOXA7UMVD:sin|altsyncram:u1|altsyncram_b854:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; Single Clock ; 1000         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14000 ; 1000                        ; 14                          ; --                          ; --                          ; 14000               ; 4           ; 0     ; alt_dspbuilder_rom_GNOXA7UMVD.hex ; M10K_X69_Y32_N0, M10K_X58_Y34_N0, M10K_X69_Y33_N0, M10K_X69_Y34_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 4,140 / 289,320 ( 1 % )   ;
; C12 interconnects                           ; 16 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 1,036 / 119,108 ( < 1 % ) ;
; C4 interconnects                            ; 506 / 56,300 ( < 1 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 766 / 289,320 ( < 1 % )   ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 43 / 67 ( 64 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 71 / 156 ( 46 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 1,501 / 84,580 ( 2 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 87 / 12,676 ( < 1 % )     ;
; R14/C12 interconnect drivers                ; 78 / 20,720 ( < 1 % )     ;
; R3 interconnects                            ; 1,542 / 130,992 ( 1 % )   ;
; R6 interconnects                            ; 2,189 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 12 / 360 ( 3 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass            ; 64           ; 0            ; 64           ; 0            ; 32           ; 150       ; 64           ; 0            ; 150       ; 150       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 11           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 68           ;
; Total Unchecked       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable    ; 86           ; 150          ; 86           ; 150          ; 118          ; 0         ; 86           ; 150          ; 0         ; 0         ; 125          ; 104          ; 150          ; 150          ; 150          ; 125          ; 104          ; 150          ; 150          ; 150          ; 139          ; 104          ; 79           ; 150          ; 150          ; 150          ; 150          ; 82           ;
; Total Fail            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; FPGA_CLK2_50          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CKE          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CS_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MISO         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MOSI         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLK_to_cpu            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[0]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[1]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[2]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[3]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[4]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[5]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[6]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[7]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[8]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[9]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[10] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Vacont_int_to_cpu[11] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_CONV_USB_N        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SCLK         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SDAT         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK1_50          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "top_hps_sensor_memory_HIL"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance pll:P1|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/db/pll_altpll.v Line: 61
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll:P1|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171001): Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Warning (171124): Timing-driven compilation is disabled - timing performance will not be optimized
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 86 pins of 150 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 42
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL pll:P1|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G9
    Info (11162): pll:P1|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 with 16 fanout uses global clock CLKCTRL_G1
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 2022 fanout uses global clock CLKCTRL_G7
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): KEY[0]~inputCLKENA0 with 244 fanout uses global clock CLKCTRL_G6
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY[0]~inputCLKENA0, placed at CLKCTRL_G6
        Info (179012): Refclk input I/O pad KEY[0] is placed onto PIN_AH17
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (176233): Starting register packing
Info (176222): Fitter will not automatically pack the  registers into I/Os.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "BT_KEY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BT_UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BT_UART_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_LRCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MPU_AD0_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MPU_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MPU_FSYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MPU_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MPU_SCL_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MPU_SDA_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_DRDY_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMD_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMD_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMD_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMD_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMD_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMD_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMD_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMD_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART2USB_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART2USB_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART2USB_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART2USB_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "WIFI_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "WIFI_RST_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "WIFI_UART0_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "WIFI_UART0_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "WIFI_UART0_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "WIFI_UART0_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "WIFI_UART1_RX" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:21
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:23
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.00 seconds.
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_CONV_USB_N has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 27
    Info (169065): Pin HPS_ENET_INT_N has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 45
    Info (169065): Pin HPS_GSENSOR_INT has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 53
    Info (169065): Pin HPS_I2C0_SCLK has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 54
    Info (169065): Pin HPS_I2C0_SDAT has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 55
    Info (169065): Pin HPS_I2C1_SCLK has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 56
    Info (169065): Pin HPS_I2C1_SDAT has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 57
    Info (169065): Pin HPS_KEY has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 58
    Info (169065): Pin HPS_LED has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 59
    Info (169065): Pin HPS_LTC_GPIO has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 60
    Info (169065): Pin HPS_SPIM_SS has a permanently disabled output enable File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 67
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 38
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 38
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 38
    Info (169185): Following pins have the same dynamic on-chip termination control: cpu:U0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 38
Info (144001): Generated suppressed messages file D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/output_files/top_hps_sensor_memory_HIL.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 7278 megabytes
    Info: Processing ended: Sat Apr 02 16:44:10 2022
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:06:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/output_files/top_hps_sensor_memory_HIL.fit.smsg.


