// Seed: 3779053996
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input reg id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    output logic id_8,
    input id_9,
    output reg id_10,
    output logic id_11,
    input logic id_12
);
  always @(negedge (!id_9)) begin
    id_11 = 1;
    id_4  = 1'b0;
    id_10 <= (id_3);
  end
  logic id_13;
  logic id_14;
  defparam id_15.id_16 = id_15;
endmodule
