Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Jan  4 00:21:31 2026
| Host         : Junjie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  144          inf        0.000                      0                  144           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.665ns  (logic 3.615ns (54.235%)  route 3.050ns (45.765%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=11, routed)          1.185     1.604    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.324     1.928 r  Inst_FSM/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.866     3.793    segment_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.872     6.665 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.665    segment[1]
    T10                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.629ns  (logic 3.601ns (54.321%)  route 3.028ns (45.679%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=11, routed)          1.187     1.606    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I2_O)        0.324     1.930 r  Inst_FSM/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.841     3.771    segment_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.858     6.629 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.629    segment[4]
    T13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 3.361ns (51.639%)  route 3.148ns (48.361%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=11, routed)          1.187     1.606    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I2_O)        0.296     1.902 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.961     3.863    segment_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     6.509 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.509    segment[3]
    U13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.437ns  (logic 3.382ns (52.544%)  route 3.055ns (47.456%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=11, routed)          1.185     1.604    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.296     1.900 r  Inst_FSM/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.870     3.770    segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.667     6.437 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.437    segment[2]
    T9                                                                r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.330ns  (logic 3.228ns (51.006%)  route 3.101ns (48.994%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=12, routed)          1.058     1.514    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X4Y57          LUT3 (Prop_lut3_I2_O)        0.124     1.638 r  Inst_FSM/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.043     3.681    segment_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     6.330 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.330    segment[0]
    R10                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            puerta
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 3.471ns (55.211%)  route 2.816ns (44.789%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=12, routed)          0.985     1.441    Inst_FSM/current_state[1]
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.150     1.591 r  Inst_FSM/puerta_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.832     3.422    puerta_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.865     6.287 r  puerta_OBUF_inst/O
                         net (fo=0)                   0.000     6.287    puerta
    V12                                                               r  puerta (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 3.360ns (53.997%)  route 2.863ns (46.003%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=11, routed)          1.187     1.606    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I2_O)        0.296     1.902 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.676     3.578    segment_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         2.645     6.223 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.223    segment[6]
    U14                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.972ns  (logic 3.362ns (56.296%)  route 2.610ns (43.704%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[3]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=11, routed)          0.781     1.200    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.296     1.496 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.829     3.325    segment_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.647     5.972 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.972    segment[5]
    V14                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.845ns  (logic 3.476ns (59.469%)  route 2.369ns (40.531%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=40, routed)          0.681     1.137    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.150     1.287 r  Inst_FSM/motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.688     2.975    motor_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         2.870     5.845 r  motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.845    motor[0]
    V11                                                               r  motor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 3.252ns (57.722%)  route 2.382ns (42.278%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=40, routed)          0.683     1.139    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.124     1.263 r  Inst_FSM/motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.699     2.962    motor_OBUF[1]
    V10                  OBUF (Prop_obuf_I_O)         2.672     5.634 r  motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.634    motor[1]
    V10                                                               r  motor[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_EDGEDTCTR4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR4/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR4/sreg_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_EDGEDTCTR4/sreg_reg[1]/Q
                         net (fo=3, routed)           0.131     0.272    Inst_EDGEDTCTR4/sreg[1]
    SLICE_X4Y57          FDRE                                         r  Inst_EDGEDTCTR4/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR4/sreg_reg[0]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    Inst_SYNCHRNZR4/sreg_reg_n_0_[0]
    SLICE_X2Y62          SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.851%)  route 0.160ns (53.149%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR1/sreg_reg[0]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.160     0.301    Inst_SYNCHRNZR1/sreg_reg_n_0_[0]
    SLICE_X6Y58          SRL16E                                       r  Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR3/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR3/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR3/sreg_reg[1]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_EDGEDTCTR3/sreg_reg[1]/Q
                         net (fo=2, routed)           0.181     0.322    Inst_EDGEDTCTR3/sreg[1]
    SLICE_X3Y62          FDRE                                         r  Inst_EDGEDTCTR3/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR1/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR1/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR1/sreg_reg[1]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_EDGEDTCTR1/sreg_reg[1]/Q
                         net (fo=3, routed)           0.190     0.331    Inst_EDGEDTCTR1/sreg_0[1]
    SLICE_X5Y59          FDRE                                         r  Inst_EDGEDTCTR1/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR2/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.148ns (43.673%)  route 0.191ns (56.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR2/sreg_reg[0]/C
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_EDGEDTCTR2/sreg_reg[0]/Q
                         net (fo=3, routed)           0.191     0.339    Inst_EDGEDTCTR2/sreg[0]
    SLICE_X5Y59          FDRE                                         r  Inst_EDGEDTCTR2/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/Q
                         net (fo=3, routed)           0.213     0.354    Inst_EDGEDTCTR_MOTOR/sreg[1]
    SLICE_X3Y58          FDRE                                         r  Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.033%)  route 0.220ns (60.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/Q
                         net (fo=1, routed)           0.220     0.361    Inst_SYNCHRNZR_MOTOR/sreg_reg_n_0_[0]
    SLICE_X6Y58          SRL16E                                       r  Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_FSM/s_piso_actual_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.184ns (49.737%)  route 0.186ns (50.263%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=12, routed)          0.186     0.327    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.043     0.370 r  Inst_FSM/s_piso_actual[3]_i_2/O
                         net (fo=1, routed)           0.000     0.370    Inst_FSM/next_s_piso_actual[3]
    SLICE_X4Y58          FDCE                                         r  Inst_FSM/s_piso_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_FSM/s_piso_actual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[0]/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Inst_FSM/s_piso_actual_reg[0]/Q
                         net (fo=12, routed)          0.185     0.326    Inst_FSM/s_piso_actual_reg[0]
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  Inst_FSM/s_piso_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    Inst_FSM/s_piso_actual[0]_i_1_n_0
    SLICE_X4Y59          FDCE                                         r  Inst_FSM/s_piso_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------





