#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 28 14:21:18 2020
# Process ID: 8380
# Current directory: D:/summer-camp/logic-analyse/hardware_input
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27108 D:\summer-camp\logic-analyse\hardware_input\hardware_input.xpr
# Log file: D:/summer-camp/logic-analyse/hardware_input/vivado.log
# Journal file: D:/summer-camp/logic-analyse/hardware_input\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/summer-camp/logic-analyse/hardware_input/hardware_input.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/finish]
endgroup
regenerate_bd_layout -routing
make_wrapper -files [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -top
delete_bd_objs [get_bd_cells logic_in_0_upgraded_ipi]
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout -routing
make_wrapper -files [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target Simulation [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/sim_scripts -ip_user_files_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files -ipstatic_source_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/modelsim} {questa=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/questa} {riviera=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/riviera} {activehdl=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg
source logic_intb.tcl
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/finish_0}} 
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/trig_state_0}} 
relaunch_sim
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
close_sim
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
open_wave_config D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg
source logic_intb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
close_sim
update_module_reference design_1_logic_in_0_0
update_module_reference design_1_test_ram_0_0
generate_target Simulation [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/sim_scripts -ip_user_files_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files -ipstatic_source_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/modelsim} {questa=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/questa} {riviera=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/riviera} {activehdl=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg
source logic_intb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
close_sim
