// Seed: 3361978396
`celldefine `timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output reg id_2,
    input logic id_3,
    output id_4
);
  type_8(
      1, (1), id_0 == id_4
  );
  reg id_5;
  always @(posedge 1 or posedge "") id_2 <= 1;
  assign id_2 = id_5;
endmodule
