Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 72c927945a9348c5a5790f32f9474223 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EXE_ALUSrc' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ID_Forward_SelA' [E:/vivado/Lab5_Forward_Hazard/Lab5_Forward_Hazard.srcs/sources_1/new/pipeline_CPU.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.DFF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.EXE_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
