<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Fri Apr 18 13:33:35 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     df1_lidar_top
Device,speed:    LFE5U-45F,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'i_clk_50m_c' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.252ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">r_rst_dlycnt[17]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.370ns  (64.1% logic, 35.9% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_0 to SLICE_5545 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.252ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.162,R19C61B.CLK,R19C61B.Q0,SLICE_0:ROUTE, 0.133,R19C61B.Q0,R19C62A.D0,r_rst_dlycnt[17]:CTOF_DEL, 0.075,R19C62A.D0,R19C62A.F0,SLICE_5545:ROUTE, 0.000,R19C62A.F0,R19C62A.DI0,un1_r_rst_dlycnt_1_i">Data path</A> SLICE_0 to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C61B.CLK to     R19C61B.Q0 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.133<A href="#@net:r_rst_dlycnt[17]:R19C61B.Q0:R19C62A.D0:0.133">     R19C61B.Q0 to R19C62A.D0    </A> <A href="#@net:r_rst_dlycnt[17]">r_rst_dlycnt[17]</A>
CTOF_DEL    ---     0.075     R19C62A.D0 to     R19C62A.F0 <A href="#@comp:SLICE_5545">SLICE_5545</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_1_i:R19C62A.F0:R19C62A.DI0:0.000">     R19C62A.F0 to R19C62A.DI0   </A> <A href="#@net:un1_r_rst_dlycnt_1_i">un1_r_rst_dlycnt_1_i</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.370   (64.1% logic, 35.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C61B.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61B.CLK:0.786">       A7.PADDI to R19C61B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.254ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2826">r_rst_dlycnt[15]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5547">r_rst_n</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.372ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay SLICE_2826 to SLICE_5547 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.254ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.162,R19C61A.CLK,R19C61A.Q0,SLICE_2826:ROUTE, 0.133,R19C61A.Q0,R19C62B.D0,r_rst_dlycnt[15]:CTOF_DEL, 0.075,R19C62B.D0,R19C62B.F0,SLICE_5547:ROUTE, 0.002,R19C62B.F0,R19C62B.DI0,r_rst_dlycnt8">Data path</A> SLICE_2826 to SLICE_5547:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C61A.CLK to     R19C61A.Q0 <A href="#@comp:SLICE_2826">SLICE_2826</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.133<A href="#@net:r_rst_dlycnt[15]:R19C61A.Q0:R19C62B.D0:0.133">     R19C61A.Q0 to R19C62B.D0    </A> <A href="#@net:r_rst_dlycnt[15]">r_rst_dlycnt[15]</A>
CTOF_DEL    ---     0.075     R19C62B.D0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.002<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C62B.DI0:0.002">     R19C62B.F0 to R19C62B.DI0   </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.372   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C61A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61A.CLK:0.786">       A7.PADDI to R19C61A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C62B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_5547:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62B.CLK:0.786">       A7.PADDI to R19C62B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.270ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2820">r_rst_dlycnt[4]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2820">r_rst_dlycnt[4]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2820 to SLICE_2820 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.161,R19C59C.CLK,R19C59C.Q1,SLICE_2820:ROUTE, 0.152,R19C59C.Q1,R19C59C.A1,r_rst_dlycnt[4]:CTOF_DEL, 0.075,R19C59C.A1,R19C59C.F1,SLICE_2820:ROUTE, 0.000,R19C59C.F1,R19C59C.DI1,un1_r_rst_dlycnt_4_cry_3_0_S1">Data path</A> SLICE_2820 to SLICE_2820:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C59C.CLK to     R19C59C.Q1 <A href="#@comp:SLICE_2820">SLICE_2820</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         2     0.152<A href="#@net:r_rst_dlycnt[4]:R19C59C.Q1:R19C59C.A1:0.152">     R19C59C.Q1 to R19C59C.A1    </A> <A href="#@net:r_rst_dlycnt[4]">r_rst_dlycnt[4]</A>
CTOF_DEL    ---     0.075     R19C59C.A1 to     R19C59C.F1 <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_3_0_S1:R19C59C.F1:R19C59C.DI1:0.000">     R19C59C.F1 to R19C59C.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_3_0_S1">un1_r_rst_dlycnt_4_cry_3_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C59C.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2820:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59C.CLK:0.786">       A7.PADDI to R19C59C.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C59C.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2820:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59C.CLK:0.786">       A7.PADDI to R19C59C.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.270ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2821 to SLICE_2821 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.161,R19C59D.CLK,R19C59D.Q1,SLICE_2821:ROUTE, 0.152,R19C59D.Q1,R19C59D.A1,r_rst_dlycnt[6]:CTOF_DEL, 0.075,R19C59D.A1,R19C59D.F1,SLICE_2821:ROUTE, 0.000,R19C59D.F1,R19C59D.DI1,un1_r_rst_dlycnt_4_cry_5_0_S1">Data path</A> SLICE_2821 to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C59D.CLK to     R19C59D.Q1 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.152<A href="#@net:r_rst_dlycnt[6]:R19C59D.Q1:R19C59D.A1:0.152">     R19C59D.Q1 to R19C59D.A1    </A> <A href="#@net:r_rst_dlycnt[6]">r_rst_dlycnt[6]</A>
CTOF_DEL    ---     0.075     R19C59D.A1 to     R19C59D.F1 <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_5_0_S1:R19C59D.F1:R19C59D.DI1:0.000">     R19C59D.F1 to R19C59D.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_5_0_S1">un1_r_rst_dlycnt_4_cry_5_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:0.786">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:0.786">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.270ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2824">r_rst_dlycnt[12]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2824">r_rst_dlycnt[12]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2824 to SLICE_2824 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.161,R19C60C.CLK,R19C60C.Q1,SLICE_2824:ROUTE, 0.152,R19C60C.Q1,R19C60C.A1,r_rst_dlycnt[12]:CTOF_DEL, 0.075,R19C60C.A1,R19C60C.F1,SLICE_2824:ROUTE, 0.000,R19C60C.F1,R19C60C.DI1,un1_r_rst_dlycnt_4_cry_11_0_S1">Data path</A> SLICE_2824 to SLICE_2824:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C60C.CLK to     R19C60C.Q1 <A href="#@comp:SLICE_2824">SLICE_2824</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.152<A href="#@net:r_rst_dlycnt[12]:R19C60C.Q1:R19C60C.A1:0.152">     R19C60C.Q1 to R19C60C.A1    </A> <A href="#@net:r_rst_dlycnt[12]">r_rst_dlycnt[12]</A>
CTOF_DEL    ---     0.075     R19C60C.A1 to     R19C60C.F1 <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_11_0_S1:R19C60C.F1:R19C60C.DI1:0.000">     R19C60C.F1 to R19C60C.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_11_0_S1">un1_r_rst_dlycnt_4_cry_11_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C60C.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2824:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60C.CLK:0.786">       A7.PADDI to R19C60C.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C60C.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2824:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60C.CLK:0.786">       A7.PADDI to R19C60C.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.270ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2825">r_rst_dlycnt[14]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2825">r_rst_dlycnt[14]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2825 to SLICE_2825 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.161,R19C60D.CLK,R19C60D.Q1,SLICE_2825:ROUTE, 0.152,R19C60D.Q1,R19C60D.A1,r_rst_dlycnt[14]:CTOF_DEL, 0.075,R19C60D.A1,R19C60D.F1,SLICE_2825:ROUTE, 0.000,R19C60D.F1,R19C60D.DI1,un1_r_rst_dlycnt_4_cry_13_0_S1">Data path</A> SLICE_2825 to SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C60D.CLK to     R19C60D.Q1 <A href="#@comp:SLICE_2825">SLICE_2825</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.152<A href="#@net:r_rst_dlycnt[14]:R19C60D.Q1:R19C60D.A1:0.152">     R19C60D.Q1 to R19C60D.A1    </A> <A href="#@net:r_rst_dlycnt[14]">r_rst_dlycnt[14]</A>
CTOF_DEL    ---     0.075     R19C60D.A1 to     R19C60D.F1 <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_13_0_S1:R19C60D.F1:R19C60D.DI1:0.000">     R19C60D.F1 to R19C60D.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_13_0_S1">un1_r_rst_dlycnt_4_cry_13_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C60D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60D.CLK:0.786">       A7.PADDI to R19C60D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C60D.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60D.CLK:0.786">       A7.PADDI to R19C60D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.274ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2818">r_rst_dlycnt[0]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2818">r_rst_dlycnt[0]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.392ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay SLICE_2818 to SLICE_2818 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.161,R19C59A.CLK,R19C59A.Q1,SLICE_2818:ROUTE, 0.156,R19C59A.Q1,R19C59A.B1,r_rst_dlycnt[0]:CTOF_DEL, 0.075,R19C59A.B1,R19C59A.F1,SLICE_2818:ROUTE, 0.000,R19C59A.F1,R19C59A.DI1,un1_r_rst_dlycnt_4_cry_0_0_S1">Data path</A> SLICE_2818 to SLICE_2818:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C59A.CLK to     R19C59A.Q1 <A href="#@comp:SLICE_2818">SLICE_2818</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         1     0.156<A href="#@net:r_rst_dlycnt[0]:R19C59A.Q1:R19C59A.B1:0.156">     R19C59A.Q1 to R19C59A.B1    </A> <A href="#@net:r_rst_dlycnt[0]">r_rst_dlycnt[0]</A>
CTOF_DEL    ---     0.075     R19C59A.B1 to     R19C59A.F1 <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0_0_S1:R19C59A.F1:R19C59A.DI1:0.000">     R19C59A.F1 to R19C59A.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0_0_S1">un1_r_rst_dlycnt_4_cry_0_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.392   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C59A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2818:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59A.CLK:0.786">       A7.PADDI to R19C59A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C59A.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2818:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59A.CLK:0.786">       A7.PADDI to R19C59A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.274ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2819">r_rst_dlycnt[2]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2819">r_rst_dlycnt[2]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.392ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay SLICE_2819 to SLICE_2819 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.161,R19C59B.CLK,R19C59B.Q1,SLICE_2819:ROUTE, 0.156,R19C59B.Q1,R19C59B.B1,r_rst_dlycnt[2]:CTOF_DEL, 0.075,R19C59B.B1,R19C59B.F1,SLICE_2819:ROUTE, 0.000,R19C59B.F1,R19C59B.DI1,un1_r_rst_dlycnt_4_cry_1_0_S1">Data path</A> SLICE_2819 to SLICE_2819:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C59B.CLK to     R19C59B.Q1 <A href="#@comp:SLICE_2819">SLICE_2819</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         1     0.156<A href="#@net:r_rst_dlycnt[2]:R19C59B.Q1:R19C59B.B1:0.156">     R19C59B.Q1 to R19C59B.B1    </A> <A href="#@net:r_rst_dlycnt[2]">r_rst_dlycnt[2]</A>
CTOF_DEL    ---     0.075     R19C59B.B1 to     R19C59B.F1 <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_1_0_S1:R19C59B.F1:R19C59B.DI1:0.000">     R19C59B.F1 to R19C59B.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_1_0_S1">un1_r_rst_dlycnt_4_cry_1_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.392   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C59B.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2819:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59B.CLK:0.786">       A7.PADDI to R19C59B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C59B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2819:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59B.CLK:0.786">       A7.PADDI to R19C59B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.276ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">r_rst_dlycnt[18]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">r_rst_dlycnt[18]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay SLICE_0 to SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.161,R19C61B.CLK,R19C61B.Q1,SLICE_0:ROUTE, 0.158,R19C61B.Q1,R19C61B.B1,r_rst_dlycnt[18]:CTOF_DEL, 0.075,R19C61B.B1,R19C61B.F1,SLICE_0:ROUTE, 0.000,R19C61B.F1,R19C61B.DI1,un1_r_rst_dlycnt_4_cry_17_0_S1">Data path</A> SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C61B.CLK to     R19C61B.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.158<A href="#@net:r_rst_dlycnt[18]:R19C61B.Q1:R19C61B.B1:0.158">     R19C61B.Q1 to R19C61B.B1    </A> <A href="#@net:r_rst_dlycnt[18]">r_rst_dlycnt[18]</A>
CTOF_DEL    ---     0.075     R19C61B.B1 to     R19C61B.F1 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S1:R19C61B.F1:R19C61B.DI1:0.000">     R19C61B.F1 to R19C61B.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S1">un1_r_rst_dlycnt_4_cry_17_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C61B.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61B.CLK:0.786">       A7.PADDI to R19C61B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C61B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61B.CLK:0.786">       A7.PADDI to R19C61B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.276ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2823">r_rst_dlycnt[10]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2823">r_rst_dlycnt[10]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay SLICE_2823 to SLICE_2823 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.161,R19C60B.CLK,R19C60B.Q1,SLICE_2823:ROUTE, 0.158,R19C60B.Q1,R19C60B.B1,r_rst_dlycnt[10]:CTOF_DEL, 0.075,R19C60B.B1,R19C60B.F1,SLICE_2823:ROUTE, 0.000,R19C60B.F1,R19C60B.DI1,un1_r_rst_dlycnt_4_cry_9_0_S1">Data path</A> SLICE_2823 to SLICE_2823:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C60B.CLK to     R19C60B.Q1 <A href="#@comp:SLICE_2823">SLICE_2823</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.158<A href="#@net:r_rst_dlycnt[10]:R19C60B.Q1:R19C60B.B1:0.158">     R19C60B.Q1 to R19C60B.B1    </A> <A href="#@net:r_rst_dlycnt[10]">r_rst_dlycnt[10]</A>
CTOF_DEL    ---     0.075     R19C60B.B1 to     R19C60B.F1 <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_9_0_S1:R19C60B.F1:R19C60B.DI1:0.000">     R19C60B.F1 to R19C60B.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_9_0_S1">un1_r_rst_dlycnt_4_cry_9_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C60B.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2823:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60B.CLK:0.786">       A7.PADDI to R19C60B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 0.786,A7.PADDI,R19C60B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2823:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60B.CLK:0.786">       A7.PADDI to R19C60B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.170ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_52</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9171">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_26</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9171 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.161,R38C54C.CLK,R38C54C.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164:ROUTE, 0.126,R38C54C.Q1,R38C54A.M0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r1">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R38C54C.CLK to     R38C54C.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         1     0.126<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r1:R38C54C.Q1:R38C54A.M0:0.126">     R38C54C.Q1 to R38C54A.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r1</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R38C54C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R38C54C.CLK:0.745">  PLL_TL0.CLKOS to R38C54C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R38C54A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R38C54A.CLK:0.745">  PLL_TL0.CLKOS to R38C54A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.250ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9165">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_50</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9172">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_24</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9165 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9172 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.161,R37C54D.CLK,R37C54D.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9165:ROUTE, 0.206,R37C54D.Q1,R37C55C.M0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r3">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9165 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9172:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R37C54D.CLK to     R37C54D.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9165">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9165</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         1     0.206<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r3:R37C54D.Q1:R37C55C.M0:0.206">     R37C54D.Q1 to R37C55C.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r3">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r3</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R37C54D.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R37C54D.CLK:0.745">  PLL_TL0.CLKOS to R37C54D.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R37C55C.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R37C55C.CLK:0.745">  PLL_TL0.CLKOS to R37C55C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.250ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9167">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_46</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_20</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9167 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.161,R41C57A.CLK,R41C57A.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9167:ROUTE, 0.206,R41C57A.Q1,R39C57C.M0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r7">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9167 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R41C57A.CLK to     R41C57A.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9167">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9167</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         1     0.206<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r7:R41C57A.Q1:R39C57C.M0:0.206">     R41C57A.Q1 to R39C57C.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r7">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r7</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R41C57A.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R41C57A.CLK:0.745">  PLL_TL0.CLKOS to R41C57A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R39C57C.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57C.CLK:0.745">  PLL_TL0.CLKOS to R39C57C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.253ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_87</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9152">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_61</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.370ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.370ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9152 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.253ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.161,R40C54D.CLK,R40C54D.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380:ROUTE, 0.209,R40C54D.Q1,R39C54A.M1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_5">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R40C54D.CLK to     R40C54D.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         5     0.209<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_5:R40C54D.Q1:R39C54A.M1:0.209">     R40C54D.Q1 to R39C54A.M1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_5">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_5</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.370   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C54D.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C54D.CLK:0.745">  PLL_TL0.CLKOS to R40C54D.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R39C54A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C54A.CLK:0.745">  PLL_TL0.CLKOS to R39C54A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.255ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_88</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9152">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_62</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.372ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.372ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9152 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.255ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.162,R40C54D.CLK,R40C54D.Q0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380:ROUTE, 0.210,R40C54D.Q0,R39C54A.M0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_4">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C54D.CLK to     R40C54D.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         5     0.210<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_4:R40C54D.Q0:R39C54A.M0:0.210">     R40C54D.Q0 to R39C54A.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_4">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_4</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.372   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C54D.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2380:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C54D.CLK:0.745">  PLL_TL0.CLKOS to R40C54D.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R39C54A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C54A.CLK:0.745">  PLL_TL0.CLKOS to R39C54A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.260ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2384">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_80</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_13260">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_54</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.377ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.377ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2384 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_13260 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.260ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.162,R40C55D.CLK,R40C55D.Q0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2384:ROUTE, 0.215,R40C55D.Q0,R40C56C.M0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_12">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2384 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_13260:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C55D.CLK to     R40C55D.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2384">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2384</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         6     0.215<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_12:R40C55D.Q0:R40C56C.M0:0.215">     R40C55D.Q0 to R40C56C.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_12">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_12</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.377   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C55D.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C55D.CLK:0.745">  PLL_TL0.CLKOS to R40C55D.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C56C.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_13260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C56C.CLK:0.745">  PLL_TL0.CLKOS to R40C56C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.266ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9168">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_45</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_19</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.383ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.383ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9168 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.266ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.162,R40C56B.CLK,R40C56B.Q0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9168:ROUTE, 0.221,R40C56B.Q0,R39C57C.M1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r8">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9168 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C56B.CLK to     R40C56B.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9168">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9168</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         1     0.221<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r8:R40C56B.Q0:R39C57C.M1:0.221">     R40C56B.Q0 to R39C57C.M1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r8">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r8</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.383   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C56B.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C56B.CLK:0.745">  PLL_TL0.CLKOS to R40C56B.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R39C57C.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57C.CLK:0.745">  PLL_TL0.CLKOS to R39C57C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.267ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_82</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9134">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_70</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.385ns  (61.6% logic, 38.4% route), 2 logic levels.

 Constraint Details:

      0.385ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9134 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.267ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.162,R40C55C.CLK,R40C55C.Q0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383:ROUTE, 0.148,R40C55C.Q0,R40C56D.C1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_10:CTOF_DEL, 0.075,R40C56D.C1,R40C56D.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9134:ROUTE, 0.000,R40C56D.F1,R40C56D.DI1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/r_gdata_9">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C55C.CLK to     R40C55C.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         5     0.148<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_10:R40C55C.Q0:R40C56D.C1:0.148">     R40C55C.Q0 to R40C56D.C1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_10">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_10</A>
CTOF_DEL    ---     0.075     R40C56D.C1 to     R40C56D.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9134">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9134</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/r_gdata_9:R40C56D.F1:R40C56D.DI1:0.000">     R40C56D.F1 to R40C56D.DI1   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/r_gdata_9">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/r_gdata_9</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.385   (61.6% logic, 38.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C55C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C55C.CLK:0.745">  PLL_TL0.CLKOS to R40C55C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C56D.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C56D.CLK:0.745">  PLL_TL0.CLKOS to R40C56D.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.267ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_53</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9170">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_27</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.384ns  (42.2% logic, 57.8% route), 1 logic levels.

 Constraint Details:

      0.384ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9170 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.267ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.162,R38C54C.CLK,R38C54C.Q0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164:ROUTE, 0.222,R38C54C.Q0,R38C54D.M1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r0">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C54C.CLK to     R38C54C.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         1     0.222<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r0:R38C54C.Q0:R38C54D.M1:0.222">     R38C54C.Q0 to R38C54D.M1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r0">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r0</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.384   (42.2% logic, 57.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R38C54C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R38C54C.CLK:0.745">  PLL_TL0.CLKOS to R38C54C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R38C54D.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R38C54D.CLK:0.745">  PLL_TL0.CLKOS to R38C54D.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.270ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_81</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_81</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.161,R40C55C.CLK,R40C55C.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383:ROUTE, 0.152,R40C55C.Q1,R40C55C.A1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_11:CTOF_DEL, 0.075,R40C55C.A1,R40C55C.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383:ROUTE, 0.000,R40C55C.F1,R40C55C.DI1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/ircount_11">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R40C55C.CLK to     R40C55C.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         5     0.152<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_11:R40C55C.Q1:R40C55C.A1:0.152">     R40C55C.Q1 to R40C55C.A1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_11">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_11</A>
CTOF_DEL    ---     0.075     R40C55C.A1 to     R40C55C.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/ircount_11:R40C55C.F1:R40C55C.DI1:0.000">     R40C55C.F1 to R40C55C.DI1   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/ircount_11">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/ircount_11</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C55C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C55C.CLK:0.745">  PLL_TL0.CLKOS to R40C55C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 0.745,PLL_TL0.CLKOS,R40C55C.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R40C55C.CLK:0.745">  PLL_TL0.CLKOS to R40C55C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.192ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_59</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_47</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.309ns  (52.4% logic, 47.6% route), 1 logic levels.

 Constraint Details:

      0.309ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.192ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.162,R12C57C.CLK,R12C57C.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405:ROUTE, 0.147,R12C57C.Q0,R12C55D.M0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R12C57C.CLK to     R12C57C.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         5     0.147<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2:R12C57C.Q0:R12C55D.M0:0.147">     R12C57C.Q0 to R12C55D.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.309   (52.4% logic, 47.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C57C.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57C.CLK:0.786">       C7.PADDI to R12C57C.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C55D.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C55D.CLK:0.786">       C7.PADDI to R12C55D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.251ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9106">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_19</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9109">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_7</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.368ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9106 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9109 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.251ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.162,R17C57A.CLK,R17C57A.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9106:ROUTE, 0.206,R17C57A.Q0,R15C57A.M0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w0">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9106 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R17C57A.CLK to     R17C57A.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9106">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9106</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     0.206<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w0:R17C57A.Q0:R15C57A.M0:0.206">     R17C57A.Q0 to R15C57A.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w0">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w0</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.368   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R17C57A.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R17C57A.CLK:0.786">       C7.PADDI to R17C57A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R15C57A.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R15C57A.CLK:0.786">       C7.PADDI to R15C57A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.251ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9108">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_15</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9111">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_3</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.368ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9108 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9111 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.251ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.162,R16C56D.CLK,R16C56D.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9108:ROUTE, 0.206,R16C56D.Q0,R15C56B.M0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w4">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9108 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R16C56D.CLK to     R16C56D.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9108">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9108</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     0.206<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w4:R16C56D.Q0:R15C56B.M0:0.206">     R16C56D.Q0 to R15C56B.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w4">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w4</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.368   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R16C56D.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R16C56D.CLK:0.786">       C7.PADDI to R16C56D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R15C56B.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R15C56B.CLK:0.786">       C7.PADDI to R15C56B.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.253ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_61</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_55</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.371ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.253ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.162,R12C57B.CLK,R12C57B.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404:ROUTE, 0.134,R12C57B.Q0,R12C56D.D0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_0:CTOF_DEL, 0.075,R12C56D.D0,R12C56D.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115:ROUTE, 0.000,R12C56D.F0,R12C56D.DI0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_0">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R12C57B.CLK to     R12C57B.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         4     0.134<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_0:R12C57B.Q0:R12C56D.D0:0.134">     R12C57B.Q0 to R12C56D.D0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_0">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_0</A>
CTOF_DEL    ---     0.075     R12C56D.D0 to     R12C56D.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_0:R12C56D.F0:R12C56D.DI0:0.000">     R12C56D.F0 to R12C56D.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_0">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_0</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.371   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C57B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57B.CLK:0.786">       C7.PADDI to R12C57B.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C56D.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C56D.CLK:0.786">       C7.PADDI to R12C56D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.257ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_61</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9124">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_49</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.374ns  (43.3% logic, 56.7% route), 1 logic levels.

 Constraint Details:

      0.374ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9124 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.257ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.162,R12C57B.CLK,R12C57B.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404:ROUTE, 0.212,R12C57B.Q0,R12C56C.M0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_0">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R12C57B.CLK to     R12C57B.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         4     0.212<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_0:R12C57B.Q0:R12C56C.M0:0.212">     R12C57B.Q0 to R12C56C.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_0">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_0</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.374   (43.3% logic, 56.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C57B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57B.CLK:0.786">       C7.PADDI to R12C57B.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C56C.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C56C.CLK:0.786">       C7.PADDI to R12C56C.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.258ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_60</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9124">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_48</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.375ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.375ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9124 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.258ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.161,R12C57B.CLK,R12C57B.Q1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404:ROUTE, 0.214,R12C57B.Q1,R12C56C.M1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_1">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R12C57B.CLK to     R12C57B.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         5     0.214<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_1:R12C57B.Q1:R12C56C.M1:0.214">     R12C57B.Q1 to R12C56C.M1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_1">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_1</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.375   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C57B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57B.CLK:0.786">       C7.PADDI to R12C57B.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C56C.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C56C.CLK:0.786">       C7.PADDI to R12C56C.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.266ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_59</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_54</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.384ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.384ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.266ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.162,R12C57C.CLK,R12C57C.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405:ROUTE, 0.147,R12C57C.Q0,R12C56D.C1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2:CTOF_DEL, 0.075,R12C56D.C1,R12C56D.F1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115:ROUTE, 0.000,R12C56D.F1,R12C56D.DI1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_1">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R12C57C.CLK to     R12C57C.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         5     0.147<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2:R12C57C.Q0:R12C56D.C1:0.147">     R12C57C.Q0 to R12C56D.C1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_2</A>
CTOF_DEL    ---     0.075     R12C56D.C1 to     R12C56D.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_1:R12C56D.F1:R12C56D.DI1:0.000">     R12C56D.F1 to R12C56D.DI1   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_1">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_1</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.384   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C57C.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57C.CLK:0.786">       C7.PADDI to R12C57C.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C56D.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C56D.CLK:0.786">       C7.PADDI to R12C56D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.266ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9107">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_17</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9110">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_5</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.383ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.383ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9107 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9110 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.266ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.162,R14C54D.CLK,R14C54D.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9107:ROUTE, 0.221,R14C54D.Q0,R15C56D.M0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w2">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9107 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R14C54D.CLK to     R14C54D.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9107">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9107</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     0.221<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w2:R14C54D.Q0:R15C56D.M0:0.221">     R14C54D.Q0 to R15C56D.M0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w2">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w2</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.383   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R14C54D.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R14C54D.CLK:0.786">       C7.PADDI to R14C54D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R15C56D.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R15C56D.CLK:0.786">       C7.PADDI to R15C56D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.269ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_58</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_46</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.386ns  (41.7% logic, 58.3% route), 1 logic levels.

 Constraint Details:

      0.386ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.269ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.161,R12C57C.CLK,R12C57C.Q1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405:ROUTE, 0.225,R12C57C.Q1,R12C55D.M1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_3">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R12C57C.CLK to     R12C57C.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         5     0.225<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_3:R12C57C.Q1:R12C55D.M1:0.225">     R12C57C.Q1 to R12C55D.M1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_3</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.386   (41.7% logic, 58.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C57C.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57C.CLK:0.786">       C7.PADDI to R12C57C.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C55D.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C55D.CLK:0.786">       C7.PADDI to R12C55D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.270ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_56</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_56</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.161,R12C57D.CLK,R12C57D.Q1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406:ROUTE, 0.152,R12C57D.Q1,R12C57D.A1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_5:CTOF_DEL, 0.075,R12C57D.A1,R12C57D.F1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406:ROUTE, 0.000,R12C57D.F1,R12C57D.DI1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/iwcount_5">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R12C57D.CLK to     R12C57D.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         6     0.152<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_5:R12C57D.Q1:R12C57D.A1:0.152">     R12C57D.Q1 to R12C57D.A1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_5">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_5</A>
CTOF_DEL    ---     0.075     R12C57D.A1 to     R12C57D.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/iwcount_5:R12C57D.F1:R12C57D.DI1:0.000">     R12C57D.F1 to R12C57D.DI1   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/iwcount_5">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/iwcount_5</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C57D.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57D.CLK:0.786">       C7.PADDI to R12C57D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 0.786,C7.PADDI,R12C57D.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57D.CLK:0.786">       C7.PADDI to R12C57D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'u_eth_top/u_eth_pll/CLKOP' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.171ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d2</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R69C36D.CLK,R69C36D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599:ROUTE, 0.126,R69C36D.Q0,R69C36D.M1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R69C36D.CLK to     R69C36D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599">u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         1     0.126<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1:R69C36D.Q0:R69C36D.M1:0.126">     R69C36D.Q0 to R69C36D.M1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R69C36D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R69C36D.CLK:0.745">  PLL_BL0.CLKOS to R69C36D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R69C36D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_6599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R69C36D.CLK:0.745">  PLL_BL0.CLKOS to R69C36D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.188ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R65C37D.CLK,R65C37D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:ROUTE, 0.069,R65C37D.Q0,R65C37D.C0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0:CTOF_DEL, 0.075,R65C37D.C0,R65C37D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:ROUTE, 0.000,R65C37D.F0,R65C37D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_17_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R65C37D.CLK to     R65C37D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     0.069<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0:R65C37D.Q0:R65C37D.C0:0.069">     R65C37D.Q0 to R65C37D.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0</A>
CTOF_DEL    ---     0.075     R65C37D.C0 to     R65C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_17_i:R65C37D.F0:R65C37D.DI0:0.000">     R65C37D.F0 to R65C37D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_17_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_17_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C37D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C37D.CLK:0.745">  PLL_BL0.CLKOS to R65C37D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C37D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C37D.CLK:0.745">  PLL_BL0.CLKOS to R65C37D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.189ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R64C41D.CLK,R64C41D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:ROUTE, 0.070,R64C41D.Q0,R64C41D.C0,u_ddr3/ddr3_ipcore_inst/U1_clocking/ready:CTOF_DEL, 0.075,R64C41D.C0,R64C41D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:ROUTE, 0.000,R64C41D.F0,R64C41D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C41D.CLK to     R64C41D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     0.070<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready:R64C41D.Q0:R64C41D.C0:0.070">     R64C41D.Q0 to R64C41D.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready">u_ddr3/ddr3_ipcore_inst/U1_clocking/ready</A>
CTOF_DEL    ---     0.075     R64C41D.C0 to     R64C41D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[0]:R64C41D.F0:R64C41D.DI0:0.000">     R64C41D.F0 to R64C41D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[0]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[0]</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R64C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R64C41D.CLK:0.745">  PLL_BL0.CLKOS to R64C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R64C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R64C41D.CLK:0.745">  PLL_BL0.CLKOS to R64C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.190ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.308ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.308ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R67C37D.CLK,R67C37D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596:ROUTE, 0.071,R67C37D.Q0,R67C37D.C0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]:CTOF_DEL, 0.075,R67C37D.C0,R67C37D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596:ROUTE, 0.000,R67C37D.F0,R67C37D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[3]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R67C37D.CLK to     R67C37D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         7     0.071<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]:R67C37D.Q0:R67C37D.C0:0.071">     R67C37D.Q0 to R67C37D.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]</A>
CTOF_DEL    ---     0.075     R67C37D.C0 to     R67C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[3]:R67C37D.F0:R67C37D.DI0:0.000">     R67C37D.F0 to R67C37D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[3]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[3]</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.308   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R67C37D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C37D.CLK:0.745">  PLL_BL0.CLKOS to R67C37D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R67C37D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C37D.CLK:0.745">  PLL_BL0.CLKOS to R67C37D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.191ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.309ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.309ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R67C39D.CLK,R67C39D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:ROUTE, 0.072,R67C39D.Q0,R67C39D.C0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause:CTOF_DEL, 0.075,R67C39D.C0,R67C39D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:ROUTE, 0.000,R67C39D.F0,R67C39D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R67C39D.CLK to     R67C39D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        12     0.072<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause:R67C39D.Q0:R67C39D.C0:0.072">     R67C39D.Q0 to R67C39D.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause</A>
CTOF_DEL    ---     0.075     R67C39D.C0 to     R67C39D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2]:R67C39D.F0:R67C39D.DI0:0.000">     R67C39D.F0 to R67C39D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2]</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.309   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R67C39D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C39D.CLK:0.745">  PLL_BL0.CLKOS to R67C39D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R67C39D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C39D.CLK:0.745">  PLL_BL0.CLKOS to R67C39D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.240ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.358ns  (66.2% logic, 33.8% route), 2 logic levels.

 Constraint Details:

      0.358ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.240ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R65C38D.CLK,R65C38D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:ROUTE, 0.121,R65C38D.Q0,R65C38D.D0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]:CTOF_DEL, 0.075,R65C38D.D0,R65C38D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:ROUTE, 0.000,R65C38D.F0,R65C38D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R65C38D.CLK to     R65C38D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        10     0.121<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]:R65C38D.Q0:R65C38D.D0:0.121">     R65C38D.Q0 to R65C38D.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>
CTOF_DEL    ---     0.075     R65C38D.D0 to     R65C38D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i:R65C38D.F0:R65C38D.DI0:0.000">     R65C38D.F0 to R65C38D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.358   (66.2% logic, 33.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C38D.CLK:0.745">  PLL_BL0.CLKOS to R65C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C38D.CLK:0.745">  PLL_BL0.CLKOS to R65C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.245ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.363ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.245ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R65C40D.CLK,R65C40D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598:ROUTE, 0.128,R65C40D.Q0,R65C40D.M0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]:MTOF_DEL, 0.073,R65C40D.M0,R65C40D.OFX0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598:ROUTE, 0.000,R65C40D.OFX0,R65C40D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R65C40D.CLK to     R65C40D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         5     0.128<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]:R65C40D.Q0:R65C40D.M0:0.128">     R65C40D.Q0 to R65C40D.M0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]</A>
MTOF_DEL    ---     0.073     R65C40D.M0 to   R65C40D.OFX0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i:R65C40D.OFX0:R65C40D.DI0:0.000">   R65C40D.OFX0 to R65C40D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.363   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C40D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C40D.CLK:0.745">  PLL_BL0.CLKOS to R65C40D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C40D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6598:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C40D.CLK:0.745">  PLL_BL0.CLKOS to R65C40D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.265ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.383ns  (61.9% logic, 38.1% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.265ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R65C37D.CLK,R65C37D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:ROUTE, 0.146,R65C37D.Q0,R65C38D.C0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0:CTOF_DEL, 0.075,R65C38D.C0,R65C38D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:ROUTE, 0.000,R65C38D.F0,R65C38D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R65C37D.CLK to     R65C37D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     0.146<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0:R65C37D.Q0:R65C38D.C0:0.146">     R65C37D.Q0 to R65C38D.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0</A>
CTOF_DEL    ---     0.075     R65C38D.C0 to     R65C38D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i:R65C38D.F0:R65C38D.DI0:0.000">     R65C38D.F0 to R65C38D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.383   (61.9% logic, 38.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C37D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C37D.CLK:0.745">  PLL_BL0.CLKOS to R65C37D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C38D.CLK:0.745">  PLL_BL0.CLKOS to R65C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.268ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.386ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.386ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.268ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R67C39D.CLK,R67C39D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:ROUTE, 0.149,R67C39D.Q0,R67C38D.C0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause:CTOF_DEL, 0.075,R67C38D.C0,R67C38D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:ROUTE, 0.000,R67C38D.F0,R67C38D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R67C39D.CLK to     R67C39D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        12     0.149<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause:R67C39D.Q0:R67C38D.C0:0.149">     R67C39D.Q0 to R67C38D.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause</A>
CTOF_DEL    ---     0.075     R67C38D.C0 to     R67C38D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i:R67C38D.F0:R67C38D.DI0:0.000">     R67C38D.F0 to R67C38D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.386   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R67C39D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C39D.CLK:0.745">  PLL_BL0.CLKOS to R67C39D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R67C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C38D.CLK:0.745">  PLL_BL0.CLKOS to R67C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.338ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6597">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               0.456ns  (52.0% logic, 48.0% route), 2 logic levels.

 Constraint Details:

      0.456ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6597 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.338ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.162,R65C39D.CLK,R65C39D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6597:ROUTE, 0.219,R65C39D.Q0,R67C38D.D0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]:CTOF_DEL, 0.075,R67C38D.D0,R67C38D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:ROUTE, 0.000,R67C38D.F0,R67C38D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6597 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R65C39D.CLK to     R65C39D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6597">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6597</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         9     0.219<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]:R65C39D.Q0:R67C38D.D0:0.219">     R65C39D.Q0 to R67C38D.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]</A>
CTOF_DEL    ---     0.075     R67C38D.D0 to     R67C38D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i:R67C38D.F0:R67C38D.DI0:0.000">     R67C38D.F0 to R67C38D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    0.456   (52.0% logic, 48.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R65C39D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6597:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C39D.CLK:0.745">  PLL_BL0.CLKOS to R65C39D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 0.745,PLL_BL0.CLKOS,R67C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C38D.CLK:0.745">  PLL_BL0.CLKOS to R67C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop' 300.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY PORT 'i_clk_50m' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY PORT 'i_ddrclk_100m' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY PORT 'i_ethphy_refclk' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'w_pll_50m' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.155ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u6/SLICE_6506">u_HV_control/u6/r_pulse_value3_CF1[0]</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u6/SLICE_2842">u_HV_control/u6/r_pulse_value3_CR15_ram_0/RAM1</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)
                   FF                        <A href="#@net:u_HV_control/u6/r_pulse_value3_CR15_ram_0/RAM1">u_HV_control/u6/r_pulse_value3_CR15_ram_0/RAM1</A>

   Delay:               0.294ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_HV_control/u6/SLICE_6506 to u_HV_control/u6/SLICE_2842 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.155ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.162,R20C74D.CLK,R20C74D.Q0,u_HV_control/u6/SLICE_6506:ROUTE, 0.132,R20C74D.Q0,R19C74C.D0,u_HV_control/u6/CO0:ZERO_DEL, 0.000,R19C74C.D0,R19C74C.WADO0,u_HV_control/u6/r_pulse_value3_CR15_ram_0/SLICE_2840:ROUTE, 0.000,R19C74C.WADO0,R19C74B.WAD0,u_HV_control/u6/r_pulse_value3_CR15_ram_0/WAD0_INT">Data path</A> u_HV_control/u6/SLICE_6506 to u_HV_control/u6/SLICE_2842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R20C74D.CLK to     R20C74D.Q0 <A href="#@comp:u_HV_control/u6/SLICE_6506">u_HV_control/u6/SLICE_6506</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         7     0.132<A href="#@net:u_HV_control/u6/CO0:R20C74D.Q0:R19C74C.D0:0.132">     R20C74D.Q0 to R19C74C.D0    </A> <A href="#@net:u_HV_control/u6/CO0">u_HV_control/u6/CO0</A>
ZERO_DEL    ---     0.000     R19C74C.D0 to  R19C74C.WADO0 <A href="#@comp:u_HV_control/u6/r_pulse_value3_CR15_ram_0/SLICE_2840">u_HV_control/u6/r_pulse_value3_CR15_ram_0/SLICE_2840</A>
ROUTE         2     0.000<A href="#@net:u_HV_control/u6/r_pulse_value3_CR15_ram_0/WAD0_INT:R19C74C.WADO0:R19C74B.WAD0:0.000">  R19C74C.WADO0 to R19C74B.WAD0  </A> <A href="#@net:u_HV_control/u6/r_pulse_value3_CR15_ram_0/WAD0_INT">u_HV_control/u6/r_pulse_value3_CR15_ram_0/WAD0_INT</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.294   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R20C74D.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_6506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R20C74D.CLK:0.745">  PLL_TR0.CLKOP to R20C74D.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R19C74B.WCK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_2842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R19C74B.WCK:0.745">  PLL_TR0.CLKOP to R19C74B.WCK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.155ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u6/SLICE_6506">u_HV_control/u6/r_pulse_value3_CF1[0]</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u6/SLICE_2841">u_HV_control/u6/r_pulse_value3_CR15_ram_0/RAM0</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)
                   FF                        <A href="#@net:u_HV_control/u6/r_pulse_value3_CR15_ram_0/RAM0">u_HV_control/u6/r_pulse_value3_CR15_ram_0/RAM0</A>

   Delay:               0.294ns  (55.1% logic, 44.9% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_HV_control/u6/SLICE_6506 to u_HV_control/u6/SLICE_2841 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.155ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.162,R20C74D.CLK,R20C74D.Q0,u_HV_control/u6/SLICE_6506:ROUTE, 0.132,R20C74D.Q0,R19C74C.D0,u_HV_control/u6/CO0:ZERO_DEL, 0.000,R19C74C.D0,R19C74C.WADO0,u_HV_control/u6/r_pulse_value3_CR15_ram_0/SLICE_2840:ROUTE, 0.000,R19C74C.WADO0,R19C74A.WAD0,u_HV_control/u6/r_pulse_value3_CR15_ram_0/WAD0_INT">Data path</A> u_HV_control/u6/SLICE_6506 to u_HV_control/u6/SLICE_2841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R20C74D.CLK to     R20C74D.Q0 <A href="#@comp:u_HV_control/u6/SLICE_6506">u_HV_control/u6/SLICE_6506</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         7     0.132<A href="#@net:u_HV_control/u6/CO0:R20C74D.Q0:R19C74C.D0:0.132">     R20C74D.Q0 to R19C74C.D0    </A> <A href="#@net:u_HV_control/u6/CO0">u_HV_control/u6/CO0</A>
ZERO_DEL    ---     0.000     R19C74C.D0 to  R19C74C.WADO0 <A href="#@comp:u_HV_control/u6/r_pulse_value3_CR15_ram_0/SLICE_2840">u_HV_control/u6/r_pulse_value3_CR15_ram_0/SLICE_2840</A>
ROUTE         2     0.000<A href="#@net:u_HV_control/u6/r_pulse_value3_CR15_ram_0/WAD0_INT:R19C74C.WADO0:R19C74A.WAD0:0.000">  R19C74C.WADO0 to R19C74A.WAD0  </A> <A href="#@net:u_HV_control/u6/r_pulse_value3_CR15_ram_0/WAD0_INT">u_HV_control/u6/r_pulse_value3_CR15_ram_0/WAD0_INT</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.294   (55.1% logic, 44.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R20C74D.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_6506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R20C74D.CLK:0.745">  PLL_TR0.CLKOP to R20C74D.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R19C74A.WCK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_2841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R19C74A.WCK:0.745">  PLL_TR0.CLKOP to R19C74A.WCK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.170ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6267">u_HV_control/u3/U1/U1/FF_22</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6378">u_HV_control/u3/U1/U1/FF_54</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_HV_control/u3/U1/U1/SLICE_6267 to u_HV_control/u3/U1/U1/SLICE_6378 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.161,R45C79A.CLK,R45C79A.Q1,u_HV_control/u3/U1/U1/SLICE_6267:ROUTE, 0.126,R45C79A.Q1,R45C79C.M1,u_HV_control/u3/U1/U1/multiplier_or2_9">Data path</A> u_HV_control/u3/U1/U1/SLICE_6267 to u_HV_control/u3/U1/U1/SLICE_6378:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R45C79A.CLK to     R45C79A.Q1 <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6267">u_HV_control/u3/U1/U1/SLICE_6267</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         1     0.126<A href="#@net:u_HV_control/u3/U1/U1/multiplier_or2_9:R45C79A.Q1:R45C79C.M1:0.126">     R45C79A.Q1 to R45C79C.M1    </A> <A href="#@net:u_HV_control/u3/U1/U1/multiplier_or2_9">u_HV_control/u3/U1/U1/multiplier_or2_9</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R45C79A.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_6267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R45C79A.CLK:0.745">  PLL_TR0.CLKOP to R45C79A.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R45C79C.CLK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_6378:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R45C79C.CLK:0.745">  PLL_TR0.CLKOP to R45C79C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.171ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u6/SLICE_6507">u_HV_control/u6/G_1</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u6/SLICE_6507">u_HV_control/u6/G_2</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u6/SLICE_6507 to u_HV_control/u6/SLICE_6507 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.162,R20C72B.CLK,R20C72B.Q0,u_HV_control/u6/SLICE_6507:ROUTE, 0.126,R20C72B.Q0,R20C72B.M1,u_HV_control/u6/G_1">Data path</A> u_HV_control/u6/SLICE_6507 to u_HV_control/u6/SLICE_6507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R20C72B.CLK to     R20C72B.Q0 <A href="#@comp:u_HV_control/u6/SLICE_6507">u_HV_control/u6/SLICE_6507</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         1     0.126<A href="#@net:u_HV_control/u6/G_1:R20C72B.Q0:R20C72B.M1:0.126">     R20C72B.Q0 to R20C72B.M1    </A> <A href="#@net:u_HV_control/u6/G_1">u_HV_control/u6/G_1</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R20C72B.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_6507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R20C72B.CLK:0.745">  PLL_TR0.CLKOP to R20C72B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R20C72B.CLK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_6507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R20C72B.CLK:0.745">  PLL_TR0.CLKOP to R20C72B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.171ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6273">u_HV_control/u3/U1/U1/FF_11</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6384">u_HV_control/u3/U1/U1/FF_43</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u3/U1/U1/SLICE_6273 to u_HV_control/u3/U1/U1/SLICE_6384 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.162,R44C79A.CLK,R44C79A.Q0,u_HV_control/u3/U1/U1/SLICE_6273:ROUTE, 0.126,R44C79A.Q0,R44C79C.M0,u_HV_control/u3/U1/U1/multiplier_or2_20">Data path</A> u_HV_control/u3/U1/U1/SLICE_6273 to u_HV_control/u3/U1/U1/SLICE_6384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R44C79A.CLK to     R44C79A.Q0 <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6273">u_HV_control/u3/U1/U1/SLICE_6273</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         1     0.126<A href="#@net:u_HV_control/u3/U1/U1/multiplier_or2_20:R44C79A.Q0:R44C79C.M0:0.126">     R44C79A.Q0 to R44C79C.M0    </A> <A href="#@net:u_HV_control/u3/U1/U1/multiplier_or2_20">u_HV_control/u3/U1/U1/multiplier_or2_20</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R44C79A.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_6273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R44C79A.CLK:0.745">  PLL_TR0.CLKOP to R44C79A.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R44C79C.CLK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_6384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R44C79C.CLK:0.745">  PLL_TR0.CLKOP to R44C79C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.171ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6264">u_HV_control/u3/U1/U1/FF_29</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6375">u_HV_control/u3/U1/U1/FF_61</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u3/U1/U1/SLICE_6264 to u_HV_control/u3/U1/U1/SLICE_6375 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.162,R51C81D.CLK,R51C81D.Q0,u_HV_control/u3/U1/U1/SLICE_6264:ROUTE, 0.126,R51C81D.Q0,R51C81B.M0,u_HV_control/u3/U1/U1/multiplier_or2_2">Data path</A> u_HV_control/u3/U1/U1/SLICE_6264 to u_HV_control/u3/U1/U1/SLICE_6375:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R51C81D.CLK to     R51C81D.Q0 <A href="#@comp:u_HV_control/u3/U1/U1/SLICE_6264">u_HV_control/u3/U1/U1/SLICE_6264</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         1     0.126<A href="#@net:u_HV_control/u3/U1/U1/multiplier_or2_2:R51C81D.Q0:R51C81B.M0:0.126">     R51C81D.Q0 to R51C81B.M0    </A> <A href="#@net:u_HV_control/u3/U1/U1/multiplier_or2_2">u_HV_control/u3/U1/U1/multiplier_or2_2</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R51C81D.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_6264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R51C81D.CLK:0.745">  PLL_TR0.CLKOP to R51C81D.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R51C81B.CLK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_6375:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R51C81B.CLK:0.745">  PLL_TR0.CLKOP to R51C81B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.171ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u6/SLICE_6585">u_HV_control/u6/r_adcval_fact[6]</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u5/SLICE_6503">u_HV_control/u5/r_pulse_valueF[4]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u6/SLICE_6585 to u_HV_control/u5/SLICE_6503 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.162,R16C74B.CLK,R16C74B.Q0,u_HV_control/u6/SLICE_6585:ROUTE, 0.126,R16C74B.Q0,R16C74D.M0,u_HV_control/w_temp_adc_vaule[4]">Data path</A> u_HV_control/u6/SLICE_6585 to u_HV_control/u5/SLICE_6503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R16C74B.CLK to     R16C74B.Q0 <A href="#@comp:u_HV_control/u6/SLICE_6585">u_HV_control/u6/SLICE_6585</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         1     0.126<A href="#@net:u_HV_control/w_temp_adc_vaule[4]:R16C74B.Q0:R16C74D.M0:0.126">     R16C74B.Q0 to R16C74D.M0    </A> <A href="#@net:u_HV_control/w_temp_adc_vaule[4]">u_HV_control/w_temp_adc_vaule[4]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R16C74B.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_6585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R16C74B.CLK:0.745">  PLL_TR0.CLKOP to R16C74B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R16C74D.CLK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u5/SLICE_6503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R16C74D.CLK:0.745">  PLL_TR0.CLKOP to R16C74D.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.171ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u6/SLICE_6510">u_HV_control/u6/G_5</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u6/SLICE_6510">u_HV_control/u6/G_6</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u6/SLICE_6510 to u_HV_control/u6/SLICE_6510 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.162,R25C75C.CLK,R25C75C.Q0,u_HV_control/u6/SLICE_6510:ROUTE, 0.126,R25C75C.Q0,R25C75C.M1,u_HV_control/u6/G_5">Data path</A> u_HV_control/u6/SLICE_6510 to u_HV_control/u6/SLICE_6510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R25C75C.CLK to     R25C75C.Q0 <A href="#@comp:u_HV_control/u6/SLICE_6510">u_HV_control/u6/SLICE_6510</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         1     0.126<A href="#@net:u_HV_control/u6/G_5:R25C75C.Q0:R25C75C.M1:0.126">     R25C75C.Q0 to R25C75C.M1    </A> <A href="#@net:u_HV_control/u6/G_5">u_HV_control/u6/G_5</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R25C75C.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_6510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R25C75C.CLK:0.745">  PLL_TR0.CLKOP to R25C75C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R25C75C.CLK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u6/SLICE_6510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R25C75C.CLK:0.745">  PLL_TR0.CLKOP to R25C75C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.172ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_HV_control/u5/SLICE_6431">u_HV_control/u5/r_pulse_value1[1]</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_HV_control/u5/SLICE_6426">u_HV_control/u5/r_pulse_value0[1]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay u_HV_control/u5/SLICE_6431 to u_HV_control/u5/SLICE_6426 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.161,R15C83C.CLK,R15C83C.Q1,u_HV_control/u5/SLICE_6431:ROUTE, 0.128,R15C83C.Q1,R15C83B.M1,u_HV_control/u5/r_pulse_value1[1]">Data path</A> u_HV_control/u5/SLICE_6431 to u_HV_control/u5/SLICE_6426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R15C83C.CLK to     R15C83C.Q1 <A href="#@comp:u_HV_control/u5/SLICE_6431">u_HV_control/u5/SLICE_6431</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         3     0.128<A href="#@net:u_HV_control/u5/r_pulse_value1[1]:R15C83C.Q1:R15C83B.M1:0.128">     R15C83C.Q1 to R15C83B.M1    </A> <A href="#@net:u_HV_control/u5/r_pulse_value1[1]">u_HV_control/u5/r_pulse_value1[1]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R15C83C.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u5/SLICE_6431:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R15C83C.CLK:0.745">  PLL_TR0.CLKOP to R15C83C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R15C83B.CLK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_HV_control/u5/SLICE_6426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R15C83B.CLK:0.745">  PLL_TR0.CLKOP to R15C83B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.172ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_10151">u_motor_control/u2_motor_drive/r0_motor_fg</A>  (from <A href="#@net:w_pll_50m">w_pll_50m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_10151">u_motor_control/u2_motor_drive/r1_motor_fg</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               0.289ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay u_motor_control/u2_motor_drive/SLICE_10151 to u_motor_control/u2_motor_drive/SLICE_10151 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.172ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.161,R43C42A.CLK,R43C42A.Q1,u_motor_control/u2_motor_drive/SLICE_10151:ROUTE, 0.128,R43C42A.Q1,R43C42A.M0,u_motor_control/u2_motor_drive/r0_motor_fg">Data path</A> u_motor_control/u2_motor_drive/SLICE_10151 to u_motor_control/u2_motor_drive/SLICE_10151:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R43C42A.CLK to     R43C42A.Q1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_10151">u_motor_control/u2_motor_drive/SLICE_10151</A> (from <A href="#@net:w_pll_50m">w_pll_50m</A>)
ROUTE         4     0.128<A href="#@net:u_motor_control/u2_motor_drive/r0_motor_fg:R43C42A.Q1:R43C42A.M0:0.128">     R43C42A.Q1 to R43C42A.M0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r0_motor_fg">u_motor_control/u2_motor_drive/r0_motor_fg</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    0.289   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R43C42A.CLK,w_pll_50m">Source Clock Path</A> u_pll/PLLInst_0 to u_motor_control/u2_motor_drive/SLICE_10151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R43C42A.CLK:0.745">  PLL_TR0.CLKOP to R43C42A.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:ROUTE, 0.745,PLL_TR0.CLKOP,R43C42A.CLK,w_pll_50m">Destination Clock Path</A> u_pll/PLLInst_0 to u_motor_control/u2_motor_drive/SLICE_10151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       646     0.745<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R43C42A.CLK:0.745">  PLL_TR0.CLKOP to R43C42A.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'w_pll_100m' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1">u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C55.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C55.RST:1.203">     R19C62A.Q0 to EBR_R58C55.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C55.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C55.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C55.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2">u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C53.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C53.RST:1.203">     R19C62A.Q0 to EBR_R58C53.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C53.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C53.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C53.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1">u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C44.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C44.RST:1.203">     R19C62A.Q0 to EBR_R58C44.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C44.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C44.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C44.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_2_0">u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_2_0</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_2_0 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C60.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C60.RST:1.203">     R19C62A.Q0 to EBR_R58C60.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C60.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C60.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C60.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_0_2">u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_0_2</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_0_2 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C28.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C28.RST:1.203">     R19C62A.Q0 to EBR_R58C28.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C28.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C28.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C28.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_1_1">u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_1_1</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_1_1 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C51.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C51.RST:1.203">     R19C62A.Q0 to EBR_R58C51.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C51.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C51.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C51.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_1_1">u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_1_1</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_1_1 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C31.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C31.RST:1.203">     R19C62A.Q0 to EBR_R58C31.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C31.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C31.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C31.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_2_0">u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_2_0</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_2_0 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C62.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C62.RST:1.203">     R19C62A.Q0 to EBR_R58C62.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C62.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C62.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C62.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2">u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C57.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C57.RST:1.203">     R19C62A.Q0 to EBR_R58C57.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C57.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C57.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C57.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.098ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5545">r_ddrrst_n</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    PDPW16KD   Port           <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0">u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0</A>(ASIC)  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:               1.365ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0 exceeds
      1.420ns RST_HLD and
     -0.788ns delay constraint less
     -1.619ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.098ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.162,R19C62A.CLK,R19C62A.Q0,SLICE_5545:ROUTE, 1.203,R19C62A.Q0,EBR_R58C33.RST,r_ddrrst_n">Data path</A> SLICE_5545 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R19C62A.CLK to     R19C62A.Q0 <A href="#@comp:SLICE_5545">SLICE_5545</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE       999     1.203<A href="#@net:r_ddrrst_n:R19C62A.Q0:EBR_R58C33.RST:1.203">     R19C62A.Q0 to EBR_R58C33.RST</A> <A href="#@net:r_ddrrst_n">r_ddrrst_n</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                    1.365   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.786,A7.PADDI,R19C62A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_5545:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.786<A href="#@net:i_clk_50m_c:A7.PADDI:R19C62A.CLK:0.786">       A7.PADDI to R19C62A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:PADI_DEL, 0.709,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 0.829,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 0.788,PLL_TR0.CLKOS,EBR_R58C33.CLKW,w_pll_100m">Destination Clock Path</A> i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     0.829<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:0.829">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     0.788<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:EBR_R58C33.CLKW:0.788">  PLL_TR0.CLKOS to EBR_R58C33.CLKW</A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     0.788<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:0.788">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


</A><A name="BLOCK PATH FROM CLKNET '*/clkos*' TO CLKNET '*eclk"></A>================================================================================
Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------
<font color=#000000> 

Blocked: 
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6602">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/dll_rst</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    CLKDIVF    Port           <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF</A>(ASIC)  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A> +)

   Delay:               1.426ns  (16.6% logic, 83.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R68C2D.CLK to      R68C2D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6602">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6602</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         2     0.131<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst:R68C2D.Q0:R67C2C.D0:0.131">      R68C2D.Q0 to R67C2C.D0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst">u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst</A>
CTOF_DEL    ---     0.075      R67C2C.D0 to      R67C2C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_15370">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_15370</A>
ROUTE        47     1.058<A href="#@net:u_ddr3/ddr3_ipcore_inst/ddr_rst:R67C2C.F0:CLKDIV_L0.RST:1.058">      R67C2C.F0 to CLKDIV_L0.RST </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/ddr_rst">u_ddr3/ddr3_ipcore_inst/ddr_rst</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>)
                  --------
                    1.426   (16.6% logic, 83.4% route), 2 logic levels.
<font color=#000000> 

Blocked: 
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    CLKDIVF    Port           <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF</A>(ASIC)  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A> +)

   Delay:               2.104ns  (11.3% logic, 88.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R67C37D.CLK to     R67C37D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         7     0.809<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]:R67C37D.Q0:R67C2C.A0:0.809">     R67C37D.Q0 to R67C2C.A0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]</A>
CTOF_DEL    ---     0.075      R67C2C.A0 to      R67C2C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_15370">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_15370</A>
ROUTE        47     1.058<A href="#@net:u_ddr3/ddr3_ipcore_inst/ddr_rst:R67C2C.F0:CLKDIV_L0.RST:1.058">      R67C2C.F0 to CLKDIV_L0.RST </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/ddr_rst">u_ddr3/ddr3_ipcore_inst/ddr_rst</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>)
                  --------
                    2.104   (11.3% logic, 88.7% route), 2 logic levels.


</A><A name="BLOCK PATH FROM CLKNET '*/clkos*' TO CLKNET 'w_sclk"></A>================================================================================
Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
            2 items scored.
--------------------------------------------------------------------------------
<font color=#000000> 

Blocked: 
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_7912">u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.908ns  (26.1% logic, 73.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R64C41D.CLK to     R64C41D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     0.671<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready:R64C41D.Q0:R69C37D.A0:0.671">     R64C41D.Q0 to R69C37D.A0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready">u_ddr3/ddr3_ipcore_inst/U1_clocking/ready</A>
CTOF_DEL    ---     0.075     R69C37D.A0 to     R69C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_7912">u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_7912</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2:R69C37D.F0:R69C37D.DI0:0.000">     R69C37D.F0 to R69C37D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2">u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.908   (26.1% logic, 73.9% route), 2 logic levels.
<font color=#000000> 

Blocked: 
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_7675">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               1.370ns  (17.3% logic, 82.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R67C39D.CLK to     R67C39D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        12     1.133<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause:R67C39D.Q0:R44C11A.D0:1.133">     R67C39D.Q0 to R44C11A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause</A>
CTOF_DEL    ---     0.075     R44C11A.D0 to     R44C11A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_7675">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_7675</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2:R44C11A.F0:R44C11A.DI0:0.000">     R44C11A.F0 to R44C11A.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    1.370   (17.3% logic, 82.7% route), 2 logic levels.


</A><A name="MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 n"></A>================================================================================
Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.427ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[14]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r8</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.405ns  (39.8% logic, 60.2% route), 1 logic levels.

 Constraint Details:

      0.405ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[14]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.427ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.244,R42C2B.Q1,IOL_L38C.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.244<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L38C.TSDATA0:0.244">      R42C2B.Q1 to IOL_L38C.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.405   (39.8% logic, 60.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L38C.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L38C.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L38C.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.427ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[15]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r7</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.405ns  (39.8% logic, 60.2% route), 1 logic levels.

 Constraint Details:

      0.405ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[15]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.427ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.244,R42C2B.Q1,IOL_L38D.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.244<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L38D.TSDATA0:0.244">      R42C2B.Q1 to IOL_L38D.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.405   (39.8% logic, 60.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L38D.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L38D.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L38D.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.497ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[15]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r7</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.475ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.475ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[15]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.497ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.314,R42C2B.Q1,IOL_L38D.TSDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.314<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L38D.TSDATA1:0.314">      R42C2B.Q1 to IOL_L38D.TSDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.475   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L38D.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L38D.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L38D.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.497ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[14]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r8</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.475ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.475ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[14]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.497ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.314,R42C2B.Q1,IOL_L38C.TSDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.314<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L38C.TSDATA1:0.314">      R42C2B.Q1 to IOL_L38C.TSDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.475   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L38C.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L38C.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L38C.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.514ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[12]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.492ns  (32.7% logic, 67.3% route), 1 logic levels.

 Constraint Details:

      0.492ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[12]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.514ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.331,R42C2B.Q1,IOL_L38A.TSDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.331<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L38A.TSDATA1:0.331">      R42C2B.Q1 to IOL_L38A.TSDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.492   (32.7% logic, 67.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L38A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L38A.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L38A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.584ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[13]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r6</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.562ns  (28.6% logic, 71.4% route), 1 logic levels.

 Constraint Details:

      0.562ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[13]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.584ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.401,R42C2B.Q1,IOL_L38B.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.401<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L38B.TSDATA0:0.401">      R42C2B.Q1 to IOL_L38B.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.562   (28.6% logic, 71.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L38B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L38B.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L38B.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[13]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r6</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.566ns  (28.4% logic, 71.6% route), 1 logic levels.

 Constraint Details:

      0.566ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[13]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.588ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.405,R42C2B.Q1,IOL_L38B.TSDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.405<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L38B.TSDATA1:0.405">      R42C2B.Q1 to IOL_L38B.TSDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.566   (28.4% logic, 71.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L38B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L38B.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L38B.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[12]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.566ns  (28.4% logic, 71.6% route), 1 logic levels.

 Constraint Details:

      0.566ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[12]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.588ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.405,R42C2B.Q1,IOL_L38A.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.405<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L38A.TSDATA0:0.405">      R42C2B.Q1 to IOL_L38A.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.566   (28.4% logic, 71.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L38A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L38A.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L38A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.601ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[9]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r9</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.579ns  (27.8% logic, 72.2% route), 1 logic levels.

 Constraint Details:

      0.579ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[9]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.601ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.418,R42C2B.Q1,IOL_L35C.TSDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[9]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.418<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L35C.TSDATA1:0.418">      R42C2B.Q1 to IOL_L35C.TSDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.579   (27.8% logic, 72.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L35C.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[9]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L35C.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L35C.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.671ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[8]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r11</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.649ns  (24.8% logic, 75.2% route), 1 logic levels.

 Constraint Details:

      0.649ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[8]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.671ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R42C2B.CLK,R42C2B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 0.488,R42C2B.Q1,IOL_L35D.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R42C2B.CLK to      R42C2B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.488<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]:R42C2B.Q1:IOL_L35D.TSDATA0:0.488">      R42C2B.Q1 to IOL_L35D.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.649   (24.8% logic, 75.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:0.592"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L35D.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L35D.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L35D.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.

Report:    0.405ns is the minimum delay for this preference.


</A><A name="MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 n"></A>================================================================================
Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.690ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_dqs[1]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.715ns  (33.0% logic, 67.0% route), 2 logic levels.

 Constraint Details:

      0.715ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 0.690ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R38C4A.CLK,R38C4A.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:ROUTE, 0.324,R38C4A.Q1,R41C3C.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]:CTOF_DEL, 0.075,R41C3C.B0,R41C3C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15308:ROUTE, 0.155,R41C3C.F0,IOL_L41A.TXDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C4A.CLK to      R38C4A.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.324<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]:R38C4A.Q1:R41C3C.B0:0.324">      R38C4A.Q1 to R41C3C.B0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]</A>
CTOF_DEL    ---     0.075      R41C3C.B0 to      R41C3C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15308">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15308</A>
ROUTE         1     0.155<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int:R41C3C.F0:IOL_L41A.TXDATA1:0.155">      R41C3C.F0 to IOL_L41A.TXDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.715   (33.0% logic, 67.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R38C4A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R38C4A.CLK:0.592"> CLKDIV_L0.CDIVX to R38C4A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L41A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L41A.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L41A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.760ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_dqs[1]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               0.785ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      0.785ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 0.760ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:REG_DEL, 0.161,R38C4A.CLK,R38C4A.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:ROUTE, 0.324,R38C4A.Q1,R41C2D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]:CTOF_DEL, 0.075,R41C2D.B0,R41C2D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15311:ROUTE, 0.225,R41C2D.F0,IOL_L41A.TXDATA3,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C4A.CLK to      R38C4A.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.324<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]:R38C4A.Q1:R41C2D.B0:0.324">      R38C4A.Q1 to R41C2D.B0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]</A>
CTOF_DEL    ---     0.075      R41C2D.B0 to      R41C2D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15311">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15311</A>
ROUTE         1     0.225<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a:R41C2D.F0:IOL_L41A.TXDATA3:0.225">      R41C2D.F0 to IOL_L41A.TXDATA3</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.785   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R38C4A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R38C4A.CLK:0.592"> CLKDIV_L0.CDIVX to R38C4A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L41A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L41A.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L41A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.159ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_dqs[0]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               1.184ns  (20.0% logic, 80.0% route), 2 logic levels.

 Constraint Details:

      1.184ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[0]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 1.159ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:REG_DEL, 0.162,R38C4A.CLK,R38C4A.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:ROUTE, 0.701,R38C4A.Q0,R59C2C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]:CTOF_DEL, 0.075,R59C2C.D0,R59C2C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15315:ROUTE, 0.246,R59C2C.F0,IOL_L65A.TXDATA3,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R38C4A.CLK to      R38C4A.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.701<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]:R38C4A.Q0:R59C2C.D0:0.701">      R38C4A.Q0 to R59C2C.D0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]</A>
CTOF_DEL    ---     0.075      R59C2C.D0 to      R59C2C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15315">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15315</A>
ROUTE         1     0.246<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a:R59C2C.F0:IOL_L65A.TXDATA3:0.246">      R59C2C.F0 to IOL_L65A.TXDATA3</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    1.184   (20.0% logic, 80.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R38C4A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R38C4A.CLK:0.592"> CLKDIV_L0.CDIVX to R38C4A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L65A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L65A.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L65A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.171ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_dqs[0]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               1.196ns  (19.8% logic, 80.2% route), 2 logic levels.

 Constraint Details:

      1.196ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[0]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 1.171ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:REG_DEL, 0.162,R38C4A.CLK,R38C4A.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:ROUTE, 0.523,R38C4A.Q0,R57C2C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]:CTOF_DEL, 0.075,R57C2C.D0,R57C2C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15312:ROUTE, 0.436,R57C2C.F0,IOL_L65A.TXDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R38C4A.CLK to      R38C4A.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.523<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]:R38C4A.Q0:R57C2C.D0:0.523">      R38C4A.Q0 to R57C2C.D0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]</A>
CTOF_DEL    ---     0.075      R57C2C.D0 to      R57C2C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15312">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15312</A>
ROUTE         1     0.436<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int:R57C2C.F0:IOL_L65A.TXDATA1:0.436">      R57C2C.F0 to IOL_L65A.TXDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    1.196   (19.8% logic, 80.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R38C4A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R38C4A.CLK:0.592"> CLKDIV_L0.CDIVX to R38C4A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 0.635,CLKDIV_L0.CDIVX,IOL_L65A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L65A.CLK:0.635"> CLKDIV_L0.CDIVX to IOL_L65A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.

Report:    0.715ns is the minimum delay for this preference.


</A><A name="FREQUENCY NET 'w_sclk' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.156ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/FF_201</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9.734">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/RAM1</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/RAM1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/RAM1</A>

   Delay:               0.295ns  (54.9% logic, 45.1% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9.734 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.156ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R60C78A.CLK,R60C78A.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136:ROUTE, 0.133,R60C78A.Q0,R59C78C.D0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wptr_0:ZERO_DEL, 0.000,R59C78C.D0,R59C78C.WADO0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9:ROUTE, 0.000,R59C78C.WADO0,R59C78B.WAD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/WAD0_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9.734:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R60C78A.CLK to     R60C78A.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.133<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wptr_0:R60C78A.Q0:R59C78C.D0:0.133">     R60C78A.Q0 to R59C78C.D0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wptr_0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wptr_0</A>
ZERO_DEL    ---     0.000     R59C78C.D0 to  R59C78C.WADO0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/WAD0_INT:R59C78C.WADO0:R59C78B.WAD0:0.000">  R59C78C.WADO0 to R59C78B.WAD0  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/WAD0_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/WAD0_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.295   (54.9% logic, 45.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R60C78A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R60C78A.CLK:0.592"> CLKDIV_L0.CDIVX to R60C78A.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R59C78B.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9.734:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R59C78B.WCK:0.592"> CLKDIV_L0.CDIVX to R59C78B.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.156ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/FF_201</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9.735">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/RAM0</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/RAM0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/RAM0</A>

   Delay:               0.295ns  (54.9% logic, 45.1% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9.735 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.156ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R60C78A.CLK,R60C78A.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136:ROUTE, 0.133,R60C78A.Q0,R59C78C.D0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wptr_0:ZERO_DEL, 0.000,R59C78C.D0,R59C78C.WADO0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9:ROUTE, 0.000,R59C78C.WADO0,R59C78A.WAD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/WAD0_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9.735:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R60C78A.CLK to     R60C78A.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.133<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wptr_0:R60C78A.Q0:R59C78C.D0:0.133">     R60C78A.Q0 to R59C78C.D0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wptr_0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wptr_0</A>
ZERO_DEL    ---     0.000     R59C78C.D0 to  R59C78C.WADO0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/WAD0_INT:R59C78C.WADO0:R59C78A.WAD0:0.000">  R59C78C.WADO0 to R59C78A.WAD0  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/WAD0_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9/WAD0_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.295   (54.9% logic, 45.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R60C78A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/SLICE_6136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R60C78A.CLK:0.592"> CLKDIV_L0.CDIVX to R60C78A.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R59C78A.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_15_9.735:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R59C78A.WCK:0.592"> CLKDIV_L0.CDIVX to R59C78A.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.158ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_201</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/RAM1</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/RAM1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/RAM1</A>

   Delay:               0.297ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.158ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R43C45B.CLK,R43C45B.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:ROUTE, 0.135,R43C45B.Q0,R43C43C.D0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:ZERO_DEL, 0.000,R43C43C.D0,R43C43C.WADO0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1378:ROUTE, 0.000,R43C43C.WADO0,R43C43B.WAD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/WAD0_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C45B.CLK to     R43C45B.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.135<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:R43C45B.Q0:R43C43C.D0:0.135">     R43C45B.Q0 to R43C43C.D0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0</A>
ZERO_DEL    ---     0.000     R43C43C.D0 to  R43C43C.WADO0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1378">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1378</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/WAD0_INT:R43C43C.WADO0:R43C43B.WAD0:0.000">  R43C43C.WADO0 to R43C43B.WAD0  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/WAD0_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/WAD0_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.297   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C45B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C45B.CLK:0.592"> CLKDIV_L0.CDIVX to R43C45B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C43B.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C43B.WCK:0.592"> CLKDIV_L0.CDIVX to R43C43B.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.158ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_201</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1.1251">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/RAM1</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/RAM1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/RAM1</A>

   Delay:               0.297ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1.1251 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.158ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R43C45B.CLK,R43C45B.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:ROUTE, 0.135,R43C45B.Q0,R43C44C.D0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:ZERO_DEL, 0.000,R43C44C.D0,R43C44C.WADO0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1:ROUTE, 0.000,R43C44C.WADO0,R43C44B.WAD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/WAD0_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1.1251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C45B.CLK to     R43C45B.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.135<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:R43C45B.Q0:R43C44C.D0:0.135">     R43C45B.Q0 to R43C44C.D0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0</A>
ZERO_DEL    ---     0.000     R43C44C.D0 to  R43C44C.WADO0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/WAD0_INT:R43C44C.WADO0:R43C44B.WAD0:0.000">  R43C44C.WADO0 to R43C44B.WAD0  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/WAD0_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/WAD0_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.297   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C45B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C45B.CLK:0.592"> CLKDIV_L0.CDIVX to R43C45B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C44B.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1.1251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C44B.WCK:0.592"> CLKDIV_L0.CDIVX to R43C44B.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.158ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_201</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1379">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/RAM0</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/RAM0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/RAM0</A>

   Delay:               0.297ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1379 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.158ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R43C45B.CLK,R43C45B.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:ROUTE, 0.135,R43C45B.Q0,R43C43C.D0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:ZERO_DEL, 0.000,R43C43C.D0,R43C43C.WADO0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1378:ROUTE, 0.000,R43C43C.WADO0,R43C43A.WAD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/WAD0_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1379:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C45B.CLK to     R43C45B.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.135<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:R43C45B.Q0:R43C43C.D0:0.135">     R43C45B.Q0 to R43C43C.D0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0</A>
ZERO_DEL    ---     0.000     R43C43C.D0 to  R43C43C.WADO0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1378">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1378</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/WAD0_INT:R43C43C.WADO0:R43C43A.WAD0:0.000">  R43C43C.WADO0 to R43C43A.WAD0  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/WAD0_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1/WAD0_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.297   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C45B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C45B.CLK:0.592"> CLKDIV_L0.CDIVX to R43C45B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C43A.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_5_1.1379:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C43A.WCK:0.592"> CLKDIV_L0.CDIVX to R43C43A.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.158ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_201</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1.1250">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/RAM0</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/RAM0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/RAM0</A>

   Delay:               0.297ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1.1250 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.158ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R43C45B.CLK,R43C45B.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:ROUTE, 0.135,R43C45B.Q0,R43C44C.D0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:ZERO_DEL, 0.000,R43C44C.D0,R43C44C.WADO0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1:ROUTE, 0.000,R43C44C.WADO0,R43C44A.WAD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/WAD0_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1.1250:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C45B.CLK to     R43C45B.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.135<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:R43C45B.Q0:R43C44C.D0:0.135">     R43C45B.Q0 to R43C44C.D0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0</A>
ZERO_DEL    ---     0.000     R43C44C.D0 to  R43C44C.WADO0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/WAD0_INT:R43C44C.WADO0:R43C44A.WAD0:0.000">  R43C44C.WADO0 to R43C44A.WAD0  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/WAD0_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1/WAD0_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.297   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C45B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C45B.CLK:0.592"> CLKDIV_L0.CDIVX to R43C45B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C44A.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_1_1.1250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C44A.WCK:0.592"> CLKDIV_L0.CDIVX to R43C44A.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.160ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_201</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1324">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM1</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM1</A>

   Delay:               0.299ns  (54.2% logic, 45.8% route), 2 logic levels.

 Constraint Details:

      0.299ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1324 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.160ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R43C45B.CLK,R43C45B.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:ROUTE, 0.137,R43C45B.Q0,R43C46C.D0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:ZERO_DEL, 0.000,R43C46C.D0,R43C46C.WADO0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325:ROUTE, 0.000,R43C46C.WADO0,R43C46B.WAD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD0_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1324:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C45B.CLK to     R43C45B.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.137<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:R43C45B.Q0:R43C46C.D0:0.137">     R43C45B.Q0 to R43C46C.D0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0</A>
ZERO_DEL    ---     0.000     R43C46C.D0 to  R43C46C.WADO0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD0_INT:R43C46C.WADO0:R43C46B.WAD0:0.000">  R43C46C.WADO0 to R43C46B.WAD0  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD0_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD0_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.299   (54.2% logic, 45.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C45B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C45B.CLK:0.592"> CLKDIV_L0.CDIVX to R43C45B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C46B.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C46B.WCK:0.592"> CLKDIV_L0.CDIVX to R43C46B.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.160ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_201</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM0</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM0</A>

   Delay:               0.299ns  (54.2% logic, 45.8% route), 2 logic levels.

 Constraint Details:

      0.299ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.160ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R43C45B.CLK,R43C45B.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:ROUTE, 0.137,R43C45B.Q0,R43C46C.D0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:ZERO_DEL, 0.000,R43C46C.D0,R43C46C.WADO0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325:ROUTE, 0.000,R43C46C.WADO0,R43C46A.WAD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD0_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C45B.CLK to     R43C45B.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.137<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0:R43C45B.Q0:R43C46C.D0:0.137">     R43C45B.Q0 to R43C46C.D0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_0</A>
ZERO_DEL    ---     0.000     R43C46C.D0 to  R43C46C.WADO0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD0_INT:R43C46C.WADO0:R43C46A.WAD0:0.000">  R43C46C.WADO0 to R43C46A.WAD0  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD0_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD0_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.299   (54.2% logic, 45.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C45B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C45B.CLK:0.592"> CLKDIV_L0.CDIVX to R43C45B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C46A.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C46A.WCK:0.592"> CLKDIV_L0.CDIVX to R43C46A.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.169ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/SLICE_5743">u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data[54]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2.753">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2/RAM1</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2/RAM1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2/RAM1</A>

   Delay:               0.282ns  (57.4% logic, 42.6% route), 2 logic levels.

 Constraint Details:

      0.282ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/SLICE_5743 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2.753 meets
      0.113ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.113ns) by 0.169ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R66C56D.CLK,R66C56D.Q0,u2_ddr3_interface/u2_ddr_round_robin/SLICE_5743:ROUTE, 0.120,R66C56D.Q0,R66C56C.D1,u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data[54]:ZERO_DEL, 0.000,R66C56C.D1,R66C56C.WDO2,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2.752:ROUTE, 0.000,R66C56C.WDO2,R66C56B.WD0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2/WD2_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/SLICE_5743 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2.753:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R66C56D.CLK to     R66C56D.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/SLICE_5743">u2_ddr3_interface/u2_ddr_round_robin/SLICE_5743</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     0.120<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data[54]:R66C56D.Q0:R66C56C.D1:0.120">     R66C56D.Q0 to R66C56C.D1    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data[54]">u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data[54]</A>
ZERO_DEL    ---     0.000     R66C56C.D1 to   R66C56C.WDO2 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2.752">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2.752</A>
ROUTE         1     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2/WD2_INT:R66C56C.WDO2:R66C56B.WD0:0.000">   R66C56C.WDO2 to R66C56B.WD0   </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2/WD2_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2/WD2_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.282   (57.4% logic, 42.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R66C56D.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/SLICE_5743:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R66C56D.CLK:0.592"> CLKDIV_L0.CDIVX to R66C56D.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R66C56B.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/fifo_pfu_1_2.753:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R66C56B.WCK:0.592"> CLKDIV_L0.CDIVX to R66C56B.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.170ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6239">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/FF_199</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1324">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM1</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)
                   FF                        <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM1">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/RAM1</A>

   Delay:               0.307ns  (52.8% logic, 47.2% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6239 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1324 meets
      0.137ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.137ns) by 0.170ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.162,R43C45D.CLK,R43C45D.Q0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6239:ROUTE, 0.145,R43C45D.Q0,R43C46C.C0,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_2:ZERO_DEL, 0.000,R43C46C.C0,R43C46C.WADO2,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325:ROUTE, 0.000,R43C46C.WADO2,R43C46B.WAD2,u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD2_INT">Data path</A> u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6239 to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1324:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R43C45D.CLK to     R43C45D.Q0 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6239">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6239</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE       256     0.145<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_2:R43C45D.Q0:R43C46C.C0:0.145">     R43C45D.Q0 to R43C46C.C0    </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_2">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wptr_2</A>
ZERO_DEL    ---     0.000     R43C46C.C0 to  R43C46C.WADO2 <A href="#@comp:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1325</A>
ROUTE         2     0.000<A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD2_INT:R43C46C.WADO2:R43C46B.WAD2:0.000">  R43C46C.WADO2 to R43C46B.WAD2  </A> <A href="#@net:u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD2_INT">u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14/WAD2_INT</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    0.307   (52.8% logic, 47.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C45D.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/SLICE_6239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C45D.CLK:0.592"> CLKDIV_L0.CDIVX to R43C45D.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 0.592,CLKDIV_L0.CDIVX,R43C46B.WCK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/fifo_pfu_3_14.1324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R43C46B.WCK:0.592"> CLKDIV_L0.CDIVX to R43C46B.WCK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.252 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top.w_ethphy_refclk_90"          |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.170 ns|   1  
                                        |             |             |
FREQUENCY NET "i_ethphy_refclk_c"       |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.192 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top/u_eth_pll/CLKOP" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
_in_c" 100.000000 MHz ;                 |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
os" 100.000000 MHz ;                    |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
op" 300.000000 MHz ;                    |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_clk_50m" 50.000000    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_ddrclk_100m"          |             |             |
100.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_ethphy_refclk"        |             |             |
50.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |     0.000 ns|     0.155 ns|   2  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |     0.000 ns|    -0.098 ns|   1 *
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |     0.000 ns|     0.405 ns|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |     0.000 ns|     0.715 ns|   2  
                                        |             |             |
FREQUENCY NET "w_sclk" 50.000000 MHz ;  |     0.000 ns|     0.156 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
r_ddrrst_n                              |    2188|      10|    100.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 18 clocks:

Clock Domain: <A href="#@net:w_sclk">w_sclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 3267
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "w_sclk" 50.000000 MHz ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:w_pll_50m">w_pll_50m</A>   Source: u_pll/PLLInst_0.CLKOP   Loads: 646
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 56

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS   Loads: 4216
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_sclk">w_sclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:w_pll_50m">w_pll_50m</A>   Source: u_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

   Clock Domain: <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>   Source: i_ethphy_refclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

Clock Domain: <A href="#@net:u_eth_top/u_eth_pll/CLKOP">u_eth_top/u_eth_pll/CLKOP</A>   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS   Loads: 41
   Covered under: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   Covered under: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c">u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c</A>   Source: i_ddrclk_100m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 260
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:w_sclk">w_sclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>   Source: i_ethphy_refclk.PAD   Loads: 21
   Covered under: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD   Loads: 13
   Covered under: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK


Timing summary (Hold):
---------------

Timing errors: 10  Score: 980
Cumulative negative slack: 980

Constraints cover 6565341 paths, 18 nets, and 116636 connections (98.25% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 10 (setup), 10 (hold)
Score: 19222 (setup), 980 (hold)
Cumulative negative slack: 20202 (19222+980)
