
ChaeburlatorBase.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c08  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000610  08009d18  08009d18  0000ad18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a328  0800a328  0000c084  2**0
                  CONTENTS
  4 .ARM          00000008  0800a328  0800a328  0000b328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a330  0800a330  0000c084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a330  0800a330  0000b330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a334  0800a334  0000b334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800a338  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026c4  20000084  0800a3bc  0000c084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002748  0800a3bc  0000c748  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bcd1  00000000  00000000  0000c0ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046d5  00000000  00000000  00027d7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b8  00000000  00000000  0002c458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001260  00000000  00000000  0002dc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f176  00000000  00000000  0002ee70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021bf7  00000000  00000000  0004dfe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bf8c  00000000  00000000  0006fbdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010bb69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067d8  00000000  00000000  0010bbac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00112384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000084 	.word	0x20000084
 800012c:	00000000 	.word	0x00000000
 8000130:	08009d00 	.word	0x08009d00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000088 	.word	0x20000088
 800014c:	08009d00 	.word	0x08009d00

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_fmul>:
 8000174:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000178:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800017c:	bf1e      	ittt	ne
 800017e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000182:	ea92 0f0c 	teqne	r2, ip
 8000186:	ea93 0f0c 	teqne	r3, ip
 800018a:	d06f      	beq.n	800026c <__aeabi_fmul+0xf8>
 800018c:	441a      	add	r2, r3
 800018e:	ea80 0c01 	eor.w	ip, r0, r1
 8000192:	0240      	lsls	r0, r0, #9
 8000194:	bf18      	it	ne
 8000196:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800019a:	d01e      	beq.n	80001da <__aeabi_fmul+0x66>
 800019c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80001a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001a8:	fba0 3101 	umull	r3, r1, r0, r1
 80001ac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80001b0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001b4:	bf3e      	ittt	cc
 80001b6:	0049      	lslcc	r1, r1, #1
 80001b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001bc:	005b      	lslcc	r3, r3, #1
 80001be:	ea40 0001 	orr.w	r0, r0, r1
 80001c2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001c6:	2afd      	cmp	r2, #253	@ 0xfd
 80001c8:	d81d      	bhi.n	8000206 <__aeabi_fmul+0x92>
 80001ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001d2:	bf08      	it	eq
 80001d4:	f020 0001 	biceq.w	r0, r0, #1
 80001d8:	4770      	bx	lr
 80001da:	f090 0f00 	teq	r0, #0
 80001de:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001e2:	bf08      	it	eq
 80001e4:	0249      	lsleq	r1, r1, #9
 80001e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ee:	3a7f      	subs	r2, #127	@ 0x7f
 80001f0:	bfc2      	ittt	gt
 80001f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001fa:	4770      	bxgt	lr
 80001fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000200:	f04f 0300 	mov.w	r3, #0
 8000204:	3a01      	subs	r2, #1
 8000206:	dc5d      	bgt.n	80002c4 <__aeabi_fmul+0x150>
 8000208:	f112 0f19 	cmn.w	r2, #25
 800020c:	bfdc      	itt	le
 800020e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000212:	4770      	bxle	lr
 8000214:	f1c2 0200 	rsb	r2, r2, #0
 8000218:	0041      	lsls	r1, r0, #1
 800021a:	fa21 f102 	lsr.w	r1, r1, r2
 800021e:	f1c2 0220 	rsb	r2, r2, #32
 8000222:	fa00 fc02 	lsl.w	ip, r0, r2
 8000226:	ea5f 0031 	movs.w	r0, r1, rrx
 800022a:	f140 0000 	adc.w	r0, r0, #0
 800022e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000232:	bf08      	it	eq
 8000234:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000238:	4770      	bx	lr
 800023a:	f092 0f00 	teq	r2, #0
 800023e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000242:	bf02      	ittt	eq
 8000244:	0040      	lsleq	r0, r0, #1
 8000246:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800024a:	3a01      	subeq	r2, #1
 800024c:	d0f9      	beq.n	8000242 <__aeabi_fmul+0xce>
 800024e:	ea40 000c 	orr.w	r0, r0, ip
 8000252:	f093 0f00 	teq	r3, #0
 8000256:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800025a:	bf02      	ittt	eq
 800025c:	0049      	lsleq	r1, r1, #1
 800025e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000262:	3b01      	subeq	r3, #1
 8000264:	d0f9      	beq.n	800025a <__aeabi_fmul+0xe6>
 8000266:	ea41 010c 	orr.w	r1, r1, ip
 800026a:	e78f      	b.n	800018c <__aeabi_fmul+0x18>
 800026c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000270:	ea92 0f0c 	teq	r2, ip
 8000274:	bf18      	it	ne
 8000276:	ea93 0f0c 	teqne	r3, ip
 800027a:	d00a      	beq.n	8000292 <__aeabi_fmul+0x11e>
 800027c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000280:	bf18      	it	ne
 8000282:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000286:	d1d8      	bne.n	800023a <__aeabi_fmul+0xc6>
 8000288:	ea80 0001 	eor.w	r0, r0, r1
 800028c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f090 0f00 	teq	r0, #0
 8000296:	bf17      	itett	ne
 8000298:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 800029c:	4608      	moveq	r0, r1
 800029e:	f091 0f00 	teqne	r1, #0
 80002a2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80002a6:	d014      	beq.n	80002d2 <__aeabi_fmul+0x15e>
 80002a8:	ea92 0f0c 	teq	r2, ip
 80002ac:	d101      	bne.n	80002b2 <__aeabi_fmul+0x13e>
 80002ae:	0242      	lsls	r2, r0, #9
 80002b0:	d10f      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002b2:	ea93 0f0c 	teq	r3, ip
 80002b6:	d103      	bne.n	80002c0 <__aeabi_fmul+0x14c>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	bf18      	it	ne
 80002bc:	4608      	movne	r0, r1
 80002be:	d108      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002c0:	ea80 0001 	eor.w	r0, r0, r1
 80002c4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002c8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002cc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002d0:	4770      	bx	lr
 80002d2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002d6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002da:	4770      	bx	lr

080002dc <__aeabi_drsub>:
 80002dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e0:	e002      	b.n	80002e8 <__adddf3>
 80002e2:	bf00      	nop

080002e4 <__aeabi_dsub>:
 80002e4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002e8 <__adddf3>:
 80002e8:	b530      	push	{r4, r5, lr}
 80002ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f2:	ea94 0f05 	teq	r4, r5
 80002f6:	bf08      	it	eq
 80002f8:	ea90 0f02 	teqeq	r0, r2
 80002fc:	bf1f      	itttt	ne
 80002fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000302:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000306:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030e:	f000 80e2 	beq.w	80004d6 <__adddf3+0x1ee>
 8000312:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000316:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031a:	bfb8      	it	lt
 800031c:	426d      	neglt	r5, r5
 800031e:	dd0c      	ble.n	800033a <__adddf3+0x52>
 8000320:	442c      	add	r4, r5
 8000322:	ea80 0202 	eor.w	r2, r0, r2
 8000326:	ea81 0303 	eor.w	r3, r1, r3
 800032a:	ea82 0000 	eor.w	r0, r2, r0
 800032e:	ea83 0101 	eor.w	r1, r3, r1
 8000332:	ea80 0202 	eor.w	r2, r0, r2
 8000336:	ea81 0303 	eor.w	r3, r1, r3
 800033a:	2d36      	cmp	r5, #54	@ 0x36
 800033c:	bf88      	it	hi
 800033e:	bd30      	pophi	{r4, r5, pc}
 8000340:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000344:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000348:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800034c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x70>
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800035c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000360:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x84>
 8000366:	4252      	negs	r2, r2
 8000368:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800036c:	ea94 0f05 	teq	r4, r5
 8000370:	f000 80a7 	beq.w	80004c2 <__adddf3+0x1da>
 8000374:	f1a4 0401 	sub.w	r4, r4, #1
 8000378:	f1d5 0e20 	rsbs	lr, r5, #32
 800037c:	db0d      	blt.n	800039a <__adddf3+0xb2>
 800037e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000382:	fa22 f205 	lsr.w	r2, r2, r5
 8000386:	1880      	adds	r0, r0, r2
 8000388:	f141 0100 	adc.w	r1, r1, #0
 800038c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000390:	1880      	adds	r0, r0, r2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	4159      	adcs	r1, r3
 8000398:	e00e      	b.n	80003b8 <__adddf3+0xd0>
 800039a:	f1a5 0520 	sub.w	r5, r5, #32
 800039e:	f10e 0e20 	add.w	lr, lr, #32
 80003a2:	2a01      	cmp	r2, #1
 80003a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a8:	bf28      	it	cs
 80003aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ae:	fa43 f305 	asr.w	r3, r3, r5
 80003b2:	18c0      	adds	r0, r0, r3
 80003b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003bc:	d507      	bpl.n	80003ce <__adddf3+0xe6>
 80003be:	f04f 0e00 	mov.w	lr, #0
 80003c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ce:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d2:	d31b      	bcc.n	800040c <__adddf3+0x124>
 80003d4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003d8:	d30c      	bcc.n	80003f4 <__adddf3+0x10c>
 80003da:	0849      	lsrs	r1, r1, #1
 80003dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e4:	f104 0401 	add.w	r4, r4, #1
 80003e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003ec:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f0:	f080 809a 	bcs.w	8000528 <__adddf3+0x240>
 80003f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003f8:	bf08      	it	eq
 80003fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fe:	f150 0000 	adcs.w	r0, r0, #0
 8000402:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000406:	ea41 0105 	orr.w	r1, r1, r5
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000410:	4140      	adcs	r0, r0
 8000412:	eb41 0101 	adc.w	r1, r1, r1
 8000416:	3c01      	subs	r4, #1
 8000418:	bf28      	it	cs
 800041a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800041e:	d2e9      	bcs.n	80003f4 <__adddf3+0x10c>
 8000420:	f091 0f00 	teq	r1, #0
 8000424:	bf04      	itt	eq
 8000426:	4601      	moveq	r1, r0
 8000428:	2000      	moveq	r0, #0
 800042a:	fab1 f381 	clz	r3, r1
 800042e:	bf08      	it	eq
 8000430:	3320      	addeq	r3, #32
 8000432:	f1a3 030b 	sub.w	r3, r3, #11
 8000436:	f1b3 0220 	subs.w	r2, r3, #32
 800043a:	da0c      	bge.n	8000456 <__adddf3+0x16e>
 800043c:	320c      	adds	r2, #12
 800043e:	dd08      	ble.n	8000452 <__adddf3+0x16a>
 8000440:	f102 0c14 	add.w	ip, r2, #20
 8000444:	f1c2 020c 	rsb	r2, r2, #12
 8000448:	fa01 f00c 	lsl.w	r0, r1, ip
 800044c:	fa21 f102 	lsr.w	r1, r1, r2
 8000450:	e00c      	b.n	800046c <__adddf3+0x184>
 8000452:	f102 0214 	add.w	r2, r2, #20
 8000456:	bfd8      	it	le
 8000458:	f1c2 0c20 	rsble	ip, r2, #32
 800045c:	fa01 f102 	lsl.w	r1, r1, r2
 8000460:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000464:	bfdc      	itt	le
 8000466:	ea41 010c 	orrle.w	r1, r1, ip
 800046a:	4090      	lslle	r0, r2
 800046c:	1ae4      	subs	r4, r4, r3
 800046e:	bfa2      	ittt	ge
 8000470:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000474:	4329      	orrge	r1, r5
 8000476:	bd30      	popge	{r4, r5, pc}
 8000478:	ea6f 0404 	mvn.w	r4, r4
 800047c:	3c1f      	subs	r4, #31
 800047e:	da1c      	bge.n	80004ba <__adddf3+0x1d2>
 8000480:	340c      	adds	r4, #12
 8000482:	dc0e      	bgt.n	80004a2 <__adddf3+0x1ba>
 8000484:	f104 0414 	add.w	r4, r4, #20
 8000488:	f1c4 0220 	rsb	r2, r4, #32
 800048c:	fa20 f004 	lsr.w	r0, r0, r4
 8000490:	fa01 f302 	lsl.w	r3, r1, r2
 8000494:	ea40 0003 	orr.w	r0, r0, r3
 8000498:	fa21 f304 	lsr.w	r3, r1, r4
 800049c:	ea45 0103 	orr.w	r1, r5, r3
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	f1c4 040c 	rsb	r4, r4, #12
 80004a6:	f1c4 0220 	rsb	r2, r4, #32
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 f304 	lsl.w	r3, r1, r4
 80004b2:	ea40 0003 	orr.w	r0, r0, r3
 80004b6:	4629      	mov	r1, r5
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	fa21 f004 	lsr.w	r0, r1, r4
 80004be:	4629      	mov	r1, r5
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	f094 0f00 	teq	r4, #0
 80004c6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ca:	bf06      	itte	eq
 80004cc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d0:	3401      	addeq	r4, #1
 80004d2:	3d01      	subne	r5, #1
 80004d4:	e74e      	b.n	8000374 <__adddf3+0x8c>
 80004d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004da:	bf18      	it	ne
 80004dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e0:	d029      	beq.n	8000536 <__adddf3+0x24e>
 80004e2:	ea94 0f05 	teq	r4, r5
 80004e6:	bf08      	it	eq
 80004e8:	ea90 0f02 	teqeq	r0, r2
 80004ec:	d005      	beq.n	80004fa <__adddf3+0x212>
 80004ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f2:	bf04      	itt	eq
 80004f4:	4619      	moveq	r1, r3
 80004f6:	4610      	moveq	r0, r2
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea91 0f03 	teq	r1, r3
 80004fe:	bf1e      	ittt	ne
 8000500:	2100      	movne	r1, #0
 8000502:	2000      	movne	r0, #0
 8000504:	bd30      	popne	{r4, r5, pc}
 8000506:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050a:	d105      	bne.n	8000518 <__adddf3+0x230>
 800050c:	0040      	lsls	r0, r0, #1
 800050e:	4149      	adcs	r1, r1
 8000510:	bf28      	it	cs
 8000512:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000516:	bd30      	pop	{r4, r5, pc}
 8000518:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800051c:	bf3c      	itt	cc
 800051e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000522:	bd30      	popcc	{r4, r5, pc}
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000528:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800052c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000530:	f04f 0000 	mov.w	r0, #0
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053a:	bf1a      	itte	ne
 800053c:	4619      	movne	r1, r3
 800053e:	4610      	movne	r0, r2
 8000540:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000544:	bf1c      	itt	ne
 8000546:	460b      	movne	r3, r1
 8000548:	4602      	movne	r2, r0
 800054a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054e:	bf06      	itte	eq
 8000550:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000554:	ea91 0f03 	teqeq	r1, r3
 8000558:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	bf00      	nop

08000560 <__aeabi_ui2d>:
 8000560:	f090 0f00 	teq	r0, #0
 8000564:	bf04      	itt	eq
 8000566:	2100      	moveq	r1, #0
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000570:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000574:	f04f 0500 	mov.w	r5, #0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e750      	b.n	8000420 <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_i2d>:
 8000580:	f090 0f00 	teq	r0, #0
 8000584:	bf04      	itt	eq
 8000586:	2100      	moveq	r1, #0
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000590:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000594:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000598:	bf48      	it	mi
 800059a:	4240      	negmi	r0, r0
 800059c:	f04f 0100 	mov.w	r1, #0
 80005a0:	e73e      	b.n	8000420 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_f2d>:
 80005a4:	0042      	lsls	r2, r0, #1
 80005a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b2:	bf1f      	itttt	ne
 80005b4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005b8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005bc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c0:	4770      	bxne	lr
 80005c2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005c6:	bf08      	it	eq
 80005c8:	4770      	bxeq	lr
 80005ca:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ce:	bf04      	itt	eq
 80005d0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d4:	4770      	bxeq	lr
 80005d6:	b530      	push	{r4, r5, lr}
 80005d8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	e71c      	b.n	8000420 <__adddf3+0x138>
 80005e6:	bf00      	nop

080005e8 <__aeabi_ul2d>:
 80005e8:	ea50 0201 	orrs.w	r2, r0, r1
 80005ec:	bf08      	it	eq
 80005ee:	4770      	bxeq	lr
 80005f0:	b530      	push	{r4, r5, lr}
 80005f2:	f04f 0500 	mov.w	r5, #0
 80005f6:	e00a      	b.n	800060e <__aeabi_l2d+0x16>

080005f8 <__aeabi_l2d>:
 80005f8:	ea50 0201 	orrs.w	r2, r0, r1
 80005fc:	bf08      	it	eq
 80005fe:	4770      	bxeq	lr
 8000600:	b530      	push	{r4, r5, lr}
 8000602:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000606:	d502      	bpl.n	800060e <__aeabi_l2d+0x16>
 8000608:	4240      	negs	r0, r0
 800060a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000612:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000616:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061a:	f43f aed8 	beq.w	80003ce <__adddf3+0xe6>
 800061e:	f04f 0203 	mov.w	r2, #3
 8000622:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000626:	bf18      	it	ne
 8000628:	3203      	addne	r2, #3
 800062a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062e:	bf18      	it	ne
 8000630:	3203      	addne	r2, #3
 8000632:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000636:	f1c2 0320 	rsb	r3, r2, #32
 800063a:	fa00 fc03 	lsl.w	ip, r0, r3
 800063e:	fa20 f002 	lsr.w	r0, r0, r2
 8000642:	fa01 fe03 	lsl.w	lr, r1, r3
 8000646:	ea40 000e 	orr.w	r0, r0, lr
 800064a:	fa21 f102 	lsr.w	r1, r1, r2
 800064e:	4414      	add	r4, r2
 8000650:	e6bd      	b.n	80003ce <__adddf3+0xe6>
 8000652:	bf00      	nop

08000654 <__aeabi_dmul>:
 8000654:	b570      	push	{r4, r5, r6, lr}
 8000656:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800065e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000662:	bf1d      	ittte	ne
 8000664:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000668:	ea94 0f0c 	teqne	r4, ip
 800066c:	ea95 0f0c 	teqne	r5, ip
 8000670:	f000 f8de 	bleq	8000830 <__aeabi_dmul+0x1dc>
 8000674:	442c      	add	r4, r5
 8000676:	ea81 0603 	eor.w	r6, r1, r3
 800067a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800067e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000682:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000686:	bf18      	it	ne
 8000688:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000690:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000694:	d038      	beq.n	8000708 <__aeabi_dmul+0xb4>
 8000696:	fba0 ce02 	umull	ip, lr, r0, r2
 800069a:	f04f 0500 	mov.w	r5, #0
 800069e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006aa:	f04f 0600 	mov.w	r6, #0
 80006ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b2:	f09c 0f00 	teq	ip, #0
 80006b6:	bf18      	it	ne
 80006b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80006bc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006c8:	d204      	bcs.n	80006d4 <__aeabi_dmul+0x80>
 80006ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ce:	416d      	adcs	r5, r5
 80006d0:	eb46 0606 	adc.w	r6, r6, r6
 80006d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006ec:	bf88      	it	hi
 80006ee:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f2:	d81e      	bhi.n	8000732 <__aeabi_dmul+0xde>
 80006f4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006fe:	f150 0000 	adcs.w	r0, r0, #0
 8000702:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800070c:	ea46 0101 	orr.w	r1, r6, r1
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800071c:	bfc2      	ittt	gt
 800071e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000722:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000726:	bd70      	popgt	{r4, r5, r6, pc}
 8000728:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800072c:	f04f 0e00 	mov.w	lr, #0
 8000730:	3c01      	subs	r4, #1
 8000732:	f300 80ab 	bgt.w	800088c <__aeabi_dmul+0x238>
 8000736:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073a:	bfde      	ittt	le
 800073c:	2000      	movle	r0, #0
 800073e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000742:	bd70      	pople	{r4, r5, r6, pc}
 8000744:	f1c4 0400 	rsb	r4, r4, #0
 8000748:	3c20      	subs	r4, #32
 800074a:	da35      	bge.n	80007b8 <__aeabi_dmul+0x164>
 800074c:	340c      	adds	r4, #12
 800074e:	dc1b      	bgt.n	8000788 <__aeabi_dmul+0x134>
 8000750:	f104 0414 	add.w	r4, r4, #20
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f305 	lsl.w	r3, r0, r5
 800075c:	fa20 f004 	lsr.w	r0, r0, r4
 8000760:	fa01 f205 	lsl.w	r2, r1, r5
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800076c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	fa21 f604 	lsr.w	r6, r1, r4
 8000778:	eb42 0106 	adc.w	r1, r2, r6
 800077c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000780:	bf08      	it	eq
 8000782:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f1c4 040c 	rsb	r4, r4, #12
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f304 	lsl.w	r3, r0, r4
 8000794:	fa20 f005 	lsr.w	r0, r0, r5
 8000798:	fa01 f204 	lsl.w	r2, r1, r4
 800079c:	ea40 0002 	orr.w	r0, r0, r2
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a8:	f141 0100 	adc.w	r1, r1, #0
 80007ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b0:	bf08      	it	eq
 80007b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b6:	bd70      	pop	{r4, r5, r6, pc}
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f205 	lsl.w	r2, r0, r5
 80007c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c4:	fa20 f304 	lsr.w	r3, r0, r4
 80007c8:	fa01 f205 	lsl.w	r2, r1, r5
 80007cc:	ea43 0302 	orr.w	r3, r3, r2
 80007d0:	fa21 f004 	lsr.w	r0, r1, r4
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d8:	fa21 f204 	lsr.w	r2, r1, r4
 80007dc:	ea20 0002 	bic.w	r0, r0, r2
 80007e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e8:	bf08      	it	eq
 80007ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ee:	bd70      	pop	{r4, r5, r6, pc}
 80007f0:	f094 0f00 	teq	r4, #0
 80007f4:	d10f      	bne.n	8000816 <__aeabi_dmul+0x1c2>
 80007f6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fa:	0040      	lsls	r0, r0, #1
 80007fc:	eb41 0101 	adc.w	r1, r1, r1
 8000800:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000804:	bf08      	it	eq
 8000806:	3c01      	subeq	r4, #1
 8000808:	d0f7      	beq.n	80007fa <__aeabi_dmul+0x1a6>
 800080a:	ea41 0106 	orr.w	r1, r1, r6
 800080e:	f095 0f00 	teq	r5, #0
 8000812:	bf18      	it	ne
 8000814:	4770      	bxne	lr
 8000816:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081a:	0052      	lsls	r2, r2, #1
 800081c:	eb43 0303 	adc.w	r3, r3, r3
 8000820:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000824:	bf08      	it	eq
 8000826:	3d01      	subeq	r5, #1
 8000828:	d0f7      	beq.n	800081a <__aeabi_dmul+0x1c6>
 800082a:	ea43 0306 	orr.w	r3, r3, r6
 800082e:	4770      	bx	lr
 8000830:	ea94 0f0c 	teq	r4, ip
 8000834:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000838:	bf18      	it	ne
 800083a:	ea95 0f0c 	teqne	r5, ip
 800083e:	d00c      	beq.n	800085a <__aeabi_dmul+0x206>
 8000840:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000844:	bf18      	it	ne
 8000846:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084a:	d1d1      	bne.n	80007f0 <__aeabi_dmul+0x19c>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085e:	bf06      	itte	eq
 8000860:	4610      	moveq	r0, r2
 8000862:	4619      	moveq	r1, r3
 8000864:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000868:	d019      	beq.n	800089e <__aeabi_dmul+0x24a>
 800086a:	ea94 0f0c 	teq	r4, ip
 800086e:	d102      	bne.n	8000876 <__aeabi_dmul+0x222>
 8000870:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000874:	d113      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000876:	ea95 0f0c 	teq	r5, ip
 800087a:	d105      	bne.n	8000888 <__aeabi_dmul+0x234>
 800087c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000880:	bf1c      	itt	ne
 8000882:	4610      	movne	r0, r2
 8000884:	4619      	movne	r1, r3
 8000886:	d10a      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000888:	ea81 0103 	eor.w	r1, r1, r3
 800088c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000890:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000894:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000898:	f04f 0000 	mov.w	r0, #0
 800089c:	bd70      	pop	{r4, r5, r6, pc}
 800089e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008a6:	bd70      	pop	{r4, r5, r6, pc}

080008a8 <__aeabi_ddiv>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008b6:	bf1d      	ittte	ne
 80008b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008bc:	ea94 0f0c 	teqne	r4, ip
 80008c0:	ea95 0f0c 	teqne	r5, ip
 80008c4:	f000 f8a7 	bleq	8000a16 <__aeabi_ddiv+0x16e>
 80008c8:	eba4 0405 	sub.w	r4, r4, r5
 80008cc:	ea81 0e03 	eor.w	lr, r1, r3
 80008d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d8:	f000 8088 	beq.w	80009ec <__aeabi_ddiv+0x144>
 80008dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008fc:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000900:	429d      	cmp	r5, r3
 8000902:	bf08      	it	eq
 8000904:	4296      	cmpeq	r6, r2
 8000906:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800090e:	d202      	bcs.n	8000916 <__aeabi_ddiv+0x6e>
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	1ab6      	subs	r6, r6, r2
 8000918:	eb65 0503 	sbc.w	r5, r5, r3
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000926:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 000c 	orrcs.w	r0, r0, ip
 800093c:	085b      	lsrs	r3, r3, #1
 800093e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000942:	ebb6 0e02 	subs.w	lr, r6, r2
 8000946:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094a:	bf22      	ittt	cs
 800094c:	1ab6      	subcs	r6, r6, r2
 800094e:	4675      	movcs	r5, lr
 8000950:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	ebb6 0e02 	subs.w	lr, r6, r2
 800095e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000962:	bf22      	ittt	cs
 8000964:	1ab6      	subcs	r6, r6, r2
 8000966:	4675      	movcs	r5, lr
 8000968:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	ebb6 0e02 	subs.w	lr, r6, r2
 8000976:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097a:	bf22      	ittt	cs
 800097c:	1ab6      	subcs	r6, r6, r2
 800097e:	4675      	movcs	r5, lr
 8000980:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000984:	ea55 0e06 	orrs.w	lr, r5, r6
 8000988:	d018      	beq.n	80009bc <__aeabi_ddiv+0x114>
 800098a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800098e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000992:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000996:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800099e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009a6:	d1c0      	bne.n	800092a <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	d10b      	bne.n	80009c6 <__aeabi_ddiv+0x11e>
 80009ae:	ea41 0100 	orr.w	r1, r1, r0
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ba:	e7b6      	b.n	800092a <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	bf04      	itt	eq
 80009c2:	4301      	orreq	r1, r0
 80009c4:	2000      	moveq	r0, #0
 80009c6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ca:	bf88      	it	hi
 80009cc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d0:	f63f aeaf 	bhi.w	8000732 <__aeabi_dmul+0xde>
 80009d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d8:	bf04      	itt	eq
 80009da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e2:	f150 0000 	adcs.w	r0, r0, #0
 80009e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ea:	bd70      	pop	{r4, r5, r6, pc}
 80009ec:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f8:	bfc2      	ittt	gt
 80009fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a02:	bd70      	popgt	{r4, r5, r6, pc}
 8000a04:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a08:	f04f 0e00 	mov.w	lr, #0
 8000a0c:	3c01      	subs	r4, #1
 8000a0e:	e690      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a10:	ea45 0e06 	orr.w	lr, r5, r6
 8000a14:	e68d      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1a:	ea94 0f0c 	teq	r4, ip
 8000a1e:	bf08      	it	eq
 8000a20:	ea95 0f0c 	teqeq	r5, ip
 8000a24:	f43f af3b 	beq.w	800089e <__aeabi_dmul+0x24a>
 8000a28:	ea94 0f0c 	teq	r4, ip
 8000a2c:	d10a      	bne.n	8000a44 <__aeabi_ddiv+0x19c>
 8000a2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a32:	f47f af34 	bne.w	800089e <__aeabi_dmul+0x24a>
 8000a36:	ea95 0f0c 	teq	r5, ip
 8000a3a:	f47f af25 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e72c      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a44:	ea95 0f0c 	teq	r5, ip
 8000a48:	d106      	bne.n	8000a58 <__aeabi_ddiv+0x1b0>
 8000a4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a4e:	f43f aefd 	beq.w	800084c <__aeabi_dmul+0x1f8>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e722      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a5c:	bf18      	it	ne
 8000a5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a62:	f47f aec5 	bne.w	80007f0 <__aeabi_dmul+0x19c>
 8000a66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6a:	f47f af0d 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a72:	f47f aeeb 	bne.w	800084c <__aeabi_dmul+0x1f8>
 8000a76:	e712      	b.n	800089e <__aeabi_dmul+0x24a>

08000a78 <__aeabi_d2uiz>:
 8000a78:	004a      	lsls	r2, r1, #1
 8000a7a:	d211      	bcs.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a80:	d211      	bcs.n	8000aa6 <__aeabi_d2uiz+0x2e>
 8000a82:	d50d      	bpl.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a8c:	d40e      	bmi.n	8000aac <__aeabi_d2uiz+0x34>
 8000a8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_d2uiz+0x3a>
 8000aac:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0000 	mov.w	r0, #0
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_frsub>:
 8000ab8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000abc:	e002      	b.n	8000ac4 <__addsf3>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_fsub>:
 8000ac0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ac4 <__addsf3>:
 8000ac4:	0042      	lsls	r2, r0, #1
 8000ac6:	bf1f      	itttt	ne
 8000ac8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000acc:	ea92 0f03 	teqne	r2, r3
 8000ad0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad8:	d06a      	beq.n	8000bb0 <__addsf3+0xec>
 8000ada:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ade:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae2:	bfc1      	itttt	gt
 8000ae4:	18d2      	addgt	r2, r2, r3
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	4048      	eorgt	r0, r1
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	bfb8      	it	lt
 8000aee:	425b      	neglt	r3, r3
 8000af0:	2b19      	cmp	r3, #25
 8000af2:	bf88      	it	hi
 8000af4:	4770      	bxhi	lr
 8000af6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000afa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000afe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b0a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b0e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4249      	negne	r1, r1
 8000b16:	ea92 0f03 	teq	r2, r3
 8000b1a:	d03f      	beq.n	8000b9c <__addsf3+0xd8>
 8000b1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b20:	fa41 fc03 	asr.w	ip, r1, r3
 8000b24:	eb10 000c 	adds.w	r0, r0, ip
 8000b28:	f1c3 0320 	rsb	r3, r3, #32
 8000b2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b30:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__addsf3+0x78>
 8000b36:	4249      	negs	r1, r1
 8000b38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b3c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b40:	d313      	bcc.n	8000b6a <__addsf3+0xa6>
 8000b42:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b46:	d306      	bcc.n	8000b56 <__addsf3+0x92>
 8000b48:	0840      	lsrs	r0, r0, #1
 8000b4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4e:	f102 0201 	add.w	r2, r2, #1
 8000b52:	2afe      	cmp	r2, #254	@ 0xfe
 8000b54:	d251      	bcs.n	8000bfa <__addsf3+0x136>
 8000b56:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5e:	bf08      	it	eq
 8000b60:	f020 0001 	biceq.w	r0, r0, #1
 8000b64:	ea40 0003 	orr.w	r0, r0, r3
 8000b68:	4770      	bx	lr
 8000b6a:	0049      	lsls	r1, r1, #1
 8000b6c:	eb40 0000 	adc.w	r0, r0, r0
 8000b70:	3a01      	subs	r2, #1
 8000b72:	bf28      	it	cs
 8000b74:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b78:	d2ed      	bcs.n	8000b56 <__addsf3+0x92>
 8000b7a:	fab0 fc80 	clz	ip, r0
 8000b7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b82:	ebb2 020c 	subs.w	r2, r2, ip
 8000b86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8a:	bfaa      	itet	ge
 8000b8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b90:	4252      	neglt	r2, r2
 8000b92:	4318      	orrge	r0, r3
 8000b94:	bfbc      	itt	lt
 8000b96:	40d0      	lsrlt	r0, r2
 8000b98:	4318      	orrlt	r0, r3
 8000b9a:	4770      	bx	lr
 8000b9c:	f092 0f00 	teq	r2, #0
 8000ba0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ba4:	bf06      	itte	eq
 8000ba6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000baa:	3201      	addeq	r2, #1
 8000bac:	3b01      	subne	r3, #1
 8000bae:	e7b5      	b.n	8000b1c <__addsf3+0x58>
 8000bb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb8:	bf18      	it	ne
 8000bba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bbe:	d021      	beq.n	8000c04 <__addsf3+0x140>
 8000bc0:	ea92 0f03 	teq	r2, r3
 8000bc4:	d004      	beq.n	8000bd0 <__addsf3+0x10c>
 8000bc6:	f092 0f00 	teq	r2, #0
 8000bca:	bf08      	it	eq
 8000bcc:	4608      	moveq	r0, r1
 8000bce:	4770      	bx	lr
 8000bd0:	ea90 0f01 	teq	r0, r1
 8000bd4:	bf1c      	itt	ne
 8000bd6:	2000      	movne	r0, #0
 8000bd8:	4770      	bxne	lr
 8000bda:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bde:	d104      	bne.n	8000bea <__addsf3+0x126>
 8000be0:	0040      	lsls	r0, r0, #1
 8000be2:	bf28      	it	cs
 8000be4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000be8:	4770      	bx	lr
 8000bea:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bee:	bf3c      	itt	cc
 8000bf0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bxcc	lr
 8000bf6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bfa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c02:	4770      	bx	lr
 8000c04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c08:	bf16      	itet	ne
 8000c0a:	4608      	movne	r0, r1
 8000c0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c10:	4601      	movne	r1, r0
 8000c12:	0242      	lsls	r2, r0, #9
 8000c14:	bf06      	itte	eq
 8000c16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1a:	ea90 0f01 	teqeq	r0, r1
 8000c1e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c22:	4770      	bx	lr

08000c24 <__aeabi_ui2f>:
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	e004      	b.n	8000c34 <__aeabi_i2f+0x8>
 8000c2a:	bf00      	nop

08000c2c <__aeabi_i2f>:
 8000c2c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c30:	bf48      	it	mi
 8000c32:	4240      	negmi	r0, r0
 8000c34:	ea5f 0c00 	movs.w	ip, r0
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c40:	4601      	mov	r1, r0
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	e01c      	b.n	8000c82 <__aeabi_l2f+0x2a>

08000c48 <__aeabi_ul2f>:
 8000c48:	ea50 0201 	orrs.w	r2, r0, r1
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f04f 0300 	mov.w	r3, #0
 8000c54:	e00a      	b.n	8000c6c <__aeabi_l2f+0x14>
 8000c56:	bf00      	nop

08000c58 <__aeabi_l2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c64:	d502      	bpl.n	8000c6c <__aeabi_l2f+0x14>
 8000c66:	4240      	negs	r0, r0
 8000c68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6c:	ea5f 0c01 	movs.w	ip, r1
 8000c70:	bf02      	ittt	eq
 8000c72:	4684      	moveq	ip, r0
 8000c74:	4601      	moveq	r1, r0
 8000c76:	2000      	moveq	r0, #0
 8000c78:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c7c:	bf08      	it	eq
 8000c7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c82:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c86:	fabc f28c 	clz	r2, ip
 8000c8a:	3a08      	subs	r2, #8
 8000c8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c90:	db10      	blt.n	8000cb4 <__aeabi_l2f+0x5c>
 8000c92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c96:	4463      	add	r3, ip
 8000c98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ca0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ca4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca8:	eb43 0002 	adc.w	r0, r3, r2
 8000cac:	bf08      	it	eq
 8000cae:	f020 0001 	biceq.w	r0, r0, #1
 8000cb2:	4770      	bx	lr
 8000cb4:	f102 0220 	add.w	r2, r2, #32
 8000cb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cbc:	f1c2 0220 	rsb	r2, r2, #32
 8000cc0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc8:	eb43 0002 	adc.w	r0, r3, r2
 8000ccc:	bf08      	it	eq
 8000cce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_f2iz>:
 8000cd4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000cd8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000cdc:	d30f      	bcc.n	8000cfe <__aeabi_f2iz+0x2a>
 8000cde:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ce2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ce6:	d90d      	bls.n	8000d04 <__aeabi_f2iz+0x30>
 8000ce8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000cec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000cf0:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cf4:	fa23 f002 	lsr.w	r0, r3, r2
 8000cf8:	bf18      	it	ne
 8000cfa:	4240      	negne	r0, r0
 8000cfc:	4770      	bx	lr
 8000cfe:	f04f 0000 	mov.w	r0, #0
 8000d02:	4770      	bx	lr
 8000d04:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d08:	d101      	bne.n	8000d0e <__aeabi_f2iz+0x3a>
 8000d0a:	0242      	lsls	r2, r0, #9
 8000d0c:	d105      	bne.n	8000d1a <__aeabi_f2iz+0x46>
 8000d0e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000d18:	4770      	bx	lr
 8000d1a:	f04f 0000 	mov.w	r0, #0
 8000d1e:	4770      	bx	lr

08000d20 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d20:	b480      	push	{r7}
 8000d22:	b085      	sub	sp, #20
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	4a06      	ldr	r2, [pc, #24]	@ (8000d48 <vApplicationGetIdleTaskMemory+0x28>)
 8000d30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	4a05      	ldr	r2, [pc, #20]	@ (8000d4c <vApplicationGetIdleTaskMemory+0x2c>)
 8000d36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2240      	movs	r2, #64	@ 0x40
 8000d3c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d3e:	bf00      	nop
 8000d40:	3714      	adds	r7, #20
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr
 8000d48:	200000a0 	.word	0x200000a0
 8000d4c:	20000148 	.word	0x20000148

08000d50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d50:	b5b0      	push	{r4, r5, r7, lr}
 8000d52:	b0a2      	sub	sp, #136	@ 0x88
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d56:	f000 fe7d 	bl	8001a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d5a:	f000 f891 	bl	8000e80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d5e:	f000 f99b 	bl	8001098 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d62:	f000 f909 	bl	8000f78 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000d66:	f000 f96b 	bl	8001040 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000d6a:	f000 f8cf 	bl	8000f0c <MX_SPI1_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemDMA_LoRa */
  osSemaphoreDef(SemDMA_LoRa);
 8000d6e:	2300      	movs	r3, #0
 8000d70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000d74:	2300      	movs	r3, #0
 8000d76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  SemDMA_LoRaHandle = osSemaphoreCreate(osSemaphore(SemDMA_LoRa), 1);
 8000d7a:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000d7e:	2101      	movs	r1, #1
 8000d80:	4618      	mov	r0, r3
 8000d82:	f005 fbe0 	bl	8006546 <osSemaphoreCreate>
 8000d86:	4603      	mov	r3, r0
 8000d88:	4a32      	ldr	r2, [pc, #200]	@ (8000e54 <main+0x104>)
 8000d8a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  // ����� ���� ��� ������ ������� ������� ������������.
  //  ���� ������ ������
  osSemaphoreWait(SemDMA_LoRaHandle, 0);
 8000d8c:	4b31      	ldr	r3, [pc, #196]	@ (8000e54 <main+0x104>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2100      	movs	r1, #0
 8000d92:	4618      	mov	r0, r3
 8000d94:	f005 fc0a 	bl	80065ac <osSemaphoreWait>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of UART_Rx_Que */
  osMessageQDef(UART_Rx_Que, 30, uint8_t);
 8000d98:	4b2f      	ldr	r3, [pc, #188]	@ (8000e58 <main+0x108>)
 8000d9a:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8000d9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000da0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  UART_Rx_QueHandle = osMessageCreate(osMessageQ(UART_Rx_Que), NULL);
 8000da4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f005 fc4c 	bl	8006648 <osMessageCreate>
 8000db0:	4603      	mov	r3, r0
 8000db2:	4a2a      	ldr	r2, [pc, #168]	@ (8000e5c <main+0x10c>)
 8000db4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of LoRaRx */
  osThreadDef(LoRaRx, StartLoRaRx, osPriorityAboveNormal, 0, 300);
 8000db6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e60 <main+0x110>)
 8000db8:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000dbc:	461d      	mov	r5, r3
 8000dbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dc2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LoRaRxHandle = osThreadCreate(osThread(LoRaRx), NULL);
 8000dca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000dce:	2100      	movs	r1, #0
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f005 fb58 	bl	8006486 <osThreadCreate>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	4a22      	ldr	r2, [pc, #136]	@ (8000e64 <main+0x114>)
 8000dda:	6013      	str	r3, [r2, #0]

  /* definition and creation of Console */
  osThreadDef(Console, StartConsole, osPriorityLow, 0, 256);
 8000ddc:	4b22      	ldr	r3, [pc, #136]	@ (8000e68 <main+0x118>)
 8000dde:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000de2:	461d      	mov	r5, r3
 8000de4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000de8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ConsoleHandle = osThreadCreate(osThread(Console), NULL);
 8000df0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f005 fb45 	bl	8006486 <osThreadCreate>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	4a1b      	ldr	r2, [pc, #108]	@ (8000e6c <main+0x11c>)
 8000e00:	6013      	str	r3, [r2, #0]

  /* definition and creation of Motor1_2 */
  osThreadDef(Motor1_2, StartMotor1_2, osPriorityLow, 0, 70);
 8000e02:	4b1b      	ldr	r3, [pc, #108]	@ (8000e70 <main+0x120>)
 8000e04:	f107 041c 	add.w	r4, r7, #28
 8000e08:	461d      	mov	r5, r3
 8000e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Motor1_2Handle = osThreadCreate(osThread(Motor1_2), NULL);
 8000e16:	f107 031c 	add.w	r3, r7, #28
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f005 fb32 	bl	8006486 <osThreadCreate>
 8000e22:	4603      	mov	r3, r0
 8000e24:	4a13      	ldr	r2, [pc, #76]	@ (8000e74 <main+0x124>)
 8000e26:	6013      	str	r3, [r2, #0]

  /* definition and creation of UARTOut */
  osThreadDef(UARTOut, StartUARTOut, osPriorityIdle, 0, 200);
 8000e28:	4b13      	ldr	r3, [pc, #76]	@ (8000e78 <main+0x128>)
 8000e2a:	463c      	mov	r4, r7
 8000e2c:	461d      	mov	r5, r3
 8000e2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e32:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UARTOutHandle = osThreadCreate(osThread(UARTOut), NULL);
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f005 fb21 	bl	8006486 <osThreadCreate>
 8000e44:	4603      	mov	r3, r0
 8000e46:	4a0d      	ldr	r2, [pc, #52]	@ (8000e7c <main+0x12c>)
 8000e48:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000e4a:	f005 fb15 	bl	8006478 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e4e:	bf00      	nop
 8000e50:	e7fd      	b.n	8000e4e <main+0xfe>
 8000e52:	bf00      	nop
 8000e54:	20000344 	.word	0x20000344
 8000e58:	08009d18 	.word	0x08009d18
 8000e5c:	20000340 	.word	0x20000340
 8000e60:	08009d30 	.word	0x08009d30
 8000e64:	20000330 	.word	0x20000330
 8000e68:	08009d54 	.word	0x08009d54
 8000e6c:	20000334 	.word	0x20000334
 8000e70:	08009d7c 	.word	0x08009d7c
 8000e74:	20000338 	.word	0x20000338
 8000e78:	08009da0 	.word	0x08009da0
 8000e7c:	2000033c 	.word	0x2000033c

08000e80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b090      	sub	sp, #64	@ 0x40
 8000e84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e86:	f107 0318 	add.w	r3, r7, #24
 8000e8a:	2228      	movs	r2, #40	@ 0x28
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f008 fa6a 	bl	8009368 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	60da      	str	r2, [r3, #12]
 8000ea0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ea6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000eaa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000eac:	2300      	movs	r3, #0
 8000eae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ebc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ebe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec4:	f107 0318 	add.w	r3, r7, #24
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f001 f9bd 	bl	8002248 <HAL_RCC_OscConfig>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ed4:	f000 fa66 	bl	80013a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed8:	230f      	movs	r3, #15
 8000eda:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000edc:	2302      	movs	r3, #2
 8000ede:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ee4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ee8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	2102      	movs	r1, #2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f001 fc2a 	bl	800274c <HAL_RCC_ClockConfig>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000efe:	f000 fa51 	bl	80013a4 <Error_Handler>
  }
}
 8000f02:	bf00      	nop
 8000f04:	3740      	adds	r7, #64	@ 0x40
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f10:	4b17      	ldr	r3, [pc, #92]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f12:	4a18      	ldr	r2, [pc, #96]	@ (8000f74 <MX_SPI1_Init+0x68>)
 8000f14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f16:	4b16      	ldr	r3, [pc, #88]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f1e:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f24:	4b12      	ldr	r3, [pc, #72]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f2a:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f30:	4b0f      	ldr	r3, [pc, #60]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f36:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f3c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f40:	2220      	movs	r2, #32
 8000f42:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f44:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f4a:	4b09      	ldr	r3, [pc, #36]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f50:	4b07      	ldr	r3, [pc, #28]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f56:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f58:	220a      	movs	r2, #10
 8000f5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f5c:	4804      	ldr	r0, [pc, #16]	@ (8000f70 <MX_SPI1_Init+0x64>)
 8000f5e:	f001 fd83 	bl	8002a68 <HAL_SPI_Init>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f68:	f000 fa1c 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000248 	.word	0x20000248
 8000f74:	40013000 	.word	0x40013000

08000f78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	@ 0x28
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f7e:	f107 0320 	add.w	r3, r7, #32
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]
 8000f94:	611a      	str	r2, [r3, #16]
 8000f96:	615a      	str	r2, [r3, #20]
 8000f98:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f9a:	4b28      	ldr	r3, [pc, #160]	@ (800103c <MX_TIM2_Init+0xc4>)
 8000f9c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fa0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000fa2:	4b26      	ldr	r3, [pc, #152]	@ (800103c <MX_TIM2_Init+0xc4>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa8:	4b24      	ldr	r3, [pc, #144]	@ (800103c <MX_TIM2_Init+0xc4>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7199;
 8000fae:	4b23      	ldr	r3, [pc, #140]	@ (800103c <MX_TIM2_Init+0xc4>)
 8000fb0:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000fb4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fb6:	4b21      	ldr	r3, [pc, #132]	@ (800103c <MX_TIM2_Init+0xc4>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800103c <MX_TIM2_Init+0xc4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000fc2:	481e      	ldr	r0, [pc, #120]	@ (800103c <MX_TIM2_Init+0xc4>)
 8000fc4:	f002 fae5 	bl	8003592 <HAL_TIM_PWM_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000fce:	f000 f9e9 	bl	80013a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fda:	f107 0320 	add.w	r3, r7, #32
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4816      	ldr	r0, [pc, #88]	@ (800103c <MX_TIM2_Init+0xc4>)
 8000fe2:	f002 fea3 	bl	8003d2c <HAL_TIMEx_MasterConfigSynchronization>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000fec:	f000 f9da 	bl	80013a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ff0:	2360      	movs	r3, #96	@ 0x60
 8000ff2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	2200      	movs	r2, #0
 8001004:	4619      	mov	r1, r3
 8001006:	480d      	ldr	r0, [pc, #52]	@ (800103c <MX_TIM2_Init+0xc4>)
 8001008:	f002 fbb4 	bl	8003774 <HAL_TIM_PWM_ConfigChannel>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001012:	f000 f9c7 	bl	80013a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001016:	1d3b      	adds	r3, r7, #4
 8001018:	2204      	movs	r2, #4
 800101a:	4619      	mov	r1, r3
 800101c:	4807      	ldr	r0, [pc, #28]	@ (800103c <MX_TIM2_Init+0xc4>)
 800101e:	f002 fba9 	bl	8003774 <HAL_TIM_PWM_ConfigChannel>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001028:	f000 f9bc 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800102c:	4803      	ldr	r0, [pc, #12]	@ (800103c <MX_TIM2_Init+0xc4>)
 800102e:	f000 fa6d 	bl	800150c <HAL_TIM_MspPostInit>

}
 8001032:	bf00      	nop
 8001034:	3728      	adds	r7, #40	@ 0x28
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	200002a0 	.word	0x200002a0

08001040 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001044:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 8001046:	4a13      	ldr	r2, [pc, #76]	@ (8001094 <MX_USART1_UART_Init+0x54>)
 8001048:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 800104c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001050:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001052:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 8001054:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001058:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800105a:	4b0d      	ldr	r3, [pc, #52]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 800105c:	2200      	movs	r2, #0
 800105e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 8001060:	4b0b      	ldr	r3, [pc, #44]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 8001062:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001066:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001068:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 800106a:	220c      	movs	r2, #12
 800106c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800106e:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 8001076:	2200      	movs	r2, #0
 8001078:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800107a:	4805      	ldr	r0, [pc, #20]	@ (8001090 <MX_USART1_UART_Init+0x50>)
 800107c:	f002 feb4 	bl	8003de8 <HAL_UART_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8001086:	f000 f98d 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200002e8 	.word	0x200002e8
 8001094:	40013800 	.word	0x40013800

08001098 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109e:	f107 0310 	add.w	r3, r7, #16
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
 80010a8:	609a      	str	r2, [r3, #8]
 80010aa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ac:	4b51      	ldr	r3, [pc, #324]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	4a50      	ldr	r2, [pc, #320]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010b2:	f043 0310 	orr.w	r3, r3, #16
 80010b6:	6193      	str	r3, [r2, #24]
 80010b8:	4b4e      	ldr	r3, [pc, #312]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	f003 0310 	and.w	r3, r3, #16
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010c4:	4b4b      	ldr	r3, [pc, #300]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	4a4a      	ldr	r2, [pc, #296]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010ca:	f043 0320 	orr.w	r3, r3, #32
 80010ce:	6193      	str	r3, [r2, #24]
 80010d0:	4b48      	ldr	r3, [pc, #288]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	f003 0320 	and.w	r3, r3, #32
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010dc:	4b45      	ldr	r3, [pc, #276]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	4a44      	ldr	r2, [pc, #272]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010e2:	f043 0304 	orr.w	r3, r3, #4
 80010e6:	6193      	str	r3, [r2, #24]
 80010e8:	4b42      	ldr	r3, [pc, #264]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010ea:	699b      	ldr	r3, [r3, #24]
 80010ec:	f003 0304 	and.w	r3, r3, #4
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f4:	4b3f      	ldr	r3, [pc, #252]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	4a3e      	ldr	r2, [pc, #248]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 80010fa:	f043 0308 	orr.w	r3, r3, #8
 80010fe:	6193      	str	r3, [r2, #24]
 8001100:	4b3c      	ldr	r3, [pc, #240]	@ (80011f4 <MX_GPIO_Init+0x15c>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	f003 0308 	and.w	r3, r3, #8
 8001108:	603b      	str	r3, [r7, #0]
 800110a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M2_IN1_Pin|M1_IN1_Pin|M1_IN2_Pin, GPIO_PIN_RESET);
 800110c:	2200      	movs	r2, #0
 800110e:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001112:	4839      	ldr	r0, [pc, #228]	@ (80011f8 <MX_GPIO_Init+0x160>)
 8001114:	f001 f868 	bl	80021e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P_CONTROL_Pin|NSS_Pin, GPIO_PIN_RESET);
 8001118:	2200      	movs	r2, #0
 800111a:	f248 0120 	movw	r1, #32800	@ 0x8020
 800111e:	4837      	ldr	r0, [pc, #220]	@ (80011fc <MX_GPIO_Init+0x164>)
 8001120:	f001 f862 	bl	80021e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Reset_Pin|STBY_M1_M2_Pin|M2_IN2_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	f44f 7150 	mov.w	r1, #832	@ 0x340
 800112a:	4835      	ldr	r0, [pc, #212]	@ (8001200 <MX_GPIO_Init+0x168>)
 800112c:	f001 f85c 	bl	80021e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M2_IN1_Pin M1_IN1_Pin M1_IN2_Pin */
  GPIO_InitStruct.Pin = M2_IN1_Pin|M1_IN1_Pin|M1_IN2_Pin;
 8001130:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001134:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001136:	2301      	movs	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2302      	movs	r3, #2
 8001140:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001142:	f107 0310 	add.w	r3, r7, #16
 8001146:	4619      	mov	r1, r3
 8001148:	482b      	ldr	r0, [pc, #172]	@ (80011f8 <MX_GPIO_Init+0x160>)
 800114a:	f000 fec9 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : P_CONTROL_Pin */
  GPIO_InitStruct.Pin = P_CONTROL_Pin;
 800114e:	2320      	movs	r3, #32
 8001150:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001152:	2301      	movs	r3, #1
 8001154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115a:	2302      	movs	r3, #2
 800115c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P_CONTROL_GPIO_Port, &GPIO_InitStruct);
 800115e:	f107 0310 	add.w	r3, r7, #16
 8001162:	4619      	mov	r1, r3
 8001164:	4825      	ldr	r0, [pc, #148]	@ (80011fc <MX_GPIO_Init+0x164>)
 8001166:	f000 febb 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 800116a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800116e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001170:	2301      	movs	r3, #1
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001174:	2301      	movs	r3, #1
 8001176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2302      	movs	r3, #2
 800117a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 800117c:	f107 0310 	add.w	r3, r7, #16
 8001180:	4619      	mov	r1, r3
 8001182:	481e      	ldr	r0, [pc, #120]	@ (80011fc <MX_GPIO_Init+0x164>)
 8001184:	f000 feac 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Reset_Pin */
  GPIO_InitStruct.Pin = Reset_Pin;
 8001188:	2340      	movs	r3, #64	@ 0x40
 800118a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118c:	2301      	movs	r3, #1
 800118e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001190:	2301      	movs	r3, #1
 8001192:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001194:	2302      	movs	r3, #2
 8001196:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Reset_GPIO_Port, &GPIO_InitStruct);
 8001198:	f107 0310 	add.w	r3, r7, #16
 800119c:	4619      	mov	r1, r3
 800119e:	4818      	ldr	r0, [pc, #96]	@ (8001200 <MX_GPIO_Init+0x168>)
 80011a0:	f000 fe9e 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80011a4:	2380      	movs	r3, #128	@ 0x80
 80011a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011a8:	4b16      	ldr	r3, [pc, #88]	@ (8001204 <MX_GPIO_Init+0x16c>)
 80011aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011ac:	2302      	movs	r3, #2
 80011ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80011b0:	f107 0310 	add.w	r3, r7, #16
 80011b4:	4619      	mov	r1, r3
 80011b6:	4812      	ldr	r0, [pc, #72]	@ (8001200 <MX_GPIO_Init+0x168>)
 80011b8:	f000 fe92 	bl	8001ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : STBY_M1_M2_Pin M2_IN2_Pin */
  GPIO_InitStruct.Pin = STBY_M1_M2_Pin|M2_IN2_Pin;
 80011bc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c2:	2301      	movs	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2302      	movs	r3, #2
 80011cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ce:	f107 0310 	add.w	r3, r7, #16
 80011d2:	4619      	mov	r1, r3
 80011d4:	480a      	ldr	r0, [pc, #40]	@ (8001200 <MX_GPIO_Init+0x168>)
 80011d6:	f000 fe83 	bl	8001ee0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2105      	movs	r1, #5
 80011de:	2017      	movs	r0, #23
 80011e0:	f000 fd95 	bl	8001d0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80011e4:	2017      	movs	r0, #23
 80011e6:	f000 fdae 	bl	8001d46 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011ea:	bf00      	nop
 80011ec:	3720      	adds	r7, #32
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40011000 	.word	0x40011000
 80011fc:	40010800 	.word	0x40010800
 8001200:	40010c00 	.word	0x40010c00
 8001204:	10110000 	.word	0x10110000

08001208 <StartLoRaRx>:
 * PB3	SPI1_SCK
 * PA15	NSS
  */
/* USER CODE END Header_StartLoRaRx */
void StartLoRaRx(void const * argument)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	ZeroCommArr();
 8001210:	f000 fbee 	bl	80019f0 <ZeroCommArr>

	SX1276Init();
 8001214:	f004 f936 	bl	8005484 <SX1276Init>
	InitRxContLoRa();
 8001218:	f003 fc50 	bl	8004abc <InitRxContLoRa>
	StartRxContLoRa();
 800121c:	f003 fc82 	bl	8004b24 <StartRxContLoRa>
  /* Infinite loop */
  for(;;)
  {// Waits for semaphore from IT.
	 xSemaphoreTake(SemDMA_LoRaHandle,portMAX_DELAY);
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <StartLoRaRx+0x34>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f04f 31ff 	mov.w	r1, #4294967295
 8001228:	4618      	mov	r0, r3
 800122a:	f005 ff3d 	bl	80070a8 <xQueueSemaphoreTake>
		// generates an array of commands based on the received data
	 CalcRxCommands();
 800122e:	f000 fb5f 	bl	80018f0 <CalcRxCommands>
	 StartRxContLoRa();
 8001232:	f003 fc77 	bl	8004b24 <StartRxContLoRa>
	 xSemaphoreTake(SemDMA_LoRaHandle,portMAX_DELAY);
 8001236:	bf00      	nop
 8001238:	e7f2      	b.n	8001220 <StartLoRaRx+0x18>
 800123a:	bf00      	nop
 800123c:	20000344 	.word	0x20000344

08001240 <StartConsole>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartConsole */
void StartConsole(void const * argument)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b094      	sub	sp, #80	@ 0x50
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartConsole */
	MyConsole_Setup();
 8001248:	f004 fb9c 	bl	8005984 <MyConsole_Setup>
	uint8_t Buffer[64];
	uint32_t len;
  /* Infinite loop */
  for(;;)
  {
	len = USART1_Receive(0x0D,Buffer,sizeof(Buffer),portMAX_DELAY);
 800124c:	f107 010c 	add.w	r1, r7, #12
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
 8001254:	2240      	movs	r2, #64	@ 0x40
 8001256:	200d      	movs	r0, #13
 8001258:	f004 fb46 	bl	80058e8 <USART1_Receive>
 800125c:	64f8      	str	r0, [r7, #76]	@ 0x4c
	console_process(Buffer, len);
 800125e:	f107 030c 	add.w	r3, r7, #12
 8001262:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001264:	4618      	mov	r0, r3
 8001266:	f004 ff85 	bl	8006174 <console_process>
	len = USART1_Receive(0x0D,Buffer,sizeof(Buffer),portMAX_DELAY);
 800126a:	bf00      	nop
 800126c:	e7ee      	b.n	800124c <StartConsole+0xc>
	...

08001270 <StartMotor1_2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotor1_2 */
void StartMotor1_2(void const * argument)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08e      	sub	sp, #56	@ 0x38
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotor1_2 */
	DC_Motor Motor1 = {0};
 8001278:	f107 0320 	add.w	r3, r7, #32
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
 8001288:	615a      	str	r2, [r3, #20]
	Motor1.PinIn1 = M1_IN1_Pin;
 800128a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800128e:	843b      	strh	r3, [r7, #32]
	Motor1.PinIn2 = M1_IN2_Pin;
 8001290:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001294:	847b      	strh	r3, [r7, #34]	@ 0x22
	Motor1.PortIn1 = M1_IN1_GPIO_Port;
 8001296:	4b20      	ldr	r3, [pc, #128]	@ (8001318 <StartMotor1_2+0xa8>)
 8001298:	62bb      	str	r3, [r7, #40]	@ 0x28
	Motor1.PortIn2 = M1_IN2_GPIO_Port;
 800129a:	4b1f      	ldr	r3, [pc, #124]	@ (8001318 <StartMotor1_2+0xa8>)
 800129c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Motor1.StbyPin = STBY_M1_M2_Pin;
 800129e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012a2:	84bb      	strh	r3, [r7, #36]	@ 0x24
	Motor1.StbyPort = STBY_M1_M2_GPIO_Port;
 80012a4:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <StartMotor1_2+0xac>)
 80012a6:	633b      	str	r3, [r7, #48]	@ 0x30
	Motor1.pwm_register_ptr = &(htim2.Instance->CCR1);
 80012a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001320 <StartMotor1_2+0xb0>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	3334      	adds	r3, #52	@ 0x34
 80012ae:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80012b0:	2100      	movs	r1, #0
 80012b2:	481b      	ldr	r0, [pc, #108]	@ (8001320 <StartMotor1_2+0xb0>)
 80012b4:	f002 f9bc 	bl	8003630 <HAL_TIM_PWM_Start>
//	TestMotor(&Motor1, acceleration);

	DC_Motor Motor2 = {0};
 80012b8:	f107 0308 	add.w	r3, r7, #8
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	611a      	str	r2, [r3, #16]
 80012c8:	615a      	str	r2, [r3, #20]
	Motor2.PinIn1 = M2_IN1_Pin;
 80012ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012ce:	813b      	strh	r3, [r7, #8]
	Motor2.PinIn2 = M2_IN2_Pin;
 80012d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012d4:	817b      	strh	r3, [r7, #10]
	Motor2.PortIn1 = M2_IN1_GPIO_Port;
 80012d6:	4b10      	ldr	r3, [pc, #64]	@ (8001318 <StartMotor1_2+0xa8>)
 80012d8:	613b      	str	r3, [r7, #16]
	Motor2.PortIn2 = M2_IN2_GPIO_Port;
 80012da:	4b10      	ldr	r3, [pc, #64]	@ (800131c <StartMotor1_2+0xac>)
 80012dc:	617b      	str	r3, [r7, #20]
	Motor2.StbyPin = STBY_M1_M2_Pin;
 80012de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012e2:	81bb      	strh	r3, [r7, #12]
	Motor2.StbyPort = STBY_M1_M2_GPIO_Port;
 80012e4:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <StartMotor1_2+0xac>)
 80012e6:	61bb      	str	r3, [r7, #24]
	Motor2.pwm_register_ptr = &(htim2.Instance->CCR2);
 80012e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001320 <StartMotor1_2+0xb0>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	3338      	adds	r3, #56	@ 0x38
 80012ee:	61fb      	str	r3, [r7, #28]
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80012f0:	2104      	movs	r1, #4
 80012f2:	480b      	ldr	r0, [pc, #44]	@ (8001320 <StartMotor1_2+0xb0>)
 80012f4:	f002 f99c 	bl	8003630 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
	  Engine_Control(Acceleration,&Motor1, &Motor2);
 80012f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <StartMotor1_2+0xb4>)
 80012fa:	f993 3000 	ldrsb.w	r3, [r3]
 80012fe:	f107 0208 	add.w	r2, r7, #8
 8001302:	f107 0120 	add.w	r1, r7, #32
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fa72 	bl	80017f0 <Engine_Control>
	  osDelay(10);
 800130c:	200a      	movs	r0, #10
 800130e:	f005 f906 	bl	800651e <osDelay>
	  Engine_Control(Acceleration,&Motor1, &Motor2);
 8001312:	bf00      	nop
 8001314:	e7f0      	b.n	80012f8 <StartMotor1_2+0x88>
 8001316:	bf00      	nop
 8001318:	40011000 	.word	0x40011000
 800131c:	40010c00 	.word	0x40010c00
 8001320:	200002a0 	.word	0x200002a0
 8001324:	2000034d 	.word	0x2000034d

08001328 <StartUARTOut>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUARTOut */
void StartUARTOut(void const * argument)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUARTOut */
	ModeOutput = 0;
 8001330:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <StartUARTOut+0x74>)
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
	  switch (ModeOutput) {
 8001336:	4b19      	ldr	r3, [pc, #100]	@ (800139c <StartUARTOut+0x74>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2b03      	cmp	r3, #3
 800133c:	d827      	bhi.n	800138e <StartUARTOut+0x66>
 800133e:	a201      	add	r2, pc, #4	@ (adr r2, 8001344 <StartUARTOut+0x1c>)
 8001340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001344:	08001355 	.word	0x08001355
 8001348:	0800135f 	.word	0x0800135f
 800134c:	0800136f 	.word	0x0800136f
 8001350:	0800137f 	.word	0x0800137f

	  case(0) : {
		  osDelay(2000);
 8001354:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001358:	f005 f8e1 	bl	800651e <osDelay>
		  break;
 800135c:	e01c      	b.n	8001398 <StartUARTOut+0x70>
	  }
	  case(1) : {
		  OutDataRxLoRa(&huart1);
 800135e:	4810      	ldr	r0, [pc, #64]	@ (80013a0 <StartUARTOut+0x78>)
 8001360:	f004 f964 	bl	800562c <OutDataRxLoRa>
		  osDelay(1000);
 8001364:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001368:	f005 f8d9 	bl	800651e <osDelay>
		  break;
 800136c:	e014      	b.n	8001398 <StartUARTOut+0x70>
	  }
	  case(2) : {
		  OutDataRxLoRa(&huart1);
 800136e:	480c      	ldr	r0, [pc, #48]	@ (80013a0 <StartUARTOut+0x78>)
 8001370:	f004 f95c 	bl	800562c <OutDataRxLoRa>
		  osDelay(2000);
 8001374:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001378:	f005 f8d1 	bl	800651e <osDelay>
		  break;
 800137c:	e00c      	b.n	8001398 <StartUARTOut+0x70>
	  }
	  case(3) : {
		  OutDataRxLoRa(&huart1);
 800137e:	4808      	ldr	r0, [pc, #32]	@ (80013a0 <StartUARTOut+0x78>)
 8001380:	f004 f954 	bl	800562c <OutDataRxLoRa>
		  osDelay(3000);
 8001384:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001388:	f005 f8c9 	bl	800651e <osDelay>
		  break;
 800138c:	e004      	b.n	8001398 <StartUARTOut+0x70>
	  }
	  default : {
		  osDelay(2000);
 800138e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001392:	f005 f8c4 	bl	800651e <osDelay>
		  break;
 8001396:	bf00      	nop
	  switch (ModeOutput) {
 8001398:	e7cd      	b.n	8001336 <StartUARTOut+0xe>
 800139a:	bf00      	nop
 800139c:	2000044c 	.word	0x2000044c
 80013a0:	200002e8 	.word	0x200002e8

080013a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a8:	b672      	cpsid	i
}
 80013aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <Error_Handler+0x8>

080013b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013b6:	4b18      	ldr	r3, [pc, #96]	@ (8001418 <HAL_MspInit+0x68>)
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	4a17      	ldr	r2, [pc, #92]	@ (8001418 <HAL_MspInit+0x68>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6193      	str	r3, [r2, #24]
 80013c2:	4b15      	ldr	r3, [pc, #84]	@ (8001418 <HAL_MspInit+0x68>)
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <HAL_MspInit+0x68>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	4a11      	ldr	r2, [pc, #68]	@ (8001418 <HAL_MspInit+0x68>)
 80013d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d8:	61d3      	str	r3, [r2, #28]
 80013da:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <HAL_MspInit+0x68>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013e6:	2200      	movs	r2, #0
 80013e8:	210f      	movs	r1, #15
 80013ea:	f06f 0001 	mvn.w	r0, #1
 80013ee:	f000 fc8e 	bl	8001d0e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013f2:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <HAL_MspInit+0x6c>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	4a04      	ldr	r2, [pc, #16]	@ (800141c <HAL_MspInit+0x6c>)
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40021000 	.word	0x40021000
 800141c:	40010000 	.word	0x40010000

08001420 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	@ 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a22      	ldr	r2, [pc, #136]	@ (80014c4 <HAL_SPI_MspInit+0xa4>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d13d      	bne.n	80014bc <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001440:	4b21      	ldr	r3, [pc, #132]	@ (80014c8 <HAL_SPI_MspInit+0xa8>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a20      	ldr	r2, [pc, #128]	@ (80014c8 <HAL_SPI_MspInit+0xa8>)
 8001446:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800144a:	6193      	str	r3, [r2, #24]
 800144c:	4b1e      	ldr	r3, [pc, #120]	@ (80014c8 <HAL_SPI_MspInit+0xa8>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001458:	4b1b      	ldr	r3, [pc, #108]	@ (80014c8 <HAL_SPI_MspInit+0xa8>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	4a1a      	ldr	r2, [pc, #104]	@ (80014c8 <HAL_SPI_MspInit+0xa8>)
 800145e:	f043 0308 	orr.w	r3, r3, #8
 8001462:	6193      	str	r3, [r2, #24]
 8001464:	4b18      	ldr	r3, [pc, #96]	@ (80014c8 <HAL_SPI_MspInit+0xa8>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	f003 0308 	and.w	r3, r3, #8
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001470:	2328      	movs	r3, #40	@ 0x28
 8001472:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001474:	2302      	movs	r3, #2
 8001476:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001478:	2303      	movs	r3, #3
 800147a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	4619      	mov	r1, r3
 8001482:	4812      	ldr	r0, [pc, #72]	@ (80014cc <HAL_SPI_MspInit+0xac>)
 8001484:	f000 fd2c 	bl	8001ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001488:	2310      	movs	r3, #16
 800148a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148c:	2300      	movs	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	480c      	ldr	r0, [pc, #48]	@ (80014cc <HAL_SPI_MspInit+0xac>)
 800149c:	f000 fd20 	bl	8001ee0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80014a0:	4b0b      	ldr	r3, [pc, #44]	@ (80014d0 <HAL_SPI_MspInit+0xb0>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80014ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014b6:	4a06      	ldr	r2, [pc, #24]	@ (80014d0 <HAL_SPI_MspInit+0xb0>)
 80014b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ba:	6053      	str	r3, [r2, #4]

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80014bc:	bf00      	nop
 80014be:	3728      	adds	r7, #40	@ 0x28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40013000 	.word	0x40013000
 80014c8:	40021000 	.word	0x40021000
 80014cc:	40010c00 	.word	0x40010c00
 80014d0:	40010000 	.word	0x40010000

080014d4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014e4:	d10b      	bne.n	80014fe <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014e6:	4b08      	ldr	r3, [pc, #32]	@ (8001508 <HAL_TIM_PWM_MspInit+0x34>)
 80014e8:	69db      	ldr	r3, [r3, #28]
 80014ea:	4a07      	ldr	r2, [pc, #28]	@ (8001508 <HAL_TIM_PWM_MspInit+0x34>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	61d3      	str	r3, [r2, #28]
 80014f2:	4b05      	ldr	r3, [pc, #20]	@ (8001508 <HAL_TIM_PWM_MspInit+0x34>)
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014fe:	bf00      	nop
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000

0800150c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 0310 	add.w	r3, r7, #16
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800152a:	d117      	bne.n	800155c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152c:	4b0d      	ldr	r3, [pc, #52]	@ (8001564 <HAL_TIM_MspPostInit+0x58>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	4a0c      	ldr	r2, [pc, #48]	@ (8001564 <HAL_TIM_MspPostInit+0x58>)
 8001532:	f043 0304 	orr.w	r3, r3, #4
 8001536:	6193      	str	r3, [r2, #24]
 8001538:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_TIM_MspPostInit+0x58>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin|M2_PWM_Pin;
 8001544:	2303      	movs	r3, #3
 8001546:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001548:	2302      	movs	r3, #2
 800154a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2302      	movs	r3, #2
 800154e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001550:	f107 0310 	add.w	r3, r7, #16
 8001554:	4619      	mov	r1, r3
 8001556:	4804      	ldr	r0, [pc, #16]	@ (8001568 <HAL_TIM_MspPostInit+0x5c>)
 8001558:	f000 fcc2 	bl	8001ee0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800155c:	bf00      	nop
 800155e:	3720      	adds	r7, #32
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40021000 	.word	0x40021000
 8001568:	40010800 	.word	0x40010800

0800156c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b088      	sub	sp, #32
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a20      	ldr	r2, [pc, #128]	@ (8001608 <HAL_UART_MspInit+0x9c>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d139      	bne.n	8001600 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800158c:	4b1f      	ldr	r3, [pc, #124]	@ (800160c <HAL_UART_MspInit+0xa0>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	4a1e      	ldr	r2, [pc, #120]	@ (800160c <HAL_UART_MspInit+0xa0>)
 8001592:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001596:	6193      	str	r3, [r2, #24]
 8001598:	4b1c      	ldr	r3, [pc, #112]	@ (800160c <HAL_UART_MspInit+0xa0>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a4:	4b19      	ldr	r3, [pc, #100]	@ (800160c <HAL_UART_MspInit+0xa0>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a18      	ldr	r2, [pc, #96]	@ (800160c <HAL_UART_MspInit+0xa0>)
 80015aa:	f043 0304 	orr.w	r3, r3, #4
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b16      	ldr	r3, [pc, #88]	@ (800160c <HAL_UART_MspInit+0xa0>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f003 0304 	and.w	r3, r3, #4
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c2:	2302      	movs	r3, #2
 80015c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ca:	f107 0310 	add.w	r3, r7, #16
 80015ce:	4619      	mov	r1, r3
 80015d0:	480f      	ldr	r0, [pc, #60]	@ (8001610 <HAL_UART_MspInit+0xa4>)
 80015d2:	f000 fc85 	bl	8001ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e4:	f107 0310 	add.w	r3, r7, #16
 80015e8:	4619      	mov	r1, r3
 80015ea:	4809      	ldr	r0, [pc, #36]	@ (8001610 <HAL_UART_MspInit+0xa4>)
 80015ec:	f000 fc78 	bl	8001ee0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80015f0:	2200      	movs	r2, #0
 80015f2:	2105      	movs	r1, #5
 80015f4:	2025      	movs	r0, #37	@ 0x25
 80015f6:	f000 fb8a 	bl	8001d0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015fa:	2025      	movs	r0, #37	@ 0x25
 80015fc:	f000 fba3 	bl	8001d46 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001600:	bf00      	nop
 8001602:	3720      	adds	r7, #32
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40013800 	.word	0x40013800
 800160c:	40021000 	.word	0x40021000
 8001610:	40010800 	.word	0x40010800

08001614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <NMI_Handler+0x4>

0800161c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <HardFault_Handler+0x4>

08001624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <MemManage_Handler+0x4>

0800162c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <BusFault_Handler+0x4>

08001634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <UsageFault_Handler+0x4>

0800163c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr

08001648 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164c:	f000 fa48 	bl	8001ae0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001650:	f006 ffbc 	bl	80085cc <xTaskGetSchedulerState>
 8001654:	4603      	mov	r3, r0
 8001656:	2b01      	cmp	r3, #1
 8001658:	d001      	beq.n	800165e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800165a:	f007 fb4d 	bl	8008cf8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}

08001662 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8001666:	2080      	movs	r0, #128	@ 0x80
 8001668:	f000 fdd6 	bl	8002218 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}

08001670 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001674:	4802      	ldr	r0, [pc, #8]	@ (8001680 <USART1_IRQHandler+0x10>)
 8001676:	f002 fcb7 	bl	8003fe8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200002e8 	.word	0x200002e8

08001684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800168c:	4a14      	ldr	r2, [pc, #80]	@ (80016e0 <_sbrk+0x5c>)
 800168e:	4b15      	ldr	r3, [pc, #84]	@ (80016e4 <_sbrk+0x60>)
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001698:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <_sbrk+0x64>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d102      	bne.n	80016a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <_sbrk+0x64>)
 80016a2:	4a12      	ldr	r2, [pc, #72]	@ (80016ec <_sbrk+0x68>)
 80016a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <_sbrk+0x64>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d207      	bcs.n	80016c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b4:	f007 feb6 	bl	8009424 <__errno>
 80016b8:	4603      	mov	r3, r0
 80016ba:	220c      	movs	r2, #12
 80016bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	e009      	b.n	80016d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c4:	4b08      	ldr	r3, [pc, #32]	@ (80016e8 <_sbrk+0x64>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ca:	4b07      	ldr	r3, [pc, #28]	@ (80016e8 <_sbrk+0x64>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	4a05      	ldr	r2, [pc, #20]	@ (80016e8 <_sbrk+0x64>)
 80016d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016d6:	68fb      	ldr	r3, [r7, #12]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20005000 	.word	0x20005000
 80016e4:	00000400 	.word	0x00000400
 80016e8:	20000348 	.word	0x20000348
 80016ec:	20002748 	.word	0x20002748

080016f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016fc:	f7ff fff8 	bl	80016f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001700:	480b      	ldr	r0, [pc, #44]	@ (8001730 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001702:	490c      	ldr	r1, [pc, #48]	@ (8001734 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001704:	4a0c      	ldr	r2, [pc, #48]	@ (8001738 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001708:	e002      	b.n	8001710 <LoopCopyDataInit>

0800170a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800170a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800170c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800170e:	3304      	adds	r3, #4

08001710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001714:	d3f9      	bcc.n	800170a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001716:	4a09      	ldr	r2, [pc, #36]	@ (800173c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001718:	4c09      	ldr	r4, [pc, #36]	@ (8001740 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800171a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800171c:	e001      	b.n	8001722 <LoopFillZerobss>

0800171e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800171e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001720:	3204      	adds	r2, #4

08001722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001724:	d3fb      	bcc.n	800171e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001726:	f007 fe83 	bl	8009430 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800172a:	f7ff fb11 	bl	8000d50 <main>
  bx lr
 800172e:	4770      	bx	lr
  ldr r0, =_sdata
 8001730:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001734:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001738:	0800a338 	.word	0x0800a338
  ldr r2, =_sbss
 800173c:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001740:	20002748 	.word	0x20002748

08001744 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001744:	e7fe      	b.n	8001744 <ADC1_2_IRQHandler>
	...

08001748 <DC_Control>:


// A function for controlling a single motor. It accepts a structure
// describing a specific motor and acceleration as input.

void DC_Control(DC_Motor *Motor, int8_t acceleration){
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(Motor->StbyPort, Motor->StbyPin, GPIO_PIN_SET);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6918      	ldr	r0, [r3, #16]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	889b      	ldrh	r3, [r3, #4]
 800175c:	2201      	movs	r2, #1
 800175e:	4619      	mov	r1, r3
 8001760:	f000 fd42 	bl	80021e8 <HAL_GPIO_WritePin>

	static float accelStep =  MotorStep;
	int32_t accelPWM = (int32_t)(accelStep*(float)acceleration);
 8001764:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fa5f 	bl	8000c2c <__aeabi_i2f>
 800176e:	4602      	mov	r2, r0
 8001770:	4b1e      	ldr	r3, [pc, #120]	@ (80017ec <DC_Control+0xa4>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4619      	mov	r1, r3
 8001776:	4610      	mov	r0, r2
 8001778:	f7fe fcfc 	bl	8000174 <__aeabi_fmul>
 800177c:	4603      	mov	r3, r0
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff faa8 	bl	8000cd4 <__aeabi_f2iz>
 8001784:	4603      	mov	r3, r0
 8001786:	60fb      	str	r3, [r7, #12]
	//  
		if(accelPWM<0){
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	da15      	bge.n	80017ba <DC_Control+0x72>
			HAL_GPIO_WritePin(Motor->PortIn1, Motor->PinIn1, GPIO_PIN_RESET);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6898      	ldr	r0, [r3, #8]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	881b      	ldrh	r3, [r3, #0]
 8001796:	2200      	movs	r2, #0
 8001798:	4619      	mov	r1, r3
 800179a:	f000 fd25 	bl	80021e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor->PortIn2, Motor->PinIn2, GPIO_PIN_SET);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68d8      	ldr	r0, [r3, #12]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	885b      	ldrh	r3, [r3, #2]
 80017a6:	2201      	movs	r2, #1
 80017a8:	4619      	mov	r1, r3
 80017aa:	f000 fd1d 	bl	80021e8 <HAL_GPIO_WritePin>
			*(Motor->pwm_register_ptr) = -accelPWM;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	425a      	negs	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	601a      	str	r2, [r3, #0]
		else {
			HAL_GPIO_WritePin(Motor->PortIn1, Motor->PinIn1, GPIO_PIN_SET);
			HAL_GPIO_WritePin(Motor->PortIn2, Motor->PinIn2, GPIO_PIN_RESET);
			*(Motor->pwm_register_ptr) = accelPWM;
		}
}
 80017b8:	e013      	b.n	80017e2 <DC_Control+0x9a>
			HAL_GPIO_WritePin(Motor->PortIn1, Motor->PinIn1, GPIO_PIN_SET);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6898      	ldr	r0, [r3, #8]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	881b      	ldrh	r3, [r3, #0]
 80017c2:	2201      	movs	r2, #1
 80017c4:	4619      	mov	r1, r3
 80017c6:	f000 fd0f 	bl	80021e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor->PortIn2, Motor->PinIn2, GPIO_PIN_RESET);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68d8      	ldr	r0, [r3, #12]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	885b      	ldrh	r3, [r3, #2]
 80017d2:	2200      	movs	r2, #0
 80017d4:	4619      	mov	r1, r3
 80017d6:	f000 fd07 	bl	80021e8 <HAL_GPIO_WritePin>
			*(Motor->pwm_register_ptr) = accelPWM;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	601a      	str	r2, [r3, #0]
}
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000004 	.word	0x20000004

080017f0 <Engine_Control>:
 * The motor control function accepts a byte as input that controls the motor.
 * This byte is a global variable that can be changed in various ways.
 * In my case, in the console or after receiving a command from LoRa.
 * Implements smooth motor acceleration.
 */
void Engine_Control(int8_t acceleration, DC_Motor *Motor1, DC_Motor *Motor2){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
 80017fc:	73fb      	strb	r3, [r7, #15]
	static int8_t CurrentAcceleration = 0;
	int16_t tmp = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	82fb      	strh	r3, [r7, #22]
	tmp = CurrentAcceleration - acceleration;
 8001802:	4b15      	ldr	r3, [pc, #84]	@ (8001858 <Engine_Control+0x68>)
 8001804:	f993 3000 	ldrsb.w	r3, [r3]
 8001808:	461a      	mov	r2, r3
 800180a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800180e:	b21b      	sxth	r3, r3
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	82fb      	strh	r3, [r7, #22]
	CurrentAcceleration += AccelerationIncr(tmp);
 8001814:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001818:	4618      	mov	r0, r3
 800181a:	f000 f81f 	bl	800185c <AccelerationIncr>
 800181e:	4603      	mov	r3, r0
 8001820:	b2da      	uxtb	r2, r3
 8001822:	4b0d      	ldr	r3, [pc, #52]	@ (8001858 <Engine_Control+0x68>)
 8001824:	f993 3000 	ldrsb.w	r3, [r3]
 8001828:	b2db      	uxtb	r3, r3
 800182a:	4413      	add	r3, r2
 800182c:	b2db      	uxtb	r3, r3
 800182e:	b25a      	sxtb	r2, r3
 8001830:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <Engine_Control+0x68>)
 8001832:	701a      	strb	r2, [r3, #0]
	DC_Control(Motor1, CurrentAcceleration);
 8001834:	4b08      	ldr	r3, [pc, #32]	@ (8001858 <Engine_Control+0x68>)
 8001836:	f993 3000 	ldrsb.w	r3, [r3]
 800183a:	4619      	mov	r1, r3
 800183c:	68b8      	ldr	r0, [r7, #8]
 800183e:	f7ff ff83 	bl	8001748 <DC_Control>
	DC_Control(Motor2, CurrentAcceleration);
 8001842:	4b05      	ldr	r3, [pc, #20]	@ (8001858 <Engine_Control+0x68>)
 8001844:	f993 3000 	ldrsb.w	r3, [r3]
 8001848:	4619      	mov	r1, r3
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f7ff ff7c 	bl	8001748 <DC_Control>
}
 8001850:	bf00      	nop
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	2000034c 	.word	0x2000034c

0800185c <AccelerationIncr>:

/*
 *        .
 *    1   .
 */
int8_t AccelerationIncr(int16_t tmp){
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	80fb      	strh	r3, [r7, #6]
	if(tmp < 0){
 8001866:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800186a:	2b00      	cmp	r3, #0
 800186c:	da06      	bge.n	800187c <AccelerationIncr+0x20>
		if(tmp < -1){
 800186e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001876:	da08      	bge.n	800188a <AccelerationIncr+0x2e>
			return  2;
 8001878:	2302      	movs	r3, #2
 800187a:	e007      	b.n	800188c <AccelerationIncr+0x30>
		}
	}
	else {
		if(tmp > 0){
 800187c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001880:	2b00      	cmp	r3, #0
 8001882:	dd02      	ble.n	800188a <AccelerationIncr+0x2e>
			return  -2;
 8001884:	f06f 0301 	mvn.w	r3, #1
 8001888:	e000      	b.n	800188c <AccelerationIncr+0x30>
		}
	}
	return 0;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
	...

08001898 <HAL_GPIO_EXTI_Callback>:
//       
uint8_t BatteryStatus = 0;

//        .
//    (DMA   )
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	80fb      	strh	r3, [r7, #6]
//	IT_GPIO_Handl(GPIO_Pin);
	if(GPIO_Pin == DIO0_Pin){
 80018a2:	88fb      	ldrh	r3, [r7, #6]
 80018a4:	2b80      	cmp	r3, #128	@ 0x80
 80018a6:	d116      	bne.n	80018d6 <HAL_GPIO_EXTI_Callback+0x3e>
		BaseType_t xHigherPriorityTaskWoken;
		xSemaphoreGiveFromISR(SemDMA_LoRaHandle,&xHigherPriorityTaskWoken);
 80018a8:	4b0d      	ldr	r3, [pc, #52]	@ (80018e0 <HAL_GPIO_EXTI_Callback+0x48>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f107 020c 	add.w	r2, r7, #12
 80018b0:	4611      	mov	r1, r2
 80018b2:	4618      	mov	r0, r3
 80018b4:	f005 fa86 	bl	8006dc4 <xQueueGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d007      	beq.n	80018ce <HAL_GPIO_EXTI_Callback+0x36>
 80018be:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <HAL_GPIO_EXTI_Callback+0x4c>)
 80018c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	f3bf 8f4f 	dsb	sy
 80018ca:	f3bf 8f6f 	isb	sy
//		RxContLoRaCmplV2(&hspi1);
		RxContLoRaCmpl(ComArr1, &hspi1);
 80018ce:	4906      	ldr	r1, [pc, #24]	@ (80018e8 <HAL_GPIO_EXTI_Callback+0x50>)
 80018d0:	4806      	ldr	r0, [pc, #24]	@ (80018ec <HAL_GPIO_EXTI_Callback+0x54>)
 80018d2:	f003 f949 	bl	8004b68 <RxContLoRaCmpl>
		//      ?
	}

}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000344 	.word	0x20000344
 80018e4:	e000ed04 	.word	0xe000ed04
 80018e8:	20000248 	.word	0x20000248
 80018ec:	20000368 	.word	0x20000368

080018f0 <CalcRxCommands>:
//}


//  RxContLoRaCmplV2   ComArr1  
//          .
void CalcRxCommands(){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	static int32_t BufComArr1;

	BufComArr1 = (int8_t) ComArr1[ACCELER];
 80018f4:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <CalcRxCommands+0x98>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b25b      	sxtb	r3, r3
 80018fa:	461a      	mov	r2, r3
 80018fc:	4b23      	ldr	r3, [pc, #140]	@ (800198c <CalcRxCommands+0x9c>)
 80018fe:	601a      	str	r2, [r3, #0]
	CheckRange(&BufComArr1, &Acceleration);
 8001900:	4923      	ldr	r1, [pc, #140]	@ (8001990 <CalcRxCommands+0xa0>)
 8001902:	4822      	ldr	r0, [pc, #136]	@ (800198c <CalcRxCommands+0x9c>)
 8001904:	f000 f854 	bl	80019b0 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[STEER_TURN] + (int8_t)ComArr1[STEER_TRIM]);
 8001908:	4b1f      	ldr	r3, [pc, #124]	@ (8001988 <CalcRxCommands+0x98>)
 800190a:	785b      	ldrb	r3, [r3, #1]
 800190c:	b25b      	sxtb	r3, r3
 800190e:	461a      	mov	r2, r3
 8001910:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <CalcRxCommands+0x98>)
 8001912:	791b      	ldrb	r3, [r3, #4]
 8001914:	b25b      	sxtb	r3, r3
 8001916:	4413      	add	r3, r2
 8001918:	4a1c      	ldr	r2, [pc, #112]	@ (800198c <CalcRxCommands+0x9c>)
 800191a:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &SteerTurn);
 800191c:	491d      	ldr	r1, [pc, #116]	@ (8001994 <CalcRxCommands+0xa4>)
 800191e:	481b      	ldr	r0, [pc, #108]	@ (800198c <CalcRxCommands+0x9c>)
 8001920:	f000 f846 	bl	80019b0 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[CAM_HORIZONT] + (int8_t)ComArr1[CAM_TRIM_HORIZ]);
 8001924:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <CalcRxCommands+0x98>)
 8001926:	789b      	ldrb	r3, [r3, #2]
 8001928:	b25b      	sxtb	r3, r3
 800192a:	461a      	mov	r2, r3
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <CalcRxCommands+0x98>)
 800192e:	795b      	ldrb	r3, [r3, #5]
 8001930:	b25b      	sxtb	r3, r3
 8001932:	4413      	add	r3, r2
 8001934:	4a15      	ldr	r2, [pc, #84]	@ (800198c <CalcRxCommands+0x9c>)
 8001936:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &CamHorizont);
 8001938:	4917      	ldr	r1, [pc, #92]	@ (8001998 <CalcRxCommands+0xa8>)
 800193a:	4814      	ldr	r0, [pc, #80]	@ (800198c <CalcRxCommands+0x9c>)
 800193c:	f000 f838 	bl	80019b0 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[CAM_VERTICAL] + (int8_t)ComArr1[CAM_TRIM_VERT]);
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <CalcRxCommands+0x98>)
 8001942:	78db      	ldrb	r3, [r3, #3]
 8001944:	b25b      	sxtb	r3, r3
 8001946:	461a      	mov	r2, r3
 8001948:	4b0f      	ldr	r3, [pc, #60]	@ (8001988 <CalcRxCommands+0x98>)
 800194a:	799b      	ldrb	r3, [r3, #6]
 800194c:	b25b      	sxtb	r3, r3
 800194e:	4413      	add	r3, r2
 8001950:	4a0e      	ldr	r2, [pc, #56]	@ (800198c <CalcRxCommands+0x9c>)
 8001952:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &CamVertical);
 8001954:	4911      	ldr	r1, [pc, #68]	@ (800199c <CalcRxCommands+0xac>)
 8001956:	480d      	ldr	r0, [pc, #52]	@ (800198c <CalcRxCommands+0x9c>)
 8001958:	f000 f82a 	bl	80019b0 <CheckRange>

	HeadLights = (int8_t)ComArr1[HEADLIGHTS];
 800195c:	4b0a      	ldr	r3, [pc, #40]	@ (8001988 <CalcRxCommands+0x98>)
 800195e:	79db      	ldrb	r3, [r3, #7]
 8001960:	b25a      	sxtb	r2, r3
 8001962:	4b0f      	ldr	r3, [pc, #60]	@ (80019a0 <CalcRxCommands+0xb0>)
 8001964:	701a      	strb	r2, [r3, #0]
	Load1 = (int8_t)ComArr1[LOAD1];
 8001966:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <CalcRxCommands+0x98>)
 8001968:	7a1b      	ldrb	r3, [r3, #8]
 800196a:	b25a      	sxtb	r2, r3
 800196c:	4b0d      	ldr	r3, [pc, #52]	@ (80019a4 <CalcRxCommands+0xb4>)
 800196e:	701a      	strb	r2, [r3, #0]
	Load2 = (int8_t)ComArr1[LOAD2];
 8001970:	4b05      	ldr	r3, [pc, #20]	@ (8001988 <CalcRxCommands+0x98>)
 8001972:	7a5b      	ldrb	r3, [r3, #9]
 8001974:	b25a      	sxtb	r2, r3
 8001976:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <CalcRxCommands+0xb8>)
 8001978:	701a      	strb	r2, [r3, #0]
	CamHome = (int8_t)ComArr1[CAM_HOME];
 800197a:	4b03      	ldr	r3, [pc, #12]	@ (8001988 <CalcRxCommands+0x98>)
 800197c:	7a9b      	ldrb	r3, [r3, #10]
 800197e:	b25a      	sxtb	r2, r3
 8001980:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <CalcRxCommands+0xbc>)
 8001982:	701a      	strb	r2, [r3, #0]


}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000368 	.word	0x20000368
 800198c:	20000360 	.word	0x20000360
 8001990:	2000034d 	.word	0x2000034d
 8001994:	2000034e 	.word	0x2000034e
 8001998:	2000034f 	.word	0x2000034f
 800199c:	20000350 	.word	0x20000350
 80019a0:	20000351 	.word	0x20000351
 80019a4:	20000352 	.word	0x20000352
 80019a8:	20000353 	.word	0x20000353
 80019ac:	20000354 	.word	0x20000354

080019b0 <CheckRange>:

//    (int8_t)
// BufComArr1  
// Command  .
void CheckRange(int32_t *BufComArr1, int8_t *Command){
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
	int32_t value = *BufComArr1;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	60fb      	str	r3, [r7, #12]
	if(value > 127){
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80019c4:	dd03      	ble.n	80019ce <CheckRange+0x1e>
		*Command = 127;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	227f      	movs	r2, #127	@ 0x7f
 80019ca:	701a      	strb	r2, [r3, #0]
		if(value < -127){
			*Command = -127;
		}
		else *Command = (int8_t)value;
	}
}
 80019cc:	e00b      	b.n	80019e6 <CheckRange+0x36>
		if(value < -127){
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 80019d4:	da03      	bge.n	80019de <CheckRange+0x2e>
			*Command = -127;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	2281      	movs	r2, #129	@ 0x81
 80019da:	701a      	strb	r2, [r3, #0]
}
 80019dc:	e003      	b.n	80019e6 <CheckRange+0x36>
		else *Command = (int8_t)value;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	b25a      	sxtb	r2, r3
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	701a      	strb	r2, [r3, #0]
}
 80019e6:	bf00      	nop
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr

080019f0 <ZeroCommArr>:
}
 */


//    .
void ZeroCommArr(){
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
	int8_t Zero = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	71fb      	strb	r3, [r7, #7]

	Acceleration = Zero;
 80019fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001a34 <ZeroCommArr+0x44>)
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	7013      	strb	r3, [r2, #0]
	SteerTurn 	= Zero;
 8001a00:	4a0d      	ldr	r2, [pc, #52]	@ (8001a38 <ZeroCommArr+0x48>)
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	7013      	strb	r3, [r2, #0]
	CamHorizont = Zero;
 8001a06:	4a0d      	ldr	r2, [pc, #52]	@ (8001a3c <ZeroCommArr+0x4c>)
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	7013      	strb	r3, [r2, #0]
	CamVertical	= Zero;
 8001a0c:	4a0c      	ldr	r2, [pc, #48]	@ (8001a40 <ZeroCommArr+0x50>)
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	7013      	strb	r3, [r2, #0]
	HeadLights	= Zero;
 8001a12:	4a0c      	ldr	r2, [pc, #48]	@ (8001a44 <ZeroCommArr+0x54>)
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	7013      	strb	r3, [r2, #0]
	Load1		= Zero;
 8001a18:	4a0b      	ldr	r2, [pc, #44]	@ (8001a48 <ZeroCommArr+0x58>)
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	7013      	strb	r3, [r2, #0]
	Load2		= Zero;
 8001a1e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a4c <ZeroCommArr+0x5c>)
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	7013      	strb	r3, [r2, #0]
	CamHome		= Zero;
 8001a24:	4a0a      	ldr	r2, [pc, #40]	@ (8001a50 <ZeroCommArr+0x60>)
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	7013      	strb	r3, [r2, #0]
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr
 8001a34:	2000034d 	.word	0x2000034d
 8001a38:	2000034e 	.word	0x2000034e
 8001a3c:	2000034f 	.word	0x2000034f
 8001a40:	20000350 	.word	0x20000350
 8001a44:	20000351 	.word	0x20000351
 8001a48:	20000352 	.word	0x20000352
 8001a4c:	20000353 	.word	0x20000353
 8001a50:	20000354 	.word	0x20000354

08001a54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a58:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <HAL_Init+0x28>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a07      	ldr	r2, [pc, #28]	@ (8001a7c <HAL_Init+0x28>)
 8001a5e:	f043 0310 	orr.w	r3, r3, #16
 8001a62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a64:	2003      	movs	r0, #3
 8001a66:	f000 f947 	bl	8001cf8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a6a:	200f      	movs	r0, #15
 8001a6c:	f000 f808 	bl	8001a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a70:	f7ff fc9e 	bl	80013b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40022000 	.word	0x40022000

08001a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a88:	4b12      	ldr	r3, [pc, #72]	@ (8001ad4 <HAL_InitTick+0x54>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <HAL_InitTick+0x58>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f95f 	bl	8001d62 <HAL_SYSTICK_Config>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e00e      	b.n	8001acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b0f      	cmp	r3, #15
 8001ab2:	d80a      	bhi.n	8001aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8001abc:	f000 f927 	bl	8001d0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac0:	4a06      	ldr	r2, [pc, #24]	@ (8001adc <HAL_InitTick+0x5c>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e000      	b.n	8001acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	2000000c 	.word	0x2000000c
 8001adc:	20000008 	.word	0x20000008

08001ae0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <HAL_IncTick+0x1c>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b05      	ldr	r3, [pc, #20]	@ (8001b00 <HAL_IncTick+0x20>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4413      	add	r3, r2
 8001af0:	4a03      	ldr	r2, [pc, #12]	@ (8001b00 <HAL_IncTick+0x20>)
 8001af2:	6013      	str	r3, [r2, #0]
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr
 8001afc:	2000000c 	.word	0x2000000c
 8001b00:	20000364 	.word	0x20000364

08001b04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return uwTick;
 8001b08:	4b02      	ldr	r3, [pc, #8]	@ (8001b14 <HAL_GetTick+0x10>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	20000364 	.word	0x20000364

08001b18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b20:	f7ff fff0 	bl	8001b04 <HAL_GetTick>
 8001b24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b30:	d005      	beq.n	8001b3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b32:	4b0a      	ldr	r3, [pc, #40]	@ (8001b5c <HAL_Delay+0x44>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	461a      	mov	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b3e:	bf00      	nop
 8001b40:	f7ff ffe0 	bl	8001b04 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d8f7      	bhi.n	8001b40 <HAL_Delay+0x28>
  {
  }
}
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	2000000c 	.word	0x2000000c

08001b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b76:	68ba      	ldr	r2, [r7, #8]
 8001b78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b92:	4a04      	ldr	r2, [pc, #16]	@ (8001ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	60d3      	str	r3, [r2, #12]
}
 8001b98:	bf00      	nop
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bac:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	0a1b      	lsrs	r3, r3, #8
 8001bb2:	f003 0307 	and.w	r3, r3, #7
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	db0b      	blt.n	8001bee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	f003 021f 	and.w	r2, r3, #31
 8001bdc:	4906      	ldr	r1, [pc, #24]	@ (8001bf8 <__NVIC_EnableIRQ+0x34>)
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	095b      	lsrs	r3, r3, #5
 8001be4:	2001      	movs	r0, #1
 8001be6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr
 8001bf8:	e000e100 	.word	0xe000e100

08001bfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	6039      	str	r1, [r7, #0]
 8001c06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	db0a      	blt.n	8001c26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	490c      	ldr	r1, [pc, #48]	@ (8001c48 <__NVIC_SetPriority+0x4c>)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	0112      	lsls	r2, r2, #4
 8001c1c:	b2d2      	uxtb	r2, r2
 8001c1e:	440b      	add	r3, r1
 8001c20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c24:	e00a      	b.n	8001c3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	b2da      	uxtb	r2, r3
 8001c2a:	4908      	ldr	r1, [pc, #32]	@ (8001c4c <__NVIC_SetPriority+0x50>)
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	3b04      	subs	r3, #4
 8001c34:	0112      	lsls	r2, r2, #4
 8001c36:	b2d2      	uxtb	r2, r2
 8001c38:	440b      	add	r3, r1
 8001c3a:	761a      	strb	r2, [r3, #24]
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000e100 	.word	0xe000e100
 8001c4c:	e000ed00 	.word	0xe000ed00

08001c50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b089      	sub	sp, #36	@ 0x24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f003 0307 	and.w	r3, r3, #7
 8001c62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	f1c3 0307 	rsb	r3, r3, #7
 8001c6a:	2b04      	cmp	r3, #4
 8001c6c:	bf28      	it	cs
 8001c6e:	2304      	movcs	r3, #4
 8001c70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	3304      	adds	r3, #4
 8001c76:	2b06      	cmp	r3, #6
 8001c78:	d902      	bls.n	8001c80 <NVIC_EncodePriority+0x30>
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	3b03      	subs	r3, #3
 8001c7e:	e000      	b.n	8001c82 <NVIC_EncodePriority+0x32>
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c84:	f04f 32ff 	mov.w	r2, #4294967295
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	43da      	mvns	r2, r3
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	401a      	ands	r2, r3
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c98:	f04f 31ff 	mov.w	r1, #4294967295
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca2:	43d9      	mvns	r1, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca8:	4313      	orrs	r3, r2
         );
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3724      	adds	r7, #36	@ 0x24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr

08001cb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cc4:	d301      	bcc.n	8001cca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e00f      	b.n	8001cea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cca:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf4 <SysTick_Config+0x40>)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	3b01      	subs	r3, #1
 8001cd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cd2:	210f      	movs	r1, #15
 8001cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd8:	f7ff ff90 	bl	8001bfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cdc:	4b05      	ldr	r3, [pc, #20]	@ (8001cf4 <SysTick_Config+0x40>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ce2:	4b04      	ldr	r3, [pc, #16]	@ (8001cf4 <SysTick_Config+0x40>)
 8001ce4:	2207      	movs	r2, #7
 8001ce6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	e000e010 	.word	0xe000e010

08001cf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f7ff ff2d 	bl	8001b60 <__NVIC_SetPriorityGrouping>
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b086      	sub	sp, #24
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	4603      	mov	r3, r0
 8001d16:	60b9      	str	r1, [r7, #8]
 8001d18:	607a      	str	r2, [r7, #4]
 8001d1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d20:	f7ff ff42 	bl	8001ba8 <__NVIC_GetPriorityGrouping>
 8001d24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	68b9      	ldr	r1, [r7, #8]
 8001d2a:	6978      	ldr	r0, [r7, #20]
 8001d2c:	f7ff ff90 	bl	8001c50 <NVIC_EncodePriority>
 8001d30:	4602      	mov	r2, r0
 8001d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d36:	4611      	mov	r1, r2
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff ff5f 	bl	8001bfc <__NVIC_SetPriority>
}
 8001d3e:	bf00      	nop
 8001d40:	3718      	adds	r7, #24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b082      	sub	sp, #8
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff ff35 	bl	8001bc4 <__NVIC_EnableIRQ>
}
 8001d5a:	bf00      	nop
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f7ff ffa2 	bl	8001cb4 <SysTick_Config>
 8001d70:	4603      	mov	r3, r0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b085      	sub	sp, #20
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d008      	beq.n	8001da4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2204      	movs	r2, #4
 8001d96:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e020      	b.n	8001de6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 020e 	bic.w	r2, r2, #14
 8001db2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f022 0201 	bic.w	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dcc:	2101      	movs	r1, #1
 8001dce:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d005      	beq.n	8001e14 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2204      	movs	r2, #4
 8001e0c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	73fb      	strb	r3, [r7, #15]
 8001e12:	e051      	b.n	8001eb8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 020e 	bic.w	r2, r2, #14
 8001e22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0201 	bic.w	r2, r2, #1
 8001e32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a22      	ldr	r2, [pc, #136]	@ (8001ec4 <HAL_DMA_Abort_IT+0xd4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d029      	beq.n	8001e92 <HAL_DMA_Abort_IT+0xa2>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a21      	ldr	r2, [pc, #132]	@ (8001ec8 <HAL_DMA_Abort_IT+0xd8>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d022      	beq.n	8001e8e <HAL_DMA_Abort_IT+0x9e>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a1f      	ldr	r2, [pc, #124]	@ (8001ecc <HAL_DMA_Abort_IT+0xdc>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d01a      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x98>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed0 <HAL_DMA_Abort_IT+0xe0>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d012      	beq.n	8001e82 <HAL_DMA_Abort_IT+0x92>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a1c      	ldr	r2, [pc, #112]	@ (8001ed4 <HAL_DMA_Abort_IT+0xe4>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d00a      	beq.n	8001e7c <HAL_DMA_Abort_IT+0x8c>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ed8 <HAL_DMA_Abort_IT+0xe8>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d102      	bne.n	8001e76 <HAL_DMA_Abort_IT+0x86>
 8001e70:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001e74:	e00e      	b.n	8001e94 <HAL_DMA_Abort_IT+0xa4>
 8001e76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e7a:	e00b      	b.n	8001e94 <HAL_DMA_Abort_IT+0xa4>
 8001e7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e80:	e008      	b.n	8001e94 <HAL_DMA_Abort_IT+0xa4>
 8001e82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e86:	e005      	b.n	8001e94 <HAL_DMA_Abort_IT+0xa4>
 8001e88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e8c:	e002      	b.n	8001e94 <HAL_DMA_Abort_IT+0xa4>
 8001e8e:	2310      	movs	r3, #16
 8001e90:	e000      	b.n	8001e94 <HAL_DMA_Abort_IT+0xa4>
 8001e92:	2301      	movs	r3, #1
 8001e94:	4a11      	ldr	r2, [pc, #68]	@ (8001edc <HAL_DMA_Abort_IT+0xec>)
 8001e96:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	4798      	blx	r3
    } 
  }
  return status;
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40020008 	.word	0x40020008
 8001ec8:	4002001c 	.word	0x4002001c
 8001ecc:	40020030 	.word	0x40020030
 8001ed0:	40020044 	.word	0x40020044
 8001ed4:	40020058 	.word	0x40020058
 8001ed8:	4002006c 	.word	0x4002006c
 8001edc:	40020000 	.word	0x40020000

08001ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b08b      	sub	sp, #44	@ 0x2c
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eea:	2300      	movs	r3, #0
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ef2:	e169      	b.n	80021c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	69fa      	ldr	r2, [r7, #28]
 8001f04:	4013      	ands	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	f040 8158 	bne.w	80021c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	4a9a      	ldr	r2, [pc, #616]	@ (8002180 <HAL_GPIO_Init+0x2a0>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d05e      	beq.n	8001fda <HAL_GPIO_Init+0xfa>
 8001f1c:	4a98      	ldr	r2, [pc, #608]	@ (8002180 <HAL_GPIO_Init+0x2a0>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d875      	bhi.n	800200e <HAL_GPIO_Init+0x12e>
 8001f22:	4a98      	ldr	r2, [pc, #608]	@ (8002184 <HAL_GPIO_Init+0x2a4>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d058      	beq.n	8001fda <HAL_GPIO_Init+0xfa>
 8001f28:	4a96      	ldr	r2, [pc, #600]	@ (8002184 <HAL_GPIO_Init+0x2a4>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d86f      	bhi.n	800200e <HAL_GPIO_Init+0x12e>
 8001f2e:	4a96      	ldr	r2, [pc, #600]	@ (8002188 <HAL_GPIO_Init+0x2a8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d052      	beq.n	8001fda <HAL_GPIO_Init+0xfa>
 8001f34:	4a94      	ldr	r2, [pc, #592]	@ (8002188 <HAL_GPIO_Init+0x2a8>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d869      	bhi.n	800200e <HAL_GPIO_Init+0x12e>
 8001f3a:	4a94      	ldr	r2, [pc, #592]	@ (800218c <HAL_GPIO_Init+0x2ac>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d04c      	beq.n	8001fda <HAL_GPIO_Init+0xfa>
 8001f40:	4a92      	ldr	r2, [pc, #584]	@ (800218c <HAL_GPIO_Init+0x2ac>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d863      	bhi.n	800200e <HAL_GPIO_Init+0x12e>
 8001f46:	4a92      	ldr	r2, [pc, #584]	@ (8002190 <HAL_GPIO_Init+0x2b0>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d046      	beq.n	8001fda <HAL_GPIO_Init+0xfa>
 8001f4c:	4a90      	ldr	r2, [pc, #576]	@ (8002190 <HAL_GPIO_Init+0x2b0>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d85d      	bhi.n	800200e <HAL_GPIO_Init+0x12e>
 8001f52:	2b12      	cmp	r3, #18
 8001f54:	d82a      	bhi.n	8001fac <HAL_GPIO_Init+0xcc>
 8001f56:	2b12      	cmp	r3, #18
 8001f58:	d859      	bhi.n	800200e <HAL_GPIO_Init+0x12e>
 8001f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f60 <HAL_GPIO_Init+0x80>)
 8001f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f60:	08001fdb 	.word	0x08001fdb
 8001f64:	08001fb5 	.word	0x08001fb5
 8001f68:	08001fc7 	.word	0x08001fc7
 8001f6c:	08002009 	.word	0x08002009
 8001f70:	0800200f 	.word	0x0800200f
 8001f74:	0800200f 	.word	0x0800200f
 8001f78:	0800200f 	.word	0x0800200f
 8001f7c:	0800200f 	.word	0x0800200f
 8001f80:	0800200f 	.word	0x0800200f
 8001f84:	0800200f 	.word	0x0800200f
 8001f88:	0800200f 	.word	0x0800200f
 8001f8c:	0800200f 	.word	0x0800200f
 8001f90:	0800200f 	.word	0x0800200f
 8001f94:	0800200f 	.word	0x0800200f
 8001f98:	0800200f 	.word	0x0800200f
 8001f9c:	0800200f 	.word	0x0800200f
 8001fa0:	0800200f 	.word	0x0800200f
 8001fa4:	08001fbd 	.word	0x08001fbd
 8001fa8:	08001fd1 	.word	0x08001fd1
 8001fac:	4a79      	ldr	r2, [pc, #484]	@ (8002194 <HAL_GPIO_Init+0x2b4>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d013      	beq.n	8001fda <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fb2:	e02c      	b.n	800200e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	623b      	str	r3, [r7, #32]
          break;
 8001fba:	e029      	b.n	8002010 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	3304      	adds	r3, #4
 8001fc2:	623b      	str	r3, [r7, #32]
          break;
 8001fc4:	e024      	b.n	8002010 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	3308      	adds	r3, #8
 8001fcc:	623b      	str	r3, [r7, #32]
          break;
 8001fce:	e01f      	b.n	8002010 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	330c      	adds	r3, #12
 8001fd6:	623b      	str	r3, [r7, #32]
          break;
 8001fd8:	e01a      	b.n	8002010 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d102      	bne.n	8001fe8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fe2:	2304      	movs	r3, #4
 8001fe4:	623b      	str	r3, [r7, #32]
          break;
 8001fe6:	e013      	b.n	8002010 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d105      	bne.n	8001ffc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ff0:	2308      	movs	r3, #8
 8001ff2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69fa      	ldr	r2, [r7, #28]
 8001ff8:	611a      	str	r2, [r3, #16]
          break;
 8001ffa:	e009      	b.n	8002010 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ffc:	2308      	movs	r3, #8
 8001ffe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69fa      	ldr	r2, [r7, #28]
 8002004:	615a      	str	r2, [r3, #20]
          break;
 8002006:	e003      	b.n	8002010 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002008:	2300      	movs	r3, #0
 800200a:	623b      	str	r3, [r7, #32]
          break;
 800200c:	e000      	b.n	8002010 <HAL_GPIO_Init+0x130>
          break;
 800200e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	2bff      	cmp	r3, #255	@ 0xff
 8002014:	d801      	bhi.n	800201a <HAL_GPIO_Init+0x13a>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	e001      	b.n	800201e <HAL_GPIO_Init+0x13e>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	3304      	adds	r3, #4
 800201e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	2bff      	cmp	r3, #255	@ 0xff
 8002024:	d802      	bhi.n	800202c <HAL_GPIO_Init+0x14c>
 8002026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	e002      	b.n	8002032 <HAL_GPIO_Init+0x152>
 800202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202e:	3b08      	subs	r3, #8
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	210f      	movs	r1, #15
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	fa01 f303 	lsl.w	r3, r1, r3
 8002040:	43db      	mvns	r3, r3
 8002042:	401a      	ands	r2, r3
 8002044:	6a39      	ldr	r1, [r7, #32]
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	fa01 f303 	lsl.w	r3, r1, r3
 800204c:	431a      	orrs	r2, r3
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 80b1 	beq.w	80021c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002060:	4b4d      	ldr	r3, [pc, #308]	@ (8002198 <HAL_GPIO_Init+0x2b8>)
 8002062:	699b      	ldr	r3, [r3, #24]
 8002064:	4a4c      	ldr	r2, [pc, #304]	@ (8002198 <HAL_GPIO_Init+0x2b8>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	6193      	str	r3, [r2, #24]
 800206c:	4b4a      	ldr	r3, [pc, #296]	@ (8002198 <HAL_GPIO_Init+0x2b8>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	f003 0301 	and.w	r3, r3, #1
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002078:	4a48      	ldr	r2, [pc, #288]	@ (800219c <HAL_GPIO_Init+0x2bc>)
 800207a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207c:	089b      	lsrs	r3, r3, #2
 800207e:	3302      	adds	r3, #2
 8002080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002084:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002088:	f003 0303 	and.w	r3, r3, #3
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	220f      	movs	r2, #15
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43db      	mvns	r3, r3
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	4013      	ands	r3, r2
 800209a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a40      	ldr	r2, [pc, #256]	@ (80021a0 <HAL_GPIO_Init+0x2c0>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d013      	beq.n	80020cc <HAL_GPIO_Init+0x1ec>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a3f      	ldr	r2, [pc, #252]	@ (80021a4 <HAL_GPIO_Init+0x2c4>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d00d      	beq.n	80020c8 <HAL_GPIO_Init+0x1e8>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a3e      	ldr	r2, [pc, #248]	@ (80021a8 <HAL_GPIO_Init+0x2c8>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d007      	beq.n	80020c4 <HAL_GPIO_Init+0x1e4>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a3d      	ldr	r2, [pc, #244]	@ (80021ac <HAL_GPIO_Init+0x2cc>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d101      	bne.n	80020c0 <HAL_GPIO_Init+0x1e0>
 80020bc:	2303      	movs	r3, #3
 80020be:	e006      	b.n	80020ce <HAL_GPIO_Init+0x1ee>
 80020c0:	2304      	movs	r3, #4
 80020c2:	e004      	b.n	80020ce <HAL_GPIO_Init+0x1ee>
 80020c4:	2302      	movs	r3, #2
 80020c6:	e002      	b.n	80020ce <HAL_GPIO_Init+0x1ee>
 80020c8:	2301      	movs	r3, #1
 80020ca:	e000      	b.n	80020ce <HAL_GPIO_Init+0x1ee>
 80020cc:	2300      	movs	r3, #0
 80020ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020d0:	f002 0203 	and.w	r2, r2, #3
 80020d4:	0092      	lsls	r2, r2, #2
 80020d6:	4093      	lsls	r3, r2
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	4313      	orrs	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020de:	492f      	ldr	r1, [pc, #188]	@ (800219c <HAL_GPIO_Init+0x2bc>)
 80020e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e2:	089b      	lsrs	r3, r3, #2
 80020e4:	3302      	adds	r3, #2
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d006      	beq.n	8002106 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020f8:	4b2d      	ldr	r3, [pc, #180]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	492c      	ldr	r1, [pc, #176]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	608b      	str	r3, [r1, #8]
 8002104:	e006      	b.n	8002114 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002106:	4b2a      	ldr	r3, [pc, #168]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	43db      	mvns	r3, r3
 800210e:	4928      	ldr	r1, [pc, #160]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002110:	4013      	ands	r3, r2
 8002112:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d006      	beq.n	800212e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002120:	4b23      	ldr	r3, [pc, #140]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	4922      	ldr	r1, [pc, #136]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	4313      	orrs	r3, r2
 800212a:	60cb      	str	r3, [r1, #12]
 800212c:	e006      	b.n	800213c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800212e:	4b20      	ldr	r3, [pc, #128]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	43db      	mvns	r3, r3
 8002136:	491e      	ldr	r1, [pc, #120]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002138:	4013      	ands	r3, r2
 800213a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d006      	beq.n	8002156 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002148:	4b19      	ldr	r3, [pc, #100]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	4918      	ldr	r1, [pc, #96]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	604b      	str	r3, [r1, #4]
 8002154:	e006      	b.n	8002164 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002156:	4b16      	ldr	r3, [pc, #88]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	43db      	mvns	r3, r3
 800215e:	4914      	ldr	r1, [pc, #80]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002160:	4013      	ands	r3, r2
 8002162:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d021      	beq.n	80021b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002170:	4b0f      	ldr	r3, [pc, #60]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	490e      	ldr	r1, [pc, #56]	@ (80021b0 <HAL_GPIO_Init+0x2d0>)
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	4313      	orrs	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
 800217c:	e021      	b.n	80021c2 <HAL_GPIO_Init+0x2e2>
 800217e:	bf00      	nop
 8002180:	10320000 	.word	0x10320000
 8002184:	10310000 	.word	0x10310000
 8002188:	10220000 	.word	0x10220000
 800218c:	10210000 	.word	0x10210000
 8002190:	10120000 	.word	0x10120000
 8002194:	10110000 	.word	0x10110000
 8002198:	40021000 	.word	0x40021000
 800219c:	40010000 	.word	0x40010000
 80021a0:	40010800 	.word	0x40010800
 80021a4:	40010c00 	.word	0x40010c00
 80021a8:	40011000 	.word	0x40011000
 80021ac:	40011400 	.word	0x40011400
 80021b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021b4:	4b0b      	ldr	r3, [pc, #44]	@ (80021e4 <HAL_GPIO_Init+0x304>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	4909      	ldr	r1, [pc, #36]	@ (80021e4 <HAL_GPIO_Init+0x304>)
 80021be:	4013      	ands	r3, r2
 80021c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c4:	3301      	adds	r3, #1
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ce:	fa22 f303 	lsr.w	r3, r2, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f47f ae8e 	bne.w	8001ef4 <HAL_GPIO_Init+0x14>
  }
}
 80021d8:	bf00      	nop
 80021da:	bf00      	nop
 80021dc:	372c      	adds	r7, #44	@ 0x2c
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	40010400 	.word	0x40010400

080021e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	807b      	strh	r3, [r7, #2]
 80021f4:	4613      	mov	r3, r2
 80021f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021f8:	787b      	ldrb	r3, [r7, #1]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021fe:	887a      	ldrh	r2, [r7, #2]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002204:	e003      	b.n	800220e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002206:	887b      	ldrh	r3, [r7, #2]
 8002208:	041a      	lsls	r2, r3, #16
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	611a      	str	r2, [r3, #16]
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002222:	4b08      	ldr	r3, [pc, #32]	@ (8002244 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002224:	695a      	ldr	r2, [r3, #20]
 8002226:	88fb      	ldrh	r3, [r7, #6]
 8002228:	4013      	ands	r3, r2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d006      	beq.n	800223c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800222e:	4a05      	ldr	r2, [pc, #20]	@ (8002244 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002234:	88fb      	ldrh	r3, [r7, #6]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff fb2e 	bl	8001898 <HAL_GPIO_EXTI_Callback>
  }
}
 800223c:	bf00      	nop
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40010400 	.word	0x40010400

08002248 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e272      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b00      	cmp	r3, #0
 8002264:	f000 8087 	beq.w	8002376 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002268:	4b92      	ldr	r3, [pc, #584]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f003 030c 	and.w	r3, r3, #12
 8002270:	2b04      	cmp	r3, #4
 8002272:	d00c      	beq.n	800228e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002274:	4b8f      	ldr	r3, [pc, #572]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f003 030c 	and.w	r3, r3, #12
 800227c:	2b08      	cmp	r3, #8
 800227e:	d112      	bne.n	80022a6 <HAL_RCC_OscConfig+0x5e>
 8002280:	4b8c      	ldr	r3, [pc, #560]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800228c:	d10b      	bne.n	80022a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800228e:	4b89      	ldr	r3, [pc, #548]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d06c      	beq.n	8002374 <HAL_RCC_OscConfig+0x12c>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d168      	bne.n	8002374 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e24c      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ae:	d106      	bne.n	80022be <HAL_RCC_OscConfig+0x76>
 80022b0:	4b80      	ldr	r3, [pc, #512]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a7f      	ldr	r2, [pc, #508]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ba:	6013      	str	r3, [r2, #0]
 80022bc:	e02e      	b.n	800231c <HAL_RCC_OscConfig+0xd4>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10c      	bne.n	80022e0 <HAL_RCC_OscConfig+0x98>
 80022c6:	4b7b      	ldr	r3, [pc, #492]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a7a      	ldr	r2, [pc, #488]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	4b78      	ldr	r3, [pc, #480]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a77      	ldr	r2, [pc, #476]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	e01d      	b.n	800231c <HAL_RCC_OscConfig+0xd4>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022e8:	d10c      	bne.n	8002304 <HAL_RCC_OscConfig+0xbc>
 80022ea:	4b72      	ldr	r3, [pc, #456]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a71      	ldr	r2, [pc, #452]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	4b6f      	ldr	r3, [pc, #444]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a6e      	ldr	r2, [pc, #440]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	e00b      	b.n	800231c <HAL_RCC_OscConfig+0xd4>
 8002304:	4b6b      	ldr	r3, [pc, #428]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a6a      	ldr	r2, [pc, #424]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 800230a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800230e:	6013      	str	r3, [r2, #0]
 8002310:	4b68      	ldr	r3, [pc, #416]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a67      	ldr	r2, [pc, #412]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002316:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800231a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d013      	beq.n	800234c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002324:	f7ff fbee 	bl	8001b04 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800232c:	f7ff fbea 	bl	8001b04 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b64      	cmp	r3, #100	@ 0x64
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e200      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800233e:	4b5d      	ldr	r3, [pc, #372]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0f0      	beq.n	800232c <HAL_RCC_OscConfig+0xe4>
 800234a:	e014      	b.n	8002376 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7ff fbda 	bl	8001b04 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002354:	f7ff fbd6 	bl	8001b04 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b64      	cmp	r3, #100	@ 0x64
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e1ec      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002366:	4b53      	ldr	r3, [pc, #332]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x10c>
 8002372:	e000      	b.n	8002376 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d063      	beq.n	800244a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002382:	4b4c      	ldr	r3, [pc, #304]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f003 030c 	and.w	r3, r3, #12
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00b      	beq.n	80023a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800238e:	4b49      	ldr	r3, [pc, #292]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 030c 	and.w	r3, r3, #12
 8002396:	2b08      	cmp	r3, #8
 8002398:	d11c      	bne.n	80023d4 <HAL_RCC_OscConfig+0x18c>
 800239a:	4b46      	ldr	r3, [pc, #280]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d116      	bne.n	80023d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a6:	4b43      	ldr	r3, [pc, #268]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <HAL_RCC_OscConfig+0x176>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d001      	beq.n	80023be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e1c0      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023be:	4b3d      	ldr	r3, [pc, #244]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	4939      	ldr	r1, [pc, #228]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d2:	e03a      	b.n	800244a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	691b      	ldr	r3, [r3, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d020      	beq.n	800241e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023dc:	4b36      	ldr	r3, [pc, #216]	@ (80024b8 <HAL_RCC_OscConfig+0x270>)
 80023de:	2201      	movs	r2, #1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e2:	f7ff fb8f 	bl	8001b04 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ea:	f7ff fb8b 	bl	8001b04 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e1a1      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023fc:	4b2d      	ldr	r3, [pc, #180]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002408:	4b2a      	ldr	r3, [pc, #168]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	695b      	ldr	r3, [r3, #20]
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	4927      	ldr	r1, [pc, #156]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002418:	4313      	orrs	r3, r2
 800241a:	600b      	str	r3, [r1, #0]
 800241c:	e015      	b.n	800244a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800241e:	4b26      	ldr	r3, [pc, #152]	@ (80024b8 <HAL_RCC_OscConfig+0x270>)
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002424:	f7ff fb6e 	bl	8001b04 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242c:	f7ff fb6a 	bl	8001b04 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e180      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800243e:	4b1d      	ldr	r3, [pc, #116]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1f0      	bne.n	800242c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d03a      	beq.n	80024cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d019      	beq.n	8002492 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800245e:	4b17      	ldr	r3, [pc, #92]	@ (80024bc <HAL_RCC_OscConfig+0x274>)
 8002460:	2201      	movs	r2, #1
 8002462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002464:	f7ff fb4e 	bl	8001b04 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800246c:	f7ff fb4a 	bl	8001b04 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e160      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800247e:	4b0d      	ldr	r3, [pc, #52]	@ (80024b4 <HAL_RCC_OscConfig+0x26c>)
 8002480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d0f0      	beq.n	800246c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800248a:	2001      	movs	r0, #1
 800248c:	f000 face 	bl	8002a2c <RCC_Delay>
 8002490:	e01c      	b.n	80024cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002492:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <HAL_RCC_OscConfig+0x274>)
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002498:	f7ff fb34 	bl	8001b04 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800249e:	e00f      	b.n	80024c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a0:	f7ff fb30 	bl	8001b04 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d908      	bls.n	80024c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e146      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
 80024b2:	bf00      	nop
 80024b4:	40021000 	.word	0x40021000
 80024b8:	42420000 	.word	0x42420000
 80024bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c0:	4b92      	ldr	r3, [pc, #584]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1e9      	bne.n	80024a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 80a6 	beq.w	8002626 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024da:	2300      	movs	r3, #0
 80024dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024de:	4b8b      	ldr	r3, [pc, #556]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10d      	bne.n	8002506 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ea:	4b88      	ldr	r3, [pc, #544]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	4a87      	ldr	r2, [pc, #540]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80024f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024f4:	61d3      	str	r3, [r2, #28]
 80024f6:	4b85      	ldr	r3, [pc, #532]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024fe:	60bb      	str	r3, [r7, #8]
 8002500:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002502:	2301      	movs	r3, #1
 8002504:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002506:	4b82      	ldr	r3, [pc, #520]	@ (8002710 <HAL_RCC_OscConfig+0x4c8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250e:	2b00      	cmp	r3, #0
 8002510:	d118      	bne.n	8002544 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002512:	4b7f      	ldr	r3, [pc, #508]	@ (8002710 <HAL_RCC_OscConfig+0x4c8>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a7e      	ldr	r2, [pc, #504]	@ (8002710 <HAL_RCC_OscConfig+0x4c8>)
 8002518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800251c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800251e:	f7ff faf1 	bl	8001b04 <HAL_GetTick>
 8002522:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002524:	e008      	b.n	8002538 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002526:	f7ff faed 	bl	8001b04 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b64      	cmp	r3, #100	@ 0x64
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e103      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002538:	4b75      	ldr	r3, [pc, #468]	@ (8002710 <HAL_RCC_OscConfig+0x4c8>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0f0      	beq.n	8002526 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	2b01      	cmp	r3, #1
 800254a:	d106      	bne.n	800255a <HAL_RCC_OscConfig+0x312>
 800254c:	4b6f      	ldr	r3, [pc, #444]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	4a6e      	ldr	r2, [pc, #440]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6213      	str	r3, [r2, #32]
 8002558:	e02d      	b.n	80025b6 <HAL_RCC_OscConfig+0x36e>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10c      	bne.n	800257c <HAL_RCC_OscConfig+0x334>
 8002562:	4b6a      	ldr	r3, [pc, #424]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	4a69      	ldr	r2, [pc, #420]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002568:	f023 0301 	bic.w	r3, r3, #1
 800256c:	6213      	str	r3, [r2, #32]
 800256e:	4b67      	ldr	r3, [pc, #412]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002570:	6a1b      	ldr	r3, [r3, #32]
 8002572:	4a66      	ldr	r2, [pc, #408]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002574:	f023 0304 	bic.w	r3, r3, #4
 8002578:	6213      	str	r3, [r2, #32]
 800257a:	e01c      	b.n	80025b6 <HAL_RCC_OscConfig+0x36e>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	2b05      	cmp	r3, #5
 8002582:	d10c      	bne.n	800259e <HAL_RCC_OscConfig+0x356>
 8002584:	4b61      	ldr	r3, [pc, #388]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002586:	6a1b      	ldr	r3, [r3, #32]
 8002588:	4a60      	ldr	r2, [pc, #384]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 800258a:	f043 0304 	orr.w	r3, r3, #4
 800258e:	6213      	str	r3, [r2, #32]
 8002590:	4b5e      	ldr	r3, [pc, #376]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	4a5d      	ldr	r2, [pc, #372]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	6213      	str	r3, [r2, #32]
 800259c:	e00b      	b.n	80025b6 <HAL_RCC_OscConfig+0x36e>
 800259e:	4b5b      	ldr	r3, [pc, #364]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80025a0:	6a1b      	ldr	r3, [r3, #32]
 80025a2:	4a5a      	ldr	r2, [pc, #360]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80025a4:	f023 0301 	bic.w	r3, r3, #1
 80025a8:	6213      	str	r3, [r2, #32]
 80025aa:	4b58      	ldr	r3, [pc, #352]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	4a57      	ldr	r2, [pc, #348]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80025b0:	f023 0304 	bic.w	r3, r3, #4
 80025b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d015      	beq.n	80025ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025be:	f7ff faa1 	bl	8001b04 <HAL_GetTick>
 80025c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025c4:	e00a      	b.n	80025dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025c6:	f7ff fa9d 	bl	8001b04 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e0b1      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025dc:	4b4b      	ldr	r3, [pc, #300]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d0ee      	beq.n	80025c6 <HAL_RCC_OscConfig+0x37e>
 80025e8:	e014      	b.n	8002614 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ea:	f7ff fa8b 	bl	8001b04 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f0:	e00a      	b.n	8002608 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f2:	f7ff fa87 	bl	8001b04 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002600:	4293      	cmp	r3, r2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e09b      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002608:	4b40      	ldr	r3, [pc, #256]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1ee      	bne.n	80025f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002614:	7dfb      	ldrb	r3, [r7, #23]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d105      	bne.n	8002626 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800261a:	4b3c      	ldr	r3, [pc, #240]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	4a3b      	ldr	r2, [pc, #236]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002620:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002624:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	2b00      	cmp	r3, #0
 800262c:	f000 8087 	beq.w	800273e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002630:	4b36      	ldr	r3, [pc, #216]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f003 030c 	and.w	r3, r3, #12
 8002638:	2b08      	cmp	r3, #8
 800263a:	d061      	beq.n	8002700 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	2b02      	cmp	r3, #2
 8002642:	d146      	bne.n	80026d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002644:	4b33      	ldr	r3, [pc, #204]	@ (8002714 <HAL_RCC_OscConfig+0x4cc>)
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264a:	f7ff fa5b 	bl	8001b04 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002652:	f7ff fa57 	bl	8001b04 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e06d      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002664:	4b29      	ldr	r3, [pc, #164]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1f0      	bne.n	8002652 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a1b      	ldr	r3, [r3, #32]
 8002674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002678:	d108      	bne.n	800268c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800267a:	4b24      	ldr	r3, [pc, #144]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	4921      	ldr	r1, [pc, #132]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 8002688:	4313      	orrs	r3, r2
 800268a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800268c:	4b1f      	ldr	r3, [pc, #124]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a19      	ldr	r1, [r3, #32]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269c:	430b      	orrs	r3, r1
 800269e:	491b      	ldr	r1, [pc, #108]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002714 <HAL_RCC_OscConfig+0x4cc>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026aa:	f7ff fa2b 	bl	8001b04 <HAL_GetTick>
 80026ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026b0:	e008      	b.n	80026c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b2:	f7ff fa27 	bl	8001b04 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e03d      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026c4:	4b11      	ldr	r3, [pc, #68]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0f0      	beq.n	80026b2 <HAL_RCC_OscConfig+0x46a>
 80026d0:	e035      	b.n	800273e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026d2:	4b10      	ldr	r3, [pc, #64]	@ (8002714 <HAL_RCC_OscConfig+0x4cc>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d8:	f7ff fa14 	bl	8001b04 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e0:	f7ff fa10 	bl	8001b04 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e026      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026f2:	4b06      	ldr	r3, [pc, #24]	@ (800270c <HAL_RCC_OscConfig+0x4c4>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f0      	bne.n	80026e0 <HAL_RCC_OscConfig+0x498>
 80026fe:	e01e      	b.n	800273e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	69db      	ldr	r3, [r3, #28]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d107      	bne.n	8002718 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e019      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
 800270c:	40021000 	.word	0x40021000
 8002710:	40007000 	.word	0x40007000
 8002714:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002718:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <HAL_RCC_OscConfig+0x500>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	429a      	cmp	r2, r3
 800272a:	d106      	bne.n	800273a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002736:	429a      	cmp	r2, r3
 8002738:	d001      	beq.n	800273e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e000      	b.n	8002740 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40021000 	.word	0x40021000

0800274c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d101      	bne.n	8002760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e0d0      	b.n	8002902 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002760:	4b6a      	ldr	r3, [pc, #424]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	d910      	bls.n	8002790 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276e:	4b67      	ldr	r3, [pc, #412]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f023 0207 	bic.w	r2, r3, #7
 8002776:	4965      	ldr	r1, [pc, #404]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	4313      	orrs	r3, r2
 800277c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800277e:	4b63      	ldr	r3, [pc, #396]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d001      	beq.n	8002790 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e0b8      	b.n	8002902 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d020      	beq.n	80027de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0304 	and.w	r3, r3, #4
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d005      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027a8:	4b59      	ldr	r3, [pc, #356]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	4a58      	ldr	r2, [pc, #352]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80027b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0308 	and.w	r3, r3, #8
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d005      	beq.n	80027cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027c0:	4b53      	ldr	r3, [pc, #332]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	4a52      	ldr	r2, [pc, #328]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80027c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80027ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027cc:	4b50      	ldr	r3, [pc, #320]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	494d      	ldr	r1, [pc, #308]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d040      	beq.n	800286c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d107      	bne.n	8002802 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027f2:	4b47      	ldr	r3, [pc, #284]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d115      	bne.n	800282a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e07f      	b.n	8002902 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b02      	cmp	r3, #2
 8002808:	d107      	bne.n	800281a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800280a:	4b41      	ldr	r3, [pc, #260]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d109      	bne.n	800282a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e073      	b.n	8002902 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281a:	4b3d      	ldr	r3, [pc, #244]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e06b      	b.n	8002902 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800282a:	4b39      	ldr	r3, [pc, #228]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f023 0203 	bic.w	r2, r3, #3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	4936      	ldr	r1, [pc, #216]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 8002838:	4313      	orrs	r3, r2
 800283a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800283c:	f7ff f962 	bl	8001b04 <HAL_GetTick>
 8002840:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002842:	e00a      	b.n	800285a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002844:	f7ff f95e 	bl	8001b04 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002852:	4293      	cmp	r3, r2
 8002854:	d901      	bls.n	800285a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e053      	b.n	8002902 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285a:	4b2d      	ldr	r3, [pc, #180]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f003 020c 	and.w	r2, r3, #12
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	429a      	cmp	r2, r3
 800286a:	d1eb      	bne.n	8002844 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800286c:	4b27      	ldr	r3, [pc, #156]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0307 	and.w	r3, r3, #7
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d210      	bcs.n	800289c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287a:	4b24      	ldr	r3, [pc, #144]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 0207 	bic.w	r2, r3, #7
 8002882:	4922      	ldr	r1, [pc, #136]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	4313      	orrs	r3, r2
 8002888:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800288a:	4b20      	ldr	r3, [pc, #128]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0307 	and.w	r3, r3, #7
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	429a      	cmp	r2, r3
 8002896:	d001      	beq.n	800289c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e032      	b.n	8002902 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0304 	and.w	r3, r3, #4
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d008      	beq.n	80028ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028a8:	4b19      	ldr	r3, [pc, #100]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	4916      	ldr	r1, [pc, #88]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0308 	and.w	r3, r3, #8
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d009      	beq.n	80028da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028c6:	4b12      	ldr	r3, [pc, #72]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	490e      	ldr	r1, [pc, #56]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028da:	f000 f821 	bl	8002920 <HAL_RCC_GetSysClockFreq>
 80028de:	4602      	mov	r2, r0
 80028e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	091b      	lsrs	r3, r3, #4
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	490a      	ldr	r1, [pc, #40]	@ (8002914 <HAL_RCC_ClockConfig+0x1c8>)
 80028ec:	5ccb      	ldrb	r3, [r1, r3]
 80028ee:	fa22 f303 	lsr.w	r3, r2, r3
 80028f2:	4a09      	ldr	r2, [pc, #36]	@ (8002918 <HAL_RCC_ClockConfig+0x1cc>)
 80028f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028f6:	4b09      	ldr	r3, [pc, #36]	@ (800291c <HAL_RCC_ClockConfig+0x1d0>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff f8c0 	bl	8001a80 <HAL_InitTick>

  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40022000 	.word	0x40022000
 8002910:	40021000 	.word	0x40021000
 8002914:	0800a120 	.word	0x0800a120
 8002918:	20000000 	.word	0x20000000
 800291c:	20000008 	.word	0x20000008

08002920 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002920:	b480      	push	{r7}
 8002922:	b087      	sub	sp, #28
 8002924:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	2300      	movs	r3, #0
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	2300      	movs	r3, #0
 8002934:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002936:	2300      	movs	r3, #0
 8002938:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800293a:	4b1e      	ldr	r3, [pc, #120]	@ (80029b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f003 030c 	and.w	r3, r3, #12
 8002946:	2b04      	cmp	r3, #4
 8002948:	d002      	beq.n	8002950 <HAL_RCC_GetSysClockFreq+0x30>
 800294a:	2b08      	cmp	r3, #8
 800294c:	d003      	beq.n	8002956 <HAL_RCC_GetSysClockFreq+0x36>
 800294e:	e027      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002950:	4b19      	ldr	r3, [pc, #100]	@ (80029b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002952:	613b      	str	r3, [r7, #16]
      break;
 8002954:	e027      	b.n	80029a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	0c9b      	lsrs	r3, r3, #18
 800295a:	f003 030f 	and.w	r3, r3, #15
 800295e:	4a17      	ldr	r2, [pc, #92]	@ (80029bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002960:	5cd3      	ldrb	r3, [r2, r3]
 8002962:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d010      	beq.n	8002990 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800296e:	4b11      	ldr	r3, [pc, #68]	@ (80029b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	0c5b      	lsrs	r3, r3, #17
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	4a11      	ldr	r2, [pc, #68]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800297a:	5cd3      	ldrb	r3, [r2, r3]
 800297c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a0d      	ldr	r2, [pc, #52]	@ (80029b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002982:	fb03 f202 	mul.w	r2, r3, r2
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	fbb2 f3f3 	udiv	r3, r2, r3
 800298c:	617b      	str	r3, [r7, #20]
 800298e:	e004      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a0c      	ldr	r2, [pc, #48]	@ (80029c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002994:	fb02 f303 	mul.w	r3, r2, r3
 8002998:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	613b      	str	r3, [r7, #16]
      break;
 800299e:	e002      	b.n	80029a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029a0:	4b05      	ldr	r3, [pc, #20]	@ (80029b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80029a2:	613b      	str	r3, [r7, #16]
      break;
 80029a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029a6:	693b      	ldr	r3, [r7, #16]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	371c      	adds	r7, #28
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	40021000 	.word	0x40021000
 80029b8:	007a1200 	.word	0x007a1200
 80029bc:	0800a138 	.word	0x0800a138
 80029c0:	0800a148 	.word	0x0800a148
 80029c4:	003d0900 	.word	0x003d0900

080029c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029cc:	4b02      	ldr	r3, [pc, #8]	@ (80029d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80029ce:	681b      	ldr	r3, [r3, #0]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr
 80029d8:	20000000 	.word	0x20000000

080029dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029e0:	f7ff fff2 	bl	80029c8 <HAL_RCC_GetHCLKFreq>
 80029e4:	4602      	mov	r2, r0
 80029e6:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	0a1b      	lsrs	r3, r3, #8
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	4903      	ldr	r1, [pc, #12]	@ (8002a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029f2:	5ccb      	ldrb	r3, [r1, r3]
 80029f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40021000 	.word	0x40021000
 8002a00:	0800a130 	.word	0x0800a130

08002a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a08:	f7ff ffde 	bl	80029c8 <HAL_RCC_GetHCLKFreq>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	4b05      	ldr	r3, [pc, #20]	@ (8002a24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	0adb      	lsrs	r3, r3, #11
 8002a14:	f003 0307 	and.w	r3, r3, #7
 8002a18:	4903      	ldr	r1, [pc, #12]	@ (8002a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a1a:	5ccb      	ldrb	r3, [r1, r3]
 8002a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40021000 	.word	0x40021000
 8002a28:	0800a130 	.word	0x0800a130

08002a2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a34:	4b0a      	ldr	r3, [pc, #40]	@ (8002a60 <RCC_Delay+0x34>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a0a      	ldr	r2, [pc, #40]	@ (8002a64 <RCC_Delay+0x38>)
 8002a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3e:	0a5b      	lsrs	r3, r3, #9
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a48:	bf00      	nop
  }
  while (Delay --);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1e5a      	subs	r2, r3, #1
 8002a4e:	60fa      	str	r2, [r7, #12]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1f9      	bne.n	8002a48 <RCC_Delay+0x1c>
}
 8002a54:	bf00      	nop
 8002a56:	bf00      	nop
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	20000000 	.word	0x20000000
 8002a64:	10624dd3 	.word	0x10624dd3

08002a68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e076      	b.n	8002b68 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d108      	bne.n	8002a94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a8a:	d009      	beq.n	8002aa0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	61da      	str	r2, [r3, #28]
 8002a92:	e005      	b.n	8002aa0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d106      	bne.n	8002ac0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7fe fcb0 	bl	8001420 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ad6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	431a      	orrs	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	431a      	orrs	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b10:	431a      	orrs	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b24:	ea42 0103 	orr.w	r1, r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	430a      	orrs	r2, r1
 8002b36:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	0c1a      	lsrs	r2, r3, #16
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f002 0204 	and.w	r2, r2, #4
 8002b46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	69da      	ldr	r2, [r3, #28]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3708      	adds	r7, #8
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	603b      	str	r3, [r7, #0]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b80:	f7fe ffc0 	bl	8001b04 <HAL_GetTick>
 8002b84:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002b86:	88fb      	ldrh	r3, [r7, #6]
 8002b88:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d001      	beq.n	8002b9a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002b96:	2302      	movs	r3, #2
 8002b98:	e12a      	b.n	8002df0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d002      	beq.n	8002ba6 <HAL_SPI_Transmit+0x36>
 8002ba0:	88fb      	ldrh	r3, [r7, #6]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e122      	b.n	8002df0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d101      	bne.n	8002bb8 <HAL_SPI_Transmit+0x48>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	e11b      	b.n	8002df0 <HAL_SPI_Transmit+0x280>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	88fa      	ldrh	r2, [r7, #6]
 8002bd8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	88fa      	ldrh	r2, [r7, #6]
 8002bde:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c06:	d10f      	bne.n	8002c28 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c16:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c26:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c32:	2b40      	cmp	r3, #64	@ 0x40
 8002c34:	d007      	beq.n	8002c46 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c4e:	d152      	bne.n	8002cf6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d002      	beq.n	8002c5e <HAL_SPI_Transmit+0xee>
 8002c58:	8b7b      	ldrh	r3, [r7, #26]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d145      	bne.n	8002cea <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	881a      	ldrh	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	1c9a      	adds	r2, r3, #2
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c82:	e032      	b.n	8002cea <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d112      	bne.n	8002cb8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	881a      	ldrh	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca2:	1c9a      	adds	r2, r3, #2
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002cb6:	e018      	b.n	8002cea <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cb8:	f7fe ff24 	bl	8001b04 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d803      	bhi.n	8002cd0 <HAL_SPI_Transmit+0x160>
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cce:	d102      	bne.n	8002cd6 <HAL_SPI_Transmit+0x166>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d109      	bne.n	8002cea <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e082      	b.n	8002df0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d1c7      	bne.n	8002c84 <HAL_SPI_Transmit+0x114>
 8002cf4:	e053      	b.n	8002d9e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d002      	beq.n	8002d04 <HAL_SPI_Transmit+0x194>
 8002cfe:	8b7b      	ldrh	r3, [r7, #26]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d147      	bne.n	8002d94 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	330c      	adds	r3, #12
 8002d0e:	7812      	ldrb	r2, [r2, #0]
 8002d10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	3b01      	subs	r3, #1
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d2a:	e033      	b.n	8002d94 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d113      	bne.n	8002d62 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	330c      	adds	r3, #12
 8002d44:	7812      	ldrb	r2, [r2, #0]
 8002d46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d60:	e018      	b.n	8002d94 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d62:	f7fe fecf 	bl	8001b04 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d803      	bhi.n	8002d7a <HAL_SPI_Transmit+0x20a>
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d78:	d102      	bne.n	8002d80 <HAL_SPI_Transmit+0x210>
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d109      	bne.n	8002d94 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e02d      	b.n	8002df0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1c6      	bne.n	8002d2c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d9e:	69fa      	ldr	r2, [r7, #28]
 8002da0:	6839      	ldr	r1, [r7, #0]
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 fbc4 	bl	8003530 <SPI_EndRxTxTransaction>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2220      	movs	r2, #32
 8002db2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10a      	bne.n	8002dd2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	617b      	str	r3, [r7, #20]
 8002dd0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e000      	b.n	8002df0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002dee:	2300      	movs	r3, #0
  }
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3720      	adds	r7, #32
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b088      	sub	sp, #32
 8002dfc:	af02      	add	r7, sp, #8
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	603b      	str	r3, [r7, #0]
 8002e04:	4613      	mov	r3, r2
 8002e06:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d001      	beq.n	8002e18 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002e14:	2302      	movs	r3, #2
 8002e16:	e104      	b.n	8003022 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e20:	d112      	bne.n	8002e48 <HAL_SPI_Receive+0x50>
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10e      	bne.n	8002e48 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2204      	movs	r2, #4
 8002e2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e32:	88fa      	ldrh	r2, [r7, #6]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	68b9      	ldr	r1, [r7, #8]
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f8f3 	bl	800302a <HAL_SPI_TransmitReceive>
 8002e44:	4603      	mov	r3, r0
 8002e46:	e0ec      	b.n	8003022 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e48:	f7fe fe5c 	bl	8001b04 <HAL_GetTick>
 8002e4c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d002      	beq.n	8002e5a <HAL_SPI_Receive+0x62>
 8002e54:	88fb      	ldrh	r3, [r7, #6]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e0e1      	b.n	8003022 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_SPI_Receive+0x74>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e0da      	b.n	8003022 <HAL_SPI_Receive+0x22a>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2204      	movs	r2, #4
 8002e78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	88fa      	ldrh	r2, [r7, #6]
 8002e8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	88fa      	ldrh	r2, [r7, #6]
 8002e92:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eba:	d10f      	bne.n	8002edc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002eca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002eda:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ee6:	2b40      	cmp	r3, #64	@ 0x40
 8002ee8:	d007      	beq.n	8002efa <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ef8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d170      	bne.n	8002fe4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002f02:	e035      	b.n	8002f70 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d115      	bne.n	8002f3e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f103 020c 	add.w	r2, r3, #12
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1e:	7812      	ldrb	r2, [r2, #0]
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f28:	1c5a      	adds	r2, r3, #1
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f3c:	e018      	b.n	8002f70 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f3e:	f7fe fde1 	bl	8001b04 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d803      	bhi.n	8002f56 <HAL_SPI_Receive+0x15e>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f54:	d102      	bne.n	8002f5c <HAL_SPI_Receive+0x164>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d109      	bne.n	8002f70 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e058      	b.n	8003022 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1c4      	bne.n	8002f04 <HAL_SPI_Receive+0x10c>
 8002f7a:	e038      	b.n	8002fee <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d113      	bne.n	8002fb2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68da      	ldr	r2, [r3, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f94:	b292      	uxth	r2, r2
 8002f96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f9c:	1c9a      	adds	r2, r3, #2
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002fb0:	e018      	b.n	8002fe4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fb2:	f7fe fda7 	bl	8001b04 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d803      	bhi.n	8002fca <HAL_SPI_Receive+0x1d2>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc8:	d102      	bne.n	8002fd0 <HAL_SPI_Receive+0x1d8>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d109      	bne.n	8002fe4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e01e      	b.n	8003022 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1c6      	bne.n	8002f7c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	6839      	ldr	r1, [r7, #0]
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 fa4a 	bl	800348c <SPI_EndRxTransaction>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d002      	beq.n	8003004 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2220      	movs	r2, #32
 8003002:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e000      	b.n	8003022 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003020:	2300      	movs	r3, #0
  }
}
 8003022:	4618      	mov	r0, r3
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b08a      	sub	sp, #40	@ 0x28
 800302e:	af00      	add	r7, sp, #0
 8003030:	60f8      	str	r0, [r7, #12]
 8003032:	60b9      	str	r1, [r7, #8]
 8003034:	607a      	str	r2, [r7, #4]
 8003036:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003038:	2301      	movs	r3, #1
 800303a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800303c:	f7fe fd62 	bl	8001b04 <HAL_GetTick>
 8003040:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003048:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003050:	887b      	ldrh	r3, [r7, #2]
 8003052:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003054:	7ffb      	ldrb	r3, [r7, #31]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d00c      	beq.n	8003074 <HAL_SPI_TransmitReceive+0x4a>
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003060:	d106      	bne.n	8003070 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d102      	bne.n	8003070 <HAL_SPI_TransmitReceive+0x46>
 800306a:	7ffb      	ldrb	r3, [r7, #31]
 800306c:	2b04      	cmp	r3, #4
 800306e:	d001      	beq.n	8003074 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003070:	2302      	movs	r3, #2
 8003072:	e17f      	b.n	8003374 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d005      	beq.n	8003086 <HAL_SPI_TransmitReceive+0x5c>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d002      	beq.n	8003086 <HAL_SPI_TransmitReceive+0x5c>
 8003080:	887b      	ldrh	r3, [r7, #2]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e174      	b.n	8003374 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003090:	2b01      	cmp	r3, #1
 8003092:	d101      	bne.n	8003098 <HAL_SPI_TransmitReceive+0x6e>
 8003094:	2302      	movs	r3, #2
 8003096:	e16d      	b.n	8003374 <HAL_SPI_TransmitReceive+0x34a>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d003      	beq.n	80030b4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2205      	movs	r2, #5
 80030b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	887a      	ldrh	r2, [r7, #2]
 80030c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	887a      	ldrh	r2, [r7, #2]
 80030ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	68ba      	ldr	r2, [r7, #8]
 80030d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	887a      	ldrh	r2, [r7, #2]
 80030d6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	887a      	ldrh	r2, [r7, #2]
 80030dc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030f4:	2b40      	cmp	r3, #64	@ 0x40
 80030f6:	d007      	beq.n	8003108 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003106:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003110:	d17e      	bne.n	8003210 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d002      	beq.n	8003120 <HAL_SPI_TransmitReceive+0xf6>
 800311a:	8afb      	ldrh	r3, [r7, #22]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d16c      	bne.n	80031fa <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003124:	881a      	ldrh	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003130:	1c9a      	adds	r2, r3, #2
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003144:	e059      	b.n	80031fa <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	2b02      	cmp	r3, #2
 8003152:	d11b      	bne.n	800318c <HAL_SPI_TransmitReceive+0x162>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003158:	b29b      	uxth	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d016      	beq.n	800318c <HAL_SPI_TransmitReceive+0x162>
 800315e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003160:	2b01      	cmp	r3, #1
 8003162:	d113      	bne.n	800318c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003168:	881a      	ldrh	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003174:	1c9a      	adds	r2, r3, #2
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800317e:	b29b      	uxth	r3, r3
 8003180:	3b01      	subs	r3, #1
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003188:	2300      	movs	r3, #0
 800318a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b01      	cmp	r3, #1
 8003198:	d119      	bne.n	80031ce <HAL_SPI_TransmitReceive+0x1a4>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800319e:	b29b      	uxth	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d014      	beq.n	80031ce <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68da      	ldr	r2, [r3, #12]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ae:	b292      	uxth	r2, r2
 80031b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b6:	1c9a      	adds	r2, r3, #2
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	3b01      	subs	r3, #1
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80031ca:	2301      	movs	r3, #1
 80031cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80031ce:	f7fe fc99 	bl	8001b04 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	6a3b      	ldr	r3, [r7, #32]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031da:	429a      	cmp	r2, r3
 80031dc:	d80d      	bhi.n	80031fa <HAL_SPI_TransmitReceive+0x1d0>
 80031de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e4:	d009      	beq.n	80031fa <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e0bc      	b.n	8003374 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031fe:	b29b      	uxth	r3, r3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d1a0      	bne.n	8003146 <HAL_SPI_TransmitReceive+0x11c>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003208:	b29b      	uxth	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d19b      	bne.n	8003146 <HAL_SPI_TransmitReceive+0x11c>
 800320e:	e082      	b.n	8003316 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <HAL_SPI_TransmitReceive+0x1f4>
 8003218:	8afb      	ldrh	r3, [r7, #22]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d171      	bne.n	8003302 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	330c      	adds	r3, #12
 8003228:	7812      	ldrb	r2, [r2, #0]
 800322a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800323a:	b29b      	uxth	r3, r3
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003244:	e05d      	b.n	8003302 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b02      	cmp	r3, #2
 8003252:	d11c      	bne.n	800328e <HAL_SPI_TransmitReceive+0x264>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003258:	b29b      	uxth	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d017      	beq.n	800328e <HAL_SPI_TransmitReceive+0x264>
 800325e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003260:	2b01      	cmp	r3, #1
 8003262:	d114      	bne.n	800328e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	330c      	adds	r3, #12
 800326e:	7812      	ldrb	r2, [r2, #0]
 8003270:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003276:	1c5a      	adds	r2, r3, #1
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003280:	b29b      	uxth	r3, r3
 8003282:	3b01      	subs	r3, #1
 8003284:	b29a      	uxth	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800328a:	2300      	movs	r3, #0
 800328c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b01      	cmp	r3, #1
 800329a:	d119      	bne.n	80032d0 <HAL_SPI_TransmitReceive+0x2a6>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d014      	beq.n	80032d0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68da      	ldr	r2, [r3, #12]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b0:	b2d2      	uxtb	r2, r2
 80032b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b8:	1c5a      	adds	r2, r3, #1
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	3b01      	subs	r3, #1
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032cc:	2301      	movs	r3, #1
 80032ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80032d0:	f7fe fc18 	bl	8001b04 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032dc:	429a      	cmp	r2, r3
 80032de:	d803      	bhi.n	80032e8 <HAL_SPI_TransmitReceive+0x2be>
 80032e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e6:	d102      	bne.n	80032ee <HAL_SPI_TransmitReceive+0x2c4>
 80032e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d109      	bne.n	8003302 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e038      	b.n	8003374 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003306:	b29b      	uxth	r3, r3
 8003308:	2b00      	cmp	r3, #0
 800330a:	d19c      	bne.n	8003246 <HAL_SPI_TransmitReceive+0x21c>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003310:	b29b      	uxth	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d197      	bne.n	8003246 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003316:	6a3a      	ldr	r2, [r7, #32]
 8003318:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 f908 	bl	8003530 <SPI_EndRxTxTransaction>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d008      	beq.n	8003338 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2220      	movs	r2, #32
 800332a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e01d      	b.n	8003374 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10a      	bne.n	8003356 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003340:	2300      	movs	r3, #0
 8003342:	613b      	str	r3, [r7, #16]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	613b      	str	r3, [r7, #16]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	613b      	str	r3, [r7, #16]
 8003354:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e000      	b.n	8003374 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003372:	2300      	movs	r3, #0
  }
}
 8003374:	4618      	mov	r0, r3
 8003376:	3728      	adds	r7, #40	@ 0x28
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b088      	sub	sp, #32
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	603b      	str	r3, [r7, #0]
 8003388:	4613      	mov	r3, r2
 800338a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800338c:	f7fe fbba 	bl	8001b04 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003394:	1a9b      	subs	r3, r3, r2
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	4413      	add	r3, r2
 800339a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800339c:	f7fe fbb2 	bl	8001b04 <HAL_GetTick>
 80033a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033a2:	4b39      	ldr	r3, [pc, #228]	@ (8003488 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	015b      	lsls	r3, r3, #5
 80033a8:	0d1b      	lsrs	r3, r3, #20
 80033aa:	69fa      	ldr	r2, [r7, #28]
 80033ac:	fb02 f303 	mul.w	r3, r2, r3
 80033b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033b2:	e054      	b.n	800345e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ba:	d050      	beq.n	800345e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033bc:	f7fe fba2 	bl	8001b04 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	69fa      	ldr	r2, [r7, #28]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d902      	bls.n	80033d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d13d      	bne.n	800344e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80033e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033ea:	d111      	bne.n	8003410 <SPI_WaitFlagStateUntilTimeout+0x94>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033f4:	d004      	beq.n	8003400 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033fe:	d107      	bne.n	8003410 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800340e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003414:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003418:	d10f      	bne.n	800343a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003438:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2201      	movs	r2, #1
 800343e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e017      	b.n	800347e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	3b01      	subs	r3, #1
 800345c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	689a      	ldr	r2, [r3, #8]
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	4013      	ands	r3, r2
 8003468:	68ba      	ldr	r2, [r7, #8]
 800346a:	429a      	cmp	r2, r3
 800346c:	bf0c      	ite	eq
 800346e:	2301      	moveq	r3, #1
 8003470:	2300      	movne	r3, #0
 8003472:	b2db      	uxtb	r3, r3
 8003474:	461a      	mov	r2, r3
 8003476:	79fb      	ldrb	r3, [r7, #7]
 8003478:	429a      	cmp	r2, r3
 800347a:	d19b      	bne.n	80033b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3720      	adds	r7, #32
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	20000000 	.word	0x20000000

0800348c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af02      	add	r7, sp, #8
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034a0:	d111      	bne.n	80034c6 <SPI_EndRxTransaction+0x3a>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034aa:	d004      	beq.n	80034b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034b4:	d107      	bne.n	80034c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034c4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034ce:	d117      	bne.n	8003500 <SPI_EndRxTransaction+0x74>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034d8:	d112      	bne.n	8003500 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	2200      	movs	r2, #0
 80034e2:	2101      	movs	r1, #1
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f7ff ff49 	bl	800337c <SPI_WaitFlagStateUntilTimeout>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d01a      	beq.n	8003526 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f4:	f043 0220 	orr.w	r2, r3, #32
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e013      	b.n	8003528 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2200      	movs	r2, #0
 8003508:	2180      	movs	r1, #128	@ 0x80
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f7ff ff36 	bl	800337c <SPI_WaitFlagStateUntilTimeout>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d007      	beq.n	8003526 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800351a:	f043 0220 	orr.w	r2, r3, #32
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e000      	b.n	8003528 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af02      	add	r7, sp, #8
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	2201      	movs	r2, #1
 8003544:	2102      	movs	r1, #2
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f7ff ff18 	bl	800337c <SPI_WaitFlagStateUntilTimeout>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d007      	beq.n	8003562 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003556:	f043 0220 	orr.w	r2, r3, #32
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e013      	b.n	800358a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	2200      	movs	r2, #0
 800356a:	2180      	movs	r1, #128	@ 0x80
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f7ff ff05 	bl	800337c <SPI_WaitFlagStateUntilTimeout>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d007      	beq.n	8003588 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357c:	f043 0220 	orr.w	r2, r3, #32
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e000      	b.n	800358a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b082      	sub	sp, #8
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e041      	b.n	8003628 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d106      	bne.n	80035be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7fd ff8b 	bl	80014d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2202      	movs	r2, #2
 80035c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	3304      	adds	r3, #4
 80035ce:	4619      	mov	r1, r3
 80035d0:	4610      	mov	r0, r2
 80035d2:	f000 f991 	bl	80038f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d109      	bne.n	8003654 <HAL_TIM_PWM_Start+0x24>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b01      	cmp	r3, #1
 800364a:	bf14      	ite	ne
 800364c:	2301      	movne	r3, #1
 800364e:	2300      	moveq	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	e022      	b.n	800369a <HAL_TIM_PWM_Start+0x6a>
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	2b04      	cmp	r3, #4
 8003658:	d109      	bne.n	800366e <HAL_TIM_PWM_Start+0x3e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b01      	cmp	r3, #1
 8003664:	bf14      	ite	ne
 8003666:	2301      	movne	r3, #1
 8003668:	2300      	moveq	r3, #0
 800366a:	b2db      	uxtb	r3, r3
 800366c:	e015      	b.n	800369a <HAL_TIM_PWM_Start+0x6a>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	2b08      	cmp	r3, #8
 8003672:	d109      	bne.n	8003688 <HAL_TIM_PWM_Start+0x58>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b01      	cmp	r3, #1
 800367e:	bf14      	ite	ne
 8003680:	2301      	movne	r3, #1
 8003682:	2300      	moveq	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	e008      	b.n	800369a <HAL_TIM_PWM_Start+0x6a>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800368e:	b2db      	uxtb	r3, r3
 8003690:	2b01      	cmp	r3, #1
 8003692:	bf14      	ite	ne
 8003694:	2301      	movne	r3, #1
 8003696:	2300      	moveq	r3, #0
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e05e      	b.n	8003760 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d104      	bne.n	80036b2 <HAL_TIM_PWM_Start+0x82>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036b0:	e013      	b.n	80036da <HAL_TIM_PWM_Start+0xaa>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	2b04      	cmp	r3, #4
 80036b6:	d104      	bne.n	80036c2 <HAL_TIM_PWM_Start+0x92>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036c0:	e00b      	b.n	80036da <HAL_TIM_PWM_Start+0xaa>
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	d104      	bne.n	80036d2 <HAL_TIM_PWM_Start+0xa2>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2202      	movs	r2, #2
 80036cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036d0:	e003      	b.n	80036da <HAL_TIM_PWM_Start+0xaa>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2202      	movs	r2, #2
 80036d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2201      	movs	r2, #1
 80036e0:	6839      	ldr	r1, [r7, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fafe 	bl	8003ce4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003768 <HAL_TIM_PWM_Start+0x138>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d107      	bne.n	8003702 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003700:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a18      	ldr	r2, [pc, #96]	@ (8003768 <HAL_TIM_PWM_Start+0x138>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d00e      	beq.n	800372a <HAL_TIM_PWM_Start+0xfa>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003714:	d009      	beq.n	800372a <HAL_TIM_PWM_Start+0xfa>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a14      	ldr	r2, [pc, #80]	@ (800376c <HAL_TIM_PWM_Start+0x13c>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d004      	beq.n	800372a <HAL_TIM_PWM_Start+0xfa>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a12      	ldr	r2, [pc, #72]	@ (8003770 <HAL_TIM_PWM_Start+0x140>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d111      	bne.n	800374e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2b06      	cmp	r3, #6
 800373a:	d010      	beq.n	800375e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0201 	orr.w	r2, r2, #1
 800374a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800374c:	e007      	b.n	800375e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f042 0201 	orr.w	r2, r2, #1
 800375c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40012c00 	.word	0x40012c00
 800376c:	40000400 	.word	0x40000400
 8003770:	40000800 	.word	0x40000800

08003774 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003780:	2300      	movs	r3, #0
 8003782:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800378a:	2b01      	cmp	r3, #1
 800378c:	d101      	bne.n	8003792 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800378e:	2302      	movs	r3, #2
 8003790:	e0ae      	b.n	80038f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b0c      	cmp	r3, #12
 800379e:	f200 809f 	bhi.w	80038e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80037a2:	a201      	add	r2, pc, #4	@ (adr r2, 80037a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80037a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037a8:	080037dd 	.word	0x080037dd
 80037ac:	080038e1 	.word	0x080038e1
 80037b0:	080038e1 	.word	0x080038e1
 80037b4:	080038e1 	.word	0x080038e1
 80037b8:	0800381d 	.word	0x0800381d
 80037bc:	080038e1 	.word	0x080038e1
 80037c0:	080038e1 	.word	0x080038e1
 80037c4:	080038e1 	.word	0x080038e1
 80037c8:	0800385f 	.word	0x0800385f
 80037cc:	080038e1 	.word	0x080038e1
 80037d0:	080038e1 	.word	0x080038e1
 80037d4:	080038e1 	.word	0x080038e1
 80037d8:	0800389f 	.word	0x0800389f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f8f6 	bl	80039d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699a      	ldr	r2, [r3, #24]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f042 0208 	orr.w	r2, r2, #8
 80037f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699a      	ldr	r2, [r3, #24]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0204 	bic.w	r2, r2, #4
 8003806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6999      	ldr	r1, [r3, #24]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	691a      	ldr	r2, [r3, #16]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	619a      	str	r2, [r3, #24]
      break;
 800381a:	e064      	b.n	80038e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68b9      	ldr	r1, [r7, #8]
 8003822:	4618      	mov	r0, r3
 8003824:	f000 f93c 	bl	8003aa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699a      	ldr	r2, [r3, #24]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699a      	ldr	r2, [r3, #24]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6999      	ldr	r1, [r3, #24]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	021a      	lsls	r2, r3, #8
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	619a      	str	r2, [r3, #24]
      break;
 800385c:	e043      	b.n	80038e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68b9      	ldr	r1, [r7, #8]
 8003864:	4618      	mov	r0, r3
 8003866:	f000 f985 	bl	8003b74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	69da      	ldr	r2, [r3, #28]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 0208 	orr.w	r2, r2, #8
 8003878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	69da      	ldr	r2, [r3, #28]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f022 0204 	bic.w	r2, r2, #4
 8003888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	69d9      	ldr	r1, [r3, #28]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	61da      	str	r2, [r3, #28]
      break;
 800389c:	e023      	b.n	80038e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 f9cf 	bl	8003c48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	69da      	ldr	r2, [r3, #28]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	69da      	ldr	r2, [r3, #28]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69d9      	ldr	r1, [r3, #28]
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	021a      	lsls	r2, r3, #8
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	61da      	str	r2, [r3, #28]
      break;
 80038de:	e002      	b.n	80038e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	75fb      	strb	r3, [r7, #23]
      break;
 80038e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3718      	adds	r7, #24
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a2f      	ldr	r2, [pc, #188]	@ (80039c8 <TIM_Base_SetConfig+0xd0>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d00b      	beq.n	8003928 <TIM_Base_SetConfig+0x30>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003916:	d007      	beq.n	8003928 <TIM_Base_SetConfig+0x30>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a2c      	ldr	r2, [pc, #176]	@ (80039cc <TIM_Base_SetConfig+0xd4>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d003      	beq.n	8003928 <TIM_Base_SetConfig+0x30>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a2b      	ldr	r2, [pc, #172]	@ (80039d0 <TIM_Base_SetConfig+0xd8>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d108      	bne.n	800393a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800392e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	4313      	orrs	r3, r2
 8003938:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a22      	ldr	r2, [pc, #136]	@ (80039c8 <TIM_Base_SetConfig+0xd0>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d00b      	beq.n	800395a <TIM_Base_SetConfig+0x62>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003948:	d007      	beq.n	800395a <TIM_Base_SetConfig+0x62>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a1f      	ldr	r2, [pc, #124]	@ (80039cc <TIM_Base_SetConfig+0xd4>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d003      	beq.n	800395a <TIM_Base_SetConfig+0x62>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a1e      	ldr	r2, [pc, #120]	@ (80039d0 <TIM_Base_SetConfig+0xd8>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d108      	bne.n	800396c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003960:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4313      	orrs	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	4313      	orrs	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	68fa      	ldr	r2, [r7, #12]
 800397e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	689a      	ldr	r2, [r3, #8]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a0d      	ldr	r2, [pc, #52]	@ (80039c8 <TIM_Base_SetConfig+0xd0>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d103      	bne.n	80039a0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d005      	beq.n	80039be <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	f023 0201 	bic.w	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	611a      	str	r2, [r3, #16]
  }
}
 80039be:	bf00      	nop
 80039c0:	3714      	adds	r7, #20
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bc80      	pop	{r7}
 80039c6:	4770      	bx	lr
 80039c8:	40012c00 	.word	0x40012c00
 80039cc:	40000400 	.word	0x40000400
 80039d0:	40000800 	.word	0x40000800

080039d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b087      	sub	sp, #28
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a1b      	ldr	r3, [r3, #32]
 80039e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	f023 0201 	bic.w	r2, r3, #1
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f023 0303 	bic.w	r3, r3, #3
 8003a0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f023 0302 	bic.w	r3, r3, #2
 8003a1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8003a9c <TIM_OC1_SetConfig+0xc8>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d10c      	bne.n	8003a4a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	f023 0308 	bic.w	r3, r3, #8
 8003a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	697a      	ldr	r2, [r7, #20]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f023 0304 	bic.w	r3, r3, #4
 8003a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a13      	ldr	r2, [pc, #76]	@ (8003a9c <TIM_OC1_SetConfig+0xc8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d111      	bne.n	8003a76 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	693a      	ldr	r2, [r7, #16]
 8003a7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	68fa      	ldr	r2, [r7, #12]
 8003a80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685a      	ldr	r2, [r3, #4]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	621a      	str	r2, [r3, #32]
}
 8003a90:	bf00      	nop
 8003a92:	371c      	adds	r7, #28
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc80      	pop	{r7}
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	40012c00 	.word	0x40012c00

08003aa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b087      	sub	sp, #28
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	f023 0210 	bic.w	r2, r3, #16
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ad6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	021b      	lsls	r3, r3, #8
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	f023 0320 	bic.w	r3, r3, #32
 8003aea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	011b      	lsls	r3, r3, #4
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a1d      	ldr	r2, [pc, #116]	@ (8003b70 <TIM_OC2_SetConfig+0xd0>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d10d      	bne.n	8003b1c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	011b      	lsls	r3, r3, #4
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a14      	ldr	r2, [pc, #80]	@ (8003b70 <TIM_OC2_SetConfig+0xd0>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d113      	bne.n	8003b4c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	621a      	str	r2, [r3, #32]
}
 8003b66:	bf00      	nop
 8003b68:	371c      	adds	r7, #28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr
 8003b70:	40012c00 	.word	0x40012c00

08003b74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b087      	sub	sp, #28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a1b      	ldr	r3, [r3, #32]
 8003b82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f023 0303 	bic.w	r3, r3, #3
 8003baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	021b      	lsls	r3, r3, #8
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8003c44 <TIM_OC3_SetConfig+0xd0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d10d      	bne.n	8003bee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	021b      	lsls	r3, r3, #8
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a14      	ldr	r2, [pc, #80]	@ (8003c44 <TIM_OC3_SetConfig+0xd0>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d113      	bne.n	8003c1e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	011b      	lsls	r3, r3, #4
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	011b      	lsls	r3, r3, #4
 8003c18:	693a      	ldr	r2, [r7, #16]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	621a      	str	r2, [r3, #32]
}
 8003c38:	bf00      	nop
 8003c3a:	371c      	adds	r7, #28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bc80      	pop	{r7}
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	40012c00 	.word	0x40012c00

08003c48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b087      	sub	sp, #28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a1b      	ldr	r3, [r3, #32]
 8003c5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	031b      	lsls	r3, r3, #12
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a0f      	ldr	r2, [pc, #60]	@ (8003ce0 <TIM_OC4_SetConfig+0x98>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d109      	bne.n	8003cbc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	695b      	ldr	r3, [r3, #20]
 8003cb4:	019b      	lsls	r3, r3, #6
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	621a      	str	r2, [r3, #32]
}
 8003cd6:	bf00      	nop
 8003cd8:	371c      	adds	r7, #28
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bc80      	pop	{r7}
 8003cde:	4770      	bx	lr
 8003ce0:	40012c00 	.word	0x40012c00

08003ce4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b087      	sub	sp, #28
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	f003 031f 	and.w	r3, r3, #31
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a1a      	ldr	r2, [r3, #32]
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	43db      	mvns	r3, r3
 8003d06:	401a      	ands	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6a1a      	ldr	r2, [r3, #32]
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	f003 031f 	and.w	r3, r3, #31
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	621a      	str	r2, [r3, #32]
}
 8003d22:	bf00      	nop
 8003d24:	371c      	adds	r7, #28
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc80      	pop	{r7}
 8003d2a:	4770      	bx	lr

08003d2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d101      	bne.n	8003d44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e046      	b.n	8003dd2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a16      	ldr	r2, [pc, #88]	@ (8003ddc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d00e      	beq.n	8003da6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d90:	d009      	beq.n	8003da6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a12      	ldr	r2, [pc, #72]	@ (8003de0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d004      	beq.n	8003da6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a10      	ldr	r2, [pc, #64]	@ (8003de4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d10c      	bne.n	8003dc0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	68ba      	ldr	r2, [r7, #8]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bc80      	pop	{r7}
 8003dda:	4770      	bx	lr
 8003ddc:	40012c00 	.word	0x40012c00
 8003de0:	40000400 	.word	0x40000400
 8003de4:	40000800 	.word	0x40000800

08003de8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d101      	bne.n	8003dfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e042      	b.n	8003e80 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d106      	bne.n	8003e14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7fd fbac 	bl	800156c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2224      	movs	r2, #36	@ 0x24
 8003e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 fdb7 	bl	80049a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	691a      	ldr	r2, [r3, #16]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695a      	ldr	r2, [r3, #20]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68da      	ldr	r2, [r3, #12]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b08a      	sub	sp, #40	@ 0x28
 8003e8c:	af02      	add	r7, sp, #8
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	603b      	str	r3, [r7, #0]
 8003e94:	4613      	mov	r3, r2
 8003e96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	2b20      	cmp	r3, #32
 8003ea6:	d175      	bne.n	8003f94 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d002      	beq.n	8003eb4 <HAL_UART_Transmit+0x2c>
 8003eae:	88fb      	ldrh	r3, [r7, #6]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e06e      	b.n	8003f96 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2221      	movs	r2, #33	@ 0x21
 8003ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ec6:	f7fd fe1d 	bl	8001b04 <HAL_GetTick>
 8003eca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	88fa      	ldrh	r2, [r7, #6]
 8003ed0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	88fa      	ldrh	r2, [r7, #6]
 8003ed6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ee0:	d108      	bne.n	8003ef4 <HAL_UART_Transmit+0x6c>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d104      	bne.n	8003ef4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003eea:	2300      	movs	r3, #0
 8003eec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	61bb      	str	r3, [r7, #24]
 8003ef2:	e003      	b.n	8003efc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003efc:	e02e      	b.n	8003f5c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	2200      	movs	r2, #0
 8003f06:	2180      	movs	r1, #128	@ 0x80
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 fb1c 	bl	8004546 <UART_WaitOnFlagUntilTimeout>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d005      	beq.n	8003f20 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2220      	movs	r2, #32
 8003f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e03a      	b.n	8003f96 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10b      	bne.n	8003f3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	3302      	adds	r3, #2
 8003f3a:	61bb      	str	r3, [r7, #24]
 8003f3c:	e007      	b.n	8003f4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	781a      	ldrb	r2, [r3, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1cb      	bne.n	8003efe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	2140      	movs	r1, #64	@ 0x40
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 fae8 	bl	8004546 <UART_WaitOnFlagUntilTimeout>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2220      	movs	r2, #32
 8003f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e006      	b.n	8003f96 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003f90:	2300      	movs	r3, #0
 8003f92:	e000      	b.n	8003f96 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003f94:	2302      	movs	r3, #2
  }
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3720      	adds	r7, #32
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b084      	sub	sp, #16
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	60f8      	str	r0, [r7, #12]
 8003fa6:	60b9      	str	r1, [r7, #8]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b20      	cmp	r3, #32
 8003fb6:	d112      	bne.n	8003fde <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d002      	beq.n	8003fc4 <HAL_UART_Receive_IT+0x26>
 8003fbe:	88fb      	ldrh	r3, [r7, #6]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e00b      	b.n	8003fe0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003fce:	88fb      	ldrh	r3, [r7, #6]
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	68b9      	ldr	r1, [r7, #8]
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 fb0f 	bl	80045f8 <UART_Start_Receive_IT>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	e000      	b.n	8003fe0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003fde:	2302      	movs	r3, #2
  }
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b0ba      	sub	sp, #232	@ 0xe8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800400e:	2300      	movs	r3, #0
 8004010:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004014:	2300      	movs	r3, #0
 8004016:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800401a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800401e:	f003 030f 	and.w	r3, r3, #15
 8004022:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004026:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800402a:	2b00      	cmp	r3, #0
 800402c:	d10f      	bne.n	800404e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800402e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004032:	f003 0320 	and.w	r3, r3, #32
 8004036:	2b00      	cmp	r3, #0
 8004038:	d009      	beq.n	800404e <HAL_UART_IRQHandler+0x66>
 800403a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800403e:	f003 0320 	and.w	r3, r3, #32
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 fbec 	bl	8004824 <UART_Receive_IT>
      return;
 800404c:	e25b      	b.n	8004506 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800404e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004052:	2b00      	cmp	r3, #0
 8004054:	f000 80de 	beq.w	8004214 <HAL_UART_IRQHandler+0x22c>
 8004058:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	2b00      	cmp	r3, #0
 8004062:	d106      	bne.n	8004072 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004068:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80d1 	beq.w	8004214 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00b      	beq.n	8004096 <HAL_UART_IRQHandler+0xae>
 800407e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004086:	2b00      	cmp	r3, #0
 8004088:	d005      	beq.n	8004096 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408e:	f043 0201 	orr.w	r2, r3, #1
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00b      	beq.n	80040ba <HAL_UART_IRQHandler+0xd2>
 80040a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d005      	beq.n	80040ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b2:	f043 0202 	orr.w	r2, r3, #2
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00b      	beq.n	80040de <HAL_UART_IRQHandler+0xf6>
 80040c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d005      	beq.n	80040de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d6:	f043 0204 	orr.w	r2, r3, #4
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80040de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d011      	beq.n	800410e <HAL_UART_IRQHandler+0x126>
 80040ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040ee:	f003 0320 	and.w	r3, r3, #32
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d105      	bne.n	8004102 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80040f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d005      	beq.n	800410e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004106:	f043 0208 	orr.w	r2, r3, #8
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 81f2 	beq.w	80044fc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004118:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800411c:	f003 0320 	and.w	r3, r3, #32
 8004120:	2b00      	cmp	r3, #0
 8004122:	d008      	beq.n	8004136 <HAL_UART_IRQHandler+0x14e>
 8004124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004128:	f003 0320 	and.w	r3, r3, #32
 800412c:	2b00      	cmp	r3, #0
 800412e:	d002      	beq.n	8004136 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 fb77 	bl	8004824 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004140:	2b00      	cmp	r3, #0
 8004142:	bf14      	ite	ne
 8004144:	2301      	movne	r3, #1
 8004146:	2300      	moveq	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004152:	f003 0308 	and.w	r3, r3, #8
 8004156:	2b00      	cmp	r3, #0
 8004158:	d103      	bne.n	8004162 <HAL_UART_IRQHandler+0x17a>
 800415a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800415e:	2b00      	cmp	r3, #0
 8004160:	d04f      	beq.n	8004202 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 fa81 	bl	800466a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004172:	2b00      	cmp	r3, #0
 8004174:	d041      	beq.n	80041fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	3314      	adds	r3, #20
 800417c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004180:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004184:	e853 3f00 	ldrex	r3, [r3]
 8004188:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800418c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004190:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004194:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	3314      	adds	r3, #20
 800419e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80041a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80041a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80041ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80041b2:	e841 2300 	strex	r3, r2, [r1]
 80041b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80041ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1d9      	bne.n	8004176 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d013      	beq.n	80041f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ce:	4a7e      	ldr	r2, [pc, #504]	@ (80043c8 <HAL_UART_IRQHandler+0x3e0>)
 80041d0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fd fe0a 	bl	8001df0 <HAL_DMA_Abort_IT>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d016      	beq.n	8004210 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80041ec:	4610      	mov	r0, r2
 80041ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f0:	e00e      	b.n	8004210 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f993 	bl	800451e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f8:	e00a      	b.n	8004210 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f98f 	bl	800451e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004200:	e006      	b.n	8004210 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f98b 	bl	800451e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800420e:	e175      	b.n	80044fc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004210:	bf00      	nop
    return;
 8004212:	e173      	b.n	80044fc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004218:	2b01      	cmp	r3, #1
 800421a:	f040 814f 	bne.w	80044bc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800421e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004222:	f003 0310 	and.w	r3, r3, #16
 8004226:	2b00      	cmp	r3, #0
 8004228:	f000 8148 	beq.w	80044bc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800422c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004230:	f003 0310 	and.w	r3, r3, #16
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 8141 	beq.w	80044bc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800423a:	2300      	movs	r3, #0
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	60bb      	str	r3, [r7, #8]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	60bb      	str	r3, [r7, #8]
 800424e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 80b6 	beq.w	80043cc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800426c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 8145 	beq.w	8004500 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800427a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800427e:	429a      	cmp	r2, r3
 8004280:	f080 813e 	bcs.w	8004500 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800428a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	2b20      	cmp	r3, #32
 8004294:	f000 8088 	beq.w	80043a8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	330c      	adds	r3, #12
 800429e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042a6:	e853 3f00 	ldrex	r3, [r3]
 80042aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80042ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	330c      	adds	r3, #12
 80042c0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80042c4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80042c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042cc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80042d0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80042d4:	e841 2300 	strex	r3, r2, [r1]
 80042d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80042dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1d9      	bne.n	8004298 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3314      	adds	r3, #20
 80042ea:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042ee:	e853 3f00 	ldrex	r3, [r3]
 80042f2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80042f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042f6:	f023 0301 	bic.w	r3, r3, #1
 80042fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	3314      	adds	r3, #20
 8004304:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004308:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800430c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004310:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004314:	e841 2300 	strex	r3, r2, [r1]
 8004318:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800431a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800431c:	2b00      	cmp	r3, #0
 800431e:	d1e1      	bne.n	80042e4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	3314      	adds	r3, #20
 8004326:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004328:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800432a:	e853 3f00 	ldrex	r3, [r3]
 800432e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004330:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004332:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004336:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3314      	adds	r3, #20
 8004340:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004344:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004346:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004348:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800434a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800434c:	e841 2300 	strex	r3, r2, [r1]
 8004350:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004352:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1e3      	bne.n	8004320 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2220      	movs	r2, #32
 800435c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	330c      	adds	r3, #12
 800436c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800436e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004370:	e853 3f00 	ldrex	r3, [r3]
 8004374:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004378:	f023 0310 	bic.w	r3, r3, #16
 800437c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	330c      	adds	r3, #12
 8004386:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800438a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800438c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800438e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004390:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004392:	e841 2300 	strex	r3, r2, [r1]
 8004396:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004398:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1e3      	bne.n	8004366 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fd fce9 	bl	8001d7a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2202      	movs	r2, #2
 80043ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	4619      	mov	r1, r3
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f8b6 	bl	8004530 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80043c4:	e09c      	b.n	8004500 <HAL_UART_IRQHandler+0x518>
 80043c6:	bf00      	nop
 80043c8:	0800472f 	.word	0x0800472f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 808e 	beq.w	8004504 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80043e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 8089 	beq.w	8004504 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	330c      	adds	r3, #12
 80043f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043fc:	e853 3f00 	ldrex	r3, [r3]
 8004400:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004404:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004408:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	330c      	adds	r3, #12
 8004412:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004416:	647a      	str	r2, [r7, #68]	@ 0x44
 8004418:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800441c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1e3      	bne.n	80043f2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	3314      	adds	r3, #20
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	e853 3f00 	ldrex	r3, [r3]
 8004438:	623b      	str	r3, [r7, #32]
   return(result);
 800443a:	6a3b      	ldr	r3, [r7, #32]
 800443c:	f023 0301 	bic.w	r3, r3, #1
 8004440:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	3314      	adds	r3, #20
 800444a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800444e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004450:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004456:	e841 2300 	strex	r3, r2, [r1]
 800445a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800445c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1e3      	bne.n	800442a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2220      	movs	r2, #32
 8004466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	330c      	adds	r3, #12
 8004476:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	e853 3f00 	ldrex	r3, [r3]
 800447e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f023 0310 	bic.w	r3, r3, #16
 8004486:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	330c      	adds	r3, #12
 8004490:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004494:	61fa      	str	r2, [r7, #28]
 8004496:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004498:	69b9      	ldr	r1, [r7, #24]
 800449a:	69fa      	ldr	r2, [r7, #28]
 800449c:	e841 2300 	strex	r3, r2, [r1]
 80044a0:	617b      	str	r3, [r7, #20]
   return(result);
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d1e3      	bne.n	8004470 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2202      	movs	r2, #2
 80044ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80044ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044b2:	4619      	mov	r1, r3
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f83b 	bl	8004530 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80044ba:	e023      	b.n	8004504 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80044bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d009      	beq.n	80044dc <HAL_UART_IRQHandler+0x4f4>
 80044c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d003      	beq.n	80044dc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f93e 	bl	8004756 <UART_Transmit_IT>
    return;
 80044da:	e014      	b.n	8004506 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80044dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00e      	beq.n	8004506 <HAL_UART_IRQHandler+0x51e>
 80044e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d008      	beq.n	8004506 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 f97d 	bl	80047f4 <UART_EndTransmit_IT>
    return;
 80044fa:	e004      	b.n	8004506 <HAL_UART_IRQHandler+0x51e>
    return;
 80044fc:	bf00      	nop
 80044fe:	e002      	b.n	8004506 <HAL_UART_IRQHandler+0x51e>
      return;
 8004500:	bf00      	nop
 8004502:	e000      	b.n	8004506 <HAL_UART_IRQHandler+0x51e>
      return;
 8004504:	bf00      	nop
  }
}
 8004506:	37e8      	adds	r7, #232	@ 0xe8
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	bc80      	pop	{r7}
 800451c:	4770      	bx	lr

0800451e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	bc80      	pop	{r7}
 800452e:	4770      	bx	lr

08004530 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	460b      	mov	r3, r1
 800453a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	bc80      	pop	{r7}
 8004544:	4770      	bx	lr

08004546 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b086      	sub	sp, #24
 800454a:	af00      	add	r7, sp, #0
 800454c:	60f8      	str	r0, [r7, #12]
 800454e:	60b9      	str	r1, [r7, #8]
 8004550:	603b      	str	r3, [r7, #0]
 8004552:	4613      	mov	r3, r2
 8004554:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004556:	e03b      	b.n	80045d0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800455e:	d037      	beq.n	80045d0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004560:	f7fd fad0 	bl	8001b04 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	6a3a      	ldr	r2, [r7, #32]
 800456c:	429a      	cmp	r2, r3
 800456e:	d302      	bcc.n	8004576 <UART_WaitOnFlagUntilTimeout+0x30>
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e03a      	b.n	80045f0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f003 0304 	and.w	r3, r3, #4
 8004584:	2b00      	cmp	r3, #0
 8004586:	d023      	beq.n	80045d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2b80      	cmp	r3, #128	@ 0x80
 800458c:	d020      	beq.n	80045d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b40      	cmp	r3, #64	@ 0x40
 8004592:	d01d      	beq.n	80045d0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b08      	cmp	r3, #8
 80045a0:	d116      	bne.n	80045d0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80045a2:	2300      	movs	r3, #0
 80045a4:	617b      	str	r3, [r7, #20]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	617b      	str	r3, [r7, #20]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	617b      	str	r3, [r7, #20]
 80045b6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f000 f856 	bl	800466a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2208      	movs	r2, #8
 80045c2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e00f      	b.n	80045f0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	4013      	ands	r3, r2
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	429a      	cmp	r2, r3
 80045de:	bf0c      	ite	eq
 80045e0:	2301      	moveq	r3, #1
 80045e2:	2300      	movne	r3, #0
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	461a      	mov	r2, r3
 80045e8:	79fb      	ldrb	r3, [r7, #7]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d0b4      	beq.n	8004558 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b085      	sub	sp, #20
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	4613      	mov	r3, r2
 8004604:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	88fa      	ldrh	r2, [r7, #6]
 8004610:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	88fa      	ldrh	r2, [r7, #6]
 8004616:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2222      	movs	r2, #34	@ 0x22
 8004622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d007      	beq.n	800463e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68da      	ldr	r2, [r3, #12]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800463c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	695a      	ldr	r2, [r3, #20]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f042 0201 	orr.w	r2, r2, #1
 800464c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f042 0220 	orr.w	r2, r2, #32
 800465c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr

0800466a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800466a:	b480      	push	{r7}
 800466c:	b095      	sub	sp, #84	@ 0x54
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	330c      	adds	r3, #12
 8004678:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800467c:	e853 3f00 	ldrex	r3, [r3]
 8004680:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004684:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004688:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	330c      	adds	r3, #12
 8004690:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004692:	643a      	str	r2, [r7, #64]	@ 0x40
 8004694:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004696:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004698:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800469a:	e841 2300 	strex	r3, r2, [r1]
 800469e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1e5      	bne.n	8004672 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	3314      	adds	r3, #20
 80046ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ae:	6a3b      	ldr	r3, [r7, #32]
 80046b0:	e853 3f00 	ldrex	r3, [r3]
 80046b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	f023 0301 	bic.w	r3, r3, #1
 80046bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	3314      	adds	r3, #20
 80046c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ce:	e841 2300 	strex	r3, r2, [r1]
 80046d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1e5      	bne.n	80046a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d119      	bne.n	8004716 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	330c      	adds	r3, #12
 80046e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	e853 3f00 	ldrex	r3, [r3]
 80046f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	f023 0310 	bic.w	r3, r3, #16
 80046f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	330c      	adds	r3, #12
 8004700:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004702:	61ba      	str	r2, [r7, #24]
 8004704:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004706:	6979      	ldr	r1, [r7, #20]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	613b      	str	r3, [r7, #16]
   return(result);
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e5      	bne.n	80046e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2220      	movs	r2, #32
 800471a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004724:	bf00      	nop
 8004726:	3754      	adds	r7, #84	@ 0x54
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr

0800472e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800472e:	b580      	push	{r7, lr}
 8004730:	b084      	sub	sp, #16
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800473a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	f7ff fee8 	bl	800451e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800474e:	bf00      	nop
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004756:	b480      	push	{r7}
 8004758:	b085      	sub	sp, #20
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b21      	cmp	r3, #33	@ 0x21
 8004768:	d13e      	bne.n	80047e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004772:	d114      	bne.n	800479e <UART_Transmit_IT+0x48>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d110      	bne.n	800479e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	881b      	ldrh	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004790:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	1c9a      	adds	r2, r3, #2
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	621a      	str	r2, [r3, #32]
 800479c:	e008      	b.n	80047b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	1c59      	adds	r1, r3, #1
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6211      	str	r1, [r2, #32]
 80047a8:	781a      	ldrb	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	3b01      	subs	r3, #1
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	4619      	mov	r1, r3
 80047be:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10f      	bne.n	80047e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68da      	ldr	r2, [r3, #12]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80047e4:	2300      	movs	r3, #0
 80047e6:	e000      	b.n	80047ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80047e8:	2302      	movs	r3, #2
  }
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr

080047f4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68da      	ldr	r2, [r3, #12]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800480a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2220      	movs	r2, #32
 8004810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7ff fe79 	bl	800450c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b08c      	sub	sp, #48	@ 0x30
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b22      	cmp	r3, #34	@ 0x22
 8004836:	f040 80ae 	bne.w	8004996 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004842:	d117      	bne.n	8004874 <UART_Receive_IT+0x50>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	691b      	ldr	r3, [r3, #16]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d113      	bne.n	8004874 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800484c:	2300      	movs	r3, #0
 800484e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004854:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	b29b      	uxth	r3, r3
 800485e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004862:	b29a      	uxth	r2, r3
 8004864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004866:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800486c:	1c9a      	adds	r2, r3, #2
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	629a      	str	r2, [r3, #40]	@ 0x28
 8004872:	e026      	b.n	80048c2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004878:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800487a:	2300      	movs	r3, #0
 800487c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004886:	d007      	beq.n	8004898 <UART_Receive_IT+0x74>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10a      	bne.n	80048a6 <UART_Receive_IT+0x82>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d106      	bne.n	80048a6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	b2da      	uxtb	r2, r3
 80048a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048a2:	701a      	strb	r2, [r3, #0]
 80048a4:	e008      	b.n	80048b8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	4619      	mov	r1, r3
 80048d0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d15d      	bne.n	8004992 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68da      	ldr	r2, [r3, #12]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 0220 	bic.w	r2, r2, #32
 80048e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68da      	ldr	r2, [r3, #12]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	695a      	ldr	r2, [r3, #20]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 0201 	bic.w	r2, r2, #1
 8004904:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2220      	movs	r2, #32
 800490a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004918:	2b01      	cmp	r3, #1
 800491a:	d135      	bne.n	8004988 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	330c      	adds	r3, #12
 8004928:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	e853 3f00 	ldrex	r3, [r3]
 8004930:	613b      	str	r3, [r7, #16]
   return(result);
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	f023 0310 	bic.w	r3, r3, #16
 8004938:	627b      	str	r3, [r7, #36]	@ 0x24
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	330c      	adds	r3, #12
 8004940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004942:	623a      	str	r2, [r7, #32]
 8004944:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004946:	69f9      	ldr	r1, [r7, #28]
 8004948:	6a3a      	ldr	r2, [r7, #32]
 800494a:	e841 2300 	strex	r3, r2, [r1]
 800494e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1e5      	bne.n	8004922 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0310 	and.w	r3, r3, #16
 8004960:	2b10      	cmp	r3, #16
 8004962:	d10a      	bne.n	800497a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004964:	2300      	movs	r3, #0
 8004966:	60fb      	str	r3, [r7, #12]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800497e:	4619      	mov	r1, r3
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f7ff fdd5 	bl	8004530 <HAL_UARTEx_RxEventCallback>
 8004986:	e002      	b.n	800498e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 ff87 	bl	800589c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800498e:	2300      	movs	r3, #0
 8004990:	e002      	b.n	8004998 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004992:	2300      	movs	r3, #0
 8004994:	e000      	b.n	8004998 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004996:	2302      	movs	r3, #2
  }
}
 8004998:	4618      	mov	r0, r3
 800499a:	3730      	adds	r7, #48	@ 0x30
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68da      	ldr	r2, [r3, #12]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689a      	ldr	r2, [r3, #8]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80049da:	f023 030c 	bic.w	r3, r3, #12
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	6812      	ldr	r2, [r2, #0]
 80049e2:	68b9      	ldr	r1, [r7, #8]
 80049e4:	430b      	orrs	r3, r1
 80049e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	699a      	ldr	r2, [r3, #24]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a2c      	ldr	r2, [pc, #176]	@ (8004ab4 <UART_SetConfig+0x114>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d103      	bne.n	8004a10 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a08:	f7fd fffc 	bl	8002a04 <HAL_RCC_GetPCLK2Freq>
 8004a0c:	60f8      	str	r0, [r7, #12]
 8004a0e:	e002      	b.n	8004a16 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a10:	f7fd ffe4 	bl	80029dc <HAL_RCC_GetPCLK1Freq>
 8004a14:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009a      	lsls	r2, r3, #2
 8004a20:	441a      	add	r2, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2c:	4a22      	ldr	r2, [pc, #136]	@ (8004ab8 <UART_SetConfig+0x118>)
 8004a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a32:	095b      	lsrs	r3, r3, #5
 8004a34:	0119      	lsls	r1, r3, #4
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	4413      	add	r3, r2
 8004a3e:	009a      	lsls	r2, r3, #2
 8004a40:	441a      	add	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ab8 <UART_SetConfig+0x118>)
 8004a4e:	fba3 0302 	umull	r0, r3, r3, r2
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	2064      	movs	r0, #100	@ 0x64
 8004a56:	fb00 f303 	mul.w	r3, r0, r3
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	011b      	lsls	r3, r3, #4
 8004a5e:	3332      	adds	r3, #50	@ 0x32
 8004a60:	4a15      	ldr	r2, [pc, #84]	@ (8004ab8 <UART_SetConfig+0x118>)
 8004a62:	fba2 2303 	umull	r2, r3, r2, r3
 8004a66:	095b      	lsrs	r3, r3, #5
 8004a68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a6c:	4419      	add	r1, r3
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	4613      	mov	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	4413      	add	r3, r2
 8004a76:	009a      	lsls	r2, r3, #2
 8004a78:	441a      	add	r2, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a84:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab8 <UART_SetConfig+0x118>)
 8004a86:	fba3 0302 	umull	r0, r3, r3, r2
 8004a8a:	095b      	lsrs	r3, r3, #5
 8004a8c:	2064      	movs	r0, #100	@ 0x64
 8004a8e:	fb00 f303 	mul.w	r3, r0, r3
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	011b      	lsls	r3, r3, #4
 8004a96:	3332      	adds	r3, #50	@ 0x32
 8004a98:	4a07      	ldr	r2, [pc, #28]	@ (8004ab8 <UART_SetConfig+0x118>)
 8004a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9e:	095b      	lsrs	r3, r3, #5
 8004aa0:	f003 020f 	and.w	r2, r3, #15
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	440a      	add	r2, r1
 8004aaa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004aac:	bf00      	nop
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40013800 	.word	0x40013800
 8004ab8:	51eb851f 	.word	0x51eb851f

08004abc <InitRxContLoRa>:
    // optimize the power consumption by switching off the transmitter as soon as the packet has been sent
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

}

void InitRxContLoRa(){
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	f000 fd6f 	bl	80055a4 <SX1276LoRaSetOpMode>

	SX1276LR->RegIrqFlagsMask = RFLR_IRQFLAGS_RXTIMEOUT |
 8004ac6:	4b16      	ldr	r3, [pc, #88]	@ (8004b20 <InitRxContLoRa+0x64>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	229f      	movs	r2, #159	@ 0x9f
 8004acc:	745a      	strb	r2, [r3, #17]
	                            RFLR_IRQFLAGS_VALIDHEADER |
	                            RFLR_IRQFLAGS_TXDONE |
	                            RFLR_IRQFLAGS_CADDONE |
	                            RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	                            RFLR_IRQFLAGS_CADDETECTED;
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR->RegIrqFlagsMask );
 8004ace:	4b14      	ldr	r3, [pc, #80]	@ (8004b20 <InitRxContLoRa+0x64>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	7c5b      	ldrb	r3, [r3, #17]
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	2011      	movs	r0, #17
 8004ad8:	f000 f8f0 	bl	8004cbc <SX1276Write>
	SX1276LR->RegHopPeriod = 255;
 8004adc:	4b10      	ldr	r3, [pc, #64]	@ (8004b20 <InitRxContLoRa+0x64>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	22ff      	movs	r2, #255	@ 0xff
 8004ae2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR->RegHopPeriod );
 8004ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8004b20 <InitRxContLoRa+0x64>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004aee:	4619      	mov	r1, r3
 8004af0:	2024      	movs	r0, #36	@ 0x24
 8004af2:	f000 f8e3 	bl	8004cbc <SX1276Write>

	                                 // RxDone                    RxTimeout                   FhssChangeChannel           CadDone
	SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 8004af6:	4b0a      	ldr	r3, [pc, #40]	@ (8004b20 <InitRxContLoRa+0x64>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	                                // CadDetected               ModeReady
	SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 8004b00:	4b07      	ldr	r3, [pc, #28]	@ (8004b20 <InitRxContLoRa+0x64>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 8004b0a:	4b05      	ldr	r3, [pc, #20]	@ (8004b20 <InitRxContLoRa+0x64>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	333d      	adds	r3, #61	@ 0x3d
 8004b10:	2202      	movs	r2, #2
 8004b12:	4619      	mov	r1, r3
 8004b14:	2040      	movs	r0, #64	@ 0x40
 8004b16:	f000 f8e3 	bl	8004ce0 <SX1276WriteBuffer>
//	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
////#else
////	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE  );
////#endif
}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	20000374 	.word	0x20000374

08004b24 <StartRxContLoRa>:
//   LoRa
void StartRxContLoRa(){
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
	// Rx continuous mode
	SX1276LR->RegFifoRxBaseAddr = FIFOAdrComArr1;
 8004b28:	4b0e      	ldr	r3, [pc, #56]	@ (8004b64 <StartRxContLoRa+0x40>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	73da      	strb	r2, [r3, #15]
	SX1276Write( REG_LR_FIFORXBASEADDR,SX1276LR->RegFifoRxBaseAddr );
 8004b30:	4b0c      	ldr	r3, [pc, #48]	@ (8004b64 <StartRxContLoRa+0x40>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	7bdb      	ldrb	r3, [r3, #15]
 8004b36:	4619      	mov	r1, r3
 8004b38:	200f      	movs	r0, #15
 8004b3a:	f000 f8bf 	bl	8004cbc <SX1276Write>
	// Pointer of the current address for SPI (from which it will be read) to the same place.
	SX1276LR->RegFifoAddrPtr = SX1276LR->RegFifoRxBaseAddr;
 8004b3e:	4b09      	ldr	r3, [pc, #36]	@ (8004b64 <StartRxContLoRa+0x40>)
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	4b08      	ldr	r3, [pc, #32]	@ (8004b64 <StartRxContLoRa+0x40>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	7bd2      	ldrb	r2, [r2, #15]
 8004b48:	735a      	strb	r2, [r3, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
 8004b4a:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <StartRxContLoRa+0x40>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	7b5b      	ldrb	r3, [r3, #13]
 8004b50:	4619      	mov	r1, r3
 8004b52:	200d      	movs	r0, #13
 8004b54:	f000 f8b2 	bl	8004cbc <SX1276Write>
	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
 8004b58:	2005      	movs	r0, #5
 8004b5a:	f000 fd23 	bl	80055a4 <SX1276LoRaSetOpMode>
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE  );
}
 8004b5e:	bf00      	nop
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20000374 	.word	0x20000374

08004b68 <RxContLoRaCmpl>:

//Start by interrupt DIO0==1 RxDone (when parcel reception is finished)
uint32_t RxContLoRaCmpl(uint8_t *Arr,SPI_HandleTypeDef *hspi){
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
	// Data is always written regardless of whether I have time to read it or not
	// if not transferred to STANDBY

	// switch off the reception mode to standby mode
	SX1276LoRaSetOpMode(RFLR_OPMODE_STANDBY);
 8004b72:	2001      	movs	r0, #1
 8004b74:	f000 fd16 	bl	80055a4 <SX1276LoRaSetOpMode>

	SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE  );
 8004b78:	2140      	movs	r1, #64	@ 0x40
 8004b7a:	2012      	movs	r0, #18
 8004b7c:	f000 f89e 	bl	8004cbc <SX1276Write>
	SX1276Read( REG_LR_IRQFLAGS, &SX1276LR->RegIrqFlags );
 8004b80:	4b28      	ldr	r3, [pc, #160]	@ (8004c24 <RxContLoRaCmpl+0xbc>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	3312      	adds	r3, #18
 8004b86:	4619      	mov	r1, r3
 8004b88:	2012      	movs	r0, #18
 8004b8a:	f000 f8fd 	bl	8004d88 <SX1276Read>
	if( ( SX1276LR->RegIrqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR ) == RFLR_IRQFLAGS_PAYLOADCRCERROR ){
 8004b8e:	4b25      	ldr	r3, [pc, #148]	@ (8004c24 <RxContLoRaCmpl+0xbc>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	7c9b      	ldrb	r3, [r3, #18]
 8004b94:	f003 0320 	and.w	r3, r3, #32
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00d      	beq.n	8004bb8 <RxContLoRaCmpl+0x50>
		PayLoadCRCError++; // corrupted CRC
 8004b9c:	4b22      	ldr	r3, [pc, #136]	@ (8004c28 <RxContLoRaCmpl+0xc0>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	4a21      	ldr	r2, [pc, #132]	@ (8004c28 <RxContLoRaCmpl+0xc0>)
 8004ba4:	6013      	str	r3, [r2, #0]
		SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR  );
 8004ba6:	2120      	movs	r1, #32
 8004ba8:	2012      	movs	r0, #18
 8004baa:	f000 f887 	bl	8004cbc <SX1276Write>
		SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
 8004bae:	2005      	movs	r0, #5
 8004bb0:	f000 fcf8 	bl	80055a4 <SX1276LoRaSetOpMode>
		//If the package is corrupted do nothing
		return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e030      	b.n	8004c1a <RxContLoRaCmpl+0xb2>
	}
	NumSuccessPack++;
 8004bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8004c2c <RxContLoRaCmpl+0xc4>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8004c2c <RxContLoRaCmpl+0xc4>)
 8004bc0:	6013      	str	r3, [r2, #0]
//	SX1276Read( REG_LR_PKTSNRVALUE, &SX1276LR->RegPktSnrValue );
//	SX1276Read( REG_LR_PKTRSSIVALUE, &SX1276LR->RegPktRssiValue );
	//???
	SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR  );
 8004bc2:	2120      	movs	r1, #32
 8004bc4:	2012      	movs	r0, #18
 8004bc6:	f000 f879 	bl	8004cbc <SX1276Write>

	SX1276Read( REG_LR_FIFORXCURRENTADDR, &SX1276LR->RegFifoRxCurrentAddr );
 8004bca:	4b16      	ldr	r3, [pc, #88]	@ (8004c24 <RxContLoRaCmpl+0xbc>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	3310      	adds	r3, #16
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	2010      	movs	r0, #16
 8004bd4:	f000 f8d8 	bl	8004d88 <SX1276Read>
	SX1276Read( REG_LR_NBRXBYTES, &SX1276LR->RegNbRxBytes );
 8004bd8:	4b12      	ldr	r3, [pc, #72]	@ (8004c24 <RxContLoRaCmpl+0xbc>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	3313      	adds	r3, #19
 8004bde:	4619      	mov	r1, r3
 8004be0:	2013      	movs	r0, #19
 8004be2:	f000 f8d1 	bl	8004d88 <SX1276Read>
	SX1276LR->RegFifoAddrPtr = SX1276LR->RegFifoRxCurrentAddr;
 8004be6:	4b0f      	ldr	r3, [pc, #60]	@ (8004c24 <RxContLoRaCmpl+0xbc>)
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	4b0e      	ldr	r3, [pc, #56]	@ (8004c24 <RxContLoRaCmpl+0xbc>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	7c12      	ldrb	r2, [r2, #16]
 8004bf0:	735a      	strb	r2, [r3, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
 8004bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8004c24 <RxContLoRaCmpl+0xbc>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	7b5b      	ldrb	r3, [r3, #13]
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	200d      	movs	r0, #13
 8004bfc:	f000 f85e 	bl	8004cbc <SX1276Write>
//	RxParamCalc();
//	// check the packet data, and save the best
//	// data at which the CRC was corrupted
//	CheckParam();
//#else
	if(SX1276LR->RegNbRxBytes > NumberCommands - 1  ){
 8004c00:	4b08      	ldr	r3, [pc, #32]	@ (8004c24 <RxContLoRaCmpl+0xbc>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	7cdb      	ldrb	r3, [r3, #19]
 8004c06:	2b0a      	cmp	r3, #10
 8004c08:	d906      	bls.n	8004c18 <RxContLoRaCmpl+0xb0>
		SX1276ReadBuffer(REG_LR_FIFO, Arr,NumberCommands);
 8004c0a:	220b      	movs	r2, #11
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	2000      	movs	r0, #0
 8004c10:	f000 f890 	bl	8004d34 <SX1276ReadBuffer>
	}

//#endif
	// maybe we need to return pointers to the right position?
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
	return HAL_OK;
 8004c14:	2300      	movs	r3, #0
 8004c16:	e000      	b.n	8004c1a <RxContLoRaCmpl+0xb2>
		return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	20000374 	.word	0x20000374
 8004c28:	20000358 	.word	0x20000358
 8004c2c:	2000035c 	.word	0x2000035c

08004c30 <SpiInOut>:
extern SPI_HandleTypeDef hspi1;
#endif


uint8_t SpiInOut(uint8_t *outData, uint8_t size )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	70fb      	strb	r3, [r7, #3]
    /* Send SPIy data */
    //SPI_I2S_SendData( SPI_INTERFACE, outData );
#ifndef G03108
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
 8004c3c:	78fb      	ldrb	r3, [r7, #3]
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004c44:	6879      	ldr	r1, [r7, #4]
 8004c46:	4804      	ldr	r0, [pc, #16]	@ (8004c58 <SpiInOut+0x28>)
 8004c48:	f7fd ff92 	bl	8002b70 <HAL_SPI_Transmit>
#else
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
#endif
	//while( SPI_I2S_GetFlagStatus( SPI_INTERFACE, SPI_I2S_FLAG_RXNE ) == RESET );
    //return SPI_I2S_ReceiveData( SPI_INTERFACE );
	return 0;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3708      	adds	r7, #8
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000248 	.word	0x20000248

08004c5c <SpiReceive>:

uint8_t SpiReceive(uint8_t *outData, uint8_t size){
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	460b      	mov	r3, r1
 8004c66:	70fb      	strb	r3, [r7, #3]

#ifndef G03108
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
 8004c68:	78fb      	ldrb	r3, [r7, #3]
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004c70:	6879      	ldr	r1, [r7, #4]
 8004c72:	4804      	ldr	r0, [pc, #16]	@ (8004c84 <SpiReceive+0x28>)
 8004c74:	f7fe f8c0 	bl	8002df8 <HAL_SPI_Receive>
#else
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
#endif
	return 0;
 8004c78:	2300      	movs	r3, #0
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20000248 	.word	0x20000248

08004c88 <SX1276SetReset>:
 *      Author: dima
 */
#include "sx1276-Hal.h"

void SX1276SetReset( uint8_t state ) //OK
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	4603      	mov	r3, r0
 8004c90:	71fb      	strb	r3, [r7, #7]

    if( state == RADIO_RESET_ON )
 8004c92:	79fb      	ldrb	r3, [r7, #7]
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d105      	bne.n	8004ca4 <SX1276SetReset+0x1c>
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET );
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2140      	movs	r1, #64	@ 0x40
 8004c9c:	4806      	ldr	r0, [pc, #24]	@ (8004cb8 <SX1276SetReset+0x30>)
 8004c9e:	f7fd faa3 	bl	80021e8 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
    }
}
 8004ca2:	e004      	b.n	8004cae <SX1276SetReset+0x26>
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	2140      	movs	r1, #64	@ 0x40
 8004ca8:	4803      	ldr	r0, [pc, #12]	@ (8004cb8 <SX1276SetReset+0x30>)
 8004caa:	f7fd fa9d 	bl	80021e8 <HAL_GPIO_WritePin>
}
 8004cae:	bf00      	nop
 8004cb0:	3708      	adds	r7, #8
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	40010c00 	.word	0x40010c00

08004cbc <SX1276Write>:

void SX1276Write( uint8_t addr, uint8_t data )
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	460a      	mov	r2, r1
 8004cc6:	71fb      	strb	r3, [r7, #7]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	71bb      	strb	r3, [r7, #6]
    SX1276WriteBuffer( addr, &data, 1 );
 8004ccc:	1db9      	adds	r1, r7, #6
 8004cce:	79fb      	ldrb	r3, [r7, #7]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 f804 	bl	8004ce0 <SX1276WriteBuffer>
}
 8004cd8:	bf00      	nop
 8004cda:	3708      	adds	r7, #8
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	6039      	str	r1, [r7, #0]
 8004cea:	71fb      	strb	r3, [r7, #7]
 8004cec:	4613      	mov	r3, r2
 8004cee:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004cf6:	480e      	ldr	r0, [pc, #56]	@ (8004d30 <SX1276WriteBuffer+0x50>)
 8004cf8:	f7fd fa76 	bl	80021e8 <HAL_GPIO_WritePin>
    // rewritten using HAL_SPI_Transmit
    uint8_t adr = addr | 0x80;
 8004cfc:	79fb      	ldrb	r3, [r7, #7]
 8004cfe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr , 1);
 8004d06:	f107 030f 	add.w	r3, r7, #15
 8004d0a:	2101      	movs	r1, #1
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff ff8f 	bl	8004c30 <SpiInOut>

    SpiInOut(buffer,size);
 8004d12:	79bb      	ldrb	r3, [r7, #6]
 8004d14:	4619      	mov	r1, r3
 8004d16:	6838      	ldr	r0, [r7, #0]
 8004d18:	f7ff ff8a 	bl	8004c30 <SpiInOut>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d22:	4803      	ldr	r0, [pc, #12]	@ (8004d30 <SX1276WriteBuffer+0x50>)
 8004d24:	f7fd fa60 	bl	80021e8 <HAL_GPIO_WritePin>
}
 8004d28:	bf00      	nop
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40010800 	.word	0x40010800

08004d34 <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	6039      	str	r1, [r7, #0]
 8004d3e:	71fb      	strb	r3, [r7, #7]
 8004d40:	4613      	mov	r3, r2
 8004d42:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8004d44:	2200      	movs	r2, #0
 8004d46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d4a:	480e      	ldr	r0, [pc, #56]	@ (8004d84 <SX1276ReadBuffer+0x50>)
 8004d4c:	f7fd fa4c 	bl	80021e8 <HAL_GPIO_WritePin>

    uint8_t adr = addr & 0x7F;
 8004d50:	79fb      	ldrb	r3, [r7, #7]
 8004d52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr, 1 );
 8004d5a:	f107 030f 	add.w	r3, r7, #15
 8004d5e:	2101      	movs	r1, #1
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7ff ff65 	bl	8004c30 <SpiInOut>
    //This one is written, maybe it makes sense to change both to Hal transmitRecieve?
    SpiReceive(buffer, size);
 8004d66:	79bb      	ldrb	r3, [r7, #6]
 8004d68:	4619      	mov	r1, r3
 8004d6a:	6838      	ldr	r0, [r7, #0]
 8004d6c:	f7ff ff76 	bl	8004c5c <SpiReceive>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8004d70:	2201      	movs	r2, #1
 8004d72:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d76:	4803      	ldr	r0, [pc, #12]	@ (8004d84 <SX1276ReadBuffer+0x50>)
 8004d78:	f7fd fa36 	bl	80021e8 <HAL_GPIO_WritePin>
}
 8004d7c:	bf00      	nop
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	40010800 	.word	0x40010800

08004d88 <SX1276Read>:

void SX1276Read( uint8_t addr, uint8_t *data )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	6039      	str	r1, [r7, #0]
 8004d92:	71fb      	strb	r3, [r7, #7]
    SX1276ReadBuffer( addr, data, 1 );
 8004d94:	79fb      	ldrb	r3, [r7, #7]
 8004d96:	2201      	movs	r2, #1
 8004d98:	6839      	ldr	r1, [r7, #0]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7ff ffca 	bl	8004d34 <SX1276ReadBuffer>
}
 8004da0:	bf00      	nop
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <SX1276LoRaSetRFFrequency>:
 */
#define XTAL_FREQ                                   32000000
#define FREQ_STEP                                   61.03515625

void SX1276LoRaSetRFFrequency( uint32_t freq )
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
    LoRaSettings.RFFrequency = freq;
 8004db0:	4a19      	ldr	r2, [pc, #100]	@ (8004e18 <SX1276LoRaSetRFFrequency+0x70>)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6013      	str	r3, [r2, #0]

    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f7fb fbd2 	bl	8000560 <__aeabi_ui2d>
 8004dbc:	a314      	add	r3, pc, #80	@ (adr r3, 8004e10 <SX1276LoRaSetRFFrequency+0x68>)
 8004dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc2:	f7fb fd71 	bl	80008a8 <__aeabi_ddiv>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4610      	mov	r0, r2
 8004dcc:	4619      	mov	r1, r3
 8004dce:	f7fb fe53 	bl	8000a78 <__aeabi_d2uiz>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	607b      	str	r3, [r7, #4]
    SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	0c1a      	lsrs	r2, r3, #16
 8004dda:	4b10      	ldr	r3, [pc, #64]	@ (8004e1c <SX1276LoRaSetRFFrequency+0x74>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	b2d2      	uxtb	r2, r2
 8004de0:	719a      	strb	r2, [r3, #6]
    SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	0a1a      	lsrs	r2, r3, #8
 8004de6:	4b0d      	ldr	r3, [pc, #52]	@ (8004e1c <SX1276LoRaSetRFFrequency+0x74>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	b2d2      	uxtb	r2, r2
 8004dec:	71da      	strb	r2, [r3, #7]
    SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
 8004dee:	4b0b      	ldr	r3, [pc, #44]	@ (8004e1c <SX1276LoRaSetRFFrequency+0x74>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	b2d2      	uxtb	r2, r2
 8004df6:	721a      	strb	r2, [r3, #8]
    SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
 8004df8:	4b08      	ldr	r3, [pc, #32]	@ (8004e1c <SX1276LoRaSetRFFrequency+0x74>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3306      	adds	r3, #6
 8004dfe:	2203      	movs	r2, #3
 8004e00:	4619      	mov	r1, r3
 8004e02:	2006      	movs	r0, #6
 8004e04:	f7ff ff6c 	bl	8004ce0 <SX1276WriteBuffer>
}
 8004e08:	bf00      	nop
 8004e0a:	3708      	adds	r7, #8
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	00000000 	.word	0x00000000
 8004e14:	404e8480 	.word	0x404e8480
 8004e18:	20000010 	.word	0x20000010
 8004e1c:	20000374 	.word	0x20000374

08004e20 <SX1276LoRaSetSpreadingFactor>:

void SX1276LoRaSetSpreadingFactor( uint8_t factor )
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	4603      	mov	r3, r0
 8004e28:	71fb      	strb	r3, [r7, #7]

    if( factor > 12 )
 8004e2a:	79fb      	ldrb	r3, [r7, #7]
 8004e2c:	2b0c      	cmp	r3, #12
 8004e2e:	d902      	bls.n	8004e36 <SX1276LoRaSetSpreadingFactor+0x16>
    {
        factor = 12;
 8004e30:	230c      	movs	r3, #12
 8004e32:	71fb      	strb	r3, [r7, #7]
 8004e34:	e004      	b.n	8004e40 <SX1276LoRaSetSpreadingFactor+0x20>
    }
    else if( factor < 6 )
 8004e36:	79fb      	ldrb	r3, [r7, #7]
 8004e38:	2b05      	cmp	r3, #5
 8004e3a:	d801      	bhi.n	8004e40 <SX1276LoRaSetSpreadingFactor+0x20>
    {
        factor = 6;
 8004e3c:	2306      	movs	r3, #6
 8004e3e:	71fb      	strb	r3, [r7, #7]
    }

    if( factor == 6 )
 8004e40:	79fb      	ldrb	r3, [r7, #7]
 8004e42:	2b06      	cmp	r3, #6
 8004e44:	d103      	bne.n	8004e4e <SX1276LoRaSetSpreadingFactor+0x2e>
    {
        SX1276LoRaSetNbTrigPeaks( 5 );
 8004e46:	2005      	movs	r0, #5
 8004e48:	f000 f82e 	bl	8004ea8 <SX1276LoRaSetNbTrigPeaks>
 8004e4c:	e002      	b.n	8004e54 <SX1276LoRaSetSpreadingFactor+0x34>
    }
    else
    {
        SX1276LoRaSetNbTrigPeaks( 3 );
 8004e4e:	2003      	movs	r0, #3
 8004e50:	f000 f82a 	bl	8004ea8 <SX1276LoRaSetNbTrigPeaks>
    }

    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8004e54:	4b12      	ldr	r3, [pc, #72]	@ (8004ea0 <SX1276LoRaSetSpreadingFactor+0x80>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	331e      	adds	r3, #30
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	201e      	movs	r0, #30
 8004e5e:	f7ff ff93 	bl	8004d88 <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
 8004e62:	4b0f      	ldr	r3, [pc, #60]	@ (8004ea0 <SX1276LoRaSetSpreadingFactor+0x80>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	7f9b      	ldrb	r3, [r3, #30]
 8004e68:	b25b      	sxtb	r3, r3
 8004e6a:	f003 030f 	and.w	r3, r3, #15
 8004e6e:	b25a      	sxtb	r2, r3
 8004e70:	79fb      	ldrb	r3, [r7, #7]
 8004e72:	011b      	lsls	r3, r3, #4
 8004e74:	b25b      	sxtb	r3, r3
 8004e76:	4313      	orrs	r3, r2
 8004e78:	b25a      	sxtb	r2, r3
 8004e7a:	4b09      	ldr	r3, [pc, #36]	@ (8004ea0 <SX1276LoRaSetSpreadingFactor+0x80>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	b2d2      	uxtb	r2, r2
 8004e80:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8004e82:	4b07      	ldr	r3, [pc, #28]	@ (8004ea0 <SX1276LoRaSetSpreadingFactor+0x80>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	7f9b      	ldrb	r3, [r3, #30]
 8004e88:	4619      	mov	r1, r3
 8004e8a:	201e      	movs	r0, #30
 8004e8c:	f7ff ff16 	bl	8004cbc <SX1276Write>
    LoRaSettings.SpreadingFactor = factor;
 8004e90:	4a04      	ldr	r2, [pc, #16]	@ (8004ea4 <SX1276LoRaSetSpreadingFactor+0x84>)
 8004e92:	79fb      	ldrb	r3, [r7, #7]
 8004e94:	7193      	strb	r3, [r2, #6]
}
 8004e96:	bf00      	nop
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20000374 	.word	0x20000374
 8004ea4:	20000010 	.word	0x20000010

08004ea8 <SX1276LoRaSetNbTrigPeaks>:

void SX1276LoRaSetNbTrigPeaks( uint8_t value )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	4603      	mov	r3, r0
 8004eb0:	71fb      	strb	r3, [r7, #7]
    SX1276Read( 0x31, &SX1276LR->RegDetectOptimize );
 8004eb2:	4b12      	ldr	r3, [pc, #72]	@ (8004efc <SX1276LoRaSetNbTrigPeaks+0x54>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	3330      	adds	r3, #48	@ 0x30
 8004eb8:	4619      	mov	r1, r3
 8004eba:	2031      	movs	r0, #49	@ 0x31
 8004ebc:	f7ff ff64 	bl	8004d88 <SX1276Read>
    SX1276LR->RegDetectOptimize = ( SX1276LR->RegDetectOptimize & 0xF8 ) | value;
 8004ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8004efc <SX1276LoRaSetNbTrigPeaks+0x54>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004ec8:	b25b      	sxtb	r3, r3
 8004eca:	f023 0307 	bic.w	r3, r3, #7
 8004ece:	b25a      	sxtb	r2, r3
 8004ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	b25a      	sxtb	r2, r3
 8004ed8:	4b08      	ldr	r3, [pc, #32]	@ (8004efc <SX1276LoRaSetNbTrigPeaks+0x54>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	b2d2      	uxtb	r2, r2
 8004ede:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    SX1276Write( 0x31, SX1276LR->RegDetectOptimize );
 8004ee2:	4b06      	ldr	r3, [pc, #24]	@ (8004efc <SX1276LoRaSetNbTrigPeaks+0x54>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004eea:	4619      	mov	r1, r3
 8004eec:	2031      	movs	r0, #49	@ 0x31
 8004eee:	f7ff fee5 	bl	8004cbc <SX1276Write>
}
 8004ef2:	bf00      	nop
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	20000374 	.word	0x20000374

08004f00 <SX1276LoRaSetErrorCoding>:

void SX1276LoRaSetErrorCoding( uint8_t value )
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	4603      	mov	r3, r0
 8004f08:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8004f0a:	4b12      	ldr	r3, [pc, #72]	@ (8004f54 <SX1276LoRaSetErrorCoding+0x54>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	331d      	adds	r3, #29
 8004f10:	4619      	mov	r1, r3
 8004f12:	201d      	movs	r0, #29
 8004f14:	f7ff ff38 	bl	8004d88 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
 8004f18:	4b0e      	ldr	r3, [pc, #56]	@ (8004f54 <SX1276LoRaSetErrorCoding+0x54>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	7f5b      	ldrb	r3, [r3, #29]
 8004f1e:	b25b      	sxtb	r3, r3
 8004f20:	f023 030e 	bic.w	r3, r3, #14
 8004f24:	b25a      	sxtb	r2, r3
 8004f26:	79fb      	ldrb	r3, [r7, #7]
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	b25b      	sxtb	r3, r3
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	b25a      	sxtb	r2, r3
 8004f30:	4b08      	ldr	r3, [pc, #32]	@ (8004f54 <SX1276LoRaSetErrorCoding+0x54>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	b2d2      	uxtb	r2, r2
 8004f36:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8004f38:	4b06      	ldr	r3, [pc, #24]	@ (8004f54 <SX1276LoRaSetErrorCoding+0x54>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	7f5b      	ldrb	r3, [r3, #29]
 8004f3e:	4619      	mov	r1, r3
 8004f40:	201d      	movs	r0, #29
 8004f42:	f7ff febb 	bl	8004cbc <SX1276Write>
    LoRaSettings.ErrorCoding = value;
 8004f46:	4a04      	ldr	r2, [pc, #16]	@ (8004f58 <SX1276LoRaSetErrorCoding+0x58>)
 8004f48:	79fb      	ldrb	r3, [r7, #7]
 8004f4a:	71d3      	strb	r3, [r2, #7]
}
 8004f4c:	bf00      	nop
 8004f4e:	3708      	adds	r7, #8
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	20000374 	.word	0x20000374
 8004f58:	20000010 	.word	0x20000010

08004f5c <SX1276LoRaSetPacketCrcOn>:

void SX1276LoRaSetPacketCrcOn( bool enable )
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	4603      	mov	r3, r0
 8004f64:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8004f66:	4b12      	ldr	r3, [pc, #72]	@ (8004fb0 <SX1276LoRaSetPacketCrcOn+0x54>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	331e      	adds	r3, #30
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	201e      	movs	r0, #30
 8004f70:	f7ff ff0a 	bl	8004d88 <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
 8004f74:	4b0e      	ldr	r3, [pc, #56]	@ (8004fb0 <SX1276LoRaSetPacketCrcOn+0x54>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	7f9b      	ldrb	r3, [r3, #30]
 8004f7a:	b25b      	sxtb	r3, r3
 8004f7c:	f023 0304 	bic.w	r3, r3, #4
 8004f80:	b25a      	sxtb	r2, r3
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	b25b      	sxtb	r3, r3
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	b25a      	sxtb	r2, r3
 8004f8c:	4b08      	ldr	r3, [pc, #32]	@ (8004fb0 <SX1276LoRaSetPacketCrcOn+0x54>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	b2d2      	uxtb	r2, r2
 8004f92:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8004f94:	4b06      	ldr	r3, [pc, #24]	@ (8004fb0 <SX1276LoRaSetPacketCrcOn+0x54>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	7f9b      	ldrb	r3, [r3, #30]
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	201e      	movs	r0, #30
 8004f9e:	f7ff fe8d 	bl	8004cbc <SX1276Write>
    LoRaSettings.CrcOn = enable;
 8004fa2:	4a04      	ldr	r2, [pc, #16]	@ (8004fb4 <SX1276LoRaSetPacketCrcOn+0x58>)
 8004fa4:	79fb      	ldrb	r3, [r7, #7]
 8004fa6:	7213      	strb	r3, [r2, #8]
}
 8004fa8:	bf00      	nop
 8004faa:	3708      	adds	r7, #8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	20000374 	.word	0x20000374
 8004fb4:	20000010 	.word	0x20000010

08004fb8 <SX1276LoRaSetSignalBandwidth>:

void SX1276LoRaSetSignalBandwidth( uint8_t bw )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8004fc2:	4b12      	ldr	r3, [pc, #72]	@ (800500c <SX1276LoRaSetSignalBandwidth+0x54>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	331d      	adds	r3, #29
 8004fc8:	4619      	mov	r1, r3
 8004fca:	201d      	movs	r0, #29
 8004fcc:	f7ff fedc 	bl	8004d88 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
 8004fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800500c <SX1276LoRaSetSignalBandwidth+0x54>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	7f5b      	ldrb	r3, [r3, #29]
 8004fd6:	b25b      	sxtb	r3, r3
 8004fd8:	f003 030f 	and.w	r3, r3, #15
 8004fdc:	b25a      	sxtb	r2, r3
 8004fde:	79fb      	ldrb	r3, [r7, #7]
 8004fe0:	011b      	lsls	r3, r3, #4
 8004fe2:	b25b      	sxtb	r3, r3
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	b25a      	sxtb	r2, r3
 8004fe8:	4b08      	ldr	r3, [pc, #32]	@ (800500c <SX1276LoRaSetSignalBandwidth+0x54>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	b2d2      	uxtb	r2, r2
 8004fee:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8004ff0:	4b06      	ldr	r3, [pc, #24]	@ (800500c <SX1276LoRaSetSignalBandwidth+0x54>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	7f5b      	ldrb	r3, [r3, #29]
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	201d      	movs	r0, #29
 8004ffa:	f7ff fe5f 	bl	8004cbc <SX1276Write>
    LoRaSettings.SignalBw = bw;
 8004ffe:	4a04      	ldr	r2, [pc, #16]	@ (8005010 <SX1276LoRaSetSignalBandwidth+0x58>)
 8005000:	79fb      	ldrb	r3, [r7, #7]
 8005002:	7153      	strb	r3, [r2, #5]
}
 8005004:	bf00      	nop
 8005006:	3708      	adds	r7, #8
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}
 800500c:	20000374 	.word	0x20000374
 8005010:	20000010 	.word	0x20000010

08005014 <SX1276LoRaSetImplicitHeaderOn>:

void SX1276LoRaSetImplicitHeaderOn( bool enable )
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	4603      	mov	r3, r0
 800501c:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 800501e:	4b12      	ldr	r3, [pc, #72]	@ (8005068 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	331d      	adds	r3, #29
 8005024:	4619      	mov	r1, r3
 8005026:	201d      	movs	r0, #29
 8005028:	f7ff feae 	bl	8004d88 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
 800502c:	4b0e      	ldr	r3, [pc, #56]	@ (8005068 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	7f5b      	ldrb	r3, [r3, #29]
 8005032:	b25b      	sxtb	r3, r3
 8005034:	f023 0301 	bic.w	r3, r3, #1
 8005038:	b25a      	sxtb	r2, r3
 800503a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800503e:	4313      	orrs	r3, r2
 8005040:	b25a      	sxtb	r2, r3
 8005042:	4b09      	ldr	r3, [pc, #36]	@ (8005068 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	b2d2      	uxtb	r2, r2
 8005048:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 800504a:	4b07      	ldr	r3, [pc, #28]	@ (8005068 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	7f5b      	ldrb	r3, [r3, #29]
 8005050:	4619      	mov	r1, r3
 8005052:	201d      	movs	r0, #29
 8005054:	f7ff fe32 	bl	8004cbc <SX1276Write>
    LoRaSettings.ImplicitHeaderOn = enable;
 8005058:	4a04      	ldr	r2, [pc, #16]	@ (800506c <SX1276LoRaSetImplicitHeaderOn+0x58>)
 800505a:	79fb      	ldrb	r3, [r7, #7]
 800505c:	7253      	strb	r3, [r2, #9]
}
 800505e:	bf00      	nop
 8005060:	3708      	adds	r7, #8
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	20000374 	.word	0x20000374
 800506c:	20000010 	.word	0x20000010

08005070 <SX1276LoRaSetSymbTimeout>:

void SX1276LoRaSetSymbTimeout( uint16_t value )
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	80fb      	strh	r3, [r7, #6]
    SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 800507a:	4b16      	ldr	r3, [pc, #88]	@ (80050d4 <SX1276LoRaSetSymbTimeout+0x64>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	331e      	adds	r3, #30
 8005080:	2202      	movs	r2, #2
 8005082:	4619      	mov	r1, r3
 8005084:	201e      	movs	r0, #30
 8005086:	f7ff fe55 	bl	8004d34 <SX1276ReadBuffer>

    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
 800508a:	4b12      	ldr	r3, [pc, #72]	@ (80050d4 <SX1276LoRaSetSymbTimeout+0x64>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	7f9b      	ldrb	r3, [r3, #30]
 8005090:	b25b      	sxtb	r3, r3
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	b25a      	sxtb	r2, r3
 8005098:	88fb      	ldrh	r3, [r7, #6]
 800509a:	0a1b      	lsrs	r3, r3, #8
 800509c:	b29b      	uxth	r3, r3
 800509e:	b25b      	sxtb	r3, r3
 80050a0:	f003 0303 	and.w	r3, r3, #3
 80050a4:	b25b      	sxtb	r3, r3
 80050a6:	4313      	orrs	r3, r2
 80050a8:	b25a      	sxtb	r2, r3
 80050aa:	4b0a      	ldr	r3, [pc, #40]	@ (80050d4 <SX1276LoRaSetSymbTimeout+0x64>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	779a      	strb	r2, [r3, #30]
    SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
 80050b2:	4b08      	ldr	r3, [pc, #32]	@ (80050d4 <SX1276LoRaSetSymbTimeout+0x64>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	88fa      	ldrh	r2, [r7, #6]
 80050b8:	b2d2      	uxtb	r2, r2
 80050ba:	77da      	strb	r2, [r3, #31]
    SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 80050bc:	4b05      	ldr	r3, [pc, #20]	@ (80050d4 <SX1276LoRaSetSymbTimeout+0x64>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	331e      	adds	r3, #30
 80050c2:	2202      	movs	r2, #2
 80050c4:	4619      	mov	r1, r3
 80050c6:	201e      	movs	r0, #30
 80050c8:	f7ff fe0a 	bl	8004ce0 <SX1276WriteBuffer>
}
 80050cc:	bf00      	nop
 80050ce:	3708      	adds	r7, #8
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	20000374 	.word	0x20000374

080050d8 <SX1276LoRaSetPayloadLength>:

void SX1276LoRaSetPayloadLength( uint8_t value )
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	71fb      	strb	r3, [r7, #7]
    SX1276LR->RegPayloadLength = value;
 80050e2:	4b0a      	ldr	r3, [pc, #40]	@ (800510c <SX1276LoRaSetPayloadLength+0x34>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	79fa      	ldrb	r2, [r7, #7]
 80050e8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
 80050ec:	4b07      	ldr	r3, [pc, #28]	@ (800510c <SX1276LoRaSetPayloadLength+0x34>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80050f4:	4619      	mov	r1, r3
 80050f6:	2022      	movs	r0, #34	@ 0x22
 80050f8:	f7ff fde0 	bl	8004cbc <SX1276Write>
    LoRaSettings.PayloadLength = value;
 80050fc:	4a04      	ldr	r2, [pc, #16]	@ (8005110 <SX1276LoRaSetPayloadLength+0x38>)
 80050fe:	79fb      	ldrb	r3, [r7, #7]
 8005100:	7613      	strb	r3, [r2, #24]
}
 8005102:	bf00      	nop
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	20000374 	.word	0x20000374
 8005110:	20000010 	.word	0x20000010

08005114 <SX1276LoRaSetLowDatarateOptimize>:

void SX1276LoRaSetLowDatarateOptimize( bool enable )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	4603      	mov	r3, r0
 800511c:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
 800511e:	4b12      	ldr	r3, [pc, #72]	@ (8005168 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3326      	adds	r3, #38	@ 0x26
 8005124:	4619      	mov	r1, r3
 8005126:	2026      	movs	r0, #38	@ 0x26
 8005128:	f7ff fe2e 	bl	8004d88 <SX1276Read>
    SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
 800512c:	4b0e      	ldr	r3, [pc, #56]	@ (8005168 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005134:	b25b      	sxtb	r3, r3
 8005136:	f023 0308 	bic.w	r3, r3, #8
 800513a:	b25a      	sxtb	r2, r3
 800513c:	79fb      	ldrb	r3, [r7, #7]
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	b25b      	sxtb	r3, r3
 8005142:	4313      	orrs	r3, r2
 8005144:	b25a      	sxtb	r2, r3
 8005146:	4b08      	ldr	r3, [pc, #32]	@ (8005168 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	b2d2      	uxtb	r2, r2
 800514c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
 8005150:	4b05      	ldr	r3, [pc, #20]	@ (8005168 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005158:	4619      	mov	r1, r3
 800515a:	2026      	movs	r0, #38	@ 0x26
 800515c:	f7ff fdae 	bl	8004cbc <SX1276Write>
}
 8005160:	bf00      	nop
 8005162:	3708      	adds	r7, #8
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	20000374 	.word	0x20000374

0800516c <SX1276LoRaSetPAOutput>:

void SX1276LoRaSetPAOutput( uint8_t outputPin )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	4603      	mov	r3, r0
 8005174:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 8005176:	4b10      	ldr	r3, [pc, #64]	@ (80051b8 <SX1276LoRaSetPAOutput+0x4c>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	3309      	adds	r3, #9
 800517c:	4619      	mov	r1, r3
 800517e:	2009      	movs	r0, #9
 8005180:	f7ff fe02 	bl	8004d88 <SX1276Read>
    SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
 8005184:	4b0c      	ldr	r3, [pc, #48]	@ (80051b8 <SX1276LoRaSetPAOutput+0x4c>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	7a5b      	ldrb	r3, [r3, #9]
 800518a:	b25b      	sxtb	r3, r3
 800518c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005190:	b25a      	sxtb	r2, r3
 8005192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005196:	4313      	orrs	r3, r2
 8005198:	b25a      	sxtb	r2, r3
 800519a:	4b07      	ldr	r3, [pc, #28]	@ (80051b8 <SX1276LoRaSetPAOutput+0x4c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	b2d2      	uxtb	r2, r2
 80051a0:	725a      	strb	r2, [r3, #9]
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 80051a2:	4b05      	ldr	r3, [pc, #20]	@ (80051b8 <SX1276LoRaSetPAOutput+0x4c>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	7a5b      	ldrb	r3, [r3, #9]
 80051a8:	4619      	mov	r1, r3
 80051aa:	2009      	movs	r0, #9
 80051ac:	f7ff fd86 	bl	8004cbc <SX1276Write>
}
 80051b0:	bf00      	nop
 80051b2:	3708      	adds	r7, #8
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	20000374 	.word	0x20000374

080051bc <SX1276LoRaSetPa20dBm>:

void SX1276LoRaSetPa20dBm( bool enale )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	4603      	mov	r3, r0
 80051c4:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 80051c6:	4b17      	ldr	r3, [pc, #92]	@ (8005224 <SX1276LoRaSetPa20dBm+0x68>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	3349      	adds	r3, #73	@ 0x49
 80051cc:	4619      	mov	r1, r3
 80051ce:	204d      	movs	r0, #77	@ 0x4d
 80051d0:	f7ff fdda 	bl	8004d88 <SX1276Read>
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 80051d4:	4b13      	ldr	r3, [pc, #76]	@ (8005224 <SX1276LoRaSetPa20dBm+0x68>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	3309      	adds	r3, #9
 80051da:	4619      	mov	r1, r3
 80051dc:	2009      	movs	r0, #9
 80051de:	f7ff fdd3 	bl	8004d88 <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 80051e2:	4b10      	ldr	r3, [pc, #64]	@ (8005224 <SX1276LoRaSetPa20dBm+0x68>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	7a5b      	ldrb	r3, [r3, #9]
 80051e8:	b25b      	sxtb	r3, r3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	da08      	bge.n	8005200 <SX1276LoRaSetPa20dBm+0x44>
    {
        if( enale == true )
 80051ee:	79fb      	ldrb	r3, [r7, #7]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00a      	beq.n	800520a <SX1276LoRaSetPa20dBm+0x4e>
        {
            SX1276LR->RegPaDac = 0x87;
 80051f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005224 <SX1276LoRaSetPa20dBm+0x68>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2287      	movs	r2, #135	@ 0x87
 80051fa:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
 80051fe:	e004      	b.n	800520a <SX1276LoRaSetPa20dBm+0x4e>
        }
    }
    else
    {
        SX1276LR->RegPaDac = 0x84;
 8005200:	4b08      	ldr	r3, [pc, #32]	@ (8005224 <SX1276LoRaSetPa20dBm+0x68>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2284      	movs	r2, #132	@ 0x84
 8005206:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    }
    SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
 800520a:	4b06      	ldr	r3, [pc, #24]	@ (8005224 <SX1276LoRaSetPa20dBm+0x68>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8005212:	4619      	mov	r1, r3
 8005214:	204d      	movs	r0, #77	@ 0x4d
 8005216:	f7ff fd51 	bl	8004cbc <SX1276Write>
}
 800521a:	bf00      	nop
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	20000374 	.word	0x20000374

08005228 <SX1276LoRaSetRFPower>:

void SX1276LoRaSetRFPower( int8_t power )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	4603      	mov	r3, r0
 8005230:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 8005232:	4b54      	ldr	r3, [pc, #336]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3309      	adds	r3, #9
 8005238:	4619      	mov	r1, r3
 800523a:	2009      	movs	r0, #9
 800523c:	f7ff fda4 	bl	8004d88 <SX1276Read>
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 8005240:	4b50      	ldr	r3, [pc, #320]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	3349      	adds	r3, #73	@ 0x49
 8005246:	4619      	mov	r1, r3
 8005248:	204d      	movs	r0, #77	@ 0x4d
 800524a:	f7ff fd9d 	bl	8004d88 <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 800524e:	4b4d      	ldr	r3, [pc, #308]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	7a5b      	ldrb	r3, [r3, #9]
 8005254:	b25b      	sxtb	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	da5b      	bge.n	8005312 <SX1276LoRaSetRFPower+0xea>
    {
        if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
 800525a:	4b4a      	ldr	r3, [pc, #296]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8005262:	f003 0387 	and.w	r3, r3, #135	@ 0x87
 8005266:	2b87      	cmp	r3, #135	@ 0x87
 8005268:	d129      	bne.n	80052be <SX1276LoRaSetRFPower+0x96>
        {
            if( power < 5 )
 800526a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800526e:	2b04      	cmp	r3, #4
 8005270:	dc01      	bgt.n	8005276 <SX1276LoRaSetRFPower+0x4e>
            {
                power = 5;
 8005272:	2305      	movs	r3, #5
 8005274:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 8005276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800527a:	2b14      	cmp	r3, #20
 800527c:	dd01      	ble.n	8005282 <SX1276LoRaSetRFPower+0x5a>
            {
                power = 20;
 800527e:	2314      	movs	r3, #20
 8005280:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 8005282:	4b40      	ldr	r3, [pc, #256]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	7a5a      	ldrb	r2, [r3, #9]
 8005288:	4b3e      	ldr	r3, [pc, #248]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8005290:	b2d2      	uxtb	r2, r2
 8005292:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8005294:	4b3b      	ldr	r3, [pc, #236]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	7a5b      	ldrb	r3, [r3, #9]
 800529a:	b25b      	sxtb	r3, r3
 800529c:	f023 030f 	bic.w	r3, r3, #15
 80052a0:	b25a      	sxtb	r2, r3
 80052a2:	79fb      	ldrb	r3, [r7, #7]
 80052a4:	3b05      	subs	r3, #5
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	b25b      	sxtb	r3, r3
 80052aa:	f003 030f 	and.w	r3, r3, #15
 80052ae:	b25b      	sxtb	r3, r3
 80052b0:	4313      	orrs	r3, r2
 80052b2:	b25a      	sxtb	r2, r3
 80052b4:	4b33      	ldr	r3, [pc, #204]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	b2d2      	uxtb	r2, r2
 80052ba:	725a      	strb	r2, [r3, #9]
 80052bc:	e053      	b.n	8005366 <SX1276LoRaSetRFPower+0x13e>
        }
        else
        {
            if( power < 2 )
 80052be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	dc01      	bgt.n	80052ca <SX1276LoRaSetRFPower+0xa2>
            {
                power = 2;
 80052c6:	2302      	movs	r3, #2
 80052c8:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 80052ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052ce:	2b11      	cmp	r3, #17
 80052d0:	dd01      	ble.n	80052d6 <SX1276LoRaSetRFPower+0xae>
            {
                power = 17;
 80052d2:	2311      	movs	r3, #17
 80052d4:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 80052d6:	4b2b      	ldr	r3, [pc, #172]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	7a5a      	ldrb	r2, [r3, #9]
 80052dc:	4b29      	ldr	r3, [pc, #164]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 80052e8:	4b26      	ldr	r3, [pc, #152]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	7a5b      	ldrb	r3, [r3, #9]
 80052ee:	b25b      	sxtb	r3, r3
 80052f0:	f023 030f 	bic.w	r3, r3, #15
 80052f4:	b25a      	sxtb	r2, r3
 80052f6:	79fb      	ldrb	r3, [r7, #7]
 80052f8:	3b02      	subs	r3, #2
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	b25b      	sxtb	r3, r3
 80052fe:	f003 030f 	and.w	r3, r3, #15
 8005302:	b25b      	sxtb	r3, r3
 8005304:	4313      	orrs	r3, r2
 8005306:	b25a      	sxtb	r2, r3
 8005308:	4b1e      	ldr	r3, [pc, #120]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	b2d2      	uxtb	r2, r2
 800530e:	725a      	strb	r2, [r3, #9]
 8005310:	e029      	b.n	8005366 <SX1276LoRaSetRFPower+0x13e>
        }
    }
    else
    {
        if( power < -1 )
 8005312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531a:	da01      	bge.n	8005320 <SX1276LoRaSetRFPower+0xf8>
        {
            power = -1;
 800531c:	23ff      	movs	r3, #255	@ 0xff
 800531e:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 8005320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005324:	2b0e      	cmp	r3, #14
 8005326:	dd01      	ble.n	800532c <SX1276LoRaSetRFPower+0x104>
        {
            power = 14;
 8005328:	230e      	movs	r3, #14
 800532a:	71fb      	strb	r3, [r7, #7]
        }
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800532c:	4b15      	ldr	r3, [pc, #84]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	7a5a      	ldrb	r2, [r3, #9]
 8005332:	4b14      	ldr	r3, [pc, #80]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800533a:	b2d2      	uxtb	r2, r2
 800533c:	725a      	strb	r2, [r3, #9]
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 800533e:	4b11      	ldr	r3, [pc, #68]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	7a5b      	ldrb	r3, [r3, #9]
 8005344:	b25b      	sxtb	r3, r3
 8005346:	f023 030f 	bic.w	r3, r3, #15
 800534a:	b25a      	sxtb	r2, r3
 800534c:	79fb      	ldrb	r3, [r7, #7]
 800534e:	3301      	adds	r3, #1
 8005350:	b2db      	uxtb	r3, r3
 8005352:	b25b      	sxtb	r3, r3
 8005354:	f003 030f 	and.w	r3, r3, #15
 8005358:	b25b      	sxtb	r3, r3
 800535a:	4313      	orrs	r3, r2
 800535c:	b25a      	sxtb	r2, r3
 800535e:	4b09      	ldr	r3, [pc, #36]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	b2d2      	uxtb	r2, r2
 8005364:	725a      	strb	r2, [r3, #9]
    }
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 8005366:	4b07      	ldr	r3, [pc, #28]	@ (8005384 <SX1276LoRaSetRFPower+0x15c>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	7a5b      	ldrb	r3, [r3, #9]
 800536c:	4619      	mov	r1, r3
 800536e:	2009      	movs	r0, #9
 8005370:	f7ff fca4 	bl	8004cbc <SX1276Write>
    LoRaSettings.Power = power;
 8005374:	4a04      	ldr	r2, [pc, #16]	@ (8005388 <SX1276LoRaSetRFPower+0x160>)
 8005376:	79fb      	ldrb	r3, [r7, #7]
 8005378:	7113      	strb	r3, [r2, #4]
}
 800537a:	bf00      	nop
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	20000374 	.word	0x20000374
 8005388:	20000010 	.word	0x20000010

0800538c <SX1276LoRaInit>:
 * PacketTimeout Stores the Rx window time value for packet reception
 */
//static uint32_t PacketTimeout;

void SX1276LoRaInit( void )
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
    RFLRState = RFLR_STATE_IDLE;
 8005390:	4b30      	ldr	r3, [pc, #192]	@ (8005454 <SX1276LoRaInit+0xc8>)
 8005392:	2200      	movs	r2, #0
 8005394:	701a      	strb	r2, [r3, #0]
//    SX1276LR->RegOpMode = RFLR_OPMODE_SLEEP;


    SX1276LoRaSetDefaults( );
 8005396:	f000 f867 	bl	8005468 <SX1276LoRaSetDefaults>

    SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800539a:	4b2f      	ldr	r3, [pc, #188]	@ (8005458 <SX1276LoRaInit+0xcc>)
 800539c:	226f      	movs	r2, #111	@ 0x6f
 800539e:	4619      	mov	r1, r3
 80053a0:	2001      	movs	r0, #1
 80053a2:	f7ff fcc7 	bl	8004d34 <SX1276ReadBuffer>

    SX1276LR->RegLna = RFLR_LNA_GAIN_G1;
 80053a6:	4b2d      	ldr	r3, [pc, #180]	@ (800545c <SX1276LoRaInit+0xd0>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2220      	movs	r2, #32
 80053ac:	731a      	strb	r2, [r3, #12]
//    RegLna=0b100000 = Maximum amplifier gain
    SX1276WriteBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 80053ae:	4b2a      	ldr	r3, [pc, #168]	@ (8005458 <SX1276LoRaInit+0xcc>)
 80053b0:	226f      	movs	r2, #111	@ 0x6f
 80053b2:	4619      	mov	r1, r3
 80053b4:	2001      	movs	r0, #1
 80053b6:	f7ff fc93 	bl	8004ce0 <SX1276WriteBuffer>

    // set the RF settings
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency );
 80053ba:	4b29      	ldr	r3, [pc, #164]	@ (8005460 <SX1276LoRaInit+0xd4>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4618      	mov	r0, r3
 80053c0:	f7ff fcf2 	bl	8004da8 <SX1276LoRaSetRFFrequency>

    // SF6 only operates in implicit header mode.
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor );
 80053c4:	4b26      	ldr	r3, [pc, #152]	@ (8005460 <SX1276LoRaInit+0xd4>)
 80053c6:	799b      	ldrb	r3, [r3, #6]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7ff fd29 	bl	8004e20 <SX1276LoRaSetSpreadingFactor>
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding );
 80053ce:	4b24      	ldr	r3, [pc, #144]	@ (8005460 <SX1276LoRaInit+0xd4>)
 80053d0:	79db      	ldrb	r3, [r3, #7]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7ff fd94 	bl	8004f00 <SX1276LoRaSetErrorCoding>
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn );
 80053d8:	4b21      	ldr	r3, [pc, #132]	@ (8005460 <SX1276LoRaInit+0xd4>)
 80053da:	7a1b      	ldrb	r3, [r3, #8]
 80053dc:	4618      	mov	r0, r3
 80053de:	f7ff fdbd 	bl	8004f5c <SX1276LoRaSetPacketCrcOn>
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw );
 80053e2:	4b1f      	ldr	r3, [pc, #124]	@ (8005460 <SX1276LoRaInit+0xd4>)
 80053e4:	795b      	ldrb	r3, [r3, #5]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7ff fde6 	bl	8004fb8 <SX1276LoRaSetSignalBandwidth>

    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn );
 80053ec:	4b1c      	ldr	r3, [pc, #112]	@ (8005460 <SX1276LoRaInit+0xd4>)
 80053ee:	7a5b      	ldrb	r3, [r3, #9]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7ff fe0f 	bl	8005014 <SX1276LoRaSetImplicitHeaderOn>
    SX1276LoRaSetSymbTimeout( 0x3FF );
 80053f6:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 80053fa:	f7ff fe39 	bl	8005070 <SX1276LoRaSetSymbTimeout>
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength );
 80053fe:	4b18      	ldr	r3, [pc, #96]	@ (8005460 <SX1276LoRaInit+0xd4>)
 8005400:	7e1b      	ldrb	r3, [r3, #24]
 8005402:	4618      	mov	r0, r3
 8005404:	f7ff fe68 	bl	80050d8 <SX1276LoRaSetPayloadLength>
    SX1276LoRaSetLowDatarateOptimize( true );
 8005408:	2001      	movs	r0, #1
 800540a:	f7ff fe83 	bl	8005114 <SX1276LoRaSetLowDatarateOptimize>

    if( LoRaSettings.RFFrequency > 860000000 )
 800540e:	4b14      	ldr	r3, [pc, #80]	@ (8005460 <SX1276LoRaInit+0xd4>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a14      	ldr	r2, [pc, #80]	@ (8005464 <SX1276LoRaInit+0xd8>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d90f      	bls.n	8005438 <SX1276LoRaInit+0xac>
    {
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO );
 8005418:	2000      	movs	r0, #0
 800541a:	f7ff fea7 	bl	800516c <SX1276LoRaSetPAOutput>
        SX1276LoRaSetPa20dBm( false );
 800541e:	2000      	movs	r0, #0
 8005420:	f7ff fecc 	bl	80051bc <SX1276LoRaSetPa20dBm>
        LoRaSettings.Power = 14;
 8005424:	4b0e      	ldr	r3, [pc, #56]	@ (8005460 <SX1276LoRaInit+0xd4>)
 8005426:	220e      	movs	r2, #14
 8005428:	711a      	strb	r2, [r3, #4]
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 800542a:	4b0d      	ldr	r3, [pc, #52]	@ (8005460 <SX1276LoRaInit+0xd4>)
 800542c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8005430:	4618      	mov	r0, r3
 8005432:	f7ff fef9 	bl	8005228 <SX1276LoRaSetRFPower>
 8005436:	e008      	b.n	800544a <SX1276LoRaInit+0xbe>
#ifdef MoskitoV01
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST );
#endif
        //true Power limited to +20dBm
//       SX1276LoRaSetPa20dBm( true );
        SX1276LoRaSetPa20dBm( false );
 8005438:	2000      	movs	r0, #0
 800543a:	f7ff febf 	bl	80051bc <SX1276LoRaSetPa20dBm>
//        LoRaSettings.Power = 5;
//        LoRaSettings.Power = 17;
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 800543e:	4b08      	ldr	r3, [pc, #32]	@ (8005460 <SX1276LoRaInit+0xd4>)
 8005440:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff feef 	bl	8005228 <SX1276LoRaSetRFPower>
    }
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800544a:	2001      	movs	r0, #1
 800544c:	f000 f8aa 	bl	80055a4 <SX1276LoRaSetOpMode>
}
 8005450:	bf00      	nop
 8005452:	bd80      	pop	{r7, pc}
 8005454:	20000378 	.word	0x20000378
 8005458:	2000037d 	.word	0x2000037d
 800545c:	20000374 	.word	0x20000374
 8005460:	20000010 	.word	0x20000010
 8005464:	33428f00 	.word	0x33428f00

08005468 <SX1276LoRaSetDefaults>:

void SX1276LoRaSetDefaults( void )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
    // REMARK: See SX1276 datasheet for modified default values.
	SX1276Read( REG_LR_VERSION, &SX1276LR->RegVersion ); //old version
 800546c:	4b04      	ldr	r3, [pc, #16]	@ (8005480 <SX1276LoRaSetDefaults+0x18>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	333f      	adds	r3, #63	@ 0x3f
 8005472:	4619      	mov	r1, r3
 8005474:	2042      	movs	r0, #66	@ 0x42
 8005476:	f7ff fc87 	bl	8004d88 <SX1276Read>
//    SX1276Read( REG_LR_VERSION, SX1276LR->RegVersion );
}
 800547a:	bf00      	nop
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	20000374 	.word	0x20000374

08005484 <SX1276Init>:

static bool LoRaOn = false;
static bool LoRaOnState = false;

void SX1276Init( void )
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
    // Initialize FSK and LoRa registers structure

    SX1276LR = ( tSX1276LR* )SX1276Regs;
 8005488:	4b08      	ldr	r3, [pc, #32]	@ (80054ac <SX1276Init+0x28>)
 800548a:	4a09      	ldr	r2, [pc, #36]	@ (80054b0 <SX1276Init+0x2c>)
 800548c:	601a      	str	r2, [r3, #0]

    SX1276Reset( );
 800548e:	f000 f813 	bl	80054b8 <SX1276Reset>

    LoRaOn = true;
 8005492:	4b08      	ldr	r3, [pc, #32]	@ (80054b4 <SX1276Init+0x30>)
 8005494:	2201      	movs	r2, #1
 8005496:	701a      	strb	r2, [r3, #0]
    SX1276SetLoRaOn( LoRaOn );
 8005498:	4b06      	ldr	r3, [pc, #24]	@ (80054b4 <SX1276Init+0x30>)
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	4618      	mov	r0, r3
 800549e:	f000 f81b 	bl	80054d8 <SX1276SetLoRaOn>
    // Initialize LoRa modem
    SX1276LoRaInit( );
 80054a2:	f7ff ff73 	bl	800538c <SX1276LoRaInit>
//    HAL_Delay(200);
}
 80054a6:	bf00      	nop
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	20000374 	.word	0x20000374
 80054b0:	2000037c 	.word	0x2000037c
 80054b4:	200003ec 	.word	0x200003ec

080054b8 <SX1276Reset>:

void SX1276Reset( void )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
    SX1276SetReset( RADIO_RESET_ON );
 80054bc:	2001      	movs	r0, #1
 80054be:	f7ff fbe3 	bl	8004c88 <SX1276SetReset>

    HAL_Delay(100);
 80054c2:	2064      	movs	r0, #100	@ 0x64
 80054c4:	f7fc fb28 	bl	8001b18 <HAL_Delay>

    SX1276SetReset( RADIO_RESET_OFF );
 80054c8:	2000      	movs	r0, #0
 80054ca:	f7ff fbdd 	bl	8004c88 <SX1276SetReset>

    HAL_Delay(100);
 80054ce:	2064      	movs	r0, #100	@ 0x64
 80054d0:	f7fc fb22 	bl	8001b18 <HAL_Delay>
}
 80054d4:	bf00      	nop
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <SX1276SetLoRaOn>:

void SX1276SetLoRaOn( bool enable )
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	4603      	mov	r3, r0
 80054e0:	71fb      	strb	r3, [r7, #7]
//    if( LoRaOnState == enable )
//    {
//        return;
//    }
    LoRaOnState = enable;
 80054e2:	4a2c      	ldr	r2, [pc, #176]	@ (8005594 <SX1276SetLoRaOn+0xbc>)
 80054e4:	79fb      	ldrb	r3, [r7, #7]
 80054e6:	7013      	strb	r3, [r2, #0]
    LoRaOn = enable;
 80054e8:	4a2b      	ldr	r2, [pc, #172]	@ (8005598 <SX1276SetLoRaOn+0xc0>)
 80054ea:	79fb      	ldrb	r3, [r7, #7]
 80054ec:	7013      	strb	r3, [r2, #0]

    if( LoRaOn == true )
 80054ee:	4b2a      	ldr	r3, [pc, #168]	@ (8005598 <SX1276SetLoRaOn+0xc0>)
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d02e      	beq.n	8005554 <SX1276SetLoRaOn+0x7c>
    {
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 80054f6:	2000      	movs	r0, #0
 80054f8:	f000 f854 	bl	80055a4 <SX1276LoRaSetOpMode>

        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;
 80054fc:	4b27      	ldr	r3, [pc, #156]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	785a      	ldrb	r2, [r3, #1]
 8005502:	4b26      	ldr	r3, [pc, #152]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	705a      	strb	r2, [r3, #1]
        //RegOpMode = 0b10000000  (LoRa mode and sleep)
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800550e:	4b23      	ldr	r3, [pc, #140]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	785b      	ldrb	r3, [r3, #1]
 8005514:	4619      	mov	r1, r3
 8005516:	2001      	movs	r0, #1
 8005518:	f7ff fbd0 	bl	8004cbc <SX1276Write>
        //RegOpmode =0b10000001 (LoRa mode and waiting)
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800551c:	2001      	movs	r0, #1
 800551e:	f000 f841 	bl	80055a4 <SX1276LoRaSetOpMode>
                                        // RxDone               RxTimeout                   FhssChangeChannel           CadDone
        SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 8005522:	4b1e      	ldr	r3, [pc, #120]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
                                        // CadDetected          ModeReady
        SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 800552c:	4b1b      	ldr	r3, [pc, #108]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
//        RegDioMapping1  2 = 0b0
        SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 8005536:	4b19      	ldr	r3, [pc, #100]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	333d      	adds	r3, #61	@ 0x3d
 800553c:	2202      	movs	r2, #2
 800553e:	4619      	mov	r1, r3
 8005540:	2040      	movs	r0, #64	@ 0x40
 8005542:	f7ff fbcd 	bl	8004ce0 <SX1276WriteBuffer>
// 		here everything is read from memory LoRa but at the same time garbage is written there.
        SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 8005546:	4b16      	ldr	r3, [pc, #88]	@ (80055a0 <SX1276SetLoRaOn+0xc8>)
 8005548:	226f      	movs	r2, #111	@ 0x6f
 800554a:	4619      	mov	r1, r3
 800554c:	2001      	movs	r0, #1
 800554e:	f7ff fbf1 	bl	8004d34 <SX1276ReadBuffer>

        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
    }
}
 8005552:	e01b      	b.n	800558c <SX1276SetLoRaOn+0xb4>
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 8005554:	2000      	movs	r0, #0
 8005556:	f000 f825 	bl	80055a4 <SX1276LoRaSetOpMode>
        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF;
 800555a:	4b10      	ldr	r3, [pc, #64]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	785a      	ldrb	r2, [r3, #1]
 8005560:	4b0e      	ldr	r3, [pc, #56]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	705a      	strb	r2, [r3, #1]
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800556c:	4b0b      	ldr	r3, [pc, #44]	@ (800559c <SX1276SetLoRaOn+0xc4>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	785b      	ldrb	r3, [r3, #1]
 8005572:	4619      	mov	r1, r3
 8005574:	2001      	movs	r0, #1
 8005576:	f7ff fba1 	bl	8004cbc <SX1276Write>
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800557a:	2001      	movs	r0, #1
 800557c:	f000 f812 	bl	80055a4 <SX1276LoRaSetOpMode>
        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 8005580:	4b07      	ldr	r3, [pc, #28]	@ (80055a0 <SX1276SetLoRaOn+0xc8>)
 8005582:	226f      	movs	r2, #111	@ 0x6f
 8005584:	4619      	mov	r1, r3
 8005586:	2001      	movs	r0, #1
 8005588:	f7ff fbd4 	bl	8004d34 <SX1276ReadBuffer>
}
 800558c:	bf00      	nop
 800558e:	3708      	adds	r7, #8
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	200003ed 	.word	0x200003ed
 8005598:	200003ec 	.word	0x200003ec
 800559c:	20000374 	.word	0x20000374
 80055a0:	2000037d 	.word	0x2000037d

080055a4 <SX1276LoRaSetOpMode>:

void SX1276LoRaSetOpMode( uint8_t opMode )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	4603      	mov	r3, r0
 80055ac:	71fb      	strb	r3, [r7, #7]
    static uint8_t opModePrev = RFLR_OPMODE_STANDBY;
    static bool antennaSwitchTxOnPrev = true;
    bool antennaSwitchTxOn = false;
 80055ae:	2300      	movs	r3, #0
 80055b0:	73fb      	strb	r3, [r7, #15]

    opModePrev = SX1276LR->RegOpMode & ~RFLR_OPMODE_MASK;
 80055b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005620 <SX1276LoRaSetOpMode+0x7c>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	785b      	ldrb	r3, [r3, #1]
 80055b8:	f003 0307 	and.w	r3, r3, #7
 80055bc:	b2da      	uxtb	r2, r3
 80055be:	4b19      	ldr	r3, [pc, #100]	@ (8005624 <SX1276LoRaSetOpMode+0x80>)
 80055c0:	701a      	strb	r2, [r3, #0]

    if( opMode != opModePrev )
 80055c2:	4b18      	ldr	r3, [pc, #96]	@ (8005624 <SX1276LoRaSetOpMode+0x80>)
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	79fa      	ldrb	r2, [r7, #7]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d00f      	beq.n	80055ec <SX1276LoRaSetOpMode+0x48>
    {
        if( opMode == RFLR_OPMODE_TRANSMITTER )
 80055cc:	79fb      	ldrb	r3, [r7, #7]
 80055ce:	2b03      	cmp	r3, #3
 80055d0:	d102      	bne.n	80055d8 <SX1276LoRaSetOpMode+0x34>
        {
            antennaSwitchTxOn = true;
 80055d2:	2301      	movs	r3, #1
 80055d4:	73fb      	strb	r3, [r7, #15]
 80055d6:	e001      	b.n	80055dc <SX1276LoRaSetOpMode+0x38>
        }
        else
        {
            antennaSwitchTxOn = false;
 80055d8:	2300      	movs	r3, #0
 80055da:	73fb      	strb	r3, [r7, #15]
        }
        if( antennaSwitchTxOn != antennaSwitchTxOnPrev )
 80055dc:	4b12      	ldr	r3, [pc, #72]	@ (8005628 <SX1276LoRaSetOpMode+0x84>)
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	7bfa      	ldrb	r2, [r7, #15]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d002      	beq.n	80055ec <SX1276LoRaSetOpMode+0x48>
        {
            antennaSwitchTxOnPrev = antennaSwitchTxOn;
 80055e6:	4a10      	ldr	r2, [pc, #64]	@ (8005628 <SX1276LoRaSetOpMode+0x84>)
 80055e8:	7bfb      	ldrb	r3, [r7, #15]
 80055ea:	7013      	strb	r3, [r2, #0]
            RXTX( antennaSwitchTxOn ); // Antenna switch control
			#endif

        }
    }
    SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_MASK ) | opMode;
 80055ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005620 <SX1276LoRaSetOpMode+0x7c>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	785b      	ldrb	r3, [r3, #1]
 80055f2:	b25b      	sxtb	r3, r3
 80055f4:	f023 0307 	bic.w	r3, r3, #7
 80055f8:	b25a      	sxtb	r2, r3
 80055fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055fe:	4313      	orrs	r3, r2
 8005600:	b25a      	sxtb	r2, r3
 8005602:	4b07      	ldr	r3, [pc, #28]	@ (8005620 <SX1276LoRaSetOpMode+0x7c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	705a      	strb	r2, [r3, #1]

    SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800560a:	4b05      	ldr	r3, [pc, #20]	@ (8005620 <SX1276LoRaSetOpMode+0x7c>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	785b      	ldrb	r3, [r3, #1]
 8005610:	4619      	mov	r1, r3
 8005612:	2001      	movs	r0, #1
 8005614:	f7ff fb52 	bl	8004cbc <SX1276Write>
}
 8005618:	bf00      	nop
 800561a:	3710      	adds	r7, #16
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	20000374 	.word	0x20000374
 8005624:	2000002c 	.word	0x2000002c
 8005628:	2000002d 	.word	0x2000002d

0800562c <OutDataRxLoRa>:
//	HAL_UART_Transmit(&huart1, (uint8_t*)Mas, 140, HAL_MAX_DELAY);
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)Mas, LenStr+1);

}

void OutDataRxLoRa(UART_HandleTypeDef *huart){
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
	static char Mas[75];
	uint16_t LenStr = 0;
 8005634:	2300      	movs	r3, #0
 8005636:	81fb      	strh	r3, [r7, #14]
	if(huart->gState == HAL_UART_STATE_READY){
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800563e:	b2db      	uxtb	r3, r3
 8005640:	2b20      	cmp	r3, #32
 8005642:	d142      	bne.n	80056ca <OutDataRxLoRa+0x9e>
		LenStr += sprintf(Mas+LenStr,"Acceler = %d \r\n", Acceleration);
 8005644:	89fb      	ldrh	r3, [r7, #14]
 8005646:	4a23      	ldr	r2, [pc, #140]	@ (80056d4 <OutDataRxLoRa+0xa8>)
 8005648:	4413      	add	r3, r2
 800564a:	4a23      	ldr	r2, [pc, #140]	@ (80056d8 <OutDataRxLoRa+0xac>)
 800564c:	f992 2000 	ldrsb.w	r2, [r2]
 8005650:	4922      	ldr	r1, [pc, #136]	@ (80056dc <OutDataRxLoRa+0xb0>)
 8005652:	4618      	mov	r0, r3
 8005654:	f003 fe4e 	bl	80092f4 <siprintf>
 8005658:	4603      	mov	r3, r0
 800565a:	b29a      	uxth	r2, r3
 800565c:	89fb      	ldrh	r3, [r7, #14]
 800565e:	4413      	add	r3, r2
 8005660:	81fb      	strh	r3, [r7, #14]
		LenStr += sprintf(Mas+LenStr,"Steer   = %d \r\n", SteerTurn);
 8005662:	89fb      	ldrh	r3, [r7, #14]
 8005664:	4a1b      	ldr	r2, [pc, #108]	@ (80056d4 <OutDataRxLoRa+0xa8>)
 8005666:	4413      	add	r3, r2
 8005668:	4a1d      	ldr	r2, [pc, #116]	@ (80056e0 <OutDataRxLoRa+0xb4>)
 800566a:	f992 2000 	ldrsb.w	r2, [r2]
 800566e:	491d      	ldr	r1, [pc, #116]	@ (80056e4 <OutDataRxLoRa+0xb8>)
 8005670:	4618      	mov	r0, r3
 8005672:	f003 fe3f 	bl	80092f4 <siprintf>
 8005676:	4603      	mov	r3, r0
 8005678:	b29a      	uxth	r2, r3
 800567a:	89fb      	ldrh	r3, [r7, #14]
 800567c:	4413      	add	r3, r2
 800567e:	81fb      	strh	r3, [r7, #14]
		LenStr += sprintf(Mas+LenStr,"CamHoriz= %d \r\n", CamHorizont);
 8005680:	89fb      	ldrh	r3, [r7, #14]
 8005682:	4a14      	ldr	r2, [pc, #80]	@ (80056d4 <OutDataRxLoRa+0xa8>)
 8005684:	4413      	add	r3, r2
 8005686:	4a18      	ldr	r2, [pc, #96]	@ (80056e8 <OutDataRxLoRa+0xbc>)
 8005688:	f992 2000 	ldrsb.w	r2, [r2]
 800568c:	4917      	ldr	r1, [pc, #92]	@ (80056ec <OutDataRxLoRa+0xc0>)
 800568e:	4618      	mov	r0, r3
 8005690:	f003 fe30 	bl	80092f4 <siprintf>
 8005694:	4603      	mov	r3, r0
 8005696:	b29a      	uxth	r2, r3
 8005698:	89fb      	ldrh	r3, [r7, #14]
 800569a:	4413      	add	r3, r2
 800569c:	81fb      	strh	r3, [r7, #14]
		LenStr += sprintf(Mas+LenStr,"CamVert = %d \r\n", CamVertical);
 800569e:	89fb      	ldrh	r3, [r7, #14]
 80056a0:	4a0c      	ldr	r2, [pc, #48]	@ (80056d4 <OutDataRxLoRa+0xa8>)
 80056a2:	4413      	add	r3, r2
 80056a4:	4a12      	ldr	r2, [pc, #72]	@ (80056f0 <OutDataRxLoRa+0xc4>)
 80056a6:	f992 2000 	ldrsb.w	r2, [r2]
 80056aa:	4912      	ldr	r1, [pc, #72]	@ (80056f4 <OutDataRxLoRa+0xc8>)
 80056ac:	4618      	mov	r0, r3
 80056ae:	f003 fe21 	bl	80092f4 <siprintf>
 80056b2:	4603      	mov	r3, r0
 80056b4:	b29a      	uxth	r2, r3
 80056b6:	89fb      	ldrh	r3, [r7, #14]
 80056b8:	4413      	add	r3, r2
 80056ba:	81fb      	strh	r3, [r7, #14]
		HAL_UART_Transmit(huart, (uint8_t*)Mas, 75, HAL_MAX_DELAY);
 80056bc:	f04f 33ff 	mov.w	r3, #4294967295
 80056c0:	224b      	movs	r2, #75	@ 0x4b
 80056c2:	4904      	ldr	r1, [pc, #16]	@ (80056d4 <OutDataRxLoRa+0xa8>)
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f7fe fbdf 	bl	8003e88 <HAL_UART_Transmit>
	}
}
 80056ca:	bf00      	nop
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	200003f0 	.word	0x200003f0
 80056d8:	2000034d 	.word	0x2000034d
 80056dc:	08009dbc 	.word	0x08009dbc
 80056e0:	2000034e 	.word	0x2000034e
 80056e4:	08009dcc 	.word	0x08009dcc
 80056e8:	2000034f 	.word	0x2000034f
 80056ec:	08009ddc 	.word	0x08009ddc
 80056f0:	20000350 	.word	0x20000350
 80056f4:	08009dec 	.word	0x08009dec

080056f8 <hello_command_handler>:


CONSOLE_COMMAND_DEF(hello, "Say hello!");

static void hello_command_handler(const hello_args_t* args)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
	console_write_function("Hi!\n");
 8005700:	4803      	ldr	r0, [pc, #12]	@ (8005710 <hello_command_handler+0x18>)
 8005702:	f000 f929 	bl	8005958 <console_write_function>
}
 8005706:	bf00      	nop
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	08009e64 	.word	0x08009e64

08005714 <s_command_handler>:

CONSOLE_COMMAND_DEF(s, "Gets a task info",
		CONSOLE_STR_ARG_DEF(task, "RTOS Task Name"));

static void s_command_handler(const s_args_t* args)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b08e      	sub	sp, #56	@ 0x38
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
	static char Mas[30];
	uint16_t LenStr = 0;
 800571c:	2300      	movs	r3, #0
 800571e:	86fb      	strh	r3, [r7, #54]	@ 0x36
	// Show the free heap size.
	// Calling this function frequently will show if there is a memory leak.
	LenStr = sprintf(Mas,"Heap Size = %d \r\n", (int)xPortGetFreeHeapSize());
 8005720:	f003 fca0 	bl	8009064 <xPortGetFreeHeapSize>
 8005724:	4603      	mov	r3, r0
 8005726:	461a      	mov	r2, r3
 8005728:	4937      	ldr	r1, [pc, #220]	@ (8005808 <s_command_handler+0xf4>)
 800572a:	4838      	ldr	r0, [pc, #224]	@ (800580c <s_command_handler+0xf8>)
 800572c:	f003 fde2 	bl	80092f4 <siprintf>
 8005730:	4603      	mov	r3, r0
 8005732:	86fb      	strh	r3, [r7, #54]	@ 0x36
	HAL_UART_Transmit(&huart1, (uint8_t*)Mas, LenStr, 5000);
 8005734:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005736:	f241 3388 	movw	r3, #5000	@ 0x1388
 800573a:	4934      	ldr	r1, [pc, #208]	@ (800580c <s_command_handler+0xf8>)
 800573c:	4834      	ldr	r0, [pc, #208]	@ (8005810 <s_command_handler+0xfc>)
 800573e:	f7fe fba3 	bl	8003e88 <HAL_UART_Transmit>

	// Show task uptime in seconds. FreeRTOS counts ticks, but mine are set to 1ms.
	LenStr = sprintf(Mas,"Uptime = %d s \r\n", (int)(xTaskGetTickCount()/1000));
 8005742:	f002 fad9 	bl	8007cf8 <xTaskGetTickCount>
 8005746:	4603      	mov	r3, r0
 8005748:	4a32      	ldr	r2, [pc, #200]	@ (8005814 <s_command_handler+0x100>)
 800574a:	fba2 2303 	umull	r2, r3, r2, r3
 800574e:	099b      	lsrs	r3, r3, #6
 8005750:	461a      	mov	r2, r3
 8005752:	4931      	ldr	r1, [pc, #196]	@ (8005818 <s_command_handler+0x104>)
 8005754:	482d      	ldr	r0, [pc, #180]	@ (800580c <s_command_handler+0xf8>)
 8005756:	f003 fdcd 	bl	80092f4 <siprintf>
 800575a:	4603      	mov	r3, r0
 800575c:	86fb      	strh	r3, [r7, #54]	@ 0x36
	HAL_UART_Transmit(&huart1, (uint8_t*)Mas, LenStr, 5000);
 800575e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005760:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005764:	4929      	ldr	r1, [pc, #164]	@ (800580c <s_command_handler+0xf8>)
 8005766:	482a      	ldr	r0, [pc, #168]	@ (8005810 <s_command_handler+0xfc>)
 8005768:	f7fe fb8e 	bl	8003e88 <HAL_UART_Transmit>
    TaskStatus_t xTaskStatus; // Create a structure for the status.

    // We read and obtain the title of the desired task.
    //The task's text label is passed as a parameter.
    // The task name is specified in quotation marks when created.
    TaskHandle_t xTask = xTaskGetHandle(args->task);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4618      	mov	r0, r3
 8005772:	f002 fb3d 	bl	8007df0 <xTaskGetHandle>
 8005776:	6338      	str	r0, [r7, #48]	@ 0x30

    // Read the task data by its title
    vTaskGetInfo(xTask, &xTaskStatus, pdTRUE, eInvalid);
 8005778:	f107 010c 	add.w	r1, r7, #12
 800577c:	2305      	movs	r3, #5
 800577e:	2201      	movs	r2, #1
 8005780:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005782:	f002 fe4d 	bl	8008420 <vTaskGetInfo>

    // Display information about the task
    LenStr = sprintf(Mas,"Task name: %s \r\n", xTaskStatus.pcTaskName);
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	461a      	mov	r2, r3
 800578a:	4924      	ldr	r1, [pc, #144]	@ (800581c <s_command_handler+0x108>)
 800578c:	481f      	ldr	r0, [pc, #124]	@ (800580c <s_command_handler+0xf8>)
 800578e:	f003 fdb1 	bl	80092f4 <siprintf>
 8005792:	4603      	mov	r3, r0
 8005794:	86fb      	strh	r3, [r7, #54]	@ 0x36
    HAL_UART_Transmit(&huart1, (uint8_t*)Mas, LenStr, 5000);
 8005796:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005798:	f241 3388 	movw	r3, #5000	@ 0x1388
 800579c:	491b      	ldr	r1, [pc, #108]	@ (800580c <s_command_handler+0xf8>)
 800579e:	481c      	ldr	r0, [pc, #112]	@ (8005810 <s_command_handler+0xfc>)
 80057a0:	f7fe fb72 	bl	8003e88 <HAL_UART_Transmit>
    // 0 - running, 1 - waiting to start, ready,
    // 2 - blocked (waiting for something on a timer),
    // 3 - dormant (blocked with an infinite timeout),
    // 4 - deleted,
    // 5 - error.
    LenStr = sprintf(Mas,"Task status: %d \r\n", xTaskStatus.eCurrentState);
 80057a4:	7e3b      	ldrb	r3, [r7, #24]
 80057a6:	461a      	mov	r2, r3
 80057a8:	491d      	ldr	r1, [pc, #116]	@ (8005820 <s_command_handler+0x10c>)
 80057aa:	4818      	ldr	r0, [pc, #96]	@ (800580c <s_command_handler+0xf8>)
 80057ac:	f003 fda2 	bl	80092f4 <siprintf>
 80057b0:	4603      	mov	r3, r0
 80057b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
    HAL_UART_Transmit(&huart1, (uint8_t*)Mas, LenStr, 5000);
 80057b4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80057b6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80057ba:	4914      	ldr	r1, [pc, #80]	@ (800580c <s_command_handler+0xf8>)
 80057bc:	4814      	ldr	r0, [pc, #80]	@ (8005810 <s_command_handler+0xfc>)
 80057be:	f7fe fb63 	bl	8003e88 <HAL_UART_Transmit>

    // Show the current priority of the task.
    LenStr = sprintf(Mas,"Task priority: %d \r\n", (int)xTaskStatus.uxCurrentPriority);
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	461a      	mov	r2, r3
 80057c6:	4917      	ldr	r1, [pc, #92]	@ (8005824 <s_command_handler+0x110>)
 80057c8:	4810      	ldr	r0, [pc, #64]	@ (800580c <s_command_handler+0xf8>)
 80057ca:	f003 fd93 	bl	80092f4 <siprintf>
 80057ce:	4603      	mov	r3, r0
 80057d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
    HAL_UART_Transmit(&huart1, (uint8_t*)Mas, LenStr, 5000);
 80057d2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80057d4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80057d8:	490c      	ldr	r1, [pc, #48]	@ (800580c <s_command_handler+0xf8>)
 80057da:	480d      	ldr	r0, [pc, #52]	@ (8005810 <s_command_handler+0xfc>)
 80057dc:	f7fe fb54 	bl	8003e88 <HAL_UART_Transmit>

    // Show the largest stack occupancy in the entire execution history.
    // How much free space remains in the worst case.
    LenStr = sprintf(Mas,"Task Freespace: %d \r\n", xTaskStatus.usStackHighWaterMark);
 80057e0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80057e2:	461a      	mov	r2, r3
 80057e4:	4910      	ldr	r1, [pc, #64]	@ (8005828 <s_command_handler+0x114>)
 80057e6:	4809      	ldr	r0, [pc, #36]	@ (800580c <s_command_handler+0xf8>)
 80057e8:	f003 fd84 	bl	80092f4 <siprintf>
 80057ec:	4603      	mov	r3, r0
 80057ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
    HAL_UART_Transmit(&huart1, (uint8_t*)Mas, LenStr, 5000);
 80057f0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80057f2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80057f6:	4905      	ldr	r1, [pc, #20]	@ (800580c <s_command_handler+0xf8>)
 80057f8:	4805      	ldr	r0, [pc, #20]	@ (8005810 <s_command_handler+0xfc>)
 80057fa:	f7fe fb45 	bl	8003e88 <HAL_UART_Transmit>
}
 80057fe:	bf00      	nop
 8005800:	3738      	adds	r7, #56	@ 0x38
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	08009e9c 	.word	0x08009e9c
 800580c:	20000450 	.word	0x20000450
 8005810:	200002e8 	.word	0x200002e8
 8005814:	10624dd3 	.word	0x10624dd3
 8005818:	08009eb0 	.word	0x08009eb0
 800581c:	08009ec4 	.word	0x08009ec4
 8005820:	08009ed8 	.word	0x08009ed8
 8005824:	08009eec 	.word	0x08009eec
 8005828:	08009f04 	.word	0x08009f04

0800582c <M12_command_handler>:

CONSOLE_COMMAND_DEF(M12, "Control Motor 1 & 2",
		CONSOLE_INT_ARG_DEF(accel, "Range -127 127"));

static void M12_command_handler(const M12_args_t* args){
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
	int8_t tmp = 0;
 8005834:	2300      	movs	r3, #0
 8005836:	73fb      	strb	r3, [r7, #15]
	tmp = (int8_t)(args->accel);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	73fb      	strb	r3, [r7, #15]
	if((args->accel) > 127)  tmp = 127;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2b7f      	cmp	r3, #127	@ 0x7f
 8005844:	dd01      	ble.n	800584a <M12_command_handler+0x1e>
 8005846:	237f      	movs	r3, #127	@ 0x7f
 8005848:	73fb      	strb	r3, [r7, #15]
	if((args->accel) < -127) tmp = -127;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 8005852:	da01      	bge.n	8005858 <M12_command_handler+0x2c>
 8005854:	2381      	movs	r3, #129	@ 0x81
 8005856:	73fb      	strb	r3, [r7, #15]
	Acceleration = tmp;
 8005858:	4a03      	ldr	r2, [pc, #12]	@ (8005868 <M12_command_handler+0x3c>)
 800585a:	7bfb      	ldrb	r3, [r7, #15]
 800585c:	7013      	strb	r3, [r2, #0]

}
 800585e:	bf00      	nop
 8005860:	3714      	adds	r7, #20
 8005862:	46bd      	mov	sp, r7
 8005864:	bc80      	pop	{r7}
 8005866:	4770      	bx	lr
 8005868:	2000034d 	.word	0x2000034d

0800586c <Out_command_handler>:
 *
 */
CONSOLE_COMMAND_DEF(Out, "Output to the screen",
		CONSOLE_INT_ARG_DEF(ModeOut, "Mode selection number"));

static void Out_command_handler(const Out_args_t* args){
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
	ModeOutput = args->ModeOut;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a03      	ldr	r2, [pc, #12]	@ (8005888 <Out_command_handler+0x1c>)
 800587a:	6013      	str	r3, [r2, #0]
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	bc80      	pop	{r7}
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	2000044c 	.word	0x2000044c

0800588c <StartUartRX>:
#include "Console_Func.c"

uint8_t CharUartRX = 0; //  
int32_t ModeOutput;

void StartUartRX(){
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
	HAL_UART_RxCpltCallback(NULL);
 8005890:	2000      	movs	r0, #0
 8005892:	f000 f803 	bl	800589c <HAL_UART_RxCpltCallback>
}
 8005896:	bf00      	nop
 8005898:	bd80      	pop	{r7, pc}
	...

0800589c <HAL_UART_RxCpltCallback>:


/*
 * The task writes bytes received from the console to the queue
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
	if(huart!= NULL){
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00f      	beq.n	80058ca <HAL_UART_RxCpltCallback+0x2e>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]
		xQueueSendFromISR(UART_Rx_QueHandle,&CharUartRX, &xHigherPriorityTaskWoken);
 80058ae:	4b0b      	ldr	r3, [pc, #44]	@ (80058dc <HAL_UART_RxCpltCallback+0x40>)
 80058b0:	6818      	ldr	r0, [r3, #0]
 80058b2:	f107 020c 	add.w	r2, r7, #12
 80058b6:	2300      	movs	r3, #0
 80058b8:	4909      	ldr	r1, [pc, #36]	@ (80058e0 <HAL_UART_RxCpltCallback+0x44>)
 80058ba:	f001 f9e5 	bl	8006c88 <xQueueGenericSendFromISR>

		HAL_UART_Receive_IT(huart, &CharUartRX, 1);
 80058be:	2201      	movs	r2, #1
 80058c0:	4907      	ldr	r1, [pc, #28]	@ (80058e0 <HAL_UART_RxCpltCallback+0x44>)
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7fe fb6b 	bl	8003f9e <HAL_UART_Receive_IT>
	else{
		HAL_UART_Receive_IT(&huart1, &CharUartRX, 1);
	}
	// commented, assuming the context doesn't need to be changed. I'll wait for the tick.
//	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}
 80058c8:	e004      	b.n	80058d4 <HAL_UART_RxCpltCallback+0x38>
		HAL_UART_Receive_IT(&huart1, &CharUartRX, 1);
 80058ca:	2201      	movs	r2, #1
 80058cc:	4904      	ldr	r1, [pc, #16]	@ (80058e0 <HAL_UART_RxCpltCallback+0x44>)
 80058ce:	4805      	ldr	r0, [pc, #20]	@ (80058e4 <HAL_UART_RxCpltCallback+0x48>)
 80058d0:	f7fe fb65 	bl	8003f9e <HAL_UART_Receive_IT>
}
 80058d4:	bf00      	nop
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	20000340 	.word	0x20000340
 80058e0:	20000448 	.word	0x20000448
 80058e4:	200002e8 	.word	0x200002e8

080058e8 <USART1_Receive>:
 * Checks the end-of-line character and replaces it with the one accepted in
 * the given terminal application.
 */

uint32_t USART1_Receive(uint8_t chr, uint8_t *Buffer, uint32_t Length, TickType_t TimesUp)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60b9      	str	r1, [r7, #8]
 80058f0:	607a      	str	r2, [r7, #4]
 80058f2:	603b      	str	r3, [r7, #0]
 80058f4:	4603      	mov	r3, r0
 80058f6:	73fb      	strb	r3, [r7, #15]
uint8_t Receive;
uint32_t i=0;
 80058f8:	2300      	movs	r3, #0
 80058fa:	617b      	str	r3, [r7, #20]

    while(1)
    {
        if(pdTRUE!=xQueueReceive(UART_Rx_QueHandle,&Receive,TimesUp)) return 0;
 80058fc:	4b15      	ldr	r3, [pc, #84]	@ (8005954 <USART1_Receive+0x6c>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f107 0113 	add.w	r1, r7, #19
 8005904:	683a      	ldr	r2, [r7, #0]
 8005906:	4618      	mov	r0, r3
 8005908:	f001 faec 	bl	8006ee4 <xQueueReceive>
 800590c:	4603      	mov	r3, r0
 800590e:	2b01      	cmp	r3, #1
 8005910:	d001      	beq.n	8005916 <USART1_Receive+0x2e>
 8005912:	2300      	movs	r3, #0
 8005914:	e019      	b.n	800594a <USART1_Receive+0x62>

        if(Receive == chr)
 8005916:	7cfb      	ldrb	r3, [r7, #19]
 8005918:	7bfa      	ldrb	r2, [r7, #15]
 800591a:	429a      	cmp	r2, r3
 800591c:	d108      	bne.n	8005930 <USART1_Receive+0x48>
        {
            Buffer[i++] = 0x0A; //LF  OLD = chr
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	1c5a      	adds	r2, r3, #1
 8005922:	617a      	str	r2, [r7, #20]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	4413      	add	r3, r2
 8005928:	220a      	movs	r2, #10
 800592a:	701a      	strb	r2, [r3, #0]
            return i;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	e00c      	b.n	800594a <USART1_Receive+0x62>
        }

        if(i<Length)
 8005930:	697a      	ldr	r2, [r7, #20]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	429a      	cmp	r2, r3
 8005936:	d207      	bcs.n	8005948 <USART1_Receive+0x60>
        {
            Buffer[i++]=Receive;
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	1c5a      	adds	r2, r3, #1
 800593c:	617a      	str	r2, [r7, #20]
 800593e:	68ba      	ldr	r2, [r7, #8]
 8005940:	4413      	add	r3, r2
 8005942:	7cfa      	ldrb	r2, [r7, #19]
 8005944:	701a      	strb	r2, [r3, #0]
 8005946:	e7d9      	b.n	80058fc <USART1_Receive+0x14>
        }
        else
        {
            return i;
 8005948:	697b      	ldr	r3, [r7, #20]
        }
    }
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	20000340 	.word	0x20000340

08005958 <console_write_function>:
* I'm creating a UART output function in blocking mode.
* The function is used by the terminal to output to the console.
 */

void console_write_function(const char* str)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
	uint16_t Size = strlen(str);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7fa fbff 	bl	8000164 <strlen>
 8005966:	4603      	mov	r3, r0
 8005968:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(&huart1, (uint8_t *)str, Size, 5000);
 800596a:	89fa      	ldrh	r2, [r7, #14]
 800596c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005970:	6879      	ldr	r1, [r7, #4]
 8005972:	4803      	ldr	r0, [pc, #12]	@ (8005980 <console_write_function+0x28>)
 8005974:	f7fe fa88 	bl	8003e88 <HAL_UART_Transmit>
}
 8005978:	bf00      	nop
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	200002e8 	.word	0x200002e8

08005984 <MyConsole_Setup>:
 * Call this once in the task before using the console
 * Register all new commands here. Before doing this, don't forget to register
 * the macros and functions for these tasks in the Console_Func.c file
 */
void MyConsole_Setup(void)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	af00      	add	r7, sp, #0
	static console_init_t init_func;
	// Start receiving via UART using interrupts.
	StartUartRX();
 8005988:	f7ff ff80 	bl	800588c <StartUartRX>

	// Set the output function.
	init_func.write_function = console_write_function;
 800598c:	4b0b      	ldr	r3, [pc, #44]	@ (80059bc <MyConsole_Setup+0x38>)
 800598e:	4a0c      	ldr	r2, [pc, #48]	@ (80059c0 <MyConsole_Setup+0x3c>)
 8005990:	601a      	str	r2, [r3, #0]
    console_init(&init_func);
 8005992:	480a      	ldr	r0, [pc, #40]	@ (80059bc <MyConsole_Setup+0x38>)
 8005994:	f000 fb70 	bl	8006078 <console_init>

    //Register commands. In this case, these are the commands hello, s
    console_command_register(hello);
 8005998:	4b0a      	ldr	r3, [pc, #40]	@ (80059c4 <MyConsole_Setup+0x40>)
 800599a:	4618      	mov	r0, r3
 800599c:	f000 fb86 	bl	80060ac <console_command_register>
    console_command_register(s);
 80059a0:	4b09      	ldr	r3, [pc, #36]	@ (80059c8 <MyConsole_Setup+0x44>)
 80059a2:	4618      	mov	r0, r3
 80059a4:	f000 fb82 	bl	80060ac <console_command_register>
    console_command_register(M12);
 80059a8:	4b08      	ldr	r3, [pc, #32]	@ (80059cc <MyConsole_Setup+0x48>)
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 fb7e 	bl	80060ac <console_command_register>
    console_command_register(Out);
 80059b0:	4b07      	ldr	r3, [pc, #28]	@ (80059d0 <MyConsole_Setup+0x4c>)
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fb7a 	bl	80060ac <console_command_register>

//    console_command_register(get);
}
 80059b8:	bf00      	nop
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	20000470 	.word	0x20000470
 80059c0:	08005959 	.word	0x08005959
 80059c4:	0800a14c 	.word	0x0800a14c
 80059c8:	0800a170 	.word	0x0800a170
 80059cc:	0800a194 	.word	0x0800a194
 80059d0:	0800a1b8 	.word	0x0800a1b8

080059d4 <validate_arg_def>:
static uint32_t m_history_start_index = 0;
static uint32_t m_history_len = 0;
static int32_t m_history_index = -1;
#endif

static bool validate_arg_def(const console_arg_def_t* arg, bool is_last) {
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	460b      	mov	r3, r1
 80059de:	70fb      	strb	r3, [r7, #3]
    switch (arg->type) {
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	7a1b      	ldrb	r3, [r3, #8]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d814      	bhi.n	8005a12 <validate_arg_def+0x3e>
        case CONSOLE_ARG_TYPE_INT:
        case CONSOLE_ARG_TYPE_STR:
            return arg->name && (!arg->is_optional || is_last);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00b      	beq.n	8005a08 <validate_arg_def+0x34>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	7a5b      	ldrb	r3, [r3, #9]
 80059f4:	f083 0301 	eor.w	r3, r3, #1
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d102      	bne.n	8005a04 <validate_arg_def+0x30>
 80059fe:	78fb      	ldrb	r3, [r7, #3]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d001      	beq.n	8005a08 <validate_arg_def+0x34>
 8005a04:	2301      	movs	r3, #1
 8005a06:	e000      	b.n	8005a0a <validate_arg_def+0x36>
 8005a08:	2300      	movs	r3, #0
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	e000      	b.n	8005a14 <validate_arg_def+0x40>
        default:
            return false;
 8005a12:	2300      	movs	r3, #0
    }
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bc80      	pop	{r7}
 8005a1c:	4770      	bx	lr
	...

08005a20 <get_command>:

static const console_command_def_t* get_command(const char* name) {
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < m_num_commands; i++) {
 8005a28:	2300      	movs	r3, #0
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	e019      	b.n	8005a62 <get_command+0x42>
        if (!strcmp(m_commands[i].name, name)) {
 8005a2e:	4912      	ldr	r1, [pc, #72]	@ (8005a78 <get_command+0x58>)
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	4613      	mov	r3, r2
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	4413      	add	r3, r2
 8005a38:	00db      	lsls	r3, r3, #3
 8005a3a:	440b      	add	r3, r1
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7fa fb85 	bl	8000150 <strcmp>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d107      	bne.n	8005a5c <get_command+0x3c>
            return &m_commands[i];
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	4413      	add	r3, r2
 8005a54:	00db      	lsls	r3, r3, #3
 8005a56:	4a08      	ldr	r2, [pc, #32]	@ (8005a78 <get_command+0x58>)
 8005a58:	4413      	add	r3, r2
 8005a5a:	e008      	b.n	8005a6e <get_command+0x4e>
    for (uint32_t i = 0; i < m_num_commands; i++) {
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	3301      	adds	r3, #1
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	4b06      	ldr	r3, [pc, #24]	@ (8005a7c <get_command+0x5c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d3e0      	bcc.n	8005a2e <get_command+0xe>
        }
    }
    return NULL;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	2000047c 	.word	0x2000047c
 8005a7c:	2000056c 	.word	0x2000056c

08005a80 <write_str>:

static void write_str(const char* str) {
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b082      	sub	sp, #8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
    if (!m_init.write_function) {
 8005a88:	4b06      	ldr	r3, [pc, #24]	@ (8005aa4 <write_str+0x24>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d004      	beq.n	8005a9a <write_str+0x1a>
        return;
    }
    m_init.write_function(str);
 8005a90:	4b04      	ldr	r3, [pc, #16]	@ (8005aa4 <write_str+0x24>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	4798      	blx	r3
 8005a98:	e000      	b.n	8005a9c <write_str+0x1c>
        return;
 8005a9a:	bf00      	nop
}
 8005a9c:	3708      	adds	r7, #8
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	20000478 	.word	0x20000478

08005aa8 <parse_arg>:

static bool parse_arg(const char* arg_str, console_arg_type_t type, parsed_arg_t* parsed_arg) {
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b086      	sub	sp, #24
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	607a      	str	r2, [r7, #4]
 8005ab4:	72fb      	strb	r3, [r7, #11]
    switch (type) {
 8005ab6:	7afb      	ldrb	r3, [r7, #11]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <parse_arg+0x1a>
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d021      	beq.n	8005b04 <parse_arg+0x5c>
 8005ac0:	e025      	b.n	8005b0e <parse_arg+0x66>
        case CONSOLE_ARG_TYPE_INT: {
            char* end_ptr = NULL;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	613b      	str	r3, [r7, #16]
            long int result = strtol(arg_str, &end_ptr, 0);
 8005ac6:	f107 0310 	add.w	r3, r7, #16
 8005aca:	2200      	movs	r2, #0
 8005acc:	4619      	mov	r1, r3
 8005ace:	68f8      	ldr	r0, [r7, #12]
 8005ad0:	f003 fc06 	bl	80092e0 <strtol>
 8005ad4:	6178      	str	r0, [r7, #20]
            if (result == LONG_MAX || result == LONG_MIN || end_ptr == NULL || *end_ptr != '\0') {
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d00a      	beq.n	8005af6 <parse_arg+0x4e>
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ae6:	d006      	beq.n	8005af6 <parse_arg+0x4e>
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d003      	beq.n	8005af6 <parse_arg+0x4e>
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d001      	beq.n	8005afa <parse_arg+0x52>
                return false;
 8005af6:	2300      	movs	r3, #0
 8005af8:	e00a      	b.n	8005b10 <parse_arg+0x68>
            }
            parsed_arg->value_int = (intptr_t)result;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	697a      	ldr	r2, [r7, #20]
 8005afe:	601a      	str	r2, [r3, #0]
            return true;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e005      	b.n	8005b10 <parse_arg+0x68>
        }
        case CONSOLE_ARG_TYPE_STR:
            parsed_arg->value_str = arg_str;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	601a      	str	r2, [r3, #0]
            return true;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e000      	b.n	8005b10 <parse_arg+0x68>
        default:
            // should never get here
            return false;
 8005b0e:	2300      	movs	r3, #0
    }
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3718      	adds	r7, #24
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <get_num_required_args>:

static uint32_t get_num_required_args(const console_command_def_t* cmd) {
 8005b18:	b480      	push	{r7}
 8005b1a:	b085      	sub	sp, #20
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
    if (cmd->num_args == 0) {
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <get_num_required_args+0x14>
        return 0;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	e01a      	b.n	8005b62 <get_num_required_args+0x4a>
    }
    const console_arg_def_t* last_arg = &cmd->args[cmd->num_args-1];
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68d9      	ldr	r1, [r3, #12]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	691a      	ldr	r2, [r3, #16]
 8005b34:	4613      	mov	r3, r2
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	4413      	add	r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	3b0c      	subs	r3, #12
 8005b3e:	440b      	add	r3, r1
 8005b40:	60fb      	str	r3, [r7, #12]
    switch (last_arg->type) {
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	7a1b      	ldrb	r3, [r3, #8]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d80a      	bhi.n	8005b60 <get_num_required_args+0x48>
        case CONSOLE_ARG_TYPE_INT:
        case CONSOLE_ARG_TYPE_STR:
            if (last_arg->is_optional) {
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	7a5b      	ldrb	r3, [r3, #9]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d003      	beq.n	8005b5a <get_num_required_args+0x42>
                return cmd->num_args - 1;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	3b01      	subs	r3, #1
 8005b58:	e003      	b.n	8005b62 <get_num_required_args+0x4a>
            } else {
                return cmd->num_args;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	e000      	b.n	8005b62 <get_num_required_args+0x4a>
            }
        default:
            return 0;
 8005b60:	2300      	movs	r3, #0
    }
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3714      	adds	r7, #20
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bc80      	pop	{r7}
 8005b6a:	4770      	bx	lr

08005b6c <process_line>:

static void process_line(void) {
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b088      	sub	sp, #32
 8005b70:	af00      	add	r7, sp, #0
    if (m_line_invalid) {
 8005b72:	4b69      	ldr	r3, [pc, #420]	@ (8005d18 <process_line+0x1ac>)
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f040 80c6 	bne.w	8005d08 <process_line+0x19c>
        return;
    }

    // parse and validate the line
    const console_command_def_t* cmd = NULL;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	61fb      	str	r3, [r7, #28]
    uint32_t arg_index = 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	61bb      	str	r3, [r7, #24]
    const char* current_token = NULL;
 8005b84:	2300      	movs	r3, #0
 8005b86:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i <= m_line_len; i++) {
 8005b88:	2300      	movs	r3, #0
 8005b8a:	613b      	str	r3, [r7, #16]
 8005b8c:	e076      	b.n	8005c7c <process_line+0x110>
        const char c = m_line_buffer[i];
 8005b8e:	4a63      	ldr	r2, [pc, #396]	@ (8005d1c <process_line+0x1b0>)
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	4413      	add	r3, r2
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	73fb      	strb	r3, [r7, #15]
        if (c == ' ' || c == '\0') {
 8005b98:	7bfb      	ldrb	r3, [r7, #15]
 8005b9a:	2b20      	cmp	r3, #32
 8005b9c:	d002      	beq.n	8005ba4 <process_line+0x38>
 8005b9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d161      	bne.n	8005c68 <process_line+0xfc>
            // end of a token
            if (!current_token) {
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d107      	bne.n	8005bba <process_line+0x4e>
                if (cmd) {
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f000 80ad 	beq.w	8005d0c <process_line+0x1a0>
                    // too much whitespace
                    write_str("ERROR: Extra whitespace between arguments\n");
 8005bb2:	485b      	ldr	r0, [pc, #364]	@ (8005d20 <process_line+0x1b4>)
 8005bb4:	f7ff ff64 	bl	8005a80 <write_str>
                    return;
 8005bb8:	e0ab      	b.n	8005d12 <process_line+0x1a6>
                    m_history_len++;
                }
            }
#endif
            // process this token
            m_line_buffer[i] = '\0';
 8005bba:	4a58      	ldr	r2, [pc, #352]	@ (8005d1c <process_line+0x1b0>)
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	701a      	strb	r2, [r3, #0]
            if (!cmd) {
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d110      	bne.n	8005bec <process_line+0x80>
                // find the command
                cmd = get_command(current_token);
 8005bca:	6978      	ldr	r0, [r7, #20]
 8005bcc:	f7ff ff28 	bl	8005a20 <get_command>
 8005bd0:	61f8      	str	r0, [r7, #28]
                if (!cmd) {
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d144      	bne.n	8005c62 <process_line+0xf6>
                    write_str("ERROR: Command not found (");
 8005bd8:	4852      	ldr	r0, [pc, #328]	@ (8005d24 <process_line+0x1b8>)
 8005bda:	f7ff ff51 	bl	8005a80 <write_str>
                    write_str(current_token);
 8005bde:	6978      	ldr	r0, [r7, #20]
 8005be0:	f7ff ff4e 	bl	8005a80 <write_str>
                    write_str(")\n");
 8005be4:	4850      	ldr	r0, [pc, #320]	@ (8005d28 <process_line+0x1bc>)
 8005be6:	f7ff ff4b 	bl	8005a80 <write_str>
                    return;
 8005bea:	e092      	b.n	8005d12 <process_line+0x1a6>
                }
            } else {
                // this is an argument
                if (arg_index == cmd->num_args) {
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d103      	bne.n	8005bfe <process_line+0x92>
                    write_str("ERROR: Too many arguments\n");
 8005bf6:	484d      	ldr	r0, [pc, #308]	@ (8005d2c <process_line+0x1c0>)
 8005bf8:	f7ff ff42 	bl	8005a80 <write_str>
                    return;
 8005bfc:	e089      	b.n	8005d12 <process_line+0x1a6>
                }
                // validate the argument
                const console_arg_def_t* arg = &cmd->args[arg_index];
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	68d9      	ldr	r1, [r3, #12]
 8005c02:	69ba      	ldr	r2, [r7, #24]
 8005c04:	4613      	mov	r3, r2
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	4413      	add	r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	440b      	add	r3, r1
 8005c0e:	60bb      	str	r3, [r7, #8]
                parsed_arg_t parsed_arg;
                if (!parse_arg(current_token, arg->type, &parsed_arg)) {
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	7a1b      	ldrb	r3, [r3, #8]
 8005c14:	1d3a      	adds	r2, r7, #4
 8005c16:	4619      	mov	r1, r3
 8005c18:	6978      	ldr	r0, [r7, #20]
 8005c1a:	f7ff ff45 	bl	8005aa8 <parse_arg>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	f083 0301 	eor.w	r3, r3, #1
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d011      	beq.n	8005c4e <process_line+0xe2>
                    write_str("ERROR: Invalid value for '");
 8005c2a:	4841      	ldr	r0, [pc, #260]	@ (8005d30 <process_line+0x1c4>)
 8005c2c:	f7ff ff28 	bl	8005a80 <write_str>
                    write_str(arg->name);
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7ff ff23 	bl	8005a80 <write_str>
                    write_str("' (");
 8005c3a:	483e      	ldr	r0, [pc, #248]	@ (8005d34 <process_line+0x1c8>)
 8005c3c:	f7ff ff20 	bl	8005a80 <write_str>
                    write_str(current_token);
 8005c40:	6978      	ldr	r0, [r7, #20]
 8005c42:	f7ff ff1d 	bl	8005a80 <write_str>
                    write_str(")\n");
 8005c46:	4838      	ldr	r0, [pc, #224]	@ (8005d28 <process_line+0x1bc>)
 8005c48:	f7ff ff1a 	bl	8005a80 <write_str>
                    return;
 8005c4c:	e061      	b.n	8005d12 <process_line+0x1a6>
                }
                cmd->args_ptr[arg_index] = parsed_arg.ptr;
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	695a      	ldr	r2, [r3, #20]
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	601a      	str	r2, [r3, #0]
                arg_index++;
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	61bb      	str	r3, [r7, #24]
            }
            current_token = NULL;
 8005c62:	2300      	movs	r3, #0
 8005c64:	617b      	str	r3, [r7, #20]
 8005c66:	e006      	b.n	8005c76 <process_line+0x10a>
        } else if (!current_token) {
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d103      	bne.n	8005c76 <process_line+0x10a>
            current_token = &m_line_buffer[i];
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	4a2a      	ldr	r2, [pc, #168]	@ (8005d1c <process_line+0x1b0>)
 8005c72:	4413      	add	r3, r2
 8005c74:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i <= m_line_len; i++) {
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	613b      	str	r3, [r7, #16]
 8005c7c:	4b2e      	ldr	r3, [pc, #184]	@ (8005d38 <process_line+0x1cc>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	693a      	ldr	r2, [r7, #16]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d983      	bls.n	8005b8e <process_line+0x22>
        }
    }

    if (!cmd) {
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d041      	beq.n	8005d10 <process_line+0x1a4>
        // nothing entered - silently fail
        return;
    } else if (arg_index < get_num_required_args(cmd)) {
 8005c8c:	69f8      	ldr	r0, [r7, #28]
 8005c8e:	f7ff ff43 	bl	8005b18 <get_num_required_args>
 8005c92:	4602      	mov	r2, r0
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d203      	bcs.n	8005ca2 <process_line+0x136>
        write_str("ERROR: Too few arguments\n");
 8005c9a:	4828      	ldr	r0, [pc, #160]	@ (8005d3c <process_line+0x1d0>)
 8005c9c:	f7ff fef0 	bl	8005a80 <write_str>
        return;
 8005ca0:	e037      	b.n	8005d12 <process_line+0x1a6>
    }

    if (arg_index != cmd->num_args) {
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	69ba      	ldr	r2, [r7, #24]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d01e      	beq.n	8005cea <process_line+0x17e>
        // set the optional argument to its default value
        switch (cmd->args[arg_index].type) {
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	68d9      	ldr	r1, [r3, #12]
 8005cb0:	69ba      	ldr	r2, [r7, #24]
 8005cb2:	4613      	mov	r3, r2
 8005cb4:	005b      	lsls	r3, r3, #1
 8005cb6:	4413      	add	r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	440b      	add	r3, r1
 8005cbc:	7a1b      	ldrb	r3, [r3, #8]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d002      	beq.n	8005cc8 <process_line+0x15c>
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d009      	beq.n	8005cda <process_line+0x16e>
 8005cc6:	e010      	b.n	8005cea <process_line+0x17e>
            case CONSOLE_ARG_TYPE_INT:
                cmd->args_ptr[arg_index] = (void*)CONSOLE_INT_ARG_DEFAULT;
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	695a      	ldr	r2, [r3, #20]
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd6:	601a      	str	r2, [r3, #0]
                break;
 8005cd8:	e007      	b.n	8005cea <process_line+0x17e>
            case CONSOLE_ARG_TYPE_STR:
                cmd->args_ptr[arg_index] = (void*)CONSOLE_STR_ARG_DEFAULT;
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	695a      	ldr	r2, [r3, #20]
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	009b      	lsls	r3, r3, #2
 8005ce2:	4413      	add	r3, r2
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	601a      	str	r2, [r3, #0]
                break;
 8005ce8:	bf00      	nop
        }
    }

    // run the handler
    arg_index = 0;
 8005cea:	2300      	movs	r3, #0
 8005cec:	61bb      	str	r3, [r7, #24]
    m_is_active = true;
 8005cee:	4b14      	ldr	r3, [pc, #80]	@ (8005d40 <process_line+0x1d4>)
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	701a      	strb	r2, [r3, #0]
    cmd->handler(cmd->args_ptr);
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	69fa      	ldr	r2, [r7, #28]
 8005cfa:	6952      	ldr	r2, [r2, #20]
 8005cfc:	4610      	mov	r0, r2
 8005cfe:	4798      	blx	r3
    m_is_active = false;
 8005d00:	4b0f      	ldr	r3, [pc, #60]	@ (8005d40 <process_line+0x1d4>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	701a      	strb	r2, [r3, #0]
 8005d06:	e004      	b.n	8005d12 <process_line+0x1a6>
        return;
 8005d08:	bf00      	nop
 8005d0a:	e002      	b.n	8005d12 <process_line+0x1a6>
                    return;
 8005d0c:	bf00      	nop
 8005d0e:	e000      	b.n	8005d12 <process_line+0x1a6>
        return;
 8005d10:	bf00      	nop
}
 8005d12:	3720      	adds	r7, #32
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	2000058c 	.word	0x2000058c
 8005d1c:	20000570 	.word	0x20000570
 8005d20:	0800a004 	.word	0x0800a004
 8005d24:	0800a030 	.word	0x0800a030
 8005d28:	0800a04c 	.word	0x0800a04c
 8005d2c:	0800a050 	.word	0x0800a050
 8005d30:	0800a06c 	.word	0x0800a06c
 8005d34:	0800a088 	.word	0x0800a088
 8005d38:	20000584 	.word	0x20000584
 8005d3c:	0800a08c 	.word	0x0800a08c
 8005d40:	2000058d 	.word	0x2000058d

08005d44 <reset_line_and_print_prompt>:

static void reset_line_and_print_prompt(void) {
 8005d44:	b580      	push	{r7, lr}
 8005d46:	af00      	add	r7, sp, #0
#if CONSOLE_HISTORY
    m_history_index = -1;
#endif
    m_escape_sequence_index = 0;
 8005d48:	4b09      	ldr	r3, [pc, #36]	@ (8005d70 <reset_line_and_print_prompt+0x2c>)
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	601a      	str	r2, [r3, #0]
    m_line_len = 0;
 8005d4e:	4b09      	ldr	r3, [pc, #36]	@ (8005d74 <reset_line_and_print_prompt+0x30>)
 8005d50:	2200      	movs	r2, #0
 8005d52:	601a      	str	r2, [r3, #0]
    m_cursor_pos = 0;
 8005d54:	4b08      	ldr	r3, [pc, #32]	@ (8005d78 <reset_line_and_print_prompt+0x34>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	601a      	str	r2, [r3, #0]
    m_line_invalid = false;
 8005d5a:	4b08      	ldr	r3, [pc, #32]	@ (8005d7c <reset_line_and_print_prompt+0x38>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	701a      	strb	r2, [r3, #0]
    m_line_buffer[0] = '\0';
 8005d60:	4b07      	ldr	r3, [pc, #28]	@ (8005d80 <reset_line_and_print_prompt+0x3c>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	701a      	strb	r2, [r3, #0]
    write_str(CONSOLE_PROMPT);
 8005d66:	4807      	ldr	r0, [pc, #28]	@ (8005d84 <reset_line_and_print_prompt+0x40>)
 8005d68:	f7ff fe8a 	bl	8005a80 <write_str>
}
 8005d6c:	bf00      	nop
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	20000590 	.word	0x20000590
 8005d74:	20000584 	.word	0x20000584
 8005d78:	20000588 	.word	0x20000588
 8005d7c:	2000058c 	.word	0x2000058c
 8005d80:	20000570 	.word	0x20000570
 8005d84:	0800a0a8 	.word	0x0800a0a8

08005d88 <push_char>:

static void push_char(char c) {
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b082      	sub	sp, #8
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	71fb      	strb	r3, [r7, #7]
    if (m_cursor_pos != m_line_len) {
 8005d92:	4b1b      	ldr	r3, [pc, #108]	@ (8005e00 <push_char+0x78>)
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	4b1b      	ldr	r3, [pc, #108]	@ (8005e04 <push_char+0x7c>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d010      	beq.n	8005dc0 <push_char+0x38>
        // shift the existing data to the right to make space
        memmove(&m_line_buffer[m_cursor_pos + 1], &m_line_buffer[m_cursor_pos], m_line_len - m_cursor_pos);
 8005d9e:	4b18      	ldr	r3, [pc, #96]	@ (8005e00 <push_char+0x78>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	3301      	adds	r3, #1
 8005da4:	4a18      	ldr	r2, [pc, #96]	@ (8005e08 <push_char+0x80>)
 8005da6:	1898      	adds	r0, r3, r2
 8005da8:	4b15      	ldr	r3, [pc, #84]	@ (8005e00 <push_char+0x78>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a16      	ldr	r2, [pc, #88]	@ (8005e08 <push_char+0x80>)
 8005dae:	1899      	adds	r1, r3, r2
 8005db0:	4b14      	ldr	r3, [pc, #80]	@ (8005e04 <push_char+0x7c>)
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	4b12      	ldr	r3, [pc, #72]	@ (8005e00 <push_char+0x78>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	461a      	mov	r2, r3
 8005dbc:	f003 faba 	bl	8009334 <memmove>
    }
    m_line_buffer[m_cursor_pos] = c;
 8005dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8005e00 <push_char+0x78>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4910      	ldr	r1, [pc, #64]	@ (8005e08 <push_char+0x80>)
 8005dc6:	79fa      	ldrb	r2, [r7, #7]
 8005dc8:	54ca      	strb	r2, [r1, r3]
    m_cursor_pos++;
 8005dca:	4b0d      	ldr	r3, [pc, #52]	@ (8005e00 <push_char+0x78>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	4a0b      	ldr	r2, [pc, #44]	@ (8005e00 <push_char+0x78>)
 8005dd2:	6013      	str	r3, [r2, #0]
    m_line_len++;
 8005dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8005e04 <push_char+0x7c>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	4a0a      	ldr	r2, [pc, #40]	@ (8005e04 <push_char+0x7c>)
 8005ddc:	6013      	str	r3, [r2, #0]
    m_line_buffer[m_line_len] = '\0';
 8005dde:	4b09      	ldr	r3, [pc, #36]	@ (8005e04 <push_char+0x7c>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a09      	ldr	r2, [pc, #36]	@ (8005e08 <push_char+0x80>)
 8005de4:	2100      	movs	r1, #0
 8005de6:	54d1      	strb	r1, [r2, r3]
    if (m_line_len == CONSOLE_MAX_LINE_LENGTH) {
 8005de8:	4b06      	ldr	r3, [pc, #24]	@ (8005e04 <push_char+0x7c>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2b14      	cmp	r3, #20
 8005dee:	d102      	bne.n	8005df6 <push_char+0x6e>
        // filled up the line buffer, so mark the line invalid
        m_line_invalid = true;
 8005df0:	4b06      	ldr	r3, [pc, #24]	@ (8005e0c <push_char+0x84>)
 8005df2:	2201      	movs	r2, #1
 8005df4:	701a      	strb	r2, [r3, #0]
    }
}
 8005df6:	bf00      	nop
 8005df8:	3708      	adds	r7, #8
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	20000588 	.word	0x20000588
 8005e04:	20000584 	.word	0x20000584
 8005e08:	20000570 	.word	0x20000570
 8005e0c:	2000058c 	.word	0x2000058c

08005e10 <help_command_handler>:
    }
}
#endif

#if CONSOLE_HELP_COMMAND
static void help_command_handler(const help_args_t* args) {
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b094      	sub	sp, #80	@ 0x50
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
    if (args->command != CONSOLE_STR_ARG_DEFAULT) {
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 80ad 	beq.w	8005f7c <help_command_handler+0x16c>
        const console_command_def_t* cmd_def = get_command(args->command);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7ff fdfa 	bl	8005a20 <get_command>
 8005e2c:	61f8      	str	r0, [r7, #28]
        if (!cmd_def) {
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d10b      	bne.n	8005e4c <help_command_handler+0x3c>
            write_str("ERROR: Unknown command (");
 8005e34:	4884      	ldr	r0, [pc, #528]	@ (8006048 <help_command_handler+0x238>)
 8005e36:	f7ff fe23 	bl	8005a80 <write_str>
            write_str(args->command);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f7ff fe1e 	bl	8005a80 <write_str>
            write_str(")\n");
 8005e44:	4881      	ldr	r0, [pc, #516]	@ (800604c <help_command_handler+0x23c>)
 8005e46:	f7ff fe1b 	bl	8005a80 <write_str>
            return;
 8005e4a:	e0fa      	b.n	8006042 <help_command_handler+0x232>
        }
        if (cmd_def->desc) {
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d007      	beq.n	8005e64 <help_command_handler+0x54>
            write_str(cmd_def->desc);
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7ff fe11 	bl	8005a80 <write_str>
            write_str("\n");
 8005e5e:	487c      	ldr	r0, [pc, #496]	@ (8006050 <help_command_handler+0x240>)
 8005e60:	f7ff fe0e 	bl	8005a80 <write_str>
        }
        write_str("Usage: ");
 8005e64:	487b      	ldr	r0, [pc, #492]	@ (8006054 <help_command_handler+0x244>)
 8005e66:	f7ff fe0b 	bl	8005a80 <write_str>
        write_str(args->command);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7ff fe06 	bl	8005a80 <write_str>
        uint32_t max_name_len = 0;
 8005e74:	2300      	movs	r3, #0
 8005e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
        for (uint32_t i = 0; i < cmd_def->num_args; i++) {
 8005e78:	2300      	movs	r3, #0
 8005e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e7c:	e035      	b.n	8005eea <help_command_handler+0xda>
            const console_arg_def_t* arg_def = &cmd_def->args[i];
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	68d9      	ldr	r1, [r3, #12]
 8005e82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e84:	4613      	mov	r3, r2
 8005e86:	005b      	lsls	r3, r3, #1
 8005e88:	4413      	add	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	613b      	str	r3, [r7, #16]
            const uint32_t name_len = strlen(arg_def->name);
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7fa f965 	bl	8000164 <strlen>
 8005e9a:	60f8      	str	r0, [r7, #12]
            if (name_len > max_name_len) {
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d901      	bls.n	8005ea8 <help_command_handler+0x98>
                max_name_len = name_len;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
            if (arg_def->is_optional) {
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	7a5b      	ldrb	r3, [r3, #9]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d003      	beq.n	8005eb8 <help_command_handler+0xa8>
                write_str(" [");
 8005eb0:	4869      	ldr	r0, [pc, #420]	@ (8006058 <help_command_handler+0x248>)
 8005eb2:	f7ff fde5 	bl	8005a80 <write_str>
 8005eb6:	e002      	b.n	8005ebe <help_command_handler+0xae>
            } else {
                write_str(" ");
 8005eb8:	4868      	ldr	r0, [pc, #416]	@ (800605c <help_command_handler+0x24c>)
 8005eba:	f7ff fde1 	bl	8005a80 <write_str>
            }
            write_str(cmd_def->args[i].name);
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	68d9      	ldr	r1, [r3, #12]
 8005ec2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	005b      	lsls	r3, r3, #1
 8005ec8:	4413      	add	r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	440b      	add	r3, r1
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff fdd5 	bl	8005a80 <write_str>
            if (arg_def->is_optional) {
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	7a5b      	ldrb	r3, [r3, #9]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d002      	beq.n	8005ee4 <help_command_handler+0xd4>
                write_str("]");
 8005ede:	4860      	ldr	r0, [pc, #384]	@ (8006060 <help_command_handler+0x250>)
 8005ee0:	f7ff fdce 	bl	8005a80 <write_str>
        for (uint32_t i = 0; i < cmd_def->num_args; i++) {
 8005ee4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d3c4      	bcc.n	8005e7e <help_command_handler+0x6e>
            }
        }
        write_str("\n");
 8005ef4:	4856      	ldr	r0, [pc, #344]	@ (8006050 <help_command_handler+0x240>)
 8005ef6:	f7ff fdc3 	bl	8005a80 <write_str>
        for (uint32_t i = 0; i < cmd_def->num_args; i++) {
 8005efa:	2300      	movs	r3, #0
 8005efc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005efe:	e037      	b.n	8005f70 <help_command_handler+0x160>
            const console_arg_def_t* arg_def = &cmd_def->args[i];
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	68d9      	ldr	r1, [r3, #12]
 8005f04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f06:	4613      	mov	r3, r2
 8005f08:	005b      	lsls	r3, r3, #1
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	440b      	add	r3, r1
 8005f10:	61bb      	str	r3, [r7, #24]
            write_str("  ");
 8005f12:	4854      	ldr	r0, [pc, #336]	@ (8006064 <help_command_handler+0x254>)
 8005f14:	f7ff fdb4 	bl	8005a80 <write_str>
            write_str(arg_def->name);
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7ff fdaf 	bl	8005a80 <write_str>
            if (arg_def->desc) {
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d01c      	beq.n	8005f64 <help_command_handler+0x154>
                // pad the description so they all line up
                const uint32_t name_len = strlen(arg_def->name);
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7fa f918 	bl	8000164 <strlen>
 8005f34:	6178      	str	r0, [r7, #20]
                for (uint32_t j = 0; j < max_name_len - name_len; j++) {
 8005f36:	2300      	movs	r3, #0
 8005f38:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f3a:	e005      	b.n	8005f48 <help_command_handler+0x138>
                    write_str(" ");
 8005f3c:	4847      	ldr	r0, [pc, #284]	@ (800605c <help_command_handler+0x24c>)
 8005f3e:	f7ff fd9f 	bl	8005a80 <write_str>
                for (uint32_t j = 0; j < max_name_len - name_len; j++) {
 8005f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f44:	3301      	adds	r3, #1
 8005f46:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d3f3      	bcc.n	8005f3c <help_command_handler+0x12c>
                }
                write_str(" - ");
 8005f54:	4844      	ldr	r0, [pc, #272]	@ (8006068 <help_command_handler+0x258>)
 8005f56:	f7ff fd93 	bl	8005a80 <write_str>
                write_str(arg_def->desc);
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff fd8e 	bl	8005a80 <write_str>
            }
            write_str("\n");
 8005f64:	483a      	ldr	r0, [pc, #232]	@ (8006050 <help_command_handler+0x240>)
 8005f66:	f7ff fd8b 	bl	8005a80 <write_str>
        for (uint32_t i = 0; i < cmd_def->num_args; i++) {
 8005f6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d3c2      	bcc.n	8005f00 <help_command_handler+0xf0>
 8005f7a:	e062      	b.n	8006042 <help_command_handler+0x232>
        }
    } else {
        write_str("Available commands:\n");
 8005f7c:	483b      	ldr	r0, [pc, #236]	@ (800606c <help_command_handler+0x25c>)
 8005f7e:	f7ff fd7f 	bl	8005a80 <write_str>
        // get the max name length for padding
        uint32_t max_name_len = 0;
 8005f82:	2300      	movs	r3, #0
 8005f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (uint32_t i = 0; i < m_num_commands; i++) {
 8005f86:	2300      	movs	r3, #0
 8005f88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f8a:	e016      	b.n	8005fba <help_command_handler+0x1aa>
            const console_command_def_t* cmd_def = &m_commands[i];
 8005f8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005f8e:	4613      	mov	r3, r2
 8005f90:	005b      	lsls	r3, r3, #1
 8005f92:	4413      	add	r3, r2
 8005f94:	00db      	lsls	r3, r3, #3
 8005f96:	4a36      	ldr	r2, [pc, #216]	@ (8006070 <help_command_handler+0x260>)
 8005f98:	4413      	add	r3, r2
 8005f9a:	627b      	str	r3, [r7, #36]	@ 0x24
            const uint32_t name_len = strlen(cmd_def->name);
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7fa f8df 	bl	8000164 <strlen>
 8005fa6:	6238      	str	r0, [r7, #32]
            if (name_len > max_name_len) {
 8005fa8:	6a3a      	ldr	r2, [r7, #32]
 8005faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d901      	bls.n	8005fb4 <help_command_handler+0x1a4>
                max_name_len = name_len;
 8005fb0:	6a3b      	ldr	r3, [r7, #32]
 8005fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (uint32_t i = 0; i < m_num_commands; i++) {
 8005fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fba:	4b2e      	ldr	r3, [pc, #184]	@ (8006074 <help_command_handler+0x264>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d3e3      	bcc.n	8005f8c <help_command_handler+0x17c>
            }
        }
        for (uint32_t i = 0; i < m_num_commands; i++) {
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc8:	e036      	b.n	8006038 <help_command_handler+0x228>
            const console_command_def_t* cmd_def = &m_commands[i];
 8005fca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005fcc:	4613      	mov	r3, r2
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	4413      	add	r3, r2
 8005fd2:	00db      	lsls	r3, r3, #3
 8005fd4:	4a26      	ldr	r2, [pc, #152]	@ (8006070 <help_command_handler+0x260>)
 8005fd6:	4413      	add	r3, r2
 8005fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            write_str("  ");
 8005fda:	4822      	ldr	r0, [pc, #136]	@ (8006064 <help_command_handler+0x254>)
 8005fdc:	f7ff fd50 	bl	8005a80 <write_str>
            write_str(cmd_def->name);
 8005fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f7ff fd4b 	bl	8005a80 <write_str>
            if (cmd_def->desc) {
 8005fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d01c      	beq.n	800602c <help_command_handler+0x21c>
                // pad the description so they all line up
                const uint32_t name_len = strlen(cmd_def->name);
 8005ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7fa f8b4 	bl	8000164 <strlen>
 8005ffc:	62b8      	str	r0, [r7, #40]	@ 0x28
                for (uint32_t j = 0; j < max_name_len - name_len; j++) {
 8005ffe:	2300      	movs	r3, #0
 8006000:	633b      	str	r3, [r7, #48]	@ 0x30
 8006002:	e005      	b.n	8006010 <help_command_handler+0x200>
                    write_str(" ");
 8006004:	4815      	ldr	r0, [pc, #84]	@ (800605c <help_command_handler+0x24c>)
 8006006:	f7ff fd3b 	bl	8005a80 <write_str>
                for (uint32_t j = 0; j < max_name_len - name_len; j++) {
 800600a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800600c:	3301      	adds	r3, #1
 800600e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006010:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006018:	429a      	cmp	r2, r3
 800601a:	d3f3      	bcc.n	8006004 <help_command_handler+0x1f4>
                }
                write_str(" - ");
 800601c:	4812      	ldr	r0, [pc, #72]	@ (8006068 <help_command_handler+0x258>)
 800601e:	f7ff fd2f 	bl	8005a80 <write_str>
                write_str(cmd_def->desc);
 8006022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	4618      	mov	r0, r3
 8006028:	f7ff fd2a 	bl	8005a80 <write_str>
            }
            write_str("\n");
 800602c:	4808      	ldr	r0, [pc, #32]	@ (8006050 <help_command_handler+0x240>)
 800602e:	f7ff fd27 	bl	8005a80 <write_str>
        for (uint32_t i = 0; i < m_num_commands; i++) {
 8006032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006034:	3301      	adds	r3, #1
 8006036:	637b      	str	r3, [r7, #52]	@ 0x34
 8006038:	4b0e      	ldr	r3, [pc, #56]	@ (8006074 <help_command_handler+0x264>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800603e:	429a      	cmp	r2, r3
 8006040:	d3c3      	bcc.n	8005fca <help_command_handler+0x1ba>
        }
    }
}
 8006042:	3750      	adds	r7, #80	@ 0x50
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	0800a0bc 	.word	0x0800a0bc
 800604c:	0800a04c 	.word	0x0800a04c
 8006050:	0800a0d8 	.word	0x0800a0d8
 8006054:	0800a0dc 	.word	0x0800a0dc
 8006058:	0800a0e4 	.word	0x0800a0e4
 800605c:	0800a0b4 	.word	0x0800a0b4
 8006060:	0800a0e8 	.word	0x0800a0e8
 8006064:	0800a0ec 	.word	0x0800a0ec
 8006068:	0800a0f0 	.word	0x0800a0f0
 800606c:	0800a0f4 	.word	0x0800a0f4
 8006070:	2000047c 	.word	0x2000047c
 8006074:	2000056c 	.word	0x2000056c

08006078 <console_init>:
#endif

void console_init(const console_init_t* init) {
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
    m_init = *init;
 8006080:	4a07      	ldr	r2, [pc, #28]	@ (80060a0 <console_init+0x28>)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	6013      	str	r3, [r2, #0]
#if CONSOLE_HELP_COMMAND
    console_command_register(help);
 8006088:	4b06      	ldr	r3, [pc, #24]	@ (80060a4 <console_init+0x2c>)
 800608a:	4618      	mov	r0, r3
 800608c:	f000 f80e 	bl	80060ac <console_command_register>
#endif
    write_str("\n" CONSOLE_PROMPT);
 8006090:	4805      	ldr	r0, [pc, #20]	@ (80060a8 <console_init+0x30>)
 8006092:	f7ff fcf5 	bl	8005a80 <write_str>
}
 8006096:	bf00      	nop
 8006098:	3708      	adds	r7, #8
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	20000478 	.word	0x20000478
 80060a4:	0800a1dc 	.word	0x0800a1dc
 80060a8:	0800a10c 	.word	0x0800a10c

080060ac <console_command_register>:

bool console_command_register(const console_command_def_t* cmd) {
 80060ac:	b5b0      	push	{r4, r5, r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
    if (m_num_commands == CONSOLE_MAX_COMMANDS) {
 80060b4:	4b2d      	ldr	r3, [pc, #180]	@ (800616c <console_command_register+0xc0>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2b0a      	cmp	r3, #10
 80060ba:	d101      	bne.n	80060c0 <console_command_register+0x14>
        return false;
 80060bc:	2300      	movs	r3, #0
 80060be:	e051      	b.n	8006164 <console_command_register+0xb8>
    }
    // validate the command
    if (!cmd->name || !cmd->handler || strlen(cmd->name) >= CONSOLE_MAX_LINE_LENGTH) {
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00b      	beq.n	80060e0 <console_command_register+0x34>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d007      	beq.n	80060e0 <console_command_register+0x34>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4618      	mov	r0, r3
 80060d6:	f7fa f845 	bl	8000164 <strlen>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b13      	cmp	r3, #19
 80060de:	d901      	bls.n	80060e4 <console_command_register+0x38>
        return false;
 80060e0:	2300      	movs	r3, #0
 80060e2:	e03f      	b.n	8006164 <console_command_register+0xb8>
    }
    // validate the arguments
    for (uint32_t i = 0; i < cmd->num_args; i++) {
 80060e4:	2300      	movs	r3, #0
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	e018      	b.n	800611c <console_command_register+0x70>
        if (!validate_arg_def(cmd->args, i + 1 == cmd->num_args)) {
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68d8      	ldr	r0, [r3, #12]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	1c5a      	adds	r2, r3, #1
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	bf0c      	ite	eq
 80060fa:	2301      	moveq	r3, #1
 80060fc:	2300      	movne	r3, #0
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	4619      	mov	r1, r3
 8006102:	f7ff fc67 	bl	80059d4 <validate_arg_def>
 8006106:	4603      	mov	r3, r0
 8006108:	f083 0301 	eor.w	r3, r3, #1
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <console_command_register+0x6a>
            return false;
 8006112:	2300      	movs	r3, #0
 8006114:	e026      	b.n	8006164 <console_command_register+0xb8>
    for (uint32_t i = 0; i < cmd->num_args; i++) {
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	3301      	adds	r3, #1
 800611a:	60fb      	str	r3, [r7, #12]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	429a      	cmp	r2, r3
 8006124:	d3e1      	bcc.n	80060ea <console_command_register+0x3e>
        }
    }
    // make sure it's not already registered
    if (get_command(cmd->name)) {
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4618      	mov	r0, r3
 800612c:	f7ff fc78 	bl	8005a20 <get_command>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <console_command_register+0x8e>
        return false;
 8006136:	2300      	movs	r3, #0
 8006138:	e014      	b.n	8006164 <console_command_register+0xb8>
    }
    // add the command
    m_commands[m_num_commands++] = *cmd;
 800613a:	4b0c      	ldr	r3, [pc, #48]	@ (800616c <console_command_register+0xc0>)
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	1c53      	adds	r3, r2, #1
 8006140:	490a      	ldr	r1, [pc, #40]	@ (800616c <console_command_register+0xc0>)
 8006142:	600b      	str	r3, [r1, #0]
 8006144:	490a      	ldr	r1, [pc, #40]	@ (8006170 <console_command_register+0xc4>)
 8006146:	4613      	mov	r3, r2
 8006148:	005b      	lsls	r3, r3, #1
 800614a:	4413      	add	r3, r2
 800614c:	00db      	lsls	r3, r3, #3
 800614e:	18ca      	adds	r2, r1, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4614      	mov	r4, r2
 8006154:	461d      	mov	r5, r3
 8006156:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006158:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800615a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800615e:	e884 0003 	stmia.w	r4, {r0, r1}
    return true;
 8006162:	2301      	movs	r3, #1
}
 8006164:	4618      	mov	r0, r3
 8006166:	3710      	adds	r7, #16
 8006168:	46bd      	mov	sp, r7
 800616a:	bdb0      	pop	{r4, r5, r7, pc}
 800616c:	2000056c 	.word	0x2000056c
 8006170:	2000047c 	.word	0x2000047c

08006174 <console_process>:

void console_process(const uint8_t* data, uint32_t length) {
 8006174:	b580      	push	{r7, lr}
 8006176:	b08a      	sub	sp, #40	@ 0x28
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
#if CONSOLE_FULL_CONTROL
    const char* echo_str = NULL;
 800617e:	2300      	movs	r3, #0
 8006180:	627b      	str	r3, [r7, #36]	@ 0x24
    for (uint32_t i = 0; i < length; i++) {
 8006182:	2300      	movs	r3, #0
 8006184:	623b      	str	r3, [r7, #32]
 8006186:	e13f      	b.n	8006408 <console_process+0x294>
        const char c = data[i];
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	6a3b      	ldr	r3, [r7, #32]
 800618c:	4413      	add	r3, r2
 800618e:	781b      	ldrb	r3, [r3, #0]
 8006190:	75fb      	strb	r3, [r7, #23]
        if (m_escape_sequence_index == 0 && c == '\x1b') {
 8006192:	4b92      	ldr	r3, [pc, #584]	@ (80063dc <console_process+0x268>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d108      	bne.n	80061ac <console_process+0x38>
 800619a:	7dfb      	ldrb	r3, [r7, #23]
 800619c:	2b1b      	cmp	r3, #27
 800619e:	d105      	bne.n	80061ac <console_process+0x38>
            // start of an escape sequence
            m_escape_sequence_index++;
 80061a0:	4b8e      	ldr	r3, [pc, #568]	@ (80063dc <console_process+0x268>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	3301      	adds	r3, #1
 80061a6:	4a8d      	ldr	r2, [pc, #564]	@ (80063dc <console_process+0x268>)
 80061a8:	6013      	str	r3, [r2, #0]
            continue;
 80061aa:	e12a      	b.n	8006402 <console_process+0x28e>
        } else if (m_escape_sequence_index == 1) {
 80061ac:	4b8b      	ldr	r3, [pc, #556]	@ (80063dc <console_process+0x268>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d10c      	bne.n	80061ce <console_process+0x5a>
            if (c == '[') {
 80061b4:	7dfb      	ldrb	r3, [r7, #23]
 80061b6:	2b5b      	cmp	r3, #91	@ 0x5b
 80061b8:	d105      	bne.n	80061c6 <console_process+0x52>
                m_escape_sequence_index++;
 80061ba:	4b88      	ldr	r3, [pc, #544]	@ (80063dc <console_process+0x268>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	3301      	adds	r3, #1
 80061c0:	4a86      	ldr	r2, [pc, #536]	@ (80063dc <console_process+0x268>)
 80061c2:	6013      	str	r3, [r2, #0]
            } else {
                // invalid escape sequence
                m_escape_sequence_index = 0;
            }
            continue;
 80061c4:	e11d      	b.n	8006402 <console_process+0x28e>
                m_escape_sequence_index = 0;
 80061c6:	4b85      	ldr	r3, [pc, #532]	@ (80063dc <console_process+0x268>)
 80061c8:	2200      	movs	r2, #0
 80061ca:	601a      	str	r2, [r3, #0]
            continue;
 80061cc:	e119      	b.n	8006402 <console_process+0x28e>
        } else if (m_escape_sequence_index == 2) {
 80061ce:	4b83      	ldr	r3, [pc, #524]	@ (80063dc <console_process+0x268>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d130      	bne.n	8006238 <console_process+0xc4>
            // process the command
            m_escape_sequence_index = 0;
 80061d6:	4b81      	ldr	r3, [pc, #516]	@ (80063dc <console_process+0x268>)
 80061d8:	2200      	movs	r2, #0
 80061da:	601a      	str	r2, [r3, #0]
            if (c == 'C') {
 80061dc:	7dfb      	ldrb	r3, [r7, #23]
 80061de:	2b43      	cmp	r3, #67	@ 0x43
 80061e0:	d118      	bne.n	8006214 <console_process+0xa0>
                // right arrow
                if (m_cursor_pos < m_line_len) {
 80061e2:	4b7f      	ldr	r3, [pc, #508]	@ (80063e0 <console_process+0x26c>)
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	4b7f      	ldr	r3, [pc, #508]	@ (80063e4 <console_process+0x270>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	f080 80f4 	bcs.w	80063d8 <console_process+0x264>
                    const char str[2] = {m_line_buffer[m_cursor_pos], '\0'};
 80061f0:	4b7b      	ldr	r3, [pc, #492]	@ (80063e0 <console_process+0x26c>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a7c      	ldr	r2, [pc, #496]	@ (80063e8 <console_process+0x274>)
 80061f6:	5cd3      	ldrb	r3, [r2, r3]
 80061f8:	733b      	strb	r3, [r7, #12]
 80061fa:	2300      	movs	r3, #0
 80061fc:	737b      	strb	r3, [r7, #13]
                    write_str(str);
 80061fe:	f107 030c 	add.w	r3, r7, #12
 8006202:	4618      	mov	r0, r3
 8006204:	f7ff fc3c 	bl	8005a80 <write_str>
                    m_cursor_pos++;
 8006208:	4b75      	ldr	r3, [pc, #468]	@ (80063e0 <console_process+0x26c>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	3301      	adds	r3, #1
 800620e:	4a74      	ldr	r2, [pc, #464]	@ (80063e0 <console_process+0x26c>)
 8006210:	6013      	str	r3, [r2, #0]
                m_cursor_pos = m_line_len;
                write_str(CONSOLE_PROMPT);
                write_str(m_line_buffer);
            }
#endif
            continue;
 8006212:	e0e1      	b.n	80063d8 <console_process+0x264>
            } else if (c == 'D') {
 8006214:	7dfb      	ldrb	r3, [r7, #23]
 8006216:	2b44      	cmp	r3, #68	@ 0x44
 8006218:	f040 80de 	bne.w	80063d8 <console_process+0x264>
                if (m_cursor_pos) {
 800621c:	4b70      	ldr	r3, [pc, #448]	@ (80063e0 <console_process+0x26c>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	f000 80d9 	beq.w	80063d8 <console_process+0x264>
                    write_str("\b");
 8006226:	4871      	ldr	r0, [pc, #452]	@ (80063ec <console_process+0x278>)
 8006228:	f7ff fc2a 	bl	8005a80 <write_str>
                    m_cursor_pos--;
 800622c:	4b6c      	ldr	r3, [pc, #432]	@ (80063e0 <console_process+0x26c>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	3b01      	subs	r3, #1
 8006232:	4a6b      	ldr	r2, [pc, #428]	@ (80063e0 <console_process+0x26c>)
 8006234:	6013      	str	r3, [r2, #0]
            continue;
 8006236:	e0cf      	b.n	80063d8 <console_process+0x264>
        }
        if (c == '\n') {
 8006238:	7dfb      	ldrb	r3, [r7, #23]
 800623a:	2b0a      	cmp	r3, #10
 800623c:	d10f      	bne.n	800625e <console_process+0xea>
            if (echo_str) {
 800623e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006240:	2b00      	cmp	r3, #0
 8006242:	d004      	beq.n	800624e <console_process+0xda>
                write_str(echo_str);
 8006244:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006246:	f7ff fc1b 	bl	8005a80 <write_str>
                echo_str = NULL;
 800624a:	2300      	movs	r3, #0
 800624c:	627b      	str	r3, [r7, #36]	@ 0x24
            }
            write_str("\n");
 800624e:	4868      	ldr	r0, [pc, #416]	@ (80063f0 <console_process+0x27c>)
 8006250:	f7ff fc16 	bl	8005a80 <write_str>
            process_line();
 8006254:	f7ff fc8a 	bl	8005b6c <process_line>
            reset_line_and_print_prompt();
 8006258:	f7ff fd74 	bl	8005d44 <reset_line_and_print_prompt>
 800625c:	e0d1      	b.n	8006402 <console_process+0x28e>
        } else if (c == CHAR_CTRL_C) {
 800625e:	7dfb      	ldrb	r3, [r7, #23]
 8006260:	2b03      	cmp	r3, #3
 8006262:	d10f      	bne.n	8006284 <console_process+0x110>
            if (echo_str) {
 8006264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006266:	2b00      	cmp	r3, #0
 8006268:	d004      	beq.n	8006274 <console_process+0x100>
                write_str(echo_str);
 800626a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800626c:	f7ff fc08 	bl	8005a80 <write_str>
                echo_str = NULL;
 8006270:	2300      	movs	r3, #0
 8006272:	627b      	str	r3, [r7, #36]	@ 0x24
            }
            write_str("\n");
 8006274:	485e      	ldr	r0, [pc, #376]	@ (80063f0 <console_process+0x27c>)
 8006276:	f7ff fc03 	bl	8005a80 <write_str>
            reset_line_and_print_prompt();
 800627a:	f7ff fd63 	bl	8005d44 <reset_line_and_print_prompt>
            echo_str = NULL;
 800627e:	2300      	movs	r3, #0
 8006280:	627b      	str	r3, [r7, #36]	@ 0x24
 8006282:	e0be      	b.n	8006402 <console_process+0x28e>
        } else if (!m_line_invalid && c == '\b') {
 8006284:	4b5b      	ldr	r3, [pc, #364]	@ (80063f4 <console_process+0x280>)
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	f083 0301 	eor.w	r3, r3, #1
 800628c:	b2db      	uxtb	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d05b      	beq.n	800634a <console_process+0x1d6>
 8006292:	7dfb      	ldrb	r3, [r7, #23]
 8006294:	2b08      	cmp	r3, #8
 8006296:	d158      	bne.n	800634a <console_process+0x1d6>
            if (echo_str) {
 8006298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629a:	2b00      	cmp	r3, #0
 800629c:	d004      	beq.n	80062a8 <console_process+0x134>
                write_str(echo_str);
 800629e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80062a0:	f7ff fbee 	bl	8005a80 <write_str>
                echo_str = NULL;
 80062a4:	2300      	movs	r3, #0
 80062a6:	627b      	str	r3, [r7, #36]	@ 0x24
            }
            if (m_cursor_pos) {
 80062a8:	4b4d      	ldr	r3, [pc, #308]	@ (80063e0 <console_process+0x26c>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 80a7 	beq.w	8006400 <console_process+0x28c>
                write_str("\b \b");
 80062b2:	4851      	ldr	r0, [pc, #324]	@ (80063f8 <console_process+0x284>)
 80062b4:	f7ff fbe4 	bl	8005a80 <write_str>
                if (m_cursor_pos != m_line_len) {
 80062b8:	4b49      	ldr	r3, [pc, #292]	@ (80063e0 <console_process+0x26c>)
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	4b49      	ldr	r3, [pc, #292]	@ (80063e4 <console_process+0x270>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d010      	beq.n	80062e6 <console_process+0x172>
                    // shift all the characters in the line down
                    memmove(&m_line_buffer[m_cursor_pos-1], &m_line_buffer[m_cursor_pos], m_line_len - m_cursor_pos);
 80062c4:	4b46      	ldr	r3, [pc, #280]	@ (80063e0 <console_process+0x26c>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3b01      	subs	r3, #1
 80062ca:	4a47      	ldr	r2, [pc, #284]	@ (80063e8 <console_process+0x274>)
 80062cc:	1898      	adds	r0, r3, r2
 80062ce:	4b44      	ldr	r3, [pc, #272]	@ (80063e0 <console_process+0x26c>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a45      	ldr	r2, [pc, #276]	@ (80063e8 <console_process+0x274>)
 80062d4:	1899      	adds	r1, r3, r2
 80062d6:	4b43      	ldr	r3, [pc, #268]	@ (80063e4 <console_process+0x270>)
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	4b41      	ldr	r3, [pc, #260]	@ (80063e0 <console_process+0x26c>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	f003 f827 	bl	8009334 <memmove>
                }
                m_cursor_pos--;
 80062e6:	4b3e      	ldr	r3, [pc, #248]	@ (80063e0 <console_process+0x26c>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	3b01      	subs	r3, #1
 80062ec:	4a3c      	ldr	r2, [pc, #240]	@ (80063e0 <console_process+0x26c>)
 80062ee:	6013      	str	r3, [r2, #0]
                m_line_len--;
 80062f0:	4b3c      	ldr	r3, [pc, #240]	@ (80063e4 <console_process+0x270>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	3b01      	subs	r3, #1
 80062f6:	4a3b      	ldr	r2, [pc, #236]	@ (80063e4 <console_process+0x270>)
 80062f8:	6013      	str	r3, [r2, #0]
                m_line_buffer[m_line_len] = '\0';
 80062fa:	4b3a      	ldr	r3, [pc, #232]	@ (80063e4 <console_process+0x270>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a3a      	ldr	r2, [pc, #232]	@ (80063e8 <console_process+0x274>)
 8006300:	2100      	movs	r1, #0
 8006302:	54d1      	strb	r1, [r2, r3]
                if (m_cursor_pos != m_line_len) {
 8006304:	4b36      	ldr	r3, [pc, #216]	@ (80063e0 <console_process+0x26c>)
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	4b36      	ldr	r3, [pc, #216]	@ (80063e4 <console_process+0x270>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	429a      	cmp	r2, r3
 800630e:	d077      	beq.n	8006400 <console_process+0x28c>
                    write_str(&m_line_buffer[m_cursor_pos]);
 8006310:	4b33      	ldr	r3, [pc, #204]	@ (80063e0 <console_process+0x26c>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a34      	ldr	r2, [pc, #208]	@ (80063e8 <console_process+0x274>)
 8006316:	4413      	add	r3, r2
 8006318:	4618      	mov	r0, r3
 800631a:	f7ff fbb1 	bl	8005a80 <write_str>
                    write_str(" ");
 800631e:	4837      	ldr	r0, [pc, #220]	@ (80063fc <console_process+0x288>)
 8006320:	f7ff fbae 	bl	8005a80 <write_str>
                    for (uint32_t i = 0; i < m_line_len - m_cursor_pos + 1; i++) {
 8006324:	2300      	movs	r3, #0
 8006326:	61fb      	str	r3, [r7, #28]
 8006328:	e005      	b.n	8006336 <console_process+0x1c2>
                        write_str("\b");
 800632a:	4830      	ldr	r0, [pc, #192]	@ (80063ec <console_process+0x278>)
 800632c:	f7ff fba8 	bl	8005a80 <write_str>
                    for (uint32_t i = 0; i < m_line_len - m_cursor_pos + 1; i++) {
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	3301      	adds	r3, #1
 8006334:	61fb      	str	r3, [r7, #28]
 8006336:	4b2b      	ldr	r3, [pc, #172]	@ (80063e4 <console_process+0x270>)
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	4b29      	ldr	r3, [pc, #164]	@ (80063e0 <console_process+0x26c>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	3301      	adds	r3, #1
 8006342:	69fa      	ldr	r2, [r7, #28]
 8006344:	429a      	cmp	r2, r3
 8006346:	d3f0      	bcc.n	800632a <console_process+0x1b6>
            if (m_cursor_pos) {
 8006348:	e05a      	b.n	8006400 <console_process+0x28c>
                write_str(echo_str);
                echo_str = NULL;
            }
            do_tab_complete();
#endif
        } else if (!m_line_invalid && c >= ' ' && c <= '~') {
 800634a:	4b2a      	ldr	r3, [pc, #168]	@ (80063f4 <console_process+0x280>)
 800634c:	781b      	ldrb	r3, [r3, #0]
 800634e:	f083 0301 	eor.w	r3, r3, #1
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b00      	cmp	r3, #0
 8006356:	d054      	beq.n	8006402 <console_process+0x28e>
 8006358:	7dfb      	ldrb	r3, [r7, #23]
 800635a:	2b1f      	cmp	r3, #31
 800635c:	d951      	bls.n	8006402 <console_process+0x28e>
 800635e:	7dfb      	ldrb	r3, [r7, #23]
 8006360:	2b7e      	cmp	r3, #126	@ 0x7e
 8006362:	d84e      	bhi.n	8006402 <console_process+0x28e>
            // valid character
            if (m_cursor_pos != m_line_len) {
 8006364:	4b1e      	ldr	r3, [pc, #120]	@ (80063e0 <console_process+0x26c>)
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	4b1e      	ldr	r3, [pc, #120]	@ (80063e4 <console_process+0x270>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	429a      	cmp	r2, r3
 800636e:	d026      	beq.n	80063be <console_process+0x24a>
                if (echo_str) {
 8006370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006372:	2b00      	cmp	r3, #0
 8006374:	d004      	beq.n	8006380 <console_process+0x20c>
                    write_str(echo_str);
 8006376:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006378:	f7ff fb82 	bl	8005a80 <write_str>
                    echo_str = NULL;
 800637c:	2300      	movs	r3, #0
 800637e:	627b      	str	r3, [r7, #36]	@ 0x24
                }
                const uint32_t prev_cursor_pos = m_cursor_pos;
 8006380:	4b17      	ldr	r3, [pc, #92]	@ (80063e0 <console_process+0x26c>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	613b      	str	r3, [r7, #16]
                push_char(c);
 8006386:	7dfb      	ldrb	r3, [r7, #23]
 8006388:	4618      	mov	r0, r3
 800638a:	f7ff fcfd 	bl	8005d88 <push_char>
                write_str(&m_line_buffer[prev_cursor_pos]);
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	4a15      	ldr	r2, [pc, #84]	@ (80063e8 <console_process+0x274>)
 8006392:	4413      	add	r3, r2
 8006394:	4618      	mov	r0, r3
 8006396:	f7ff fb73 	bl	8005a80 <write_str>
                for (uint32_t i = 0; i < m_line_len - m_cursor_pos; i++) {
 800639a:	2300      	movs	r3, #0
 800639c:	61bb      	str	r3, [r7, #24]
 800639e:	e005      	b.n	80063ac <console_process+0x238>
                    write_str("\b");
 80063a0:	4812      	ldr	r0, [pc, #72]	@ (80063ec <console_process+0x278>)
 80063a2:	f7ff fb6d 	bl	8005a80 <write_str>
                for (uint32_t i = 0; i < m_line_len - m_cursor_pos; i++) {
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	3301      	adds	r3, #1
 80063aa:	61bb      	str	r3, [r7, #24]
 80063ac:	4b0d      	ldr	r3, [pc, #52]	@ (80063e4 <console_process+0x270>)
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	4b0b      	ldr	r3, [pc, #44]	@ (80063e0 <console_process+0x26c>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	69ba      	ldr	r2, [r7, #24]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d3f1      	bcc.n	80063a0 <console_process+0x22c>
 80063bc:	e021      	b.n	8006402 <console_process+0x28e>
                }
            } else {
                if (!echo_str) {
 80063be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d104      	bne.n	80063ce <console_process+0x25a>
                    // FIXME for m_cursor_pos != m_line_len
                    echo_str = &m_line_buffer[m_line_len];
 80063c4:	4b07      	ldr	r3, [pc, #28]	@ (80063e4 <console_process+0x270>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a07      	ldr	r2, [pc, #28]	@ (80063e8 <console_process+0x274>)
 80063ca:	4413      	add	r3, r2
 80063cc:	627b      	str	r3, [r7, #36]	@ 0x24
                }
                push_char(c);
 80063ce:	7dfb      	ldrb	r3, [r7, #23]
 80063d0:	4618      	mov	r0, r3
 80063d2:	f7ff fcd9 	bl	8005d88 <push_char>
 80063d6:	e014      	b.n	8006402 <console_process+0x28e>
            continue;
 80063d8:	bf00      	nop
 80063da:	e012      	b.n	8006402 <console_process+0x28e>
 80063dc:	20000590 	.word	0x20000590
 80063e0:	20000588 	.word	0x20000588
 80063e4:	20000584 	.word	0x20000584
 80063e8:	20000570 	.word	0x20000570
 80063ec:	0800a0b0 	.word	0x0800a0b0
 80063f0:	0800a0d8 	.word	0x0800a0d8
 80063f4:	2000058c 	.word	0x2000058c
 80063f8:	0800a114 	.word	0x0800a114
 80063fc:	0800a0b4 	.word	0x0800a0b4
            if (m_cursor_pos) {
 8006400:	bf00      	nop
    for (uint32_t i = 0; i < length; i++) {
 8006402:	6a3b      	ldr	r3, [r7, #32]
 8006404:	3301      	adds	r3, #1
 8006406:	623b      	str	r3, [r7, #32]
 8006408:	6a3a      	ldr	r2, [r7, #32]
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	429a      	cmp	r2, r3
 800640e:	f4ff aebb 	bcc.w	8006188 <console_process+0x14>
            }
        }
    }
    if (echo_str) {
 8006412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <console_process+0x2aa>
        write_str(echo_str);
 8006418:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800641a:	f7ff fb31 	bl	8005a80 <write_str>
        } else {
            m_line_invalid = true;
        }
    }
#endif
}
 800641e:	bf00      	nop
 8006420:	3728      	adds	r7, #40	@ 0x28
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop

08006428 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	4603      	mov	r3, r0
 8006430:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006432:	2300      	movs	r3, #0
 8006434:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006436:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800643a:	2b84      	cmp	r3, #132	@ 0x84
 800643c:	d005      	beq.n	800644a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800643e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	4413      	add	r3, r2
 8006446:	3303      	adds	r3, #3
 8006448:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800644a:	68fb      	ldr	r3, [r7, #12]
}
 800644c:	4618      	mov	r0, r3
 800644e:	3714      	adds	r7, #20
 8006450:	46bd      	mov	sp, r7
 8006452:	bc80      	pop	{r7}
 8006454:	4770      	bx	lr

08006456 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006456:	b480      	push	{r7}
 8006458:	b083      	sub	sp, #12
 800645a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800645c:	f3ef 8305 	mrs	r3, IPSR
 8006460:	607b      	str	r3, [r7, #4]
  return(result);
 8006462:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006464:	2b00      	cmp	r3, #0
 8006466:	bf14      	ite	ne
 8006468:	2301      	movne	r3, #1
 800646a:	2300      	moveq	r3, #0
 800646c:	b2db      	uxtb	r3, r3
}
 800646e:	4618      	mov	r0, r3
 8006470:	370c      	adds	r7, #12
 8006472:	46bd      	mov	sp, r7
 8006474:	bc80      	pop	{r7}
 8006476:	4770      	bx	lr

08006478 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800647c:	f001 fb26 	bl	8007acc <vTaskStartScheduler>
  
  return osOK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	bd80      	pop	{r7, pc}

08006486 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006486:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006488:	b089      	sub	sp, #36	@ 0x24
 800648a:	af04      	add	r7, sp, #16
 800648c:	6078      	str	r0, [r7, #4]
 800648e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	695b      	ldr	r3, [r3, #20]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d020      	beq.n	80064da <osThreadCreate+0x54>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01c      	beq.n	80064da <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685c      	ldr	r4, [r3, #4]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691e      	ldr	r6, [r3, #16]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064b2:	4618      	mov	r0, r3
 80064b4:	f7ff ffb8 	bl	8006428 <makeFreeRtosPriority>
 80064b8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	695b      	ldr	r3, [r3, #20]
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064c2:	9202      	str	r2, [sp, #8]
 80064c4:	9301      	str	r3, [sp, #4]
 80064c6:	9100      	str	r1, [sp, #0]
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	4632      	mov	r2, r6
 80064cc:	4629      	mov	r1, r5
 80064ce:	4620      	mov	r0, r4
 80064d0:	f001 f8a3 	bl	800761a <xTaskCreateStatic>
 80064d4:	4603      	mov	r3, r0
 80064d6:	60fb      	str	r3, [r7, #12]
 80064d8:	e01c      	b.n	8006514 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	685c      	ldr	r4, [r3, #4]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064e6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80064ee:	4618      	mov	r0, r3
 80064f0:	f7ff ff9a 	bl	8006428 <makeFreeRtosPriority>
 80064f4:	4602      	mov	r2, r0
 80064f6:	f107 030c 	add.w	r3, r7, #12
 80064fa:	9301      	str	r3, [sp, #4]
 80064fc:	9200      	str	r2, [sp, #0]
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	4632      	mov	r2, r6
 8006502:	4629      	mov	r1, r5
 8006504:	4620      	mov	r0, r4
 8006506:	f001 f8e8 	bl	80076da <xTaskCreate>
 800650a:	4603      	mov	r3, r0
 800650c:	2b01      	cmp	r3, #1
 800650e:	d001      	beq.n	8006514 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006510:	2300      	movs	r3, #0
 8006512:	e000      	b.n	8006516 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006514:	68fb      	ldr	r3, [r7, #12]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3714      	adds	r7, #20
 800651a:	46bd      	mov	sp, r7
 800651c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800651e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800651e:	b580      	push	{r7, lr}
 8006520:	b084      	sub	sp, #16
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <osDelay+0x16>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	e000      	b.n	8006536 <osDelay+0x18>
 8006534:	2301      	movs	r3, #1
 8006536:	4618      	mov	r0, r3
 8006538:	f001 fa2a 	bl	8007990 <vTaskDelay>
  
  return osOK;
 800653c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006546:	b580      	push	{r7, lr}
 8006548:	b086      	sub	sp, #24
 800654a:	af02      	add	r7, sp, #8
 800654c:	6078      	str	r0, [r7, #4]
 800654e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00f      	beq.n	8006578 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d10a      	bne.n	8006574 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	2203      	movs	r2, #3
 8006564:	9200      	str	r2, [sp, #0]
 8006566:	2200      	movs	r2, #0
 8006568:	2100      	movs	r1, #0
 800656a:	2001      	movs	r0, #1
 800656c:	f000 f9ae 	bl	80068cc <xQueueGenericCreateStatic>
 8006570:	4603      	mov	r3, r0
 8006572:	e016      	b.n	80065a2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8006574:	2300      	movs	r3, #0
 8006576:	e014      	b.n	80065a2 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	2b01      	cmp	r3, #1
 800657c:	d110      	bne.n	80065a0 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800657e:	2203      	movs	r2, #3
 8006580:	2100      	movs	r1, #0
 8006582:	2001      	movs	r0, #1
 8006584:	f000 fa1f 	bl	80069c6 <xQueueGenericCreate>
 8006588:	60f8      	str	r0, [r7, #12]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d005      	beq.n	800659c <osSemaphoreCreate+0x56>
 8006590:	2300      	movs	r3, #0
 8006592:	2200      	movs	r2, #0
 8006594:	2100      	movs	r1, #0
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f000 fa74 	bl	8006a84 <xQueueGenericSend>
      return sema;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	e000      	b.n	80065a2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80065a0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
	...

080065ac <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b084      	sub	sp, #16
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80065b6:	2300      	movs	r3, #0
 80065b8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d101      	bne.n	80065c4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80065c0:	2380      	movs	r3, #128	@ 0x80
 80065c2:	e03a      	b.n	800663a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80065c4:	2300      	movs	r3, #0
 80065c6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ce:	d103      	bne.n	80065d8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80065d0:	f04f 33ff 	mov.w	r3, #4294967295
 80065d4:	60fb      	str	r3, [r7, #12]
 80065d6:	e009      	b.n	80065ec <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d006      	beq.n	80065ec <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d101      	bne.n	80065ec <osSemaphoreWait+0x40>
      ticks = 1;
 80065e8:	2301      	movs	r3, #1
 80065ea:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80065ec:	f7ff ff33 	bl	8006456 <inHandlerMode>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d017      	beq.n	8006626 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80065f6:	f107 0308 	add.w	r3, r7, #8
 80065fa:	461a      	mov	r2, r3
 80065fc:	2100      	movs	r1, #0
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fe62 	bl	80072c8 <xQueueReceiveFromISR>
 8006604:	4603      	mov	r3, r0
 8006606:	2b01      	cmp	r3, #1
 8006608:	d001      	beq.n	800660e <osSemaphoreWait+0x62>
      return osErrorOS;
 800660a:	23ff      	movs	r3, #255	@ 0xff
 800660c:	e015      	b.n	800663a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d011      	beq.n	8006638 <osSemaphoreWait+0x8c>
 8006614:	4b0b      	ldr	r3, [pc, #44]	@ (8006644 <osSemaphoreWait+0x98>)
 8006616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800661a:	601a      	str	r2, [r3, #0]
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	e008      	b.n	8006638 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006626:	68f9      	ldr	r1, [r7, #12]
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fd3d 	bl	80070a8 <xQueueSemaphoreTake>
 800662e:	4603      	mov	r3, r0
 8006630:	2b01      	cmp	r3, #1
 8006632:	d001      	beq.n	8006638 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8006634:	23ff      	movs	r3, #255	@ 0xff
 8006636:	e000      	b.n	800663a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	e000ed04 	.word	0xe000ed04

08006648 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006648:	b590      	push	{r4, r7, lr}
 800664a:	b085      	sub	sp, #20
 800664c:	af02      	add	r7, sp, #8
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d011      	beq.n	800667e <osMessageCreate+0x36>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00d      	beq.n	800667e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6818      	ldr	r0, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6859      	ldr	r1, [r3, #4]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	689a      	ldr	r2, [r3, #8]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	2400      	movs	r4, #0
 8006674:	9400      	str	r4, [sp, #0]
 8006676:	f000 f929 	bl	80068cc <xQueueGenericCreateStatic>
 800667a:	4603      	mov	r3, r0
 800667c:	e008      	b.n	8006690 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6818      	ldr	r0, [r3, #0]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	4619      	mov	r1, r3
 800668a:	f000 f99c 	bl	80069c6 <xQueueGenericCreate>
 800668e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006690:	4618      	mov	r0, r3
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	bd90      	pop	{r4, r7, pc}

08006698 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f103 0208 	add.w	r2, r3, #8
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f04f 32ff 	mov.w	r2, #4294967295
 80066b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f103 0208 	add.w	r2, r3, #8
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f103 0208 	add.w	r2, r3, #8
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80066cc:	bf00      	nop
 80066ce:	370c      	adds	r7, #12
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bc80      	pop	{r7}
 80066d4:	4770      	bx	lr

080066d6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80066d6:	b480      	push	{r7}
 80066d8:	b083      	sub	sp, #12
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80066e4:	bf00      	nop
 80066e6:	370c      	adds	r7, #12
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bc80      	pop	{r7}
 80066ec:	4770      	bx	lr

080066ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066ee:	b480      	push	{r7}
 80066f0:	b085      	sub	sp, #20
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
 80066f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	68fa      	ldr	r2, [r7, #12]
 8006702:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	689a      	ldr	r2, [r3, #8]
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	683a      	ldr	r2, [r7, #0]
 8006718:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	1c5a      	adds	r2, r3, #1
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	601a      	str	r2, [r3, #0]
}
 800672a:	bf00      	nop
 800672c:	3714      	adds	r7, #20
 800672e:	46bd      	mov	sp, r7
 8006730:	bc80      	pop	{r7}
 8006732:	4770      	bx	lr

08006734 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800674a:	d103      	bne.n	8006754 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	60fb      	str	r3, [r7, #12]
 8006752:	e00c      	b.n	800676e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	3308      	adds	r3, #8
 8006758:	60fb      	str	r3, [r7, #12]
 800675a:	e002      	b.n	8006762 <vListInsert+0x2e>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	60fb      	str	r3, [r7, #12]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	429a      	cmp	r2, r3
 800676c:	d2f6      	bcs.n	800675c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	683a      	ldr	r2, [r7, #0]
 800677c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	683a      	ldr	r2, [r7, #0]
 8006788:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	1c5a      	adds	r2, r3, #1
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	601a      	str	r2, [r3, #0]
}
 800679a:	bf00      	nop
 800679c:	3714      	adds	r7, #20
 800679e:	46bd      	mov	sp, r7
 80067a0:	bc80      	pop	{r7}
 80067a2:	4770      	bx	lr

080067a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	691b      	ldr	r3, [r3, #16]
 80067b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	6892      	ldr	r2, [r2, #8]
 80067ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6852      	ldr	r2, [r2, #4]
 80067c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d103      	bne.n	80067d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	689a      	ldr	r2, [r3, #8]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	1e5a      	subs	r2, r3, #1
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bc80      	pop	{r7}
 80067f4:	4770      	bx	lr
	...

080067f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10b      	bne.n	8006824 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800681e:	bf00      	nop
 8006820:	bf00      	nop
 8006822:	e7fd      	b.n	8006820 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006824:	f002 f9ea 	bl	8008bfc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006830:	68f9      	ldr	r1, [r7, #12]
 8006832:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006834:	fb01 f303 	mul.w	r3, r1, r3
 8006838:	441a      	add	r2, r3
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006854:	3b01      	subs	r3, #1
 8006856:	68f9      	ldr	r1, [r7, #12]
 8006858:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800685a:	fb01 f303 	mul.w	r3, r1, r3
 800685e:	441a      	add	r2, r3
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	22ff      	movs	r2, #255	@ 0xff
 8006868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	22ff      	movs	r2, #255	@ 0xff
 8006870:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d114      	bne.n	80068a4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d01a      	beq.n	80068b8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	3310      	adds	r3, #16
 8006886:	4618      	mov	r0, r3
 8006888:	f001 fc5a 	bl	8008140 <xTaskRemoveFromEventList>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d012      	beq.n	80068b8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006892:	4b0d      	ldr	r3, [pc, #52]	@ (80068c8 <xQueueGenericReset+0xd0>)
 8006894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006898:	601a      	str	r2, [r3, #0]
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	f3bf 8f6f 	isb	sy
 80068a2:	e009      	b.n	80068b8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	3310      	adds	r3, #16
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7ff fef5 	bl	8006698 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	3324      	adds	r3, #36	@ 0x24
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7ff fef0 	bl	8006698 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80068b8:	f002 f9d0 	bl	8008c5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80068bc:	2301      	movs	r3, #1
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3710      	adds	r7, #16
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	bf00      	nop
 80068c8:	e000ed04 	.word	0xe000ed04

080068cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b08e      	sub	sp, #56	@ 0x38
 80068d0:	af02      	add	r7, sp, #8
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	60b9      	str	r1, [r7, #8]
 80068d6:	607a      	str	r2, [r7, #4]
 80068d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10b      	bne.n	80068f8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10b      	bne.n	8006916 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	e7fd      	b.n	8006912 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d002      	beq.n	8006922 <xQueueGenericCreateStatic+0x56>
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d001      	beq.n	8006926 <xQueueGenericCreateStatic+0x5a>
 8006922:	2301      	movs	r3, #1
 8006924:	e000      	b.n	8006928 <xQueueGenericCreateStatic+0x5c>
 8006926:	2300      	movs	r3, #0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10b      	bne.n	8006944 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800692c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006930:	f383 8811 	msr	BASEPRI, r3
 8006934:	f3bf 8f6f 	isb	sy
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	623b      	str	r3, [r7, #32]
}
 800693e:	bf00      	nop
 8006940:	bf00      	nop
 8006942:	e7fd      	b.n	8006940 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d102      	bne.n	8006950 <xQueueGenericCreateStatic+0x84>
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <xQueueGenericCreateStatic+0x88>
 8006950:	2301      	movs	r3, #1
 8006952:	e000      	b.n	8006956 <xQueueGenericCreateStatic+0x8a>
 8006954:	2300      	movs	r3, #0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10b      	bne.n	8006972 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800695a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695e:	f383 8811 	msr	BASEPRI, r3
 8006962:	f3bf 8f6f 	isb	sy
 8006966:	f3bf 8f4f 	dsb	sy
 800696a:	61fb      	str	r3, [r7, #28]
}
 800696c:	bf00      	nop
 800696e:	bf00      	nop
 8006970:	e7fd      	b.n	800696e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006972:	2350      	movs	r3, #80	@ 0x50
 8006974:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	2b50      	cmp	r3, #80	@ 0x50
 800697a:	d00b      	beq.n	8006994 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	61bb      	str	r3, [r7, #24]
}
 800698e:	bf00      	nop
 8006990:	bf00      	nop
 8006992:	e7fd      	b.n	8006990 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006994:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800699a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00d      	beq.n	80069bc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80069a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069a8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80069ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ae:	9300      	str	r3, [sp, #0]
 80069b0:	4613      	mov	r3, r2
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	68b9      	ldr	r1, [r7, #8]
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f000 f840 	bl	8006a3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80069bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80069be:	4618      	mov	r0, r3
 80069c0:	3730      	adds	r7, #48	@ 0x30
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}

080069c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80069c6:	b580      	push	{r7, lr}
 80069c8:	b08a      	sub	sp, #40	@ 0x28
 80069ca:	af02      	add	r7, sp, #8
 80069cc:	60f8      	str	r0, [r7, #12]
 80069ce:	60b9      	str	r1, [r7, #8]
 80069d0:	4613      	mov	r3, r2
 80069d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10b      	bne.n	80069f2 <xQueueGenericCreate+0x2c>
	__asm volatile
 80069da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069de:	f383 8811 	msr	BASEPRI, r3
 80069e2:	f3bf 8f6f 	isb	sy
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	613b      	str	r3, [r7, #16]
}
 80069ec:	bf00      	nop
 80069ee:	bf00      	nop
 80069f0:	e7fd      	b.n	80069ee <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	68ba      	ldr	r2, [r7, #8]
 80069f6:	fb02 f303 	mul.w	r3, r2, r3
 80069fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	3350      	adds	r3, #80	@ 0x50
 8006a00:	4618      	mov	r0, r3
 8006a02:	f002 f9fd 	bl	8008e00 <pvPortMalloc>
 8006a06:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d011      	beq.n	8006a32 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	3350      	adds	r3, #80	@ 0x50
 8006a16:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006a18:	69bb      	ldr	r3, [r7, #24]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a20:	79fa      	ldrb	r2, [r7, #7]
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	9300      	str	r3, [sp, #0]
 8006a26:	4613      	mov	r3, r2
 8006a28:	697a      	ldr	r2, [r7, #20]
 8006a2a:	68b9      	ldr	r1, [r7, #8]
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f000 f805 	bl	8006a3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006a32:	69bb      	ldr	r3, [r7, #24]
	}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3720      	adds	r7, #32
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
 8006a48:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d103      	bne.n	8006a58 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	69ba      	ldr	r2, [r7, #24]
 8006a54:	601a      	str	r2, [r3, #0]
 8006a56:	e002      	b.n	8006a5e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	68ba      	ldr	r2, [r7, #8]
 8006a68:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006a6a:	2101      	movs	r1, #1
 8006a6c:	69b8      	ldr	r0, [r7, #24]
 8006a6e:	f7ff fec3 	bl	80067f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	78fa      	ldrb	r2, [r7, #3]
 8006a76:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006a7a:	bf00      	nop
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
	...

08006a84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b08e      	sub	sp, #56	@ 0x38
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]
 8006a90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006a92:	2300      	movs	r3, #0
 8006a94:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10b      	bne.n	8006ab8 <xQueueGenericSend+0x34>
	__asm volatile
 8006aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa4:	f383 8811 	msr	BASEPRI, r3
 8006aa8:	f3bf 8f6f 	isb	sy
 8006aac:	f3bf 8f4f 	dsb	sy
 8006ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006ab2:	bf00      	nop
 8006ab4:	bf00      	nop
 8006ab6:	e7fd      	b.n	8006ab4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d103      	bne.n	8006ac6 <xQueueGenericSend+0x42>
 8006abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d101      	bne.n	8006aca <xQueueGenericSend+0x46>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e000      	b.n	8006acc <xQueueGenericSend+0x48>
 8006aca:	2300      	movs	r3, #0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10b      	bne.n	8006ae8 <xQueueGenericSend+0x64>
	__asm volatile
 8006ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad4:	f383 8811 	msr	BASEPRI, r3
 8006ad8:	f3bf 8f6f 	isb	sy
 8006adc:	f3bf 8f4f 	dsb	sy
 8006ae0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ae2:	bf00      	nop
 8006ae4:	bf00      	nop
 8006ae6:	e7fd      	b.n	8006ae4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d103      	bne.n	8006af6 <xQueueGenericSend+0x72>
 8006aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d101      	bne.n	8006afa <xQueueGenericSend+0x76>
 8006af6:	2301      	movs	r3, #1
 8006af8:	e000      	b.n	8006afc <xQueueGenericSend+0x78>
 8006afa:	2300      	movs	r3, #0
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10b      	bne.n	8006b18 <xQueueGenericSend+0x94>
	__asm volatile
 8006b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b04:	f383 8811 	msr	BASEPRI, r3
 8006b08:	f3bf 8f6f 	isb	sy
 8006b0c:	f3bf 8f4f 	dsb	sy
 8006b10:	623b      	str	r3, [r7, #32]
}
 8006b12:	bf00      	nop
 8006b14:	bf00      	nop
 8006b16:	e7fd      	b.n	8006b14 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b18:	f001 fd58 	bl	80085cc <xTaskGetSchedulerState>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d102      	bne.n	8006b28 <xQueueGenericSend+0xa4>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d101      	bne.n	8006b2c <xQueueGenericSend+0xa8>
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e000      	b.n	8006b2e <xQueueGenericSend+0xaa>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d10b      	bne.n	8006b4a <xQueueGenericSend+0xc6>
	__asm volatile
 8006b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b36:	f383 8811 	msr	BASEPRI, r3
 8006b3a:	f3bf 8f6f 	isb	sy
 8006b3e:	f3bf 8f4f 	dsb	sy
 8006b42:	61fb      	str	r3, [r7, #28]
}
 8006b44:	bf00      	nop
 8006b46:	bf00      	nop
 8006b48:	e7fd      	b.n	8006b46 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b4a:	f002 f857 	bl	8008bfc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d302      	bcc.n	8006b60 <xQueueGenericSend+0xdc>
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d129      	bne.n	8006bb4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b60:	683a      	ldr	r2, [r7, #0]
 8006b62:	68b9      	ldr	r1, [r7, #8]
 8006b64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b66:	f000 fc48 	bl	80073fa <prvCopyDataToQueue>
 8006b6a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d010      	beq.n	8006b96 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b76:	3324      	adds	r3, #36	@ 0x24
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f001 fae1 	bl	8008140 <xTaskRemoveFromEventList>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d013      	beq.n	8006bac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b84:	4b3f      	ldr	r3, [pc, #252]	@ (8006c84 <xQueueGenericSend+0x200>)
 8006b86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	f3bf 8f4f 	dsb	sy
 8006b90:	f3bf 8f6f 	isb	sy
 8006b94:	e00a      	b.n	8006bac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d007      	beq.n	8006bac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006b9c:	4b39      	ldr	r3, [pc, #228]	@ (8006c84 <xQueueGenericSend+0x200>)
 8006b9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	f3bf 8f4f 	dsb	sy
 8006ba8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006bac:	f002 f856 	bl	8008c5c <vPortExitCritical>
				return pdPASS;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e063      	b.n	8006c7c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d103      	bne.n	8006bc2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006bba:	f002 f84f 	bl	8008c5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	e05c      	b.n	8006c7c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d106      	bne.n	8006bd6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bc8:	f107 0314 	add.w	r3, r7, #20
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f001 fb1b 	bl	8008208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bd6:	f002 f841 	bl	8008c5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bda:	f000 ffe1 	bl	8007ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bde:	f002 f80d 	bl	8008bfc <vPortEnterCritical>
 8006be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006be8:	b25b      	sxtb	r3, r3
 8006bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bee:	d103      	bne.n	8006bf8 <xQueueGenericSend+0x174>
 8006bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bfe:	b25b      	sxtb	r3, r3
 8006c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c04:	d103      	bne.n	8006c0e <xQueueGenericSend+0x18a>
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c0e:	f002 f825 	bl	8008c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c12:	1d3a      	adds	r2, r7, #4
 8006c14:	f107 0314 	add.w	r3, r7, #20
 8006c18:	4611      	mov	r1, r2
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f001 fb0a 	bl	8008234 <xTaskCheckForTimeOut>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d124      	bne.n	8006c70 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006c26:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c28:	f000 fcdf 	bl	80075ea <prvIsQueueFull>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d018      	beq.n	8006c64 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c34:	3310      	adds	r3, #16
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	4611      	mov	r1, r2
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f001 fa5a 	bl	80080f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006c40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c42:	f000 fc6a 	bl	800751a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006c46:	f000 ffb9 	bl	8007bbc <xTaskResumeAll>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f47f af7c 	bne.w	8006b4a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006c52:	4b0c      	ldr	r3, [pc, #48]	@ (8006c84 <xQueueGenericSend+0x200>)
 8006c54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c58:	601a      	str	r2, [r3, #0]
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	f3bf 8f6f 	isb	sy
 8006c62:	e772      	b.n	8006b4a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c66:	f000 fc58 	bl	800751a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c6a:	f000 ffa7 	bl	8007bbc <xTaskResumeAll>
 8006c6e:	e76c      	b.n	8006b4a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c72:	f000 fc52 	bl	800751a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c76:	f000 ffa1 	bl	8007bbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c7a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3738      	adds	r7, #56	@ 0x38
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	e000ed04 	.word	0xe000ed04

08006c88 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b090      	sub	sp, #64	@ 0x40
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	607a      	str	r2, [r7, #4]
 8006c94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d10b      	bne.n	8006cb8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca4:	f383 8811 	msr	BASEPRI, r3
 8006ca8:	f3bf 8f6f 	isb	sy
 8006cac:	f3bf 8f4f 	dsb	sy
 8006cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006cb2:	bf00      	nop
 8006cb4:	bf00      	nop
 8006cb6:	e7fd      	b.n	8006cb4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d103      	bne.n	8006cc6 <xQueueGenericSendFromISR+0x3e>
 8006cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d101      	bne.n	8006cca <xQueueGenericSendFromISR+0x42>
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e000      	b.n	8006ccc <xQueueGenericSendFromISR+0x44>
 8006cca:	2300      	movs	r3, #0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d10b      	bne.n	8006ce8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd4:	f383 8811 	msr	BASEPRI, r3
 8006cd8:	f3bf 8f6f 	isb	sy
 8006cdc:	f3bf 8f4f 	dsb	sy
 8006ce0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ce2:	bf00      	nop
 8006ce4:	bf00      	nop
 8006ce6:	e7fd      	b.n	8006ce4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d103      	bne.n	8006cf6 <xQueueGenericSendFromISR+0x6e>
 8006cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d101      	bne.n	8006cfa <xQueueGenericSendFromISR+0x72>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e000      	b.n	8006cfc <xQueueGenericSendFromISR+0x74>
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d10b      	bne.n	8006d18 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d04:	f383 8811 	msr	BASEPRI, r3
 8006d08:	f3bf 8f6f 	isb	sy
 8006d0c:	f3bf 8f4f 	dsb	sy
 8006d10:	623b      	str	r3, [r7, #32]
}
 8006d12:	bf00      	nop
 8006d14:	bf00      	nop
 8006d16:	e7fd      	b.n	8006d14 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d18:	f002 f832 	bl	8008d80 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006d1c:	f3ef 8211 	mrs	r2, BASEPRI
 8006d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	61fa      	str	r2, [r7, #28]
 8006d32:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006d34:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d36:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d302      	bcc.n	8006d4a <xQueueGenericSendFromISR+0xc2>
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d12f      	bne.n	8006daa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	68b9      	ldr	r1, [r7, #8]
 8006d5e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006d60:	f000 fb4b 	bl	80073fa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006d64:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d6c:	d112      	bne.n	8006d94 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d016      	beq.n	8006da4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d78:	3324      	adds	r3, #36	@ 0x24
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f001 f9e0 	bl	8008140 <xTaskRemoveFromEventList>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00e      	beq.n	8006da4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00b      	beq.n	8006da4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	601a      	str	r2, [r3, #0]
 8006d92:	e007      	b.n	8006da4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006d94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006d98:	3301      	adds	r3, #1
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	b25a      	sxtb	r2, r3
 8006d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006da0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006da4:	2301      	movs	r3, #1
 8006da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006da8:	e001      	b.n	8006dae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006daa:	2300      	movs	r3, #0
 8006dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006db8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006dba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3740      	adds	r7, #64	@ 0x40
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b08e      	sub	sp, #56	@ 0x38
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d10b      	bne.n	8006df0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ddc:	f383 8811 	msr	BASEPRI, r3
 8006de0:	f3bf 8f6f 	isb	sy
 8006de4:	f3bf 8f4f 	dsb	sy
 8006de8:	623b      	str	r3, [r7, #32]
}
 8006dea:	bf00      	nop
 8006dec:	bf00      	nop
 8006dee:	e7fd      	b.n	8006dec <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00b      	beq.n	8006e10 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dfc:	f383 8811 	msr	BASEPRI, r3
 8006e00:	f3bf 8f6f 	isb	sy
 8006e04:	f3bf 8f4f 	dsb	sy
 8006e08:	61fb      	str	r3, [r7, #28]
}
 8006e0a:	bf00      	nop
 8006e0c:	bf00      	nop
 8006e0e:	e7fd      	b.n	8006e0c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d103      	bne.n	8006e20 <xQueueGiveFromISR+0x5c>
 8006e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d101      	bne.n	8006e24 <xQueueGiveFromISR+0x60>
 8006e20:	2301      	movs	r3, #1
 8006e22:	e000      	b.n	8006e26 <xQueueGiveFromISR+0x62>
 8006e24:	2300      	movs	r3, #0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d10b      	bne.n	8006e42 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2e:	f383 8811 	msr	BASEPRI, r3
 8006e32:	f3bf 8f6f 	isb	sy
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	61bb      	str	r3, [r7, #24]
}
 8006e3c:	bf00      	nop
 8006e3e:	bf00      	nop
 8006e40:	e7fd      	b.n	8006e3e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e42:	f001 ff9d 	bl	8008d80 <vPortValidateInterruptPriority>
	__asm volatile
 8006e46:	f3ef 8211 	mrs	r2, BASEPRI
 8006e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e4e:	f383 8811 	msr	BASEPRI, r3
 8006e52:	f3bf 8f6f 	isb	sy
 8006e56:	f3bf 8f4f 	dsb	sy
 8006e5a:	617a      	str	r2, [r7, #20]
 8006e5c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006e5e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e66:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d22b      	bcs.n	8006eca <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e7e:	1c5a      	adds	r2, r3, #1
 8006e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8c:	d112      	bne.n	8006eb4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d016      	beq.n	8006ec4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e98:	3324      	adds	r3, #36	@ 0x24
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f001 f950 	bl	8008140 <xTaskRemoveFromEventList>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00e      	beq.n	8006ec4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00b      	beq.n	8006ec4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	601a      	str	r2, [r3, #0]
 8006eb2:	e007      	b.n	8006ec4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006eb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006eb8:	3301      	adds	r3, #1
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	b25a      	sxtb	r2, r3
 8006ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec8:	e001      	b.n	8006ece <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f383 8811 	msr	BASEPRI, r3
}
 8006ed8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3738      	adds	r7, #56	@ 0x38
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b08c      	sub	sp, #48	@ 0x30
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10b      	bne.n	8006f16 <xQueueReceive+0x32>
	__asm volatile
 8006efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f02:	f383 8811 	msr	BASEPRI, r3
 8006f06:	f3bf 8f6f 	isb	sy
 8006f0a:	f3bf 8f4f 	dsb	sy
 8006f0e:	623b      	str	r3, [r7, #32]
}
 8006f10:	bf00      	nop
 8006f12:	bf00      	nop
 8006f14:	e7fd      	b.n	8006f12 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d103      	bne.n	8006f24 <xQueueReceive+0x40>
 8006f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d101      	bne.n	8006f28 <xQueueReceive+0x44>
 8006f24:	2301      	movs	r3, #1
 8006f26:	e000      	b.n	8006f2a <xQueueReceive+0x46>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d10b      	bne.n	8006f46 <xQueueReceive+0x62>
	__asm volatile
 8006f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f32:	f383 8811 	msr	BASEPRI, r3
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	61fb      	str	r3, [r7, #28]
}
 8006f40:	bf00      	nop
 8006f42:	bf00      	nop
 8006f44:	e7fd      	b.n	8006f42 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f46:	f001 fb41 	bl	80085cc <xTaskGetSchedulerState>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d102      	bne.n	8006f56 <xQueueReceive+0x72>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <xQueueReceive+0x76>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <xQueueReceive+0x78>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10b      	bne.n	8006f78 <xQueueReceive+0x94>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	61bb      	str	r3, [r7, #24]
}
 8006f72:	bf00      	nop
 8006f74:	bf00      	nop
 8006f76:	e7fd      	b.n	8006f74 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f78:	f001 fe40 	bl	8008bfc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f80:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d01f      	beq.n	8006fc8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006f88:	68b9      	ldr	r1, [r7, #8]
 8006f8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f8c:	f000 fa9f 	bl	80074ce <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f92:	1e5a      	subs	r2, r3, #1
 8006f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f96:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d00f      	beq.n	8006fc0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa2:	3310      	adds	r3, #16
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f001 f8cb 	bl	8008140 <xTaskRemoveFromEventList>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d007      	beq.n	8006fc0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006fb0:	4b3c      	ldr	r3, [pc, #240]	@ (80070a4 <xQueueReceive+0x1c0>)
 8006fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fb6:	601a      	str	r2, [r3, #0]
 8006fb8:	f3bf 8f4f 	dsb	sy
 8006fbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006fc0:	f001 fe4c 	bl	8008c5c <vPortExitCritical>
				return pdPASS;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e069      	b.n	800709c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d103      	bne.n	8006fd6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006fce:	f001 fe45 	bl	8008c5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	e062      	b.n	800709c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d106      	bne.n	8006fea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006fdc:	f107 0310 	add.w	r3, r7, #16
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f001 f911 	bl	8008208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006fea:	f001 fe37 	bl	8008c5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006fee:	f000 fdd7 	bl	8007ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ff2:	f001 fe03 	bl	8008bfc <vPortEnterCritical>
 8006ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ffc:	b25b      	sxtb	r3, r3
 8006ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007002:	d103      	bne.n	800700c <xQueueReceive+0x128>
 8007004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007006:	2200      	movs	r2, #0
 8007008:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800700c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007012:	b25b      	sxtb	r3, r3
 8007014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007018:	d103      	bne.n	8007022 <xQueueReceive+0x13e>
 800701a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800701c:	2200      	movs	r2, #0
 800701e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007022:	f001 fe1b 	bl	8008c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007026:	1d3a      	adds	r2, r7, #4
 8007028:	f107 0310 	add.w	r3, r7, #16
 800702c:	4611      	mov	r1, r2
 800702e:	4618      	mov	r0, r3
 8007030:	f001 f900 	bl	8008234 <xTaskCheckForTimeOut>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d123      	bne.n	8007082 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800703a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800703c:	f000 fabf 	bl	80075be <prvIsQueueEmpty>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	d017      	beq.n	8007076 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007048:	3324      	adds	r3, #36	@ 0x24
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	4611      	mov	r1, r2
 800704e:	4618      	mov	r0, r3
 8007050:	f001 f850 	bl	80080f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007054:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007056:	f000 fa60 	bl	800751a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800705a:	f000 fdaf 	bl	8007bbc <xTaskResumeAll>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d189      	bne.n	8006f78 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007064:	4b0f      	ldr	r3, [pc, #60]	@ (80070a4 <xQueueReceive+0x1c0>)
 8007066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800706a:	601a      	str	r2, [r3, #0]
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	f3bf 8f6f 	isb	sy
 8007074:	e780      	b.n	8006f78 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007076:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007078:	f000 fa4f 	bl	800751a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800707c:	f000 fd9e 	bl	8007bbc <xTaskResumeAll>
 8007080:	e77a      	b.n	8006f78 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007082:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007084:	f000 fa49 	bl	800751a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007088:	f000 fd98 	bl	8007bbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800708c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800708e:	f000 fa96 	bl	80075be <prvIsQueueEmpty>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	f43f af6f 	beq.w	8006f78 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800709a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800709c:	4618      	mov	r0, r3
 800709e:	3730      	adds	r7, #48	@ 0x30
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	e000ed04 	.word	0xe000ed04

080070a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08e      	sub	sp, #56	@ 0x38
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80070b2:	2300      	movs	r3, #0
 80070b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80070ba:	2300      	movs	r3, #0
 80070bc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80070be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10b      	bne.n	80070dc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80070c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c8:	f383 8811 	msr	BASEPRI, r3
 80070cc:	f3bf 8f6f 	isb	sy
 80070d0:	f3bf 8f4f 	dsb	sy
 80070d4:	623b      	str	r3, [r7, #32]
}
 80070d6:	bf00      	nop
 80070d8:	bf00      	nop
 80070da:	e7fd      	b.n	80070d8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80070dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00b      	beq.n	80070fc <xQueueSemaphoreTake+0x54>
	__asm volatile
 80070e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e8:	f383 8811 	msr	BASEPRI, r3
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	61fb      	str	r3, [r7, #28]
}
 80070f6:	bf00      	nop
 80070f8:	bf00      	nop
 80070fa:	e7fd      	b.n	80070f8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070fc:	f001 fa66 	bl	80085cc <xTaskGetSchedulerState>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d102      	bne.n	800710c <xQueueSemaphoreTake+0x64>
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d101      	bne.n	8007110 <xQueueSemaphoreTake+0x68>
 800710c:	2301      	movs	r3, #1
 800710e:	e000      	b.n	8007112 <xQueueSemaphoreTake+0x6a>
 8007110:	2300      	movs	r3, #0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10b      	bne.n	800712e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711a:	f383 8811 	msr	BASEPRI, r3
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f3bf 8f4f 	dsb	sy
 8007126:	61bb      	str	r3, [r7, #24]
}
 8007128:	bf00      	nop
 800712a:	bf00      	nop
 800712c:	e7fd      	b.n	800712a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800712e:	f001 fd65 	bl	8008bfc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007136:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713a:	2b00      	cmp	r3, #0
 800713c:	d024      	beq.n	8007188 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800713e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007140:	1e5a      	subs	r2, r3, #1
 8007142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007144:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d104      	bne.n	8007158 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800714e:	f001 fbe9 	bl	8008924 <pvTaskIncrementMutexHeldCount>
 8007152:	4602      	mov	r2, r0
 8007154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007156:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800715a:	691b      	ldr	r3, [r3, #16]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00f      	beq.n	8007180 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007162:	3310      	adds	r3, #16
 8007164:	4618      	mov	r0, r3
 8007166:	f000 ffeb 	bl	8008140 <xTaskRemoveFromEventList>
 800716a:	4603      	mov	r3, r0
 800716c:	2b00      	cmp	r3, #0
 800716e:	d007      	beq.n	8007180 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007170:	4b54      	ldr	r3, [pc, #336]	@ (80072c4 <xQueueSemaphoreTake+0x21c>)
 8007172:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007176:	601a      	str	r2, [r3, #0]
 8007178:	f3bf 8f4f 	dsb	sy
 800717c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007180:	f001 fd6c 	bl	8008c5c <vPortExitCritical>
				return pdPASS;
 8007184:	2301      	movs	r3, #1
 8007186:	e098      	b.n	80072ba <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d112      	bne.n	80071b4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800718e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007190:	2b00      	cmp	r3, #0
 8007192:	d00b      	beq.n	80071ac <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007198:	f383 8811 	msr	BASEPRI, r3
 800719c:	f3bf 8f6f 	isb	sy
 80071a0:	f3bf 8f4f 	dsb	sy
 80071a4:	617b      	str	r3, [r7, #20]
}
 80071a6:	bf00      	nop
 80071a8:	bf00      	nop
 80071aa:	e7fd      	b.n	80071a8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80071ac:	f001 fd56 	bl	8008c5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80071b0:	2300      	movs	r3, #0
 80071b2:	e082      	b.n	80072ba <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80071b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d106      	bne.n	80071c8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071ba:	f107 030c 	add.w	r3, r7, #12
 80071be:	4618      	mov	r0, r3
 80071c0:	f001 f822 	bl	8008208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071c4:	2301      	movs	r3, #1
 80071c6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071c8:	f001 fd48 	bl	8008c5c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071cc:	f000 fce8 	bl	8007ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071d0:	f001 fd14 	bl	8008bfc <vPortEnterCritical>
 80071d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071da:	b25b      	sxtb	r3, r3
 80071dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e0:	d103      	bne.n	80071ea <xQueueSemaphoreTake+0x142>
 80071e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e4:	2200      	movs	r2, #0
 80071e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071f0:	b25b      	sxtb	r3, r3
 80071f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f6:	d103      	bne.n	8007200 <xQueueSemaphoreTake+0x158>
 80071f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071fa:	2200      	movs	r2, #0
 80071fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007200:	f001 fd2c 	bl	8008c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007204:	463a      	mov	r2, r7
 8007206:	f107 030c 	add.w	r3, r7, #12
 800720a:	4611      	mov	r1, r2
 800720c:	4618      	mov	r0, r3
 800720e:	f001 f811 	bl	8008234 <xTaskCheckForTimeOut>
 8007212:	4603      	mov	r3, r0
 8007214:	2b00      	cmp	r3, #0
 8007216:	d132      	bne.n	800727e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007218:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800721a:	f000 f9d0 	bl	80075be <prvIsQueueEmpty>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d026      	beq.n	8007272 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d109      	bne.n	8007240 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800722c:	f001 fce6 	bl	8008bfc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	4618      	mov	r0, r3
 8007236:	f001 f9e7 	bl	8008608 <xTaskPriorityInherit>
 800723a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800723c:	f001 fd0e 	bl	8008c5c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007242:	3324      	adds	r3, #36	@ 0x24
 8007244:	683a      	ldr	r2, [r7, #0]
 8007246:	4611      	mov	r1, r2
 8007248:	4618      	mov	r0, r3
 800724a:	f000 ff53 	bl	80080f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800724e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007250:	f000 f963 	bl	800751a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007254:	f000 fcb2 	bl	8007bbc <xTaskResumeAll>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	f47f af67 	bne.w	800712e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007260:	4b18      	ldr	r3, [pc, #96]	@ (80072c4 <xQueueSemaphoreTake+0x21c>)
 8007262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007266:	601a      	str	r2, [r3, #0]
 8007268:	f3bf 8f4f 	dsb	sy
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	e75d      	b.n	800712e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007272:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007274:	f000 f951 	bl	800751a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007278:	f000 fca0 	bl	8007bbc <xTaskResumeAll>
 800727c:	e757      	b.n	800712e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800727e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007280:	f000 f94b 	bl	800751a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007284:	f000 fc9a 	bl	8007bbc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007288:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800728a:	f000 f998 	bl	80075be <prvIsQueueEmpty>
 800728e:	4603      	mov	r3, r0
 8007290:	2b00      	cmp	r3, #0
 8007292:	f43f af4c 	beq.w	800712e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00d      	beq.n	80072b8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800729c:	f001 fcae 	bl	8008bfc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80072a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80072a2:	f000 f893 	bl	80073cc <prvGetDisinheritPriorityAfterTimeout>
 80072a6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80072a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072ae:	4618      	mov	r0, r3
 80072b0:	f001 faa8 	bl	8008804 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80072b4:	f001 fcd2 	bl	8008c5c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80072b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3738      	adds	r7, #56	@ 0x38
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	e000ed04 	.word	0xe000ed04

080072c8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b08e      	sub	sp, #56	@ 0x38
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80072d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d10b      	bne.n	80072f6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e2:	f383 8811 	msr	BASEPRI, r3
 80072e6:	f3bf 8f6f 	isb	sy
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	623b      	str	r3, [r7, #32]
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	e7fd      	b.n	80072f2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d103      	bne.n	8007304 <xQueueReceiveFromISR+0x3c>
 80072fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007300:	2b00      	cmp	r3, #0
 8007302:	d101      	bne.n	8007308 <xQueueReceiveFromISR+0x40>
 8007304:	2301      	movs	r3, #1
 8007306:	e000      	b.n	800730a <xQueueReceiveFromISR+0x42>
 8007308:	2300      	movs	r3, #0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d10b      	bne.n	8007326 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800730e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	61fb      	str	r3, [r7, #28]
}
 8007320:	bf00      	nop
 8007322:	bf00      	nop
 8007324:	e7fd      	b.n	8007322 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007326:	f001 fd2b 	bl	8008d80 <vPortValidateInterruptPriority>
	__asm volatile
 800732a:	f3ef 8211 	mrs	r2, BASEPRI
 800732e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007332:	f383 8811 	msr	BASEPRI, r3
 8007336:	f3bf 8f6f 	isb	sy
 800733a:	f3bf 8f4f 	dsb	sy
 800733e:	61ba      	str	r2, [r7, #24]
 8007340:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007342:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007344:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800734a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800734c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734e:	2b00      	cmp	r3, #0
 8007350:	d02f      	beq.n	80073b2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007354:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007358:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800735c:	68b9      	ldr	r1, [r7, #8]
 800735e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007360:	f000 f8b5 	bl	80074ce <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007366:	1e5a      	subs	r2, r3, #1
 8007368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800736c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007374:	d112      	bne.n	800739c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d016      	beq.n	80073ac <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800737e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007380:	3310      	adds	r3, #16
 8007382:	4618      	mov	r0, r3
 8007384:	f000 fedc 	bl	8008140 <xTaskRemoveFromEventList>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00e      	beq.n	80073ac <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d00b      	beq.n	80073ac <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	e007      	b.n	80073ac <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800739c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80073a0:	3301      	adds	r3, #1
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	b25a      	sxtb	r2, r3
 80073a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80073ac:	2301      	movs	r3, #1
 80073ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b0:	e001      	b.n	80073b6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80073b2:	2300      	movs	r3, #0
 80073b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	f383 8811 	msr	BASEPRI, r3
}
 80073c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80073c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3738      	adds	r7, #56	@ 0x38
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d006      	beq.n	80073ea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f1c3 0305 	rsb	r3, r3, #5
 80073e6:	60fb      	str	r3, [r7, #12]
 80073e8:	e001      	b.n	80073ee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80073ea:	2300      	movs	r3, #0
 80073ec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80073ee:	68fb      	ldr	r3, [r7, #12]
	}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3714      	adds	r7, #20
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bc80      	pop	{r7}
 80073f8:	4770      	bx	lr

080073fa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80073fa:	b580      	push	{r7, lr}
 80073fc:	b086      	sub	sp, #24
 80073fe:	af00      	add	r7, sp, #0
 8007400:	60f8      	str	r0, [r7, #12]
 8007402:	60b9      	str	r1, [r7, #8]
 8007404:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007406:	2300      	movs	r3, #0
 8007408:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10d      	bne.n	8007434 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d14d      	bne.n	80074bc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	4618      	mov	r0, r3
 8007426:	f001 f965 	bl	80086f4 <xTaskPriorityDisinherit>
 800742a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	609a      	str	r2, [r3, #8]
 8007432:	e043      	b.n	80074bc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d119      	bne.n	800746e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	6858      	ldr	r0, [r3, #4]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007442:	461a      	mov	r2, r3
 8007444:	68b9      	ldr	r1, [r7, #8]
 8007446:	f002 f819 	bl	800947c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007452:	441a      	add	r2, r3
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	429a      	cmp	r2, r3
 8007462:	d32b      	bcc.n	80074bc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	605a      	str	r2, [r3, #4]
 800746c:	e026      	b.n	80074bc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	68d8      	ldr	r0, [r3, #12]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007476:	461a      	mov	r2, r3
 8007478:	68b9      	ldr	r1, [r7, #8]
 800747a:	f001 ffff 	bl	800947c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	68da      	ldr	r2, [r3, #12]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007486:	425b      	negs	r3, r3
 8007488:	441a      	add	r2, r3
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	68da      	ldr	r2, [r3, #12]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	429a      	cmp	r2, r3
 8007498:	d207      	bcs.n	80074aa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	689a      	ldr	r2, [r3, #8]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074a2:	425b      	negs	r3, r3
 80074a4:	441a      	add	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d105      	bne.n	80074bc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d002      	beq.n	80074bc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	3b01      	subs	r3, #1
 80074ba:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	1c5a      	adds	r2, r3, #1
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80074c4:	697b      	ldr	r3, [r7, #20]
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3718      	adds	r7, #24
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b082      	sub	sp, #8
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
 80074d6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d018      	beq.n	8007512 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	68da      	ldr	r2, [r3, #12]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e8:	441a      	add	r2, r3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	68da      	ldr	r2, [r3, #12]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d303      	bcc.n	8007502 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	68d9      	ldr	r1, [r3, #12]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800750a:	461a      	mov	r2, r3
 800750c:	6838      	ldr	r0, [r7, #0]
 800750e:	f001 ffb5 	bl	800947c <memcpy>
	}
}
 8007512:	bf00      	nop
 8007514:	3708      	adds	r7, #8
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b084      	sub	sp, #16
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007522:	f001 fb6b 	bl	8008bfc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800752c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800752e:	e011      	b.n	8007554 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007534:	2b00      	cmp	r3, #0
 8007536:	d012      	beq.n	800755e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	3324      	adds	r3, #36	@ 0x24
 800753c:	4618      	mov	r0, r3
 800753e:	f000 fdff 	bl	8008140 <xTaskRemoveFromEventList>
 8007542:	4603      	mov	r3, r0
 8007544:	2b00      	cmp	r3, #0
 8007546:	d001      	beq.n	800754c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007548:	f000 fed8 	bl	80082fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800754c:	7bfb      	ldrb	r3, [r7, #15]
 800754e:	3b01      	subs	r3, #1
 8007550:	b2db      	uxtb	r3, r3
 8007552:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007558:	2b00      	cmp	r3, #0
 800755a:	dce9      	bgt.n	8007530 <prvUnlockQueue+0x16>
 800755c:	e000      	b.n	8007560 <prvUnlockQueue+0x46>
					break;
 800755e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	22ff      	movs	r2, #255	@ 0xff
 8007564:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007568:	f001 fb78 	bl	8008c5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800756c:	f001 fb46 	bl	8008bfc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007576:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007578:	e011      	b.n	800759e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d012      	beq.n	80075a8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	3310      	adds	r3, #16
 8007586:	4618      	mov	r0, r3
 8007588:	f000 fdda 	bl	8008140 <xTaskRemoveFromEventList>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d001      	beq.n	8007596 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007592:	f000 feb3 	bl	80082fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007596:	7bbb      	ldrb	r3, [r7, #14]
 8007598:	3b01      	subs	r3, #1
 800759a:	b2db      	uxtb	r3, r3
 800759c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800759e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	dce9      	bgt.n	800757a <prvUnlockQueue+0x60>
 80075a6:	e000      	b.n	80075aa <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80075a8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	22ff      	movs	r2, #255	@ 0xff
 80075ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80075b2:	f001 fb53 	bl	8008c5c <vPortExitCritical>
}
 80075b6:	bf00      	nop
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}

080075be <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80075be:	b580      	push	{r7, lr}
 80075c0:	b084      	sub	sp, #16
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80075c6:	f001 fb19 	bl	8008bfc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d102      	bne.n	80075d8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80075d2:	2301      	movs	r3, #1
 80075d4:	60fb      	str	r3, [r7, #12]
 80075d6:	e001      	b.n	80075dc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80075d8:	2300      	movs	r3, #0
 80075da:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80075dc:	f001 fb3e 	bl	8008c5c <vPortExitCritical>

	return xReturn;
 80075e0:	68fb      	ldr	r3, [r7, #12]
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}

080075ea <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b084      	sub	sp, #16
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80075f2:	f001 fb03 	bl	8008bfc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075fe:	429a      	cmp	r2, r3
 8007600:	d102      	bne.n	8007608 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007602:	2301      	movs	r3, #1
 8007604:	60fb      	str	r3, [r7, #12]
 8007606:	e001      	b.n	800760c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007608:	2300      	movs	r3, #0
 800760a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800760c:	f001 fb26 	bl	8008c5c <vPortExitCritical>

	return xReturn;
 8007610:	68fb      	ldr	r3, [r7, #12]
}
 8007612:	4618      	mov	r0, r3
 8007614:	3710      	adds	r7, #16
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}

0800761a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800761a:	b580      	push	{r7, lr}
 800761c:	b08e      	sub	sp, #56	@ 0x38
 800761e:	af04      	add	r7, sp, #16
 8007620:	60f8      	str	r0, [r7, #12]
 8007622:	60b9      	str	r1, [r7, #8]
 8007624:	607a      	str	r2, [r7, #4]
 8007626:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800762a:	2b00      	cmp	r3, #0
 800762c:	d10b      	bne.n	8007646 <xTaskCreateStatic+0x2c>
	__asm volatile
 800762e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007632:	f383 8811 	msr	BASEPRI, r3
 8007636:	f3bf 8f6f 	isb	sy
 800763a:	f3bf 8f4f 	dsb	sy
 800763e:	623b      	str	r3, [r7, #32]
}
 8007640:	bf00      	nop
 8007642:	bf00      	nop
 8007644:	e7fd      	b.n	8007642 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007648:	2b00      	cmp	r3, #0
 800764a:	d10b      	bne.n	8007664 <xTaskCreateStatic+0x4a>
	__asm volatile
 800764c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	61fb      	str	r3, [r7, #28]
}
 800765e:	bf00      	nop
 8007660:	bf00      	nop
 8007662:	e7fd      	b.n	8007660 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007664:	23a8      	movs	r3, #168	@ 0xa8
 8007666:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	2ba8      	cmp	r3, #168	@ 0xa8
 800766c:	d00b      	beq.n	8007686 <xTaskCreateStatic+0x6c>
	__asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	61bb      	str	r3, [r7, #24]
}
 8007680:	bf00      	nop
 8007682:	bf00      	nop
 8007684:	e7fd      	b.n	8007682 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007686:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800768a:	2b00      	cmp	r3, #0
 800768c:	d01e      	beq.n	80076cc <xTaskCreateStatic+0xb2>
 800768e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007690:	2b00      	cmp	r3, #0
 8007692:	d01b      	beq.n	80076cc <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007696:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800769c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800769e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a0:	2202      	movs	r2, #2
 80076a2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80076a6:	2300      	movs	r3, #0
 80076a8:	9303      	str	r3, [sp, #12]
 80076aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ac:	9302      	str	r3, [sp, #8]
 80076ae:	f107 0314 	add.w	r3, r7, #20
 80076b2:	9301      	str	r3, [sp, #4]
 80076b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b6:	9300      	str	r3, [sp, #0]
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	68b9      	ldr	r1, [r7, #8]
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	f000 f850 	bl	8007764 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80076c6:	f000 f8f5 	bl	80078b4 <prvAddNewTaskToReadyList>
 80076ca:	e001      	b.n	80076d0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80076cc:	2300      	movs	r3, #0
 80076ce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80076d0:	697b      	ldr	r3, [r7, #20]
	}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3728      	adds	r7, #40	@ 0x28
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80076da:	b580      	push	{r7, lr}
 80076dc:	b08c      	sub	sp, #48	@ 0x30
 80076de:	af04      	add	r7, sp, #16
 80076e0:	60f8      	str	r0, [r7, #12]
 80076e2:	60b9      	str	r1, [r7, #8]
 80076e4:	603b      	str	r3, [r7, #0]
 80076e6:	4613      	mov	r3, r2
 80076e8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076ea:	88fb      	ldrh	r3, [r7, #6]
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	4618      	mov	r0, r3
 80076f0:	f001 fb86 	bl	8008e00 <pvPortMalloc>
 80076f4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00e      	beq.n	800771a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80076fc:	20a8      	movs	r0, #168	@ 0xa8
 80076fe:	f001 fb7f 	bl	8008e00 <pvPortMalloc>
 8007702:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d003      	beq.n	8007712 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800770a:	69fb      	ldr	r3, [r7, #28]
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	631a      	str	r2, [r3, #48]	@ 0x30
 8007710:	e005      	b.n	800771e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007712:	6978      	ldr	r0, [r7, #20]
 8007714:	f001 fc42 	bl	8008f9c <vPortFree>
 8007718:	e001      	b.n	800771e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800771a:	2300      	movs	r3, #0
 800771c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d017      	beq.n	8007754 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	2200      	movs	r2, #0
 8007728:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800772c:	88fa      	ldrh	r2, [r7, #6]
 800772e:	2300      	movs	r3, #0
 8007730:	9303      	str	r3, [sp, #12]
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	9302      	str	r3, [sp, #8]
 8007736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007738:	9301      	str	r3, [sp, #4]
 800773a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	68b9      	ldr	r1, [r7, #8]
 8007742:	68f8      	ldr	r0, [r7, #12]
 8007744:	f000 f80e 	bl	8007764 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007748:	69f8      	ldr	r0, [r7, #28]
 800774a:	f000 f8b3 	bl	80078b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800774e:	2301      	movs	r3, #1
 8007750:	61bb      	str	r3, [r7, #24]
 8007752:	e002      	b.n	800775a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007754:	f04f 33ff 	mov.w	r3, #4294967295
 8007758:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800775a:	69bb      	ldr	r3, [r7, #24]
	}
 800775c:	4618      	mov	r0, r3
 800775e:	3720      	adds	r7, #32
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b088      	sub	sp, #32
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
 8007770:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007774:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	461a      	mov	r2, r3
 800777c:	21a5      	movs	r1, #165	@ 0xa5
 800777e:	f001 fdf3 	bl	8009368 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007784:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800778c:	3b01      	subs	r3, #1
 800778e:	009b      	lsls	r3, r3, #2
 8007790:	4413      	add	r3, r2
 8007792:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007794:	69bb      	ldr	r3, [r7, #24]
 8007796:	f023 0307 	bic.w	r3, r3, #7
 800779a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800779c:	69bb      	ldr	r3, [r7, #24]
 800779e:	f003 0307 	and.w	r3, r3, #7
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d00b      	beq.n	80077be <prvInitialiseNewTask+0x5a>
	__asm volatile
 80077a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077aa:	f383 8811 	msr	BASEPRI, r3
 80077ae:	f3bf 8f6f 	isb	sy
 80077b2:	f3bf 8f4f 	dsb	sy
 80077b6:	617b      	str	r3, [r7, #20]
}
 80077b8:	bf00      	nop
 80077ba:	bf00      	nop
 80077bc:	e7fd      	b.n	80077ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d01f      	beq.n	8007804 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077c4:	2300      	movs	r3, #0
 80077c6:	61fb      	str	r3, [r7, #28]
 80077c8:	e012      	b.n	80077f0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	4413      	add	r3, r2
 80077d0:	7819      	ldrb	r1, [r3, #0]
 80077d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	4413      	add	r3, r2
 80077d8:	3334      	adds	r3, #52	@ 0x34
 80077da:	460a      	mov	r2, r1
 80077dc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077de:	68ba      	ldr	r2, [r7, #8]
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	4413      	add	r3, r2
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d006      	beq.n	80077f8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	3301      	adds	r3, #1
 80077ee:	61fb      	str	r3, [r7, #28]
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	2b0f      	cmp	r3, #15
 80077f4:	d9e9      	bls.n	80077ca <prvInitialiseNewTask+0x66>
 80077f6:	e000      	b.n	80077fa <prvInitialiseNewTask+0x96>
			{
				break;
 80077f8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80077fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007802:	e003      	b.n	800780c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007806:	2200      	movs	r2, #0
 8007808:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800780c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800780e:	2b04      	cmp	r3, #4
 8007810:	d901      	bls.n	8007816 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007812:	2304      	movs	r3, #4
 8007814:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007818:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800781a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800781c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007820:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007824:	2200      	movs	r2, #0
 8007826:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782a:	3304      	adds	r3, #4
 800782c:	4618      	mov	r0, r3
 800782e:	f7fe ff52 	bl	80066d6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007834:	3318      	adds	r3, #24
 8007836:	4618      	mov	r0, r3
 8007838:	f7fe ff4d 	bl	80066d6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800783c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007840:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007844:	f1c3 0205 	rsb	r2, r3, #5
 8007848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800784a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800784c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800784e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007850:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007854:	2200      	movs	r2, #0
 8007856:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800785a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800785c:	2200      	movs	r2, #0
 800785e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007864:	3354      	adds	r3, #84	@ 0x54
 8007866:	224c      	movs	r2, #76	@ 0x4c
 8007868:	2100      	movs	r1, #0
 800786a:	4618      	mov	r0, r3
 800786c:	f001 fd7c 	bl	8009368 <memset>
 8007870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007872:	4a0d      	ldr	r2, [pc, #52]	@ (80078a8 <prvInitialiseNewTask+0x144>)
 8007874:	659a      	str	r2, [r3, #88]	@ 0x58
 8007876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007878:	4a0c      	ldr	r2, [pc, #48]	@ (80078ac <prvInitialiseNewTask+0x148>)
 800787a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800787c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800787e:	4a0c      	ldr	r2, [pc, #48]	@ (80078b0 <prvInitialiseNewTask+0x14c>)
 8007880:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007882:	683a      	ldr	r2, [r7, #0]
 8007884:	68f9      	ldr	r1, [r7, #12]
 8007886:	69b8      	ldr	r0, [r7, #24]
 8007888:	f001 f8c6 	bl	8008a18 <pxPortInitialiseStack>
 800788c:	4602      	mov	r2, r0
 800788e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007890:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007894:	2b00      	cmp	r3, #0
 8007896:	d002      	beq.n	800789e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800789a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800789c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800789e:	bf00      	nop
 80078a0:	3720      	adds	r7, #32
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	20002600 	.word	0x20002600
 80078ac:	20002668 	.word	0x20002668
 80078b0:	200026d0 	.word	0x200026d0

080078b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80078bc:	f001 f99e 	bl	8008bfc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80078c0:	4b2c      	ldr	r3, [pc, #176]	@ (8007974 <prvAddNewTaskToReadyList+0xc0>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	3301      	adds	r3, #1
 80078c6:	4a2b      	ldr	r2, [pc, #172]	@ (8007974 <prvAddNewTaskToReadyList+0xc0>)
 80078c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80078ca:	4b2b      	ldr	r3, [pc, #172]	@ (8007978 <prvAddNewTaskToReadyList+0xc4>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d109      	bne.n	80078e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80078d2:	4a29      	ldr	r2, [pc, #164]	@ (8007978 <prvAddNewTaskToReadyList+0xc4>)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80078d8:	4b26      	ldr	r3, [pc, #152]	@ (8007974 <prvAddNewTaskToReadyList+0xc0>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d110      	bne.n	8007902 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80078e0:	f000 fd30 	bl	8008344 <prvInitialiseTaskLists>
 80078e4:	e00d      	b.n	8007902 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80078e6:	4b25      	ldr	r3, [pc, #148]	@ (800797c <prvAddNewTaskToReadyList+0xc8>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d109      	bne.n	8007902 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80078ee:	4b22      	ldr	r3, [pc, #136]	@ (8007978 <prvAddNewTaskToReadyList+0xc4>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d802      	bhi.n	8007902 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80078fc:	4a1e      	ldr	r2, [pc, #120]	@ (8007978 <prvAddNewTaskToReadyList+0xc4>)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007902:	4b1f      	ldr	r3, [pc, #124]	@ (8007980 <prvAddNewTaskToReadyList+0xcc>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	3301      	adds	r3, #1
 8007908:	4a1d      	ldr	r2, [pc, #116]	@ (8007980 <prvAddNewTaskToReadyList+0xcc>)
 800790a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800790c:	4b1c      	ldr	r3, [pc, #112]	@ (8007980 <prvAddNewTaskToReadyList+0xcc>)
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007918:	2201      	movs	r2, #1
 800791a:	409a      	lsls	r2, r3
 800791c:	4b19      	ldr	r3, [pc, #100]	@ (8007984 <prvAddNewTaskToReadyList+0xd0>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4313      	orrs	r3, r2
 8007922:	4a18      	ldr	r2, [pc, #96]	@ (8007984 <prvAddNewTaskToReadyList+0xd0>)
 8007924:	6013      	str	r3, [r2, #0]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800792a:	4613      	mov	r3, r2
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	4413      	add	r3, r2
 8007930:	009b      	lsls	r3, r3, #2
 8007932:	4a15      	ldr	r2, [pc, #84]	@ (8007988 <prvAddNewTaskToReadyList+0xd4>)
 8007934:	441a      	add	r2, r3
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	3304      	adds	r3, #4
 800793a:	4619      	mov	r1, r3
 800793c:	4610      	mov	r0, r2
 800793e:	f7fe fed6 	bl	80066ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007942:	f001 f98b 	bl	8008c5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007946:	4b0d      	ldr	r3, [pc, #52]	@ (800797c <prvAddNewTaskToReadyList+0xc8>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00e      	beq.n	800796c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800794e:	4b0a      	ldr	r3, [pc, #40]	@ (8007978 <prvAddNewTaskToReadyList+0xc4>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007958:	429a      	cmp	r2, r3
 800795a:	d207      	bcs.n	800796c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800795c:	4b0b      	ldr	r3, [pc, #44]	@ (800798c <prvAddNewTaskToReadyList+0xd8>)
 800795e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007962:	601a      	str	r2, [r3, #0]
 8007964:	f3bf 8f4f 	dsb	sy
 8007968:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800796c:	bf00      	nop
 800796e:	3708      	adds	r7, #8
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	2000066c 	.word	0x2000066c
 8007978:	20000594 	.word	0x20000594
 800797c:	20000678 	.word	0x20000678
 8007980:	20000688 	.word	0x20000688
 8007984:	20000674 	.word	0x20000674
 8007988:	20000598 	.word	0x20000598
 800798c:	e000ed04 	.word	0xe000ed04

08007990 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007998:	2300      	movs	r3, #0
 800799a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d018      	beq.n	80079d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80079a2:	4b14      	ldr	r3, [pc, #80]	@ (80079f4 <vTaskDelay+0x64>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00b      	beq.n	80079c2 <vTaskDelay+0x32>
	__asm volatile
 80079aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	60bb      	str	r3, [r7, #8]
}
 80079bc:	bf00      	nop
 80079be:	bf00      	nop
 80079c0:	e7fd      	b.n	80079be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80079c2:	f000 f8ed 	bl	8007ba0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80079c6:	2100      	movs	r1, #0
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 ffbf 	bl	800894c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80079ce:	f000 f8f5 	bl	8007bbc <xTaskResumeAll>
 80079d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d107      	bne.n	80079ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80079da:	4b07      	ldr	r3, [pc, #28]	@ (80079f8 <vTaskDelay+0x68>)
 80079dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079e0:	601a      	str	r2, [r3, #0]
 80079e2:	f3bf 8f4f 	dsb	sy
 80079e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079ea:	bf00      	nop
 80079ec:	3710      	adds	r7, #16
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	20000694 	.word	0x20000694
 80079f8:	e000ed04 	.word	0xe000ed04

080079fc <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b088      	sub	sp, #32
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d10b      	bne.n	8007a26 <eTaskGetState+0x2a>
	__asm volatile
 8007a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a12:	f383 8811 	msr	BASEPRI, r3
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	60bb      	str	r3, [r7, #8]
}
 8007a20:	bf00      	nop
 8007a22:	bf00      	nop
 8007a24:	e7fd      	b.n	8007a22 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8007a26:	4b24      	ldr	r3, [pc, #144]	@ (8007ab8 <eTaskGetState+0xbc>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	69ba      	ldr	r2, [r7, #24]
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d102      	bne.n	8007a36 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8007a30:	2300      	movs	r3, #0
 8007a32:	77fb      	strb	r3, [r7, #31]
 8007a34:	e03a      	b.n	8007aac <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8007a36:	f001 f8e1 	bl	8008bfc <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	695b      	ldr	r3, [r3, #20]
 8007a3e:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8007a40:	4b1e      	ldr	r3, [pc, #120]	@ (8007abc <eTaskGetState+0xc0>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8007a46:	4b1e      	ldr	r3, [pc, #120]	@ (8007ac0 <eTaskGetState+0xc4>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8007a4c:	f001 f906 	bl	8008c5c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8007a50:	697a      	ldr	r2, [r7, #20]
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d003      	beq.n	8007a60 <eTaskGetState+0x64>
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d102      	bne.n	8007a66 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8007a60:	2302      	movs	r3, #2
 8007a62:	77fb      	strb	r3, [r7, #31]
 8007a64:	e022      	b.n	8007aac <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	4a16      	ldr	r2, [pc, #88]	@ (8007ac4 <eTaskGetState+0xc8>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d112      	bne.n	8007a94 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8007a6e:	69bb      	ldr	r3, [r7, #24]
 8007a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d10b      	bne.n	8007a8e <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d102      	bne.n	8007a88 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8007a82:	2302      	movs	r3, #2
 8007a84:	77fb      	strb	r3, [r7, #31]
 8007a86:	e011      	b.n	8007aac <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8007a88:	2303      	movs	r3, #3
 8007a8a:	77fb      	strb	r3, [r7, #31]
 8007a8c:	e00e      	b.n	8007aac <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8007a8e:	2302      	movs	r3, #2
 8007a90:	77fb      	strb	r3, [r7, #31]
 8007a92:	e00b      	b.n	8007aac <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	4a0c      	ldr	r2, [pc, #48]	@ (8007ac8 <eTaskGetState+0xcc>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d002      	beq.n	8007aa2 <eTaskGetState+0xa6>
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d102      	bne.n	8007aa8 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8007aa2:	2304      	movs	r3, #4
 8007aa4:	77fb      	strb	r3, [r7, #31]
 8007aa6:	e001      	b.n	8007aac <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8007aac:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3720      	adds	r7, #32
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	20000594 	.word	0x20000594
 8007abc:	20000624 	.word	0x20000624
 8007ac0:	20000628 	.word	0x20000628
 8007ac4:	20000658 	.word	0x20000658
 8007ac8:	20000640 	.word	0x20000640

08007acc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b08a      	sub	sp, #40	@ 0x28
 8007ad0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ada:	463a      	mov	r2, r7
 8007adc:	1d39      	adds	r1, r7, #4
 8007ade:	f107 0308 	add.w	r3, r7, #8
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7f9 f91c 	bl	8000d20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ae8:	6839      	ldr	r1, [r7, #0]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68ba      	ldr	r2, [r7, #8]
 8007aee:	9202      	str	r2, [sp, #8]
 8007af0:	9301      	str	r3, [sp, #4]
 8007af2:	2300      	movs	r3, #0
 8007af4:	9300      	str	r3, [sp, #0]
 8007af6:	2300      	movs	r3, #0
 8007af8:	460a      	mov	r2, r1
 8007afa:	4921      	ldr	r1, [pc, #132]	@ (8007b80 <vTaskStartScheduler+0xb4>)
 8007afc:	4821      	ldr	r0, [pc, #132]	@ (8007b84 <vTaskStartScheduler+0xb8>)
 8007afe:	f7ff fd8c 	bl	800761a <xTaskCreateStatic>
 8007b02:	4603      	mov	r3, r0
 8007b04:	4a20      	ldr	r2, [pc, #128]	@ (8007b88 <vTaskStartScheduler+0xbc>)
 8007b06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007b08:	4b1f      	ldr	r3, [pc, #124]	@ (8007b88 <vTaskStartScheduler+0xbc>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d002      	beq.n	8007b16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007b10:	2301      	movs	r3, #1
 8007b12:	617b      	str	r3, [r7, #20]
 8007b14:	e001      	b.n	8007b1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007b16:	2300      	movs	r3, #0
 8007b18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d11b      	bne.n	8007b58 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	613b      	str	r3, [r7, #16]
}
 8007b32:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007b34:	4b15      	ldr	r3, [pc, #84]	@ (8007b8c <vTaskStartScheduler+0xc0>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	3354      	adds	r3, #84	@ 0x54
 8007b3a:	4a15      	ldr	r2, [pc, #84]	@ (8007b90 <vTaskStartScheduler+0xc4>)
 8007b3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b3e:	4b15      	ldr	r3, [pc, #84]	@ (8007b94 <vTaskStartScheduler+0xc8>)
 8007b40:	f04f 32ff 	mov.w	r2, #4294967295
 8007b44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b46:	4b14      	ldr	r3, [pc, #80]	@ (8007b98 <vTaskStartScheduler+0xcc>)
 8007b48:	2201      	movs	r2, #1
 8007b4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b4c:	4b13      	ldr	r3, [pc, #76]	@ (8007b9c <vTaskStartScheduler+0xd0>)
 8007b4e:	2200      	movs	r2, #0
 8007b50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b52:	f000 ffe1 	bl	8008b18 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b56:	e00f      	b.n	8007b78 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b5e:	d10b      	bne.n	8007b78 <vTaskStartScheduler+0xac>
	__asm volatile
 8007b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	60fb      	str	r3, [r7, #12]
}
 8007b72:	bf00      	nop
 8007b74:	bf00      	nop
 8007b76:	e7fd      	b.n	8007b74 <vTaskStartScheduler+0xa8>
}
 8007b78:	bf00      	nop
 8007b7a:	3718      	adds	r7, #24
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	0800a118 	.word	0x0800a118
 8007b84:	08008315 	.word	0x08008315
 8007b88:	20000690 	.word	0x20000690
 8007b8c:	20000594 	.word	0x20000594
 8007b90:	20000034 	.word	0x20000034
 8007b94:	2000068c 	.word	0x2000068c
 8007b98:	20000678 	.word	0x20000678
 8007b9c:	20000670 	.word	0x20000670

08007ba0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007ba4:	4b04      	ldr	r3, [pc, #16]	@ (8007bb8 <vTaskSuspendAll+0x18>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	3301      	adds	r3, #1
 8007baa:	4a03      	ldr	r2, [pc, #12]	@ (8007bb8 <vTaskSuspendAll+0x18>)
 8007bac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007bae:	bf00      	nop
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bc80      	pop	{r7}
 8007bb4:	4770      	bx	lr
 8007bb6:	bf00      	nop
 8007bb8:	20000694 	.word	0x20000694

08007bbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b084      	sub	sp, #16
 8007bc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007bca:	4b42      	ldr	r3, [pc, #264]	@ (8007cd4 <xTaskResumeAll+0x118>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d10b      	bne.n	8007bea <xTaskResumeAll+0x2e>
	__asm volatile
 8007bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd6:	f383 8811 	msr	BASEPRI, r3
 8007bda:	f3bf 8f6f 	isb	sy
 8007bde:	f3bf 8f4f 	dsb	sy
 8007be2:	603b      	str	r3, [r7, #0]
}
 8007be4:	bf00      	nop
 8007be6:	bf00      	nop
 8007be8:	e7fd      	b.n	8007be6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007bea:	f001 f807 	bl	8008bfc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007bee:	4b39      	ldr	r3, [pc, #228]	@ (8007cd4 <xTaskResumeAll+0x118>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	4a37      	ldr	r2, [pc, #220]	@ (8007cd4 <xTaskResumeAll+0x118>)
 8007bf6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bf8:	4b36      	ldr	r3, [pc, #216]	@ (8007cd4 <xTaskResumeAll+0x118>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d161      	bne.n	8007cc4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007c00:	4b35      	ldr	r3, [pc, #212]	@ (8007cd8 <xTaskResumeAll+0x11c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d05d      	beq.n	8007cc4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c08:	e02e      	b.n	8007c68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c0a:	4b34      	ldr	r3, [pc, #208]	@ (8007cdc <xTaskResumeAll+0x120>)
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	3318      	adds	r3, #24
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7fe fdc4 	bl	80067a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	3304      	adds	r3, #4
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7fe fdbf 	bl	80067a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	409a      	lsls	r2, r3
 8007c2e:	4b2c      	ldr	r3, [pc, #176]	@ (8007ce0 <xTaskResumeAll+0x124>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	4a2a      	ldr	r2, [pc, #168]	@ (8007ce0 <xTaskResumeAll+0x124>)
 8007c36:	6013      	str	r3, [r2, #0]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c3c:	4613      	mov	r3, r2
 8007c3e:	009b      	lsls	r3, r3, #2
 8007c40:	4413      	add	r3, r2
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	4a27      	ldr	r2, [pc, #156]	@ (8007ce4 <xTaskResumeAll+0x128>)
 8007c46:	441a      	add	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3304      	adds	r3, #4
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	4610      	mov	r0, r2
 8007c50:	f7fe fd4d 	bl	80066ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c58:	4b23      	ldr	r3, [pc, #140]	@ (8007ce8 <xTaskResumeAll+0x12c>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d302      	bcc.n	8007c68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007c62:	4b22      	ldr	r3, [pc, #136]	@ (8007cec <xTaskResumeAll+0x130>)
 8007c64:	2201      	movs	r2, #1
 8007c66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c68:	4b1c      	ldr	r3, [pc, #112]	@ (8007cdc <xTaskResumeAll+0x120>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1cc      	bne.n	8007c0a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d001      	beq.n	8007c7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c76:	f000 fc89 	bl	800858c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8007cf0 <xTaskResumeAll+0x134>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d010      	beq.n	8007ca8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c86:	f000 f919 	bl	8007ebc <xTaskIncrementTick>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d002      	beq.n	8007c96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007c90:	4b16      	ldr	r3, [pc, #88]	@ (8007cec <xTaskResumeAll+0x130>)
 8007c92:	2201      	movs	r2, #1
 8007c94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1f1      	bne.n	8007c86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007ca2:	4b13      	ldr	r3, [pc, #76]	@ (8007cf0 <xTaskResumeAll+0x134>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007ca8:	4b10      	ldr	r3, [pc, #64]	@ (8007cec <xTaskResumeAll+0x130>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d009      	beq.n	8007cc4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8007cf4 <xTaskResumeAll+0x138>)
 8007cb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cba:	601a      	str	r2, [r3, #0]
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cc4:	f000 ffca 	bl	8008c5c <vPortExitCritical>

	return xAlreadyYielded;
 8007cc8:	68bb      	ldr	r3, [r7, #8]
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	20000694 	.word	0x20000694
 8007cd8:	2000066c 	.word	0x2000066c
 8007cdc:	2000062c 	.word	0x2000062c
 8007ce0:	20000674 	.word	0x20000674
 8007ce4:	20000598 	.word	0x20000598
 8007ce8:	20000594 	.word	0x20000594
 8007cec:	20000680 	.word	0x20000680
 8007cf0:	2000067c 	.word	0x2000067c
 8007cf4:	e000ed04 	.word	0xe000ed04

08007cf8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cfe:	4b04      	ldr	r3, [pc, #16]	@ (8007d10 <xTaskGetTickCount+0x18>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007d04:	687b      	ldr	r3, [r7, #4]
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	370c      	adds	r7, #12
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bc80      	pop	{r7}
 8007d0e:	4770      	bx	lr
 8007d10:	20000670 	.word	0x20000670

08007d14 <prvSearchForNameWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	static TCB_t *prvSearchForNameWithinSingleList( List_t *pxList, const char pcNameToQuery[] )
	{
 8007d14:	b480      	push	{r7}
 8007d16:	b08b      	sub	sp, #44	@ 0x2c
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
	TCB_t *pxNextTCB, *pxFirstTCB, *pxReturn = NULL;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	627b      	str	r3, [r7, #36]	@ 0x24
	char cNextChar;
	BaseType_t xBreakLoop;

		/* This function is called with the scheduler suspended. */

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d05b      	beq.n	8007de2 <prvSearchForNameWithinSingleList+0xce>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );  /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	61bb      	str	r3, [r7, #24]
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	685a      	ldr	r2, [r3, #4]
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	605a      	str	r2, [r3, #4]
 8007d38:	69bb      	ldr	r3, [r7, #24]
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	3308      	adds	r3, #8
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d104      	bne.n	8007d4e <prvSearchForNameWithinSingleList+0x3a>
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	685a      	ldr	r2, [r3, #4]
 8007d4a:	69bb      	ldr	r3, [r7, #24]
 8007d4c:	605a      	str	r2, [r3, #4]
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	617b      	str	r3, [r7, #20]

			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	613b      	str	r3, [r7, #16]
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	685a      	ldr	r2, [r3, #4]
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	605a      	str	r2, [r3, #4]
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	685a      	ldr	r2, [r3, #4]
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	3308      	adds	r3, #8
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d104      	bne.n	8007d7a <prvSearchForNameWithinSingleList+0x66>
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	685a      	ldr	r2, [r3, #4]
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	605a      	str	r2, [r3, #4]
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	60fb      	str	r3, [r7, #12]

				/* Check each character in the name looking for a match or
				mismatch. */
				xBreakLoop = pdFALSE;
 8007d82:	2300      	movs	r3, #0
 8007d84:	61fb      	str	r3, [r7, #28]
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d86:	2300      	movs	r3, #0
 8007d88:	623b      	str	r3, [r7, #32]
 8007d8a:	e01c      	b.n	8007dc6 <prvSearchForNameWithinSingleList+0xb2>
				{
					cNextChar = pxNextTCB->pcTaskName[ x ];
 8007d8c:	68fa      	ldr	r2, [r7, #12]
 8007d8e:	6a3b      	ldr	r3, [r7, #32]
 8007d90:	4413      	add	r3, r2
 8007d92:	3334      	adds	r3, #52	@ 0x34
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	72fb      	strb	r3, [r7, #11]

					if( cNextChar != pcNameToQuery[ x ] )
 8007d98:	683a      	ldr	r2, [r7, #0]
 8007d9a:	6a3b      	ldr	r3, [r7, #32]
 8007d9c:	4413      	add	r3, r2
 8007d9e:	781b      	ldrb	r3, [r3, #0]
 8007da0:	7afa      	ldrb	r2, [r7, #11]
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d002      	beq.n	8007dac <prvSearchForNameWithinSingleList+0x98>
					{
						/* Characters didn't match. */
						xBreakLoop = pdTRUE;
 8007da6:	2301      	movs	r3, #1
 8007da8:	61fb      	str	r3, [r7, #28]
 8007daa:	e006      	b.n	8007dba <prvSearchForNameWithinSingleList+0xa6>
					}
					else if( cNextChar == ( char ) 0x00 )
 8007dac:	7afb      	ldrb	r3, [r7, #11]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d103      	bne.n	8007dba <prvSearchForNameWithinSingleList+0xa6>
					{
						/* Both strings terminated, a match must have been
						found. */
						pxReturn = pxNextTCB;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	627b      	str	r3, [r7, #36]	@ 0x24
						xBreakLoop = pdTRUE;
 8007db6:	2301      	movs	r3, #1
 8007db8:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					if( xBreakLoop != pdFALSE )
 8007dba:	69fb      	ldr	r3, [r7, #28]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d106      	bne.n	8007dce <prvSearchForNameWithinSingleList+0xba>
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007dc0:	6a3b      	ldr	r3, [r7, #32]
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	623b      	str	r3, [r7, #32]
 8007dc6:	6a3b      	ldr	r3, [r7, #32]
 8007dc8:	2b0f      	cmp	r3, #15
 8007dca:	d9df      	bls.n	8007d8c <prvSearchForNameWithinSingleList+0x78>
 8007dcc:	e000      	b.n	8007dd0 <prvSearchForNameWithinSingleList+0xbc>
					{
						break;
 8007dce:	bf00      	nop
					}
				}

				if( pxReturn != NULL )
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d104      	bne.n	8007de0 <prvSearchForNameWithinSingleList+0xcc>
				{
					/* The handle has been found. */
					break;
				}

			} while( pxNextTCB != pxFirstTCB );
 8007dd6:	68fa      	ldr	r2, [r7, #12]
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d1bb      	bne.n	8007d56 <prvSearchForNameWithinSingleList+0x42>
 8007dde:	e000      	b.n	8007de2 <prvSearchForNameWithinSingleList+0xce>
					break;
 8007de0:	bf00      	nop
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return pxReturn;
 8007de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007de4:	4618      	mov	r0, r3
 8007de6:	372c      	adds	r7, #44	@ 0x2c
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bc80      	pop	{r7}
 8007dec:	4770      	bx	lr
	...

08007df0 <xTaskGetHandle>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	TaskHandle_t xTaskGetHandle( const char *pcNameToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b086      	sub	sp, #24
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
	UBaseType_t uxQueue = configMAX_PRIORITIES;
 8007df8:	2305      	movs	r3, #5
 8007dfa:	617b      	str	r3, [r7, #20]
	TCB_t* pxTCB;

		/* Task names will be truncated to configMAX_TASK_NAME_LEN - 1 bytes. */
		configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f7f8 f9b1 	bl	8000164 <strlen>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b0f      	cmp	r3, #15
 8007e06:	d90b      	bls.n	8007e20 <xTaskGetHandle+0x30>
	__asm volatile
 8007e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e0c:	f383 8811 	msr	BASEPRI, r3
 8007e10:	f3bf 8f6f 	isb	sy
 8007e14:	f3bf 8f4f 	dsb	sy
 8007e18:	60fb      	str	r3, [r7, #12]
}
 8007e1a:	bf00      	nop
 8007e1c:	bf00      	nop
 8007e1e:	e7fd      	b.n	8007e1c <xTaskGetHandle+0x2c>

		vTaskSuspendAll();
 8007e20:	f7ff febe 	bl	8007ba0 <vTaskSuspendAll>
		{
			/* Search the ready lists. */
			do
			{
				uxQueue--;
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	3b01      	subs	r3, #1
 8007e28:	617b      	str	r3, [r7, #20]
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) &( pxReadyTasksLists[ uxQueue ] ), pcNameToQuery );
 8007e2a:	697a      	ldr	r2, [r7, #20]
 8007e2c:	4613      	mov	r3, r2
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	4413      	add	r3, r2
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	4a1c      	ldr	r2, [pc, #112]	@ (8007ea8 <xTaskGetHandle+0xb8>)
 8007e36:	4413      	add	r3, r2
 8007e38:	6879      	ldr	r1, [r7, #4]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7ff ff6a 	bl	8007d14 <prvSearchForNameWithinSingleList>
 8007e40:	6138      	str	r0, [r7, #16]

				if( pxTCB != NULL )
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d103      	bne.n	8007e50 <xTaskGetHandle+0x60>
				{
					/* Found the handle. */
					break;
				}

			} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1ea      	bne.n	8007e24 <xTaskGetHandle+0x34>
 8007e4e:	e000      	b.n	8007e52 <xTaskGetHandle+0x62>
					break;
 8007e50:	bf00      	nop

			/* Search the delayed lists. */
			if( pxTCB == NULL )
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d106      	bne.n	8007e66 <xTaskGetHandle+0x76>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxDelayedTaskList, pcNameToQuery );
 8007e58:	4b14      	ldr	r3, [pc, #80]	@ (8007eac <xTaskGetHandle+0xbc>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	6879      	ldr	r1, [r7, #4]
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7ff ff58 	bl	8007d14 <prvSearchForNameWithinSingleList>
 8007e64:	6138      	str	r0, [r7, #16]
			}

			if( pxTCB == NULL )
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d106      	bne.n	8007e7a <xTaskGetHandle+0x8a>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxOverflowDelayedTaskList, pcNameToQuery );
 8007e6c:	4b10      	ldr	r3, [pc, #64]	@ (8007eb0 <xTaskGetHandle+0xc0>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	6879      	ldr	r1, [r7, #4]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7ff ff4e 	bl	8007d14 <prvSearchForNameWithinSingleList>
 8007e78:	6138      	str	r0, [r7, #16]
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( pxTCB == NULL )
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d104      	bne.n	8007e8a <xTaskGetHandle+0x9a>
				{
					/* Search the suspended list. */
					pxTCB = prvSearchForNameWithinSingleList( &xSuspendedTaskList, pcNameToQuery );
 8007e80:	6879      	ldr	r1, [r7, #4]
 8007e82:	480c      	ldr	r0, [pc, #48]	@ (8007eb4 <xTaskGetHandle+0xc4>)
 8007e84:	f7ff ff46 	bl	8007d14 <prvSearchForNameWithinSingleList>
 8007e88:	6138      	str	r0, [r7, #16]
			}
			#endif

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( pxTCB == NULL )
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d104      	bne.n	8007e9a <xTaskGetHandle+0xaa>
				{
					/* Search the deleted list. */
					pxTCB = prvSearchForNameWithinSingleList( &xTasksWaitingTermination, pcNameToQuery );
 8007e90:	6879      	ldr	r1, [r7, #4]
 8007e92:	4809      	ldr	r0, [pc, #36]	@ (8007eb8 <xTaskGetHandle+0xc8>)
 8007e94:	f7ff ff3e 	bl	8007d14 <prvSearchForNameWithinSingleList>
 8007e98:	6138      	str	r0, [r7, #16]
				}
			}
			#endif
		}
		( void ) xTaskResumeAll();
 8007e9a:	f7ff fe8f 	bl	8007bbc <xTaskResumeAll>

		return pxTCB;
 8007e9e:	693b      	ldr	r3, [r7, #16]
	}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3718      	adds	r7, #24
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}
 8007ea8:	20000598 	.word	0x20000598
 8007eac:	20000624 	.word	0x20000624
 8007eb0:	20000628 	.word	0x20000628
 8007eb4:	20000658 	.word	0x20000658
 8007eb8:	20000640 	.word	0x20000640

08007ebc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b086      	sub	sp, #24
 8007ec0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ec6:	4b4f      	ldr	r3, [pc, #316]	@ (8008004 <xTaskIncrementTick+0x148>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	f040 808f 	bne.w	8007fee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ed0:	4b4d      	ldr	r3, [pc, #308]	@ (8008008 <xTaskIncrementTick+0x14c>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ed8:	4a4b      	ldr	r2, [pc, #300]	@ (8008008 <xTaskIncrementTick+0x14c>)
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d121      	bne.n	8007f28 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007ee4:	4b49      	ldr	r3, [pc, #292]	@ (800800c <xTaskIncrementTick+0x150>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00b      	beq.n	8007f06 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	603b      	str	r3, [r7, #0]
}
 8007f00:	bf00      	nop
 8007f02:	bf00      	nop
 8007f04:	e7fd      	b.n	8007f02 <xTaskIncrementTick+0x46>
 8007f06:	4b41      	ldr	r3, [pc, #260]	@ (800800c <xTaskIncrementTick+0x150>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	60fb      	str	r3, [r7, #12]
 8007f0c:	4b40      	ldr	r3, [pc, #256]	@ (8008010 <xTaskIncrementTick+0x154>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a3e      	ldr	r2, [pc, #248]	@ (800800c <xTaskIncrementTick+0x150>)
 8007f12:	6013      	str	r3, [r2, #0]
 8007f14:	4a3e      	ldr	r2, [pc, #248]	@ (8008010 <xTaskIncrementTick+0x154>)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6013      	str	r3, [r2, #0]
 8007f1a:	4b3e      	ldr	r3, [pc, #248]	@ (8008014 <xTaskIncrementTick+0x158>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	4a3c      	ldr	r2, [pc, #240]	@ (8008014 <xTaskIncrementTick+0x158>)
 8007f22:	6013      	str	r3, [r2, #0]
 8007f24:	f000 fb32 	bl	800858c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007f28:	4b3b      	ldr	r3, [pc, #236]	@ (8008018 <xTaskIncrementTick+0x15c>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	693a      	ldr	r2, [r7, #16]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d348      	bcc.n	8007fc4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f32:	4b36      	ldr	r3, [pc, #216]	@ (800800c <xTaskIncrementTick+0x150>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d104      	bne.n	8007f46 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f3c:	4b36      	ldr	r3, [pc, #216]	@ (8008018 <xTaskIncrementTick+0x15c>)
 8007f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f42:	601a      	str	r2, [r3, #0]
					break;
 8007f44:	e03e      	b.n	8007fc4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f46:	4b31      	ldr	r3, [pc, #196]	@ (800800c <xTaskIncrementTick+0x150>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d203      	bcs.n	8007f66 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8008018 <xTaskIncrementTick+0x15c>)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f64:	e02e      	b.n	8007fc4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	3304      	adds	r3, #4
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f7fe fc1a 	bl	80067a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d004      	beq.n	8007f82 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	3318      	adds	r3, #24
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f7fe fc11 	bl	80067a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f86:	2201      	movs	r2, #1
 8007f88:	409a      	lsls	r2, r3
 8007f8a:	4b24      	ldr	r3, [pc, #144]	@ (800801c <xTaskIncrementTick+0x160>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	4a22      	ldr	r2, [pc, #136]	@ (800801c <xTaskIncrementTick+0x160>)
 8007f92:	6013      	str	r3, [r2, #0]
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f98:	4613      	mov	r3, r2
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	4413      	add	r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	4a1f      	ldr	r2, [pc, #124]	@ (8008020 <xTaskIncrementTick+0x164>)
 8007fa2:	441a      	add	r2, r3
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	3304      	adds	r3, #4
 8007fa8:	4619      	mov	r1, r3
 8007faa:	4610      	mov	r0, r2
 8007fac:	f7fe fb9f 	bl	80066ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8008024 <xTaskIncrementTick+0x168>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d3b9      	bcc.n	8007f32 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fc2:	e7b6      	b.n	8007f32 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007fc4:	4b17      	ldr	r3, [pc, #92]	@ (8008024 <xTaskIncrementTick+0x168>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fca:	4915      	ldr	r1, [pc, #84]	@ (8008020 <xTaskIncrementTick+0x164>)
 8007fcc:	4613      	mov	r3, r2
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	4413      	add	r3, r2
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	440b      	add	r3, r1
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d901      	bls.n	8007fe0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007fe0:	4b11      	ldr	r3, [pc, #68]	@ (8008028 <xTaskIncrementTick+0x16c>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d007      	beq.n	8007ff8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	617b      	str	r3, [r7, #20]
 8007fec:	e004      	b.n	8007ff8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007fee:	4b0f      	ldr	r3, [pc, #60]	@ (800802c <xTaskIncrementTick+0x170>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800802c <xTaskIncrementTick+0x170>)
 8007ff6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007ff8:	697b      	ldr	r3, [r7, #20]
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	3718      	adds	r7, #24
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
 8008002:	bf00      	nop
 8008004:	20000694 	.word	0x20000694
 8008008:	20000670 	.word	0x20000670
 800800c:	20000624 	.word	0x20000624
 8008010:	20000628 	.word	0x20000628
 8008014:	20000684 	.word	0x20000684
 8008018:	2000068c 	.word	0x2000068c
 800801c:	20000674 	.word	0x20000674
 8008020:	20000598 	.word	0x20000598
 8008024:	20000594 	.word	0x20000594
 8008028:	20000680 	.word	0x20000680
 800802c:	2000067c 	.word	0x2000067c

08008030 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008030:	b480      	push	{r7}
 8008032:	b087      	sub	sp, #28
 8008034:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008036:	4b29      	ldr	r3, [pc, #164]	@ (80080dc <vTaskSwitchContext+0xac>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d003      	beq.n	8008046 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800803e:	4b28      	ldr	r3, [pc, #160]	@ (80080e0 <vTaskSwitchContext+0xb0>)
 8008040:	2201      	movs	r2, #1
 8008042:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008044:	e045      	b.n	80080d2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008046:	4b26      	ldr	r3, [pc, #152]	@ (80080e0 <vTaskSwitchContext+0xb0>)
 8008048:	2200      	movs	r2, #0
 800804a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800804c:	4b25      	ldr	r3, [pc, #148]	@ (80080e4 <vTaskSwitchContext+0xb4>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	fab3 f383 	clz	r3, r3
 8008058:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800805a:	7afb      	ldrb	r3, [r7, #11]
 800805c:	f1c3 031f 	rsb	r3, r3, #31
 8008060:	617b      	str	r3, [r7, #20]
 8008062:	4921      	ldr	r1, [pc, #132]	@ (80080e8 <vTaskSwitchContext+0xb8>)
 8008064:	697a      	ldr	r2, [r7, #20]
 8008066:	4613      	mov	r3, r2
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	4413      	add	r3, r2
 800806c:	009b      	lsls	r3, r3, #2
 800806e:	440b      	add	r3, r1
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d10b      	bne.n	800808e <vTaskSwitchContext+0x5e>
	__asm volatile
 8008076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807a:	f383 8811 	msr	BASEPRI, r3
 800807e:	f3bf 8f6f 	isb	sy
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	607b      	str	r3, [r7, #4]
}
 8008088:	bf00      	nop
 800808a:	bf00      	nop
 800808c:	e7fd      	b.n	800808a <vTaskSwitchContext+0x5a>
 800808e:	697a      	ldr	r2, [r7, #20]
 8008090:	4613      	mov	r3, r2
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4413      	add	r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	4a13      	ldr	r2, [pc, #76]	@ (80080e8 <vTaskSwitchContext+0xb8>)
 800809a:	4413      	add	r3, r2
 800809c:	613b      	str	r3, [r7, #16]
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	685a      	ldr	r2, [r3, #4]
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	605a      	str	r2, [r3, #4]
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	685a      	ldr	r2, [r3, #4]
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	3308      	adds	r3, #8
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d104      	bne.n	80080be <vTaskSwitchContext+0x8e>
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	685a      	ldr	r2, [r3, #4]
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	605a      	str	r2, [r3, #4]
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	4a09      	ldr	r2, [pc, #36]	@ (80080ec <vTaskSwitchContext+0xbc>)
 80080c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80080c8:	4b08      	ldr	r3, [pc, #32]	@ (80080ec <vTaskSwitchContext+0xbc>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	3354      	adds	r3, #84	@ 0x54
 80080ce:	4a08      	ldr	r2, [pc, #32]	@ (80080f0 <vTaskSwitchContext+0xc0>)
 80080d0:	6013      	str	r3, [r2, #0]
}
 80080d2:	bf00      	nop
 80080d4:	371c      	adds	r7, #28
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bc80      	pop	{r7}
 80080da:	4770      	bx	lr
 80080dc:	20000694 	.word	0x20000694
 80080e0:	20000680 	.word	0x20000680
 80080e4:	20000674 	.word	0x20000674
 80080e8:	20000598 	.word	0x20000598
 80080ec:	20000594 	.word	0x20000594
 80080f0:	20000034 	.word	0x20000034

080080f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d10b      	bne.n	800811c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008108:	f383 8811 	msr	BASEPRI, r3
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f3bf 8f4f 	dsb	sy
 8008114:	60fb      	str	r3, [r7, #12]
}
 8008116:	bf00      	nop
 8008118:	bf00      	nop
 800811a:	e7fd      	b.n	8008118 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800811c:	4b07      	ldr	r3, [pc, #28]	@ (800813c <vTaskPlaceOnEventList+0x48>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	3318      	adds	r3, #24
 8008122:	4619      	mov	r1, r3
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f7fe fb05 	bl	8006734 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800812a:	2101      	movs	r1, #1
 800812c:	6838      	ldr	r0, [r7, #0]
 800812e:	f000 fc0d 	bl	800894c <prvAddCurrentTaskToDelayedList>
}
 8008132:	bf00      	nop
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop
 800813c:	20000594 	.word	0x20000594

08008140 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b086      	sub	sp, #24
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d10b      	bne.n	800816e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815a:	f383 8811 	msr	BASEPRI, r3
 800815e:	f3bf 8f6f 	isb	sy
 8008162:	f3bf 8f4f 	dsb	sy
 8008166:	60fb      	str	r3, [r7, #12]
}
 8008168:	bf00      	nop
 800816a:	bf00      	nop
 800816c:	e7fd      	b.n	800816a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	3318      	adds	r3, #24
 8008172:	4618      	mov	r0, r3
 8008174:	f7fe fb16 	bl	80067a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008178:	4b1d      	ldr	r3, [pc, #116]	@ (80081f0 <xTaskRemoveFromEventList+0xb0>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d11c      	bne.n	80081ba <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	3304      	adds	r3, #4
 8008184:	4618      	mov	r0, r3
 8008186:	f7fe fb0d 	bl	80067a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800818e:	2201      	movs	r2, #1
 8008190:	409a      	lsls	r2, r3
 8008192:	4b18      	ldr	r3, [pc, #96]	@ (80081f4 <xTaskRemoveFromEventList+0xb4>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4313      	orrs	r3, r2
 8008198:	4a16      	ldr	r2, [pc, #88]	@ (80081f4 <xTaskRemoveFromEventList+0xb4>)
 800819a:	6013      	str	r3, [r2, #0]
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081a0:	4613      	mov	r3, r2
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	4a13      	ldr	r2, [pc, #76]	@ (80081f8 <xTaskRemoveFromEventList+0xb8>)
 80081aa:	441a      	add	r2, r3
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	3304      	adds	r3, #4
 80081b0:	4619      	mov	r1, r3
 80081b2:	4610      	mov	r0, r2
 80081b4:	f7fe fa9b 	bl	80066ee <vListInsertEnd>
 80081b8:	e005      	b.n	80081c6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	3318      	adds	r3, #24
 80081be:	4619      	mov	r1, r3
 80081c0:	480e      	ldr	r0, [pc, #56]	@ (80081fc <xTaskRemoveFromEventList+0xbc>)
 80081c2:	f7fe fa94 	bl	80066ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008200 <xTaskRemoveFromEventList+0xc0>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d905      	bls.n	80081e0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80081d4:	2301      	movs	r3, #1
 80081d6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80081d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008204 <xTaskRemoveFromEventList+0xc4>)
 80081da:	2201      	movs	r2, #1
 80081dc:	601a      	str	r2, [r3, #0]
 80081de:	e001      	b.n	80081e4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80081e0:	2300      	movs	r3, #0
 80081e2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80081e4:	697b      	ldr	r3, [r7, #20]
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3718      	adds	r7, #24
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop
 80081f0:	20000694 	.word	0x20000694
 80081f4:	20000674 	.word	0x20000674
 80081f8:	20000598 	.word	0x20000598
 80081fc:	2000062c 	.word	0x2000062c
 8008200:	20000594 	.word	0x20000594
 8008204:	20000680 	.word	0x20000680

08008208 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008210:	4b06      	ldr	r3, [pc, #24]	@ (800822c <vTaskInternalSetTimeOutState+0x24>)
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008218:	4b05      	ldr	r3, [pc, #20]	@ (8008230 <vTaskInternalSetTimeOutState+0x28>)
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	605a      	str	r2, [r3, #4]
}
 8008220:	bf00      	nop
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	bc80      	pop	{r7}
 8008228:	4770      	bx	lr
 800822a:	bf00      	nop
 800822c:	20000684 	.word	0x20000684
 8008230:	20000670 	.word	0x20000670

08008234 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b088      	sub	sp, #32
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d10b      	bne.n	800825c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	613b      	str	r3, [r7, #16]
}
 8008256:	bf00      	nop
 8008258:	bf00      	nop
 800825a:	e7fd      	b.n	8008258 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d10b      	bne.n	800827a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008266:	f383 8811 	msr	BASEPRI, r3
 800826a:	f3bf 8f6f 	isb	sy
 800826e:	f3bf 8f4f 	dsb	sy
 8008272:	60fb      	str	r3, [r7, #12]
}
 8008274:	bf00      	nop
 8008276:	bf00      	nop
 8008278:	e7fd      	b.n	8008276 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800827a:	f000 fcbf 	bl	8008bfc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800827e:	4b1d      	ldr	r3, [pc, #116]	@ (80082f4 <xTaskCheckForTimeOut+0xc0>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	69ba      	ldr	r2, [r7, #24]
 800828a:	1ad3      	subs	r3, r2, r3
 800828c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008296:	d102      	bne.n	800829e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008298:	2300      	movs	r3, #0
 800829a:	61fb      	str	r3, [r7, #28]
 800829c:	e023      	b.n	80082e6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	4b15      	ldr	r3, [pc, #84]	@ (80082f8 <xTaskCheckForTimeOut+0xc4>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d007      	beq.n	80082ba <xTaskCheckForTimeOut+0x86>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	69ba      	ldr	r2, [r7, #24]
 80082b0:	429a      	cmp	r2, r3
 80082b2:	d302      	bcc.n	80082ba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80082b4:	2301      	movs	r3, #1
 80082b6:	61fb      	str	r3, [r7, #28]
 80082b8:	e015      	b.n	80082e6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	697a      	ldr	r2, [r7, #20]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d20b      	bcs.n	80082dc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	1ad2      	subs	r2, r2, r3
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f7ff ff99 	bl	8008208 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80082d6:	2300      	movs	r3, #0
 80082d8:	61fb      	str	r3, [r7, #28]
 80082da:	e004      	b.n	80082e6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	2200      	movs	r2, #0
 80082e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80082e2:	2301      	movs	r3, #1
 80082e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80082e6:	f000 fcb9 	bl	8008c5c <vPortExitCritical>

	return xReturn;
 80082ea:	69fb      	ldr	r3, [r7, #28]
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3720      	adds	r7, #32
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}
 80082f4:	20000670 	.word	0x20000670
 80082f8:	20000684 	.word	0x20000684

080082fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80082fc:	b480      	push	{r7}
 80082fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008300:	4b03      	ldr	r3, [pc, #12]	@ (8008310 <vTaskMissedYield+0x14>)
 8008302:	2201      	movs	r2, #1
 8008304:	601a      	str	r2, [r3, #0]
}
 8008306:	bf00      	nop
 8008308:	46bd      	mov	sp, r7
 800830a:	bc80      	pop	{r7}
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop
 8008310:	20000680 	.word	0x20000680

08008314 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800831c:	f000 f852 	bl	80083c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008320:	4b06      	ldr	r3, [pc, #24]	@ (800833c <prvIdleTask+0x28>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2b01      	cmp	r3, #1
 8008326:	d9f9      	bls.n	800831c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008328:	4b05      	ldr	r3, [pc, #20]	@ (8008340 <prvIdleTask+0x2c>)
 800832a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800832e:	601a      	str	r2, [r3, #0]
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008338:	e7f0      	b.n	800831c <prvIdleTask+0x8>
 800833a:	bf00      	nop
 800833c:	20000598 	.word	0x20000598
 8008340:	e000ed04 	.word	0xe000ed04

08008344 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b082      	sub	sp, #8
 8008348:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800834a:	2300      	movs	r3, #0
 800834c:	607b      	str	r3, [r7, #4]
 800834e:	e00c      	b.n	800836a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	4613      	mov	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	4413      	add	r3, r2
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	4a12      	ldr	r2, [pc, #72]	@ (80083a4 <prvInitialiseTaskLists+0x60>)
 800835c:	4413      	add	r3, r2
 800835e:	4618      	mov	r0, r3
 8008360:	f7fe f99a 	bl	8006698 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	3301      	adds	r3, #1
 8008368:	607b      	str	r3, [r7, #4]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2b04      	cmp	r3, #4
 800836e:	d9ef      	bls.n	8008350 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008370:	480d      	ldr	r0, [pc, #52]	@ (80083a8 <prvInitialiseTaskLists+0x64>)
 8008372:	f7fe f991 	bl	8006698 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008376:	480d      	ldr	r0, [pc, #52]	@ (80083ac <prvInitialiseTaskLists+0x68>)
 8008378:	f7fe f98e 	bl	8006698 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800837c:	480c      	ldr	r0, [pc, #48]	@ (80083b0 <prvInitialiseTaskLists+0x6c>)
 800837e:	f7fe f98b 	bl	8006698 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008382:	480c      	ldr	r0, [pc, #48]	@ (80083b4 <prvInitialiseTaskLists+0x70>)
 8008384:	f7fe f988 	bl	8006698 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008388:	480b      	ldr	r0, [pc, #44]	@ (80083b8 <prvInitialiseTaskLists+0x74>)
 800838a:	f7fe f985 	bl	8006698 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800838e:	4b0b      	ldr	r3, [pc, #44]	@ (80083bc <prvInitialiseTaskLists+0x78>)
 8008390:	4a05      	ldr	r2, [pc, #20]	@ (80083a8 <prvInitialiseTaskLists+0x64>)
 8008392:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008394:	4b0a      	ldr	r3, [pc, #40]	@ (80083c0 <prvInitialiseTaskLists+0x7c>)
 8008396:	4a05      	ldr	r2, [pc, #20]	@ (80083ac <prvInitialiseTaskLists+0x68>)
 8008398:	601a      	str	r2, [r3, #0]
}
 800839a:	bf00      	nop
 800839c:	3708      	adds	r7, #8
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	20000598 	.word	0x20000598
 80083a8:	200005fc 	.word	0x200005fc
 80083ac:	20000610 	.word	0x20000610
 80083b0:	2000062c 	.word	0x2000062c
 80083b4:	20000640 	.word	0x20000640
 80083b8:	20000658 	.word	0x20000658
 80083bc:	20000624 	.word	0x20000624
 80083c0:	20000628 	.word	0x20000628

080083c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b082      	sub	sp, #8
 80083c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083ca:	e019      	b.n	8008400 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80083cc:	f000 fc16 	bl	8008bfc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083d0:	4b10      	ldr	r3, [pc, #64]	@ (8008414 <prvCheckTasksWaitingTermination+0x50>)
 80083d2:	68db      	ldr	r3, [r3, #12]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	3304      	adds	r3, #4
 80083dc:	4618      	mov	r0, r3
 80083de:	f7fe f9e1 	bl	80067a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80083e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008418 <prvCheckTasksWaitingTermination+0x54>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	3b01      	subs	r3, #1
 80083e8:	4a0b      	ldr	r2, [pc, #44]	@ (8008418 <prvCheckTasksWaitingTermination+0x54>)
 80083ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80083ec:	4b0b      	ldr	r3, [pc, #44]	@ (800841c <prvCheckTasksWaitingTermination+0x58>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	3b01      	subs	r3, #1
 80083f2:	4a0a      	ldr	r2, [pc, #40]	@ (800841c <prvCheckTasksWaitingTermination+0x58>)
 80083f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80083f6:	f000 fc31 	bl	8008c5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f891 	bl	8008522 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008400:	4b06      	ldr	r3, [pc, #24]	@ (800841c <prvCheckTasksWaitingTermination+0x58>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d1e1      	bne.n	80083cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008408:	bf00      	nop
 800840a:	bf00      	nop
 800840c:	3708      	adds	r7, #8
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	20000640 	.word	0x20000640
 8008418:	2000066c 	.word	0x2000066c
 800841c:	20000654 	.word	0x20000654

08008420 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8008420:	b580      	push	{r7, lr}
 8008422:	b086      	sub	sp, #24
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
 800842c:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d102      	bne.n	800843a <vTaskGetInfo+0x1a>
 8008434:	4b2c      	ldr	r3, [pc, #176]	@ (80084e8 <vTaskGetInfo+0xc8>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	e000      	b.n	800843c <vTaskGetInfo+0x1c>
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	697a      	ldr	r2, [r7, #20]
 8008442:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	615a      	str	r2, [r3, #20]
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
		}
		#else
		{
			pxTaskStatus->ulRunTimeCounter = 0;
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	2200      	movs	r2, #0
 8008472:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8008474:	78fb      	ldrb	r3, [r7, #3]
 8008476:	2b05      	cmp	r3, #5
 8008478:	d01a      	beq.n	80084b0 <vTaskGetInfo+0x90>
		{
			if( pxTCB == pxCurrentTCB )
 800847a:	4b1b      	ldr	r3, [pc, #108]	@ (80084e8 <vTaskGetInfo+0xc8>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	697a      	ldr	r2, [r7, #20]
 8008480:	429a      	cmp	r2, r3
 8008482:	d103      	bne.n	800848c <vTaskGetInfo+0x6c>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	2200      	movs	r2, #0
 8008488:	731a      	strb	r2, [r3, #12]
 800848a:	e018      	b.n	80084be <vTaskGetInfo+0x9e>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	78fa      	ldrb	r2, [r7, #3]
 8008490:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8008492:	78fb      	ldrb	r3, [r7, #3]
 8008494:	2b03      	cmp	r3, #3
 8008496:	d112      	bne.n	80084be <vTaskGetInfo+0x9e>
					{
						vTaskSuspendAll();
 8008498:	f7ff fb82 	bl	8007ba0 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d002      	beq.n	80084aa <vTaskGetInfo+0x8a>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	2202      	movs	r2, #2
 80084a8:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 80084aa:	f7ff fb87 	bl	8007bbc <xTaskResumeAll>
 80084ae:	e006      	b.n	80084be <vTaskGetInfo+0x9e>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 80084b0:	6978      	ldr	r0, [r7, #20]
 80084b2:	f7ff faa3 	bl	80079fc <eTaskGetState>
 80084b6:	4603      	mov	r3, r0
 80084b8:	461a      	mov	r2, r3
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d009      	beq.n	80084d8 <vTaskGetInfo+0xb8>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084c8:	4618      	mov	r0, r3
 80084ca:	f000 f80f 	bl	80084ec <prvTaskCheckFreeStackSpace>
 80084ce:	4603      	mov	r3, r0
 80084d0:	461a      	mov	r2, r3
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 80084d6:	e002      	b.n	80084de <vTaskGetInfo+0xbe>
			pxTaskStatus->usStackHighWaterMark = 0;
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	2200      	movs	r2, #0
 80084dc:	841a      	strh	r2, [r3, #32]
	}
 80084de:	bf00      	nop
 80084e0:	3718      	adds	r7, #24
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
 80084e6:	bf00      	nop
 80084e8:	20000594 	.word	0x20000594

080084ec <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80084ec:	b480      	push	{r7}
 80084ee:	b085      	sub	sp, #20
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80084f4:	2300      	movs	r3, #0
 80084f6:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80084f8:	e005      	b.n	8008506 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	3301      	adds	r3, #1
 80084fe:	607b      	str	r3, [r7, #4]
			ulCount++;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	3301      	adds	r3, #1
 8008504:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	2ba5      	cmp	r3, #165	@ 0xa5
 800850c:	d0f5      	beq.n	80084fa <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	089b      	lsrs	r3, r3, #2
 8008512:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	b29b      	uxth	r3, r3
	}
 8008518:	4618      	mov	r0, r3
 800851a:	3714      	adds	r7, #20
 800851c:	46bd      	mov	sp, r7
 800851e:	bc80      	pop	{r7}
 8008520:	4770      	bx	lr

08008522 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008522:	b580      	push	{r7, lr}
 8008524:	b084      	sub	sp, #16
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	3354      	adds	r3, #84	@ 0x54
 800852e:	4618      	mov	r0, r3
 8008530:	f000 ff22 	bl	8009378 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800853a:	2b00      	cmp	r3, #0
 800853c:	d108      	bne.n	8008550 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008542:	4618      	mov	r0, r3
 8008544:	f000 fd2a 	bl	8008f9c <vPortFree>
				vPortFree( pxTCB );
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 fd27 	bl	8008f9c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800854e:	e019      	b.n	8008584 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008556:	2b01      	cmp	r3, #1
 8008558:	d103      	bne.n	8008562 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 fd1e 	bl	8008f9c <vPortFree>
	}
 8008560:	e010      	b.n	8008584 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008568:	2b02      	cmp	r3, #2
 800856a:	d00b      	beq.n	8008584 <prvDeleteTCB+0x62>
	__asm volatile
 800856c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008570:	f383 8811 	msr	BASEPRI, r3
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	60fb      	str	r3, [r7, #12]
}
 800857e:	bf00      	nop
 8008580:	bf00      	nop
 8008582:	e7fd      	b.n	8008580 <prvDeleteTCB+0x5e>
	}
 8008584:	bf00      	nop
 8008586:	3710      	adds	r7, #16
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008592:	4b0c      	ldr	r3, [pc, #48]	@ (80085c4 <prvResetNextTaskUnblockTime+0x38>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d104      	bne.n	80085a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800859c:	4b0a      	ldr	r3, [pc, #40]	@ (80085c8 <prvResetNextTaskUnblockTime+0x3c>)
 800859e:	f04f 32ff 	mov.w	r2, #4294967295
 80085a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80085a4:	e008      	b.n	80085b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085a6:	4b07      	ldr	r3, [pc, #28]	@ (80085c4 <prvResetNextTaskUnblockTime+0x38>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	68db      	ldr	r3, [r3, #12]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	4a04      	ldr	r2, [pc, #16]	@ (80085c8 <prvResetNextTaskUnblockTime+0x3c>)
 80085b6:	6013      	str	r3, [r2, #0]
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	bc80      	pop	{r7}
 80085c0:	4770      	bx	lr
 80085c2:	bf00      	nop
 80085c4:	20000624 	.word	0x20000624
 80085c8:	2000068c 	.word	0x2000068c

080085cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80085d2:	4b0b      	ldr	r3, [pc, #44]	@ (8008600 <xTaskGetSchedulerState+0x34>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d102      	bne.n	80085e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80085da:	2301      	movs	r3, #1
 80085dc:	607b      	str	r3, [r7, #4]
 80085de:	e008      	b.n	80085f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085e0:	4b08      	ldr	r3, [pc, #32]	@ (8008604 <xTaskGetSchedulerState+0x38>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d102      	bne.n	80085ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80085e8:	2302      	movs	r3, #2
 80085ea:	607b      	str	r3, [r7, #4]
 80085ec:	e001      	b.n	80085f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80085ee:	2300      	movs	r3, #0
 80085f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80085f2:	687b      	ldr	r3, [r7, #4]
	}
 80085f4:	4618      	mov	r0, r3
 80085f6:	370c      	adds	r7, #12
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bc80      	pop	{r7}
 80085fc:	4770      	bx	lr
 80085fe:	bf00      	nop
 8008600:	20000678 	.word	0x20000678
 8008604:	20000694 	.word	0x20000694

08008608 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008614:	2300      	movs	r3, #0
 8008616:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d05e      	beq.n	80086dc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008622:	4b31      	ldr	r3, [pc, #196]	@ (80086e8 <xTaskPriorityInherit+0xe0>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008628:	429a      	cmp	r2, r3
 800862a:	d24e      	bcs.n	80086ca <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	699b      	ldr	r3, [r3, #24]
 8008630:	2b00      	cmp	r3, #0
 8008632:	db06      	blt.n	8008642 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008634:	4b2c      	ldr	r3, [pc, #176]	@ (80086e8 <xTaskPriorityInherit+0xe0>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800863a:	f1c3 0205 	rsb	r2, r3, #5
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	6959      	ldr	r1, [r3, #20]
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800864a:	4613      	mov	r3, r2
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	4413      	add	r3, r2
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	4a26      	ldr	r2, [pc, #152]	@ (80086ec <xTaskPriorityInherit+0xe4>)
 8008654:	4413      	add	r3, r2
 8008656:	4299      	cmp	r1, r3
 8008658:	d12f      	bne.n	80086ba <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	3304      	adds	r3, #4
 800865e:	4618      	mov	r0, r3
 8008660:	f7fe f8a0 	bl	80067a4 <uxListRemove>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d10a      	bne.n	8008680 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866e:	2201      	movs	r2, #1
 8008670:	fa02 f303 	lsl.w	r3, r2, r3
 8008674:	43da      	mvns	r2, r3
 8008676:	4b1e      	ldr	r3, [pc, #120]	@ (80086f0 <xTaskPriorityInherit+0xe8>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4013      	ands	r3, r2
 800867c:	4a1c      	ldr	r2, [pc, #112]	@ (80086f0 <xTaskPriorityInherit+0xe8>)
 800867e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008680:	4b19      	ldr	r3, [pc, #100]	@ (80086e8 <xTaskPriorityInherit+0xe0>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800868e:	2201      	movs	r2, #1
 8008690:	409a      	lsls	r2, r3
 8008692:	4b17      	ldr	r3, [pc, #92]	@ (80086f0 <xTaskPriorityInherit+0xe8>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4313      	orrs	r3, r2
 8008698:	4a15      	ldr	r2, [pc, #84]	@ (80086f0 <xTaskPriorityInherit+0xe8>)
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086a0:	4613      	mov	r3, r2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	4413      	add	r3, r2
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	4a10      	ldr	r2, [pc, #64]	@ (80086ec <xTaskPriorityInherit+0xe4>)
 80086aa:	441a      	add	r2, r3
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	3304      	adds	r3, #4
 80086b0:	4619      	mov	r1, r3
 80086b2:	4610      	mov	r0, r2
 80086b4:	f7fe f81b 	bl	80066ee <vListInsertEnd>
 80086b8:	e004      	b.n	80086c4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80086ba:	4b0b      	ldr	r3, [pc, #44]	@ (80086e8 <xTaskPriorityInherit+0xe0>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80086c4:	2301      	movs	r3, #1
 80086c6:	60fb      	str	r3, [r7, #12]
 80086c8:	e008      	b.n	80086dc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80086ce:	4b06      	ldr	r3, [pc, #24]	@ (80086e8 <xTaskPriorityInherit+0xe0>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d201      	bcs.n	80086dc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80086d8:	2301      	movs	r3, #1
 80086da:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80086dc:	68fb      	ldr	r3, [r7, #12]
	}
 80086de:	4618      	mov	r0, r3
 80086e0:	3710      	adds	r7, #16
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
 80086e6:	bf00      	nop
 80086e8:	20000594 	.word	0x20000594
 80086ec:	20000598 	.word	0x20000598
 80086f0:	20000674 	.word	0x20000674

080086f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b086      	sub	sp, #24
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008700:	2300      	movs	r3, #0
 8008702:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d070      	beq.n	80087ec <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800870a:	4b3b      	ldr	r3, [pc, #236]	@ (80087f8 <xTaskPriorityDisinherit+0x104>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	693a      	ldr	r2, [r7, #16]
 8008710:	429a      	cmp	r2, r3
 8008712:	d00b      	beq.n	800872c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008718:	f383 8811 	msr	BASEPRI, r3
 800871c:	f3bf 8f6f 	isb	sy
 8008720:	f3bf 8f4f 	dsb	sy
 8008724:	60fb      	str	r3, [r7, #12]
}
 8008726:	bf00      	nop
 8008728:	bf00      	nop
 800872a:	e7fd      	b.n	8008728 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008730:	2b00      	cmp	r3, #0
 8008732:	d10b      	bne.n	800874c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008738:	f383 8811 	msr	BASEPRI, r3
 800873c:	f3bf 8f6f 	isb	sy
 8008740:	f3bf 8f4f 	dsb	sy
 8008744:	60bb      	str	r3, [r7, #8]
}
 8008746:	bf00      	nop
 8008748:	bf00      	nop
 800874a:	e7fd      	b.n	8008748 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008750:	1e5a      	subs	r2, r3, #1
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800875e:	429a      	cmp	r2, r3
 8008760:	d044      	beq.n	80087ec <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008766:	2b00      	cmp	r3, #0
 8008768:	d140      	bne.n	80087ec <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	3304      	adds	r3, #4
 800876e:	4618      	mov	r0, r3
 8008770:	f7fe f818 	bl	80067a4 <uxListRemove>
 8008774:	4603      	mov	r3, r0
 8008776:	2b00      	cmp	r3, #0
 8008778:	d115      	bne.n	80087a6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800877e:	491f      	ldr	r1, [pc, #124]	@ (80087fc <xTaskPriorityDisinherit+0x108>)
 8008780:	4613      	mov	r3, r2
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	4413      	add	r3, r2
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	440b      	add	r3, r1
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d10a      	bne.n	80087a6 <xTaskPriorityDisinherit+0xb2>
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008794:	2201      	movs	r2, #1
 8008796:	fa02 f303 	lsl.w	r3, r2, r3
 800879a:	43da      	mvns	r2, r3
 800879c:	4b18      	ldr	r3, [pc, #96]	@ (8008800 <xTaskPriorityDisinherit+0x10c>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4013      	ands	r3, r2
 80087a2:	4a17      	ldr	r2, [pc, #92]	@ (8008800 <xTaskPriorityDisinherit+0x10c>)
 80087a4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087b2:	f1c3 0205 	rsb	r2, r3, #5
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087be:	2201      	movs	r2, #1
 80087c0:	409a      	lsls	r2, r3
 80087c2:	4b0f      	ldr	r3, [pc, #60]	@ (8008800 <xTaskPriorityDisinherit+0x10c>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	4a0d      	ldr	r2, [pc, #52]	@ (8008800 <xTaskPriorityDisinherit+0x10c>)
 80087ca:	6013      	str	r3, [r2, #0]
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087d0:	4613      	mov	r3, r2
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	4413      	add	r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	4a08      	ldr	r2, [pc, #32]	@ (80087fc <xTaskPriorityDisinherit+0x108>)
 80087da:	441a      	add	r2, r3
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	3304      	adds	r3, #4
 80087e0:	4619      	mov	r1, r3
 80087e2:	4610      	mov	r0, r2
 80087e4:	f7fd ff83 	bl	80066ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80087e8:	2301      	movs	r3, #1
 80087ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80087ec:	697b      	ldr	r3, [r7, #20]
	}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3718      	adds	r7, #24
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	20000594 	.word	0x20000594
 80087fc:	20000598 	.word	0x20000598
 8008800:	20000674 	.word	0x20000674

08008804 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008804:	b580      	push	{r7, lr}
 8008806:	b088      	sub	sp, #32
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008812:	2301      	movs	r3, #1
 8008814:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d079      	beq.n	8008910 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800881c:	69bb      	ldr	r3, [r7, #24]
 800881e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008820:	2b00      	cmp	r3, #0
 8008822:	d10b      	bne.n	800883c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008828:	f383 8811 	msr	BASEPRI, r3
 800882c:	f3bf 8f6f 	isb	sy
 8008830:	f3bf 8f4f 	dsb	sy
 8008834:	60fb      	str	r3, [r7, #12]
}
 8008836:	bf00      	nop
 8008838:	bf00      	nop
 800883a:	e7fd      	b.n	8008838 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800883c:	69bb      	ldr	r3, [r7, #24]
 800883e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008840:	683a      	ldr	r2, [r7, #0]
 8008842:	429a      	cmp	r2, r3
 8008844:	d902      	bls.n	800884c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	61fb      	str	r3, [r7, #28]
 800884a:	e002      	b.n	8008852 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800884c:	69bb      	ldr	r3, [r7, #24]
 800884e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008850:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008856:	69fa      	ldr	r2, [r7, #28]
 8008858:	429a      	cmp	r2, r3
 800885a:	d059      	beq.n	8008910 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008860:	697a      	ldr	r2, [r7, #20]
 8008862:	429a      	cmp	r2, r3
 8008864:	d154      	bne.n	8008910 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008866:	4b2c      	ldr	r3, [pc, #176]	@ (8008918 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	69ba      	ldr	r2, [r7, #24]
 800886c:	429a      	cmp	r2, r3
 800886e:	d10b      	bne.n	8008888 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008874:	f383 8811 	msr	BASEPRI, r3
 8008878:	f3bf 8f6f 	isb	sy
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	60bb      	str	r3, [r7, #8]
}
 8008882:	bf00      	nop
 8008884:	bf00      	nop
 8008886:	e7fd      	b.n	8008884 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008888:	69bb      	ldr	r3, [r7, #24]
 800888a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800888c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	69fa      	ldr	r2, [r7, #28]
 8008892:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008894:	69bb      	ldr	r3, [r7, #24]
 8008896:	699b      	ldr	r3, [r3, #24]
 8008898:	2b00      	cmp	r3, #0
 800889a:	db04      	blt.n	80088a6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	f1c3 0205 	rsb	r2, r3, #5
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	6959      	ldr	r1, [r3, #20]
 80088aa:	693a      	ldr	r2, [r7, #16]
 80088ac:	4613      	mov	r3, r2
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	4413      	add	r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	4a19      	ldr	r2, [pc, #100]	@ (800891c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80088b6:	4413      	add	r3, r2
 80088b8:	4299      	cmp	r1, r3
 80088ba:	d129      	bne.n	8008910 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088bc:	69bb      	ldr	r3, [r7, #24]
 80088be:	3304      	adds	r3, #4
 80088c0:	4618      	mov	r0, r3
 80088c2:	f7fd ff6f 	bl	80067a4 <uxListRemove>
 80088c6:	4603      	mov	r3, r0
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d10a      	bne.n	80088e2 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80088cc:	69bb      	ldr	r3, [r7, #24]
 80088ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d0:	2201      	movs	r2, #1
 80088d2:	fa02 f303 	lsl.w	r3, r2, r3
 80088d6:	43da      	mvns	r2, r3
 80088d8:	4b11      	ldr	r3, [pc, #68]	@ (8008920 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4013      	ands	r3, r2
 80088de:	4a10      	ldr	r2, [pc, #64]	@ (8008920 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80088e0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e6:	2201      	movs	r2, #1
 80088e8:	409a      	lsls	r2, r3
 80088ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008920 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	4a0b      	ldr	r2, [pc, #44]	@ (8008920 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80088f2:	6013      	str	r3, [r2, #0]
 80088f4:	69bb      	ldr	r3, [r7, #24]
 80088f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088f8:	4613      	mov	r3, r2
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	4413      	add	r3, r2
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	4a06      	ldr	r2, [pc, #24]	@ (800891c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008902:	441a      	add	r2, r3
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	3304      	adds	r3, #4
 8008908:	4619      	mov	r1, r3
 800890a:	4610      	mov	r0, r2
 800890c:	f7fd feef 	bl	80066ee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008910:	bf00      	nop
 8008912:	3720      	adds	r7, #32
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}
 8008918:	20000594 	.word	0x20000594
 800891c:	20000598 	.word	0x20000598
 8008920:	20000674 	.word	0x20000674

08008924 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008924:	b480      	push	{r7}
 8008926:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008928:	4b07      	ldr	r3, [pc, #28]	@ (8008948 <pvTaskIncrementMutexHeldCount+0x24>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d004      	beq.n	800893a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008930:	4b05      	ldr	r3, [pc, #20]	@ (8008948 <pvTaskIncrementMutexHeldCount+0x24>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008936:	3201      	adds	r2, #1
 8008938:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800893a:	4b03      	ldr	r3, [pc, #12]	@ (8008948 <pvTaskIncrementMutexHeldCount+0x24>)
 800893c:	681b      	ldr	r3, [r3, #0]
	}
 800893e:	4618      	mov	r0, r3
 8008940:	46bd      	mov	sp, r7
 8008942:	bc80      	pop	{r7}
 8008944:	4770      	bx	lr
 8008946:	bf00      	nop
 8008948:	20000594 	.word	0x20000594

0800894c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008956:	4b29      	ldr	r3, [pc, #164]	@ (80089fc <prvAddCurrentTaskToDelayedList+0xb0>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800895c:	4b28      	ldr	r3, [pc, #160]	@ (8008a00 <prvAddCurrentTaskToDelayedList+0xb4>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	3304      	adds	r3, #4
 8008962:	4618      	mov	r0, r3
 8008964:	f7fd ff1e 	bl	80067a4 <uxListRemove>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d10b      	bne.n	8008986 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800896e:	4b24      	ldr	r3, [pc, #144]	@ (8008a00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008974:	2201      	movs	r2, #1
 8008976:	fa02 f303 	lsl.w	r3, r2, r3
 800897a:	43da      	mvns	r2, r3
 800897c:	4b21      	ldr	r3, [pc, #132]	@ (8008a04 <prvAddCurrentTaskToDelayedList+0xb8>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4013      	ands	r3, r2
 8008982:	4a20      	ldr	r2, [pc, #128]	@ (8008a04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008984:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800898c:	d10a      	bne.n	80089a4 <prvAddCurrentTaskToDelayedList+0x58>
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d007      	beq.n	80089a4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008994:	4b1a      	ldr	r3, [pc, #104]	@ (8008a00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3304      	adds	r3, #4
 800899a:	4619      	mov	r1, r3
 800899c:	481a      	ldr	r0, [pc, #104]	@ (8008a08 <prvAddCurrentTaskToDelayedList+0xbc>)
 800899e:	f7fd fea6 	bl	80066ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80089a2:	e026      	b.n	80089f2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4413      	add	r3, r2
 80089aa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80089ac:	4b14      	ldr	r3, [pc, #80]	@ (8008a00 <prvAddCurrentTaskToDelayedList+0xb4>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80089b4:	68ba      	ldr	r2, [r7, #8]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d209      	bcs.n	80089d0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089bc:	4b13      	ldr	r3, [pc, #76]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0xc0>)
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	4b0f      	ldr	r3, [pc, #60]	@ (8008a00 <prvAddCurrentTaskToDelayedList+0xb4>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3304      	adds	r3, #4
 80089c6:	4619      	mov	r1, r3
 80089c8:	4610      	mov	r0, r2
 80089ca:	f7fd feb3 	bl	8006734 <vListInsert>
}
 80089ce:	e010      	b.n	80089f2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089d0:	4b0f      	ldr	r3, [pc, #60]	@ (8008a10 <prvAddCurrentTaskToDelayedList+0xc4>)
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	4b0a      	ldr	r3, [pc, #40]	@ (8008a00 <prvAddCurrentTaskToDelayedList+0xb4>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	3304      	adds	r3, #4
 80089da:	4619      	mov	r1, r3
 80089dc:	4610      	mov	r0, r2
 80089de:	f7fd fea9 	bl	8006734 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80089e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008a14 <prvAddCurrentTaskToDelayedList+0xc8>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68ba      	ldr	r2, [r7, #8]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d202      	bcs.n	80089f2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80089ec:	4a09      	ldr	r2, [pc, #36]	@ (8008a14 <prvAddCurrentTaskToDelayedList+0xc8>)
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	6013      	str	r3, [r2, #0]
}
 80089f2:	bf00      	nop
 80089f4:	3710      	adds	r7, #16
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	20000670 	.word	0x20000670
 8008a00:	20000594 	.word	0x20000594
 8008a04:	20000674 	.word	0x20000674
 8008a08:	20000658 	.word	0x20000658
 8008a0c:	20000628 	.word	0x20000628
 8008a10:	20000624 	.word	0x20000624
 8008a14:	2000068c 	.word	0x2000068c

08008a18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	3b04      	subs	r3, #4
 8008a28:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008a30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	3b04      	subs	r3, #4
 8008a36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	f023 0201 	bic.w	r2, r3, #1
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	3b04      	subs	r3, #4
 8008a46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a48:	4a08      	ldr	r2, [pc, #32]	@ (8008a6c <pxPortInitialiseStack+0x54>)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	3b14      	subs	r3, #20
 8008a52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a54:	687a      	ldr	r2, [r7, #4]
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	3b20      	subs	r3, #32
 8008a5e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a60:	68fb      	ldr	r3, [r7, #12]
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3714      	adds	r7, #20
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bc80      	pop	{r7}
 8008a6a:	4770      	bx	lr
 8008a6c:	08008a71 	.word	0x08008a71

08008a70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a70:	b480      	push	{r7}
 8008a72:	b085      	sub	sp, #20
 8008a74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008a76:	2300      	movs	r3, #0
 8008a78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a7a:	4b12      	ldr	r3, [pc, #72]	@ (8008ac4 <prvTaskExitError+0x54>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a82:	d00b      	beq.n	8008a9c <prvTaskExitError+0x2c>
	__asm volatile
 8008a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a88:	f383 8811 	msr	BASEPRI, r3
 8008a8c:	f3bf 8f6f 	isb	sy
 8008a90:	f3bf 8f4f 	dsb	sy
 8008a94:	60fb      	str	r3, [r7, #12]
}
 8008a96:	bf00      	nop
 8008a98:	bf00      	nop
 8008a9a:	e7fd      	b.n	8008a98 <prvTaskExitError+0x28>
	__asm volatile
 8008a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa0:	f383 8811 	msr	BASEPRI, r3
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	f3bf 8f4f 	dsb	sy
 8008aac:	60bb      	str	r3, [r7, #8]
}
 8008aae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008ab0:	bf00      	nop
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d0fc      	beq.n	8008ab2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ab8:	bf00      	nop
 8008aba:	bf00      	nop
 8008abc:	3714      	adds	r7, #20
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bc80      	pop	{r7}
 8008ac2:	4770      	bx	lr
 8008ac4:	20000030 	.word	0x20000030
	...

08008ad0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ad0:	4b07      	ldr	r3, [pc, #28]	@ (8008af0 <pxCurrentTCBConst2>)
 8008ad2:	6819      	ldr	r1, [r3, #0]
 8008ad4:	6808      	ldr	r0, [r1, #0]
 8008ad6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008ada:	f380 8809 	msr	PSP, r0
 8008ade:	f3bf 8f6f 	isb	sy
 8008ae2:	f04f 0000 	mov.w	r0, #0
 8008ae6:	f380 8811 	msr	BASEPRI, r0
 8008aea:	f04e 0e0d 	orr.w	lr, lr, #13
 8008aee:	4770      	bx	lr

08008af0 <pxCurrentTCBConst2>:
 8008af0:	20000594 	.word	0x20000594
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008af4:	bf00      	nop
 8008af6:	bf00      	nop

08008af8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008af8:	4806      	ldr	r0, [pc, #24]	@ (8008b14 <prvPortStartFirstTask+0x1c>)
 8008afa:	6800      	ldr	r0, [r0, #0]
 8008afc:	6800      	ldr	r0, [r0, #0]
 8008afe:	f380 8808 	msr	MSP, r0
 8008b02:	b662      	cpsie	i
 8008b04:	b661      	cpsie	f
 8008b06:	f3bf 8f4f 	dsb	sy
 8008b0a:	f3bf 8f6f 	isb	sy
 8008b0e:	df00      	svc	0
 8008b10:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b12:	bf00      	nop
 8008b14:	e000ed08 	.word	0xe000ed08

08008b18 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008b1e:	4b32      	ldr	r3, [pc, #200]	@ (8008be8 <xPortStartScheduler+0xd0>)
 8008b20:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	22ff      	movs	r2, #255	@ 0xff
 8008b2e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	781b      	ldrb	r3, [r3, #0]
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008b38:	78fb      	ldrb	r3, [r7, #3]
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008b40:	b2da      	uxtb	r2, r3
 8008b42:	4b2a      	ldr	r3, [pc, #168]	@ (8008bec <xPortStartScheduler+0xd4>)
 8008b44:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008b46:	4b2a      	ldr	r3, [pc, #168]	@ (8008bf0 <xPortStartScheduler+0xd8>)
 8008b48:	2207      	movs	r2, #7
 8008b4a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b4c:	e009      	b.n	8008b62 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008b4e:	4b28      	ldr	r3, [pc, #160]	@ (8008bf0 <xPortStartScheduler+0xd8>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	3b01      	subs	r3, #1
 8008b54:	4a26      	ldr	r2, [pc, #152]	@ (8008bf0 <xPortStartScheduler+0xd8>)
 8008b56:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b58:	78fb      	ldrb	r3, [r7, #3]
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	005b      	lsls	r3, r3, #1
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b62:	78fb      	ldrb	r3, [r7, #3]
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b6a:	2b80      	cmp	r3, #128	@ 0x80
 8008b6c:	d0ef      	beq.n	8008b4e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b6e:	4b20      	ldr	r3, [pc, #128]	@ (8008bf0 <xPortStartScheduler+0xd8>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f1c3 0307 	rsb	r3, r3, #7
 8008b76:	2b04      	cmp	r3, #4
 8008b78:	d00b      	beq.n	8008b92 <xPortStartScheduler+0x7a>
	__asm volatile
 8008b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b7e:	f383 8811 	msr	BASEPRI, r3
 8008b82:	f3bf 8f6f 	isb	sy
 8008b86:	f3bf 8f4f 	dsb	sy
 8008b8a:	60bb      	str	r3, [r7, #8]
}
 8008b8c:	bf00      	nop
 8008b8e:	bf00      	nop
 8008b90:	e7fd      	b.n	8008b8e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008b92:	4b17      	ldr	r3, [pc, #92]	@ (8008bf0 <xPortStartScheduler+0xd8>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	021b      	lsls	r3, r3, #8
 8008b98:	4a15      	ldr	r2, [pc, #84]	@ (8008bf0 <xPortStartScheduler+0xd8>)
 8008b9a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008b9c:	4b14      	ldr	r3, [pc, #80]	@ (8008bf0 <xPortStartScheduler+0xd8>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ba4:	4a12      	ldr	r2, [pc, #72]	@ (8008bf0 <xPortStartScheduler+0xd8>)
 8008ba6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	b2da      	uxtb	r2, r3
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008bb0:	4b10      	ldr	r3, [pc, #64]	@ (8008bf4 <xPortStartScheduler+0xdc>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a0f      	ldr	r2, [pc, #60]	@ (8008bf4 <xPortStartScheduler+0xdc>)
 8008bb6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008bba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8008bf4 <xPortStartScheduler+0xdc>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8008bf4 <xPortStartScheduler+0xdc>)
 8008bc2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008bc6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008bc8:	f000 f8b8 	bl	8008d3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8008bf8 <xPortStartScheduler+0xe0>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008bd2:	f7ff ff91 	bl	8008af8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008bd6:	f7ff fa2b 	bl	8008030 <vTaskSwitchContext>
	prvTaskExitError();
 8008bda:	f7ff ff49 	bl	8008a70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}
 8008be8:	e000e400 	.word	0xe000e400
 8008bec:	20000698 	.word	0x20000698
 8008bf0:	2000069c 	.word	0x2000069c
 8008bf4:	e000ed20 	.word	0xe000ed20
 8008bf8:	20000030 	.word	0x20000030

08008bfc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
	__asm volatile
 8008c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c06:	f383 8811 	msr	BASEPRI, r3
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	f3bf 8f4f 	dsb	sy
 8008c12:	607b      	str	r3, [r7, #4]
}
 8008c14:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008c16:	4b0f      	ldr	r3, [pc, #60]	@ (8008c54 <vPortEnterCritical+0x58>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8008c54 <vPortEnterCritical+0x58>)
 8008c1e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008c20:	4b0c      	ldr	r3, [pc, #48]	@ (8008c54 <vPortEnterCritical+0x58>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d110      	bne.n	8008c4a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008c28:	4b0b      	ldr	r3, [pc, #44]	@ (8008c58 <vPortEnterCritical+0x5c>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00b      	beq.n	8008c4a <vPortEnterCritical+0x4e>
	__asm volatile
 8008c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c36:	f383 8811 	msr	BASEPRI, r3
 8008c3a:	f3bf 8f6f 	isb	sy
 8008c3e:	f3bf 8f4f 	dsb	sy
 8008c42:	603b      	str	r3, [r7, #0]
}
 8008c44:	bf00      	nop
 8008c46:	bf00      	nop
 8008c48:	e7fd      	b.n	8008c46 <vPortEnterCritical+0x4a>
	}
}
 8008c4a:	bf00      	nop
 8008c4c:	370c      	adds	r7, #12
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bc80      	pop	{r7}
 8008c52:	4770      	bx	lr
 8008c54:	20000030 	.word	0x20000030
 8008c58:	e000ed04 	.word	0xe000ed04

08008c5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c62:	4b12      	ldr	r3, [pc, #72]	@ (8008cac <vPortExitCritical+0x50>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d10b      	bne.n	8008c82 <vPortExitCritical+0x26>
	__asm volatile
 8008c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c6e:	f383 8811 	msr	BASEPRI, r3
 8008c72:	f3bf 8f6f 	isb	sy
 8008c76:	f3bf 8f4f 	dsb	sy
 8008c7a:	607b      	str	r3, [r7, #4]
}
 8008c7c:	bf00      	nop
 8008c7e:	bf00      	nop
 8008c80:	e7fd      	b.n	8008c7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008c82:	4b0a      	ldr	r3, [pc, #40]	@ (8008cac <vPortExitCritical+0x50>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	3b01      	subs	r3, #1
 8008c88:	4a08      	ldr	r2, [pc, #32]	@ (8008cac <vPortExitCritical+0x50>)
 8008c8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c8c:	4b07      	ldr	r3, [pc, #28]	@ (8008cac <vPortExitCritical+0x50>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d105      	bne.n	8008ca0 <vPortExitCritical+0x44>
 8008c94:	2300      	movs	r3, #0
 8008c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	f383 8811 	msr	BASEPRI, r3
}
 8008c9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008ca0:	bf00      	nop
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bc80      	pop	{r7}
 8008ca8:	4770      	bx	lr
 8008caa:	bf00      	nop
 8008cac:	20000030 	.word	0x20000030

08008cb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008cb0:	f3ef 8009 	mrs	r0, PSP
 8008cb4:	f3bf 8f6f 	isb	sy
 8008cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8008cf0 <pxCurrentTCBConst>)
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008cc0:	6010      	str	r0, [r2, #0]
 8008cc2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008cc6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008cca:	f380 8811 	msr	BASEPRI, r0
 8008cce:	f7ff f9af 	bl	8008030 <vTaskSwitchContext>
 8008cd2:	f04f 0000 	mov.w	r0, #0
 8008cd6:	f380 8811 	msr	BASEPRI, r0
 8008cda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008cde:	6819      	ldr	r1, [r3, #0]
 8008ce0:	6808      	ldr	r0, [r1, #0]
 8008ce2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008ce6:	f380 8809 	msr	PSP, r0
 8008cea:	f3bf 8f6f 	isb	sy
 8008cee:	4770      	bx	lr

08008cf0 <pxCurrentTCBConst>:
 8008cf0:	20000594 	.word	0x20000594
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008cf4:	bf00      	nop
 8008cf6:	bf00      	nop

08008cf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b082      	sub	sp, #8
 8008cfc:	af00      	add	r7, sp, #0
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d02:	f383 8811 	msr	BASEPRI, r3
 8008d06:	f3bf 8f6f 	isb	sy
 8008d0a:	f3bf 8f4f 	dsb	sy
 8008d0e:	607b      	str	r3, [r7, #4]
}
 8008d10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008d12:	f7ff f8d3 	bl	8007ebc <xTaskIncrementTick>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d003      	beq.n	8008d24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d1c:	4b06      	ldr	r3, [pc, #24]	@ (8008d38 <xPortSysTickHandler+0x40>)
 8008d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d22:	601a      	str	r2, [r3, #0]
 8008d24:	2300      	movs	r3, #0
 8008d26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	f383 8811 	msr	BASEPRI, r3
}
 8008d2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008d30:	bf00      	nop
 8008d32:	3708      	adds	r7, #8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	e000ed04 	.word	0xe000ed04

08008d3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008d40:	4b0a      	ldr	r3, [pc, #40]	@ (8008d6c <vPortSetupTimerInterrupt+0x30>)
 8008d42:	2200      	movs	r2, #0
 8008d44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008d46:	4b0a      	ldr	r3, [pc, #40]	@ (8008d70 <vPortSetupTimerInterrupt+0x34>)
 8008d48:	2200      	movs	r2, #0
 8008d4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008d4c:	4b09      	ldr	r3, [pc, #36]	@ (8008d74 <vPortSetupTimerInterrupt+0x38>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a09      	ldr	r2, [pc, #36]	@ (8008d78 <vPortSetupTimerInterrupt+0x3c>)
 8008d52:	fba2 2303 	umull	r2, r3, r2, r3
 8008d56:	099b      	lsrs	r3, r3, #6
 8008d58:	4a08      	ldr	r2, [pc, #32]	@ (8008d7c <vPortSetupTimerInterrupt+0x40>)
 8008d5a:	3b01      	subs	r3, #1
 8008d5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d5e:	4b03      	ldr	r3, [pc, #12]	@ (8008d6c <vPortSetupTimerInterrupt+0x30>)
 8008d60:	2207      	movs	r2, #7
 8008d62:	601a      	str	r2, [r3, #0]
}
 8008d64:	bf00      	nop
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bc80      	pop	{r7}
 8008d6a:	4770      	bx	lr
 8008d6c:	e000e010 	.word	0xe000e010
 8008d70:	e000e018 	.word	0xe000e018
 8008d74:	20000000 	.word	0x20000000
 8008d78:	10624dd3 	.word	0x10624dd3
 8008d7c:	e000e014 	.word	0xe000e014

08008d80 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d80:	b480      	push	{r7}
 8008d82:	b085      	sub	sp, #20
 8008d84:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d86:	f3ef 8305 	mrs	r3, IPSR
 8008d8a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2b0f      	cmp	r3, #15
 8008d90:	d915      	bls.n	8008dbe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d92:	4a17      	ldr	r2, [pc, #92]	@ (8008df0 <vPortValidateInterruptPriority+0x70>)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4413      	add	r3, r2
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d9c:	4b15      	ldr	r3, [pc, #84]	@ (8008df4 <vPortValidateInterruptPriority+0x74>)
 8008d9e:	781b      	ldrb	r3, [r3, #0]
 8008da0:	7afa      	ldrb	r2, [r7, #11]
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d20b      	bcs.n	8008dbe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008daa:	f383 8811 	msr	BASEPRI, r3
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	f3bf 8f4f 	dsb	sy
 8008db6:	607b      	str	r3, [r7, #4]
}
 8008db8:	bf00      	nop
 8008dba:	bf00      	nop
 8008dbc:	e7fd      	b.n	8008dba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8008df8 <vPortValidateInterruptPriority+0x78>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8008dfc <vPortValidateInterruptPriority+0x7c>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d90b      	bls.n	8008de6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd2:	f383 8811 	msr	BASEPRI, r3
 8008dd6:	f3bf 8f6f 	isb	sy
 8008dda:	f3bf 8f4f 	dsb	sy
 8008dde:	603b      	str	r3, [r7, #0]
}
 8008de0:	bf00      	nop
 8008de2:	bf00      	nop
 8008de4:	e7fd      	b.n	8008de2 <vPortValidateInterruptPriority+0x62>
	}
 8008de6:	bf00      	nop
 8008de8:	3714      	adds	r7, #20
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bc80      	pop	{r7}
 8008dee:	4770      	bx	lr
 8008df0:	e000e3f0 	.word	0xe000e3f0
 8008df4:	20000698 	.word	0x20000698
 8008df8:	e000ed0c 	.word	0xe000ed0c
 8008dfc:	2000069c 	.word	0x2000069c

08008e00 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b08a      	sub	sp, #40	@ 0x28
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008e0c:	f7fe fec8 	bl	8007ba0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008e10:	4b5c      	ldr	r3, [pc, #368]	@ (8008f84 <pvPortMalloc+0x184>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d101      	bne.n	8008e1c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008e18:	f000 f92e 	bl	8009078 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008e1c:	4b5a      	ldr	r3, [pc, #360]	@ (8008f88 <pvPortMalloc+0x188>)
 8008e1e:	681a      	ldr	r2, [r3, #0]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	4013      	ands	r3, r2
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	f040 8095 	bne.w	8008f54 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d01e      	beq.n	8008e6e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008e30:	2208      	movs	r2, #8
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	4413      	add	r3, r2
 8008e36:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f003 0307 	and.w	r3, r3, #7
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d015      	beq.n	8008e6e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f023 0307 	bic.w	r3, r3, #7
 8008e48:	3308      	adds	r3, #8
 8008e4a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f003 0307 	and.w	r3, r3, #7
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d00b      	beq.n	8008e6e <pvPortMalloc+0x6e>
	__asm volatile
 8008e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e5a:	f383 8811 	msr	BASEPRI, r3
 8008e5e:	f3bf 8f6f 	isb	sy
 8008e62:	f3bf 8f4f 	dsb	sy
 8008e66:	617b      	str	r3, [r7, #20]
}
 8008e68:	bf00      	nop
 8008e6a:	bf00      	nop
 8008e6c:	e7fd      	b.n	8008e6a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d06f      	beq.n	8008f54 <pvPortMalloc+0x154>
 8008e74:	4b45      	ldr	r3, [pc, #276]	@ (8008f8c <pvPortMalloc+0x18c>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d86a      	bhi.n	8008f54 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e7e:	4b44      	ldr	r3, [pc, #272]	@ (8008f90 <pvPortMalloc+0x190>)
 8008e80:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e82:	4b43      	ldr	r3, [pc, #268]	@ (8008f90 <pvPortMalloc+0x190>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e88:	e004      	b.n	8008e94 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d903      	bls.n	8008ea6 <pvPortMalloc+0xa6>
 8008e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1f1      	bne.n	8008e8a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008ea6:	4b37      	ldr	r3, [pc, #220]	@ (8008f84 <pvPortMalloc+0x184>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d051      	beq.n	8008f54 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008eb0:	6a3b      	ldr	r3, [r7, #32]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	2208      	movs	r2, #8
 8008eb6:	4413      	add	r3, r2
 8008eb8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ebc:	681a      	ldr	r2, [r3, #0]
 8008ebe:	6a3b      	ldr	r3, [r7, #32]
 8008ec0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec4:	685a      	ldr	r2, [r3, #4]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	1ad2      	subs	r2, r2, r3
 8008eca:	2308      	movs	r3, #8
 8008ecc:	005b      	lsls	r3, r3, #1
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d920      	bls.n	8008f14 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008eda:	69bb      	ldr	r3, [r7, #24]
 8008edc:	f003 0307 	and.w	r3, r3, #7
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d00b      	beq.n	8008efc <pvPortMalloc+0xfc>
	__asm volatile
 8008ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee8:	f383 8811 	msr	BASEPRI, r3
 8008eec:	f3bf 8f6f 	isb	sy
 8008ef0:	f3bf 8f4f 	dsb	sy
 8008ef4:	613b      	str	r3, [r7, #16]
}
 8008ef6:	bf00      	nop
 8008ef8:	bf00      	nop
 8008efa:	e7fd      	b.n	8008ef8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efe:	685a      	ldr	r2, [r3, #4]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	1ad2      	subs	r2, r2, r3
 8008f04:	69bb      	ldr	r3, [r7, #24]
 8008f06:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008f0e:	69b8      	ldr	r0, [r7, #24]
 8008f10:	f000 f914 	bl	800913c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008f14:	4b1d      	ldr	r3, [pc, #116]	@ (8008f8c <pvPortMalloc+0x18c>)
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	1ad3      	subs	r3, r2, r3
 8008f1e:	4a1b      	ldr	r2, [pc, #108]	@ (8008f8c <pvPortMalloc+0x18c>)
 8008f20:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008f22:	4b1a      	ldr	r3, [pc, #104]	@ (8008f8c <pvPortMalloc+0x18c>)
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	4b1b      	ldr	r3, [pc, #108]	@ (8008f94 <pvPortMalloc+0x194>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d203      	bcs.n	8008f36 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008f2e:	4b17      	ldr	r3, [pc, #92]	@ (8008f8c <pvPortMalloc+0x18c>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	4a18      	ldr	r2, [pc, #96]	@ (8008f94 <pvPortMalloc+0x194>)
 8008f34:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f38:	685a      	ldr	r2, [r3, #4]
 8008f3a:	4b13      	ldr	r3, [pc, #76]	@ (8008f88 <pvPortMalloc+0x188>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	431a      	orrs	r2, r3
 8008f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f42:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f46:	2200      	movs	r2, #0
 8008f48:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008f4a:	4b13      	ldr	r3, [pc, #76]	@ (8008f98 <pvPortMalloc+0x198>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	4a11      	ldr	r2, [pc, #68]	@ (8008f98 <pvPortMalloc+0x198>)
 8008f52:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f54:	f7fe fe32 	bl	8007bbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	f003 0307 	and.w	r3, r3, #7
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00b      	beq.n	8008f7a <pvPortMalloc+0x17a>
	__asm volatile
 8008f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f66:	f383 8811 	msr	BASEPRI, r3
 8008f6a:	f3bf 8f6f 	isb	sy
 8008f6e:	f3bf 8f4f 	dsb	sy
 8008f72:	60fb      	str	r3, [r7, #12]
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop
 8008f78:	e7fd      	b.n	8008f76 <pvPortMalloc+0x176>
	return pvReturn;
 8008f7a:	69fb      	ldr	r3, [r7, #28]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3728      	adds	r7, #40	@ 0x28
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}
 8008f84:	200025e8 	.word	0x200025e8
 8008f88:	200025fc 	.word	0x200025fc
 8008f8c:	200025ec 	.word	0x200025ec
 8008f90:	200025e0 	.word	0x200025e0
 8008f94:	200025f0 	.word	0x200025f0
 8008f98:	200025f4 	.word	0x200025f4

08008f9c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b086      	sub	sp, #24
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d04f      	beq.n	800904e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008fae:	2308      	movs	r3, #8
 8008fb0:	425b      	negs	r3, r3
 8008fb2:	697a      	ldr	r2, [r7, #20]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	685a      	ldr	r2, [r3, #4]
 8008fc0:	4b25      	ldr	r3, [pc, #148]	@ (8009058 <vPortFree+0xbc>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4013      	ands	r3, r2
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d10b      	bne.n	8008fe2 <vPortFree+0x46>
	__asm volatile
 8008fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fce:	f383 8811 	msr	BASEPRI, r3
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	f3bf 8f4f 	dsb	sy
 8008fda:	60fb      	str	r3, [r7, #12]
}
 8008fdc:	bf00      	nop
 8008fde:	bf00      	nop
 8008fe0:	e7fd      	b.n	8008fde <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00b      	beq.n	8009002 <vPortFree+0x66>
	__asm volatile
 8008fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fee:	f383 8811 	msr	BASEPRI, r3
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	60bb      	str	r3, [r7, #8]
}
 8008ffc:	bf00      	nop
 8008ffe:	bf00      	nop
 8009000:	e7fd      	b.n	8008ffe <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	685a      	ldr	r2, [r3, #4]
 8009006:	4b14      	ldr	r3, [pc, #80]	@ (8009058 <vPortFree+0xbc>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4013      	ands	r3, r2
 800900c:	2b00      	cmp	r3, #0
 800900e:	d01e      	beq.n	800904e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d11a      	bne.n	800904e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	685a      	ldr	r2, [r3, #4]
 800901c:	4b0e      	ldr	r3, [pc, #56]	@ (8009058 <vPortFree+0xbc>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	43db      	mvns	r3, r3
 8009022:	401a      	ands	r2, r3
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009028:	f7fe fdba 	bl	8007ba0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	685a      	ldr	r2, [r3, #4]
 8009030:	4b0a      	ldr	r3, [pc, #40]	@ (800905c <vPortFree+0xc0>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4413      	add	r3, r2
 8009036:	4a09      	ldr	r2, [pc, #36]	@ (800905c <vPortFree+0xc0>)
 8009038:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800903a:	6938      	ldr	r0, [r7, #16]
 800903c:	f000 f87e 	bl	800913c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009040:	4b07      	ldr	r3, [pc, #28]	@ (8009060 <vPortFree+0xc4>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	3301      	adds	r3, #1
 8009046:	4a06      	ldr	r2, [pc, #24]	@ (8009060 <vPortFree+0xc4>)
 8009048:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800904a:	f7fe fdb7 	bl	8007bbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800904e:	bf00      	nop
 8009050:	3718      	adds	r7, #24
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	200025fc 	.word	0x200025fc
 800905c:	200025ec 	.word	0x200025ec
 8009060:	200025f8 	.word	0x200025f8

08009064 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8009064:	b480      	push	{r7}
 8009066:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8009068:	4b02      	ldr	r3, [pc, #8]	@ (8009074 <xPortGetFreeHeapSize+0x10>)
 800906a:	681b      	ldr	r3, [r3, #0]
}
 800906c:	4618      	mov	r0, r3
 800906e:	46bd      	mov	sp, r7
 8009070:	bc80      	pop	{r7}
 8009072:	4770      	bx	lr
 8009074:	200025ec 	.word	0x200025ec

08009078 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009078:	b480      	push	{r7}
 800907a:	b085      	sub	sp, #20
 800907c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800907e:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8009082:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009084:	4b27      	ldr	r3, [pc, #156]	@ (8009124 <prvHeapInit+0xac>)
 8009086:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f003 0307 	and.w	r3, r3, #7
 800908e:	2b00      	cmp	r3, #0
 8009090:	d00c      	beq.n	80090ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	3307      	adds	r3, #7
 8009096:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f023 0307 	bic.w	r3, r3, #7
 800909e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80090a0:	68ba      	ldr	r2, [r7, #8]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	1ad3      	subs	r3, r2, r3
 80090a6:	4a1f      	ldr	r2, [pc, #124]	@ (8009124 <prvHeapInit+0xac>)
 80090a8:	4413      	add	r3, r2
 80090aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80090b0:	4a1d      	ldr	r2, [pc, #116]	@ (8009128 <prvHeapInit+0xb0>)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80090b6:	4b1c      	ldr	r3, [pc, #112]	@ (8009128 <prvHeapInit+0xb0>)
 80090b8:	2200      	movs	r2, #0
 80090ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	68ba      	ldr	r2, [r7, #8]
 80090c0:	4413      	add	r3, r2
 80090c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80090c4:	2208      	movs	r2, #8
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	1a9b      	subs	r3, r3, r2
 80090ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f023 0307 	bic.w	r3, r3, #7
 80090d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	4a15      	ldr	r2, [pc, #84]	@ (800912c <prvHeapInit+0xb4>)
 80090d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80090da:	4b14      	ldr	r3, [pc, #80]	@ (800912c <prvHeapInit+0xb4>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	2200      	movs	r2, #0
 80090e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80090e2:	4b12      	ldr	r3, [pc, #72]	@ (800912c <prvHeapInit+0xb4>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	2200      	movs	r2, #0
 80090e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	68fa      	ldr	r2, [r7, #12]
 80090f2:	1ad2      	subs	r2, r2, r3
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80090f8:	4b0c      	ldr	r3, [pc, #48]	@ (800912c <prvHeapInit+0xb4>)
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	4a0a      	ldr	r2, [pc, #40]	@ (8009130 <prvHeapInit+0xb8>)
 8009106:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	4a09      	ldr	r2, [pc, #36]	@ (8009134 <prvHeapInit+0xbc>)
 800910e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009110:	4b09      	ldr	r3, [pc, #36]	@ (8009138 <prvHeapInit+0xc0>)
 8009112:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009116:	601a      	str	r2, [r3, #0]
}
 8009118:	bf00      	nop
 800911a:	3714      	adds	r7, #20
 800911c:	46bd      	mov	sp, r7
 800911e:	bc80      	pop	{r7}
 8009120:	4770      	bx	lr
 8009122:	bf00      	nop
 8009124:	200006a0 	.word	0x200006a0
 8009128:	200025e0 	.word	0x200025e0
 800912c:	200025e8 	.word	0x200025e8
 8009130:	200025f0 	.word	0x200025f0
 8009134:	200025ec 	.word	0x200025ec
 8009138:	200025fc 	.word	0x200025fc

0800913c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800913c:	b480      	push	{r7}
 800913e:	b085      	sub	sp, #20
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009144:	4b27      	ldr	r3, [pc, #156]	@ (80091e4 <prvInsertBlockIntoFreeList+0xa8>)
 8009146:	60fb      	str	r3, [r7, #12]
 8009148:	e002      	b.n	8009150 <prvInsertBlockIntoFreeList+0x14>
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	60fb      	str	r3, [r7, #12]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	429a      	cmp	r2, r3
 8009158:	d8f7      	bhi.n	800914a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	4413      	add	r3, r2
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	429a      	cmp	r2, r3
 800916a:	d108      	bne.n	800917e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	685a      	ldr	r2, [r3, #4]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	441a      	add	r2, r3
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	68ba      	ldr	r2, [r7, #8]
 8009188:	441a      	add	r2, r3
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	429a      	cmp	r2, r3
 8009190:	d118      	bne.n	80091c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	4b14      	ldr	r3, [pc, #80]	@ (80091e8 <prvInsertBlockIntoFreeList+0xac>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	429a      	cmp	r2, r3
 800919c:	d00d      	beq.n	80091ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	685a      	ldr	r2, [r3, #4]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	441a      	add	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	601a      	str	r2, [r3, #0]
 80091b8:	e008      	b.n	80091cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80091ba:	4b0b      	ldr	r3, [pc, #44]	@ (80091e8 <prvInsertBlockIntoFreeList+0xac>)
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	601a      	str	r2, [r3, #0]
 80091c2:	e003      	b.n	80091cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80091cc:	68fa      	ldr	r2, [r7, #12]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d002      	beq.n	80091da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091da:	bf00      	nop
 80091dc:	3714      	adds	r7, #20
 80091de:	46bd      	mov	sp, r7
 80091e0:	bc80      	pop	{r7}
 80091e2:	4770      	bx	lr
 80091e4:	200025e0 	.word	0x200025e0
 80091e8:	200025e8 	.word	0x200025e8

080091ec <_strtol_l.constprop.0>:
 80091ec:	2b24      	cmp	r3, #36	@ 0x24
 80091ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091f2:	4686      	mov	lr, r0
 80091f4:	4690      	mov	r8, r2
 80091f6:	d801      	bhi.n	80091fc <_strtol_l.constprop.0+0x10>
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d106      	bne.n	800920a <_strtol_l.constprop.0+0x1e>
 80091fc:	f000 f912 	bl	8009424 <__errno>
 8009200:	2316      	movs	r3, #22
 8009202:	6003      	str	r3, [r0, #0]
 8009204:	2000      	movs	r0, #0
 8009206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800920a:	460d      	mov	r5, r1
 800920c:	4833      	ldr	r0, [pc, #204]	@ (80092dc <_strtol_l.constprop.0+0xf0>)
 800920e:	462a      	mov	r2, r5
 8009210:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009214:	5d06      	ldrb	r6, [r0, r4]
 8009216:	f016 0608 	ands.w	r6, r6, #8
 800921a:	d1f8      	bne.n	800920e <_strtol_l.constprop.0+0x22>
 800921c:	2c2d      	cmp	r4, #45	@ 0x2d
 800921e:	d12d      	bne.n	800927c <_strtol_l.constprop.0+0x90>
 8009220:	2601      	movs	r6, #1
 8009222:	782c      	ldrb	r4, [r5, #0]
 8009224:	1c95      	adds	r5, r2, #2
 8009226:	f033 0210 	bics.w	r2, r3, #16
 800922a:	d109      	bne.n	8009240 <_strtol_l.constprop.0+0x54>
 800922c:	2c30      	cmp	r4, #48	@ 0x30
 800922e:	d12a      	bne.n	8009286 <_strtol_l.constprop.0+0x9a>
 8009230:	782a      	ldrb	r2, [r5, #0]
 8009232:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009236:	2a58      	cmp	r2, #88	@ 0x58
 8009238:	d125      	bne.n	8009286 <_strtol_l.constprop.0+0x9a>
 800923a:	2310      	movs	r3, #16
 800923c:	786c      	ldrb	r4, [r5, #1]
 800923e:	3502      	adds	r5, #2
 8009240:	2200      	movs	r2, #0
 8009242:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009246:	f10c 3cff 	add.w	ip, ip, #4294967295
 800924a:	fbbc f9f3 	udiv	r9, ip, r3
 800924e:	4610      	mov	r0, r2
 8009250:	fb03 ca19 	mls	sl, r3, r9, ip
 8009254:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009258:	2f09      	cmp	r7, #9
 800925a:	d81b      	bhi.n	8009294 <_strtol_l.constprop.0+0xa8>
 800925c:	463c      	mov	r4, r7
 800925e:	42a3      	cmp	r3, r4
 8009260:	dd27      	ble.n	80092b2 <_strtol_l.constprop.0+0xc6>
 8009262:	1c57      	adds	r7, r2, #1
 8009264:	d007      	beq.n	8009276 <_strtol_l.constprop.0+0x8a>
 8009266:	4581      	cmp	r9, r0
 8009268:	d320      	bcc.n	80092ac <_strtol_l.constprop.0+0xc0>
 800926a:	d101      	bne.n	8009270 <_strtol_l.constprop.0+0x84>
 800926c:	45a2      	cmp	sl, r4
 800926e:	db1d      	blt.n	80092ac <_strtol_l.constprop.0+0xc0>
 8009270:	2201      	movs	r2, #1
 8009272:	fb00 4003 	mla	r0, r0, r3, r4
 8009276:	f815 4b01 	ldrb.w	r4, [r5], #1
 800927a:	e7eb      	b.n	8009254 <_strtol_l.constprop.0+0x68>
 800927c:	2c2b      	cmp	r4, #43	@ 0x2b
 800927e:	bf04      	itt	eq
 8009280:	782c      	ldrbeq	r4, [r5, #0]
 8009282:	1c95      	addeq	r5, r2, #2
 8009284:	e7cf      	b.n	8009226 <_strtol_l.constprop.0+0x3a>
 8009286:	2b00      	cmp	r3, #0
 8009288:	d1da      	bne.n	8009240 <_strtol_l.constprop.0+0x54>
 800928a:	2c30      	cmp	r4, #48	@ 0x30
 800928c:	bf0c      	ite	eq
 800928e:	2308      	moveq	r3, #8
 8009290:	230a      	movne	r3, #10
 8009292:	e7d5      	b.n	8009240 <_strtol_l.constprop.0+0x54>
 8009294:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009298:	2f19      	cmp	r7, #25
 800929a:	d801      	bhi.n	80092a0 <_strtol_l.constprop.0+0xb4>
 800929c:	3c37      	subs	r4, #55	@ 0x37
 800929e:	e7de      	b.n	800925e <_strtol_l.constprop.0+0x72>
 80092a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80092a4:	2f19      	cmp	r7, #25
 80092a6:	d804      	bhi.n	80092b2 <_strtol_l.constprop.0+0xc6>
 80092a8:	3c57      	subs	r4, #87	@ 0x57
 80092aa:	e7d8      	b.n	800925e <_strtol_l.constprop.0+0x72>
 80092ac:	f04f 32ff 	mov.w	r2, #4294967295
 80092b0:	e7e1      	b.n	8009276 <_strtol_l.constprop.0+0x8a>
 80092b2:	1c53      	adds	r3, r2, #1
 80092b4:	d108      	bne.n	80092c8 <_strtol_l.constprop.0+0xdc>
 80092b6:	2322      	movs	r3, #34	@ 0x22
 80092b8:	4660      	mov	r0, ip
 80092ba:	f8ce 3000 	str.w	r3, [lr]
 80092be:	f1b8 0f00 	cmp.w	r8, #0
 80092c2:	d0a0      	beq.n	8009206 <_strtol_l.constprop.0+0x1a>
 80092c4:	1e69      	subs	r1, r5, #1
 80092c6:	e006      	b.n	80092d6 <_strtol_l.constprop.0+0xea>
 80092c8:	b106      	cbz	r6, 80092cc <_strtol_l.constprop.0+0xe0>
 80092ca:	4240      	negs	r0, r0
 80092cc:	f1b8 0f00 	cmp.w	r8, #0
 80092d0:	d099      	beq.n	8009206 <_strtol_l.constprop.0+0x1a>
 80092d2:	2a00      	cmp	r2, #0
 80092d4:	d1f6      	bne.n	80092c4 <_strtol_l.constprop.0+0xd8>
 80092d6:	f8c8 1000 	str.w	r1, [r8]
 80092da:	e794      	b.n	8009206 <_strtol_l.constprop.0+0x1a>
 80092dc:	0800a1f5 	.word	0x0800a1f5

080092e0 <strtol>:
 80092e0:	4613      	mov	r3, r2
 80092e2:	460a      	mov	r2, r1
 80092e4:	4601      	mov	r1, r0
 80092e6:	4802      	ldr	r0, [pc, #8]	@ (80092f0 <strtol+0x10>)
 80092e8:	6800      	ldr	r0, [r0, #0]
 80092ea:	f7ff bf7f 	b.w	80091ec <_strtol_l.constprop.0>
 80092ee:	bf00      	nop
 80092f0:	20000034 	.word	0x20000034

080092f4 <siprintf>:
 80092f4:	b40e      	push	{r1, r2, r3}
 80092f6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80092fa:	b500      	push	{lr}
 80092fc:	b09c      	sub	sp, #112	@ 0x70
 80092fe:	ab1d      	add	r3, sp, #116	@ 0x74
 8009300:	9002      	str	r0, [sp, #8]
 8009302:	9006      	str	r0, [sp, #24]
 8009304:	9107      	str	r1, [sp, #28]
 8009306:	9104      	str	r1, [sp, #16]
 8009308:	4808      	ldr	r0, [pc, #32]	@ (800932c <siprintf+0x38>)
 800930a:	4909      	ldr	r1, [pc, #36]	@ (8009330 <siprintf+0x3c>)
 800930c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009310:	9105      	str	r1, [sp, #20]
 8009312:	6800      	ldr	r0, [r0, #0]
 8009314:	a902      	add	r1, sp, #8
 8009316:	9301      	str	r3, [sp, #4]
 8009318:	f000 fa10 	bl	800973c <_svfiprintf_r>
 800931c:	2200      	movs	r2, #0
 800931e:	9b02      	ldr	r3, [sp, #8]
 8009320:	701a      	strb	r2, [r3, #0]
 8009322:	b01c      	add	sp, #112	@ 0x70
 8009324:	f85d eb04 	ldr.w	lr, [sp], #4
 8009328:	b003      	add	sp, #12
 800932a:	4770      	bx	lr
 800932c:	20000034 	.word	0x20000034
 8009330:	ffff0208 	.word	0xffff0208

08009334 <memmove>:
 8009334:	4288      	cmp	r0, r1
 8009336:	b510      	push	{r4, lr}
 8009338:	eb01 0402 	add.w	r4, r1, r2
 800933c:	d902      	bls.n	8009344 <memmove+0x10>
 800933e:	4284      	cmp	r4, r0
 8009340:	4623      	mov	r3, r4
 8009342:	d807      	bhi.n	8009354 <memmove+0x20>
 8009344:	1e43      	subs	r3, r0, #1
 8009346:	42a1      	cmp	r1, r4
 8009348:	d008      	beq.n	800935c <memmove+0x28>
 800934a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800934e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009352:	e7f8      	b.n	8009346 <memmove+0x12>
 8009354:	4601      	mov	r1, r0
 8009356:	4402      	add	r2, r0
 8009358:	428a      	cmp	r2, r1
 800935a:	d100      	bne.n	800935e <memmove+0x2a>
 800935c:	bd10      	pop	{r4, pc}
 800935e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009366:	e7f7      	b.n	8009358 <memmove+0x24>

08009368 <memset>:
 8009368:	4603      	mov	r3, r0
 800936a:	4402      	add	r2, r0
 800936c:	4293      	cmp	r3, r2
 800936e:	d100      	bne.n	8009372 <memset+0xa>
 8009370:	4770      	bx	lr
 8009372:	f803 1b01 	strb.w	r1, [r3], #1
 8009376:	e7f9      	b.n	800936c <memset+0x4>

08009378 <_reclaim_reent>:
 8009378:	4b29      	ldr	r3, [pc, #164]	@ (8009420 <_reclaim_reent+0xa8>)
 800937a:	b570      	push	{r4, r5, r6, lr}
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	4604      	mov	r4, r0
 8009380:	4283      	cmp	r3, r0
 8009382:	d04b      	beq.n	800941c <_reclaim_reent+0xa4>
 8009384:	69c3      	ldr	r3, [r0, #28]
 8009386:	b1ab      	cbz	r3, 80093b4 <_reclaim_reent+0x3c>
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	b16b      	cbz	r3, 80093a8 <_reclaim_reent+0x30>
 800938c:	2500      	movs	r5, #0
 800938e:	69e3      	ldr	r3, [r4, #28]
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	5959      	ldr	r1, [r3, r5]
 8009394:	2900      	cmp	r1, #0
 8009396:	d13b      	bne.n	8009410 <_reclaim_reent+0x98>
 8009398:	3504      	adds	r5, #4
 800939a:	2d80      	cmp	r5, #128	@ 0x80
 800939c:	d1f7      	bne.n	800938e <_reclaim_reent+0x16>
 800939e:	69e3      	ldr	r3, [r4, #28]
 80093a0:	4620      	mov	r0, r4
 80093a2:	68d9      	ldr	r1, [r3, #12]
 80093a4:	f000 f878 	bl	8009498 <_free_r>
 80093a8:	69e3      	ldr	r3, [r4, #28]
 80093aa:	6819      	ldr	r1, [r3, #0]
 80093ac:	b111      	cbz	r1, 80093b4 <_reclaim_reent+0x3c>
 80093ae:	4620      	mov	r0, r4
 80093b0:	f000 f872 	bl	8009498 <_free_r>
 80093b4:	6961      	ldr	r1, [r4, #20]
 80093b6:	b111      	cbz	r1, 80093be <_reclaim_reent+0x46>
 80093b8:	4620      	mov	r0, r4
 80093ba:	f000 f86d 	bl	8009498 <_free_r>
 80093be:	69e1      	ldr	r1, [r4, #28]
 80093c0:	b111      	cbz	r1, 80093c8 <_reclaim_reent+0x50>
 80093c2:	4620      	mov	r0, r4
 80093c4:	f000 f868 	bl	8009498 <_free_r>
 80093c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80093ca:	b111      	cbz	r1, 80093d2 <_reclaim_reent+0x5a>
 80093cc:	4620      	mov	r0, r4
 80093ce:	f000 f863 	bl	8009498 <_free_r>
 80093d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093d4:	b111      	cbz	r1, 80093dc <_reclaim_reent+0x64>
 80093d6:	4620      	mov	r0, r4
 80093d8:	f000 f85e 	bl	8009498 <_free_r>
 80093dc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80093de:	b111      	cbz	r1, 80093e6 <_reclaim_reent+0x6e>
 80093e0:	4620      	mov	r0, r4
 80093e2:	f000 f859 	bl	8009498 <_free_r>
 80093e6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80093e8:	b111      	cbz	r1, 80093f0 <_reclaim_reent+0x78>
 80093ea:	4620      	mov	r0, r4
 80093ec:	f000 f854 	bl	8009498 <_free_r>
 80093f0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80093f2:	b111      	cbz	r1, 80093fa <_reclaim_reent+0x82>
 80093f4:	4620      	mov	r0, r4
 80093f6:	f000 f84f 	bl	8009498 <_free_r>
 80093fa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80093fc:	b111      	cbz	r1, 8009404 <_reclaim_reent+0x8c>
 80093fe:	4620      	mov	r0, r4
 8009400:	f000 f84a 	bl	8009498 <_free_r>
 8009404:	6a23      	ldr	r3, [r4, #32]
 8009406:	b14b      	cbz	r3, 800941c <_reclaim_reent+0xa4>
 8009408:	4620      	mov	r0, r4
 800940a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800940e:	4718      	bx	r3
 8009410:	680e      	ldr	r6, [r1, #0]
 8009412:	4620      	mov	r0, r4
 8009414:	f000 f840 	bl	8009498 <_free_r>
 8009418:	4631      	mov	r1, r6
 800941a:	e7bb      	b.n	8009394 <_reclaim_reent+0x1c>
 800941c:	bd70      	pop	{r4, r5, r6, pc}
 800941e:	bf00      	nop
 8009420:	20000034 	.word	0x20000034

08009424 <__errno>:
 8009424:	4b01      	ldr	r3, [pc, #4]	@ (800942c <__errno+0x8>)
 8009426:	6818      	ldr	r0, [r3, #0]
 8009428:	4770      	bx	lr
 800942a:	bf00      	nop
 800942c:	20000034 	.word	0x20000034

08009430 <__libc_init_array>:
 8009430:	b570      	push	{r4, r5, r6, lr}
 8009432:	2600      	movs	r6, #0
 8009434:	4d0c      	ldr	r5, [pc, #48]	@ (8009468 <__libc_init_array+0x38>)
 8009436:	4c0d      	ldr	r4, [pc, #52]	@ (800946c <__libc_init_array+0x3c>)
 8009438:	1b64      	subs	r4, r4, r5
 800943a:	10a4      	asrs	r4, r4, #2
 800943c:	42a6      	cmp	r6, r4
 800943e:	d109      	bne.n	8009454 <__libc_init_array+0x24>
 8009440:	f000 fc5e 	bl	8009d00 <_init>
 8009444:	2600      	movs	r6, #0
 8009446:	4d0a      	ldr	r5, [pc, #40]	@ (8009470 <__libc_init_array+0x40>)
 8009448:	4c0a      	ldr	r4, [pc, #40]	@ (8009474 <__libc_init_array+0x44>)
 800944a:	1b64      	subs	r4, r4, r5
 800944c:	10a4      	asrs	r4, r4, #2
 800944e:	42a6      	cmp	r6, r4
 8009450:	d105      	bne.n	800945e <__libc_init_array+0x2e>
 8009452:	bd70      	pop	{r4, r5, r6, pc}
 8009454:	f855 3b04 	ldr.w	r3, [r5], #4
 8009458:	4798      	blx	r3
 800945a:	3601      	adds	r6, #1
 800945c:	e7ee      	b.n	800943c <__libc_init_array+0xc>
 800945e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009462:	4798      	blx	r3
 8009464:	3601      	adds	r6, #1
 8009466:	e7f2      	b.n	800944e <__libc_init_array+0x1e>
 8009468:	0800a330 	.word	0x0800a330
 800946c:	0800a330 	.word	0x0800a330
 8009470:	0800a330 	.word	0x0800a330
 8009474:	0800a334 	.word	0x0800a334

08009478 <__retarget_lock_acquire_recursive>:
 8009478:	4770      	bx	lr

0800947a <__retarget_lock_release_recursive>:
 800947a:	4770      	bx	lr

0800947c <memcpy>:
 800947c:	440a      	add	r2, r1
 800947e:	4291      	cmp	r1, r2
 8009480:	f100 33ff 	add.w	r3, r0, #4294967295
 8009484:	d100      	bne.n	8009488 <memcpy+0xc>
 8009486:	4770      	bx	lr
 8009488:	b510      	push	{r4, lr}
 800948a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800948e:	4291      	cmp	r1, r2
 8009490:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009494:	d1f9      	bne.n	800948a <memcpy+0xe>
 8009496:	bd10      	pop	{r4, pc}

08009498 <_free_r>:
 8009498:	b538      	push	{r3, r4, r5, lr}
 800949a:	4605      	mov	r5, r0
 800949c:	2900      	cmp	r1, #0
 800949e:	d040      	beq.n	8009522 <_free_r+0x8a>
 80094a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094a4:	1f0c      	subs	r4, r1, #4
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	bfb8      	it	lt
 80094aa:	18e4      	addlt	r4, r4, r3
 80094ac:	f000 f8de 	bl	800966c <__malloc_lock>
 80094b0:	4a1c      	ldr	r2, [pc, #112]	@ (8009524 <_free_r+0x8c>)
 80094b2:	6813      	ldr	r3, [r2, #0]
 80094b4:	b933      	cbnz	r3, 80094c4 <_free_r+0x2c>
 80094b6:	6063      	str	r3, [r4, #4]
 80094b8:	6014      	str	r4, [r2, #0]
 80094ba:	4628      	mov	r0, r5
 80094bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094c0:	f000 b8da 	b.w	8009678 <__malloc_unlock>
 80094c4:	42a3      	cmp	r3, r4
 80094c6:	d908      	bls.n	80094da <_free_r+0x42>
 80094c8:	6820      	ldr	r0, [r4, #0]
 80094ca:	1821      	adds	r1, r4, r0
 80094cc:	428b      	cmp	r3, r1
 80094ce:	bf01      	itttt	eq
 80094d0:	6819      	ldreq	r1, [r3, #0]
 80094d2:	685b      	ldreq	r3, [r3, #4]
 80094d4:	1809      	addeq	r1, r1, r0
 80094d6:	6021      	streq	r1, [r4, #0]
 80094d8:	e7ed      	b.n	80094b6 <_free_r+0x1e>
 80094da:	461a      	mov	r2, r3
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	b10b      	cbz	r3, 80094e4 <_free_r+0x4c>
 80094e0:	42a3      	cmp	r3, r4
 80094e2:	d9fa      	bls.n	80094da <_free_r+0x42>
 80094e4:	6811      	ldr	r1, [r2, #0]
 80094e6:	1850      	adds	r0, r2, r1
 80094e8:	42a0      	cmp	r0, r4
 80094ea:	d10b      	bne.n	8009504 <_free_r+0x6c>
 80094ec:	6820      	ldr	r0, [r4, #0]
 80094ee:	4401      	add	r1, r0
 80094f0:	1850      	adds	r0, r2, r1
 80094f2:	4283      	cmp	r3, r0
 80094f4:	6011      	str	r1, [r2, #0]
 80094f6:	d1e0      	bne.n	80094ba <_free_r+0x22>
 80094f8:	6818      	ldr	r0, [r3, #0]
 80094fa:	685b      	ldr	r3, [r3, #4]
 80094fc:	4408      	add	r0, r1
 80094fe:	6010      	str	r0, [r2, #0]
 8009500:	6053      	str	r3, [r2, #4]
 8009502:	e7da      	b.n	80094ba <_free_r+0x22>
 8009504:	d902      	bls.n	800950c <_free_r+0x74>
 8009506:	230c      	movs	r3, #12
 8009508:	602b      	str	r3, [r5, #0]
 800950a:	e7d6      	b.n	80094ba <_free_r+0x22>
 800950c:	6820      	ldr	r0, [r4, #0]
 800950e:	1821      	adds	r1, r4, r0
 8009510:	428b      	cmp	r3, r1
 8009512:	bf01      	itttt	eq
 8009514:	6819      	ldreq	r1, [r3, #0]
 8009516:	685b      	ldreq	r3, [r3, #4]
 8009518:	1809      	addeq	r1, r1, r0
 800951a:	6021      	streq	r1, [r4, #0]
 800951c:	6063      	str	r3, [r4, #4]
 800951e:	6054      	str	r4, [r2, #4]
 8009520:	e7cb      	b.n	80094ba <_free_r+0x22>
 8009522:	bd38      	pop	{r3, r4, r5, pc}
 8009524:	20002744 	.word	0x20002744

08009528 <sbrk_aligned>:
 8009528:	b570      	push	{r4, r5, r6, lr}
 800952a:	4e0f      	ldr	r6, [pc, #60]	@ (8009568 <sbrk_aligned+0x40>)
 800952c:	460c      	mov	r4, r1
 800952e:	6831      	ldr	r1, [r6, #0]
 8009530:	4605      	mov	r5, r0
 8009532:	b911      	cbnz	r1, 800953a <sbrk_aligned+0x12>
 8009534:	f000 fb90 	bl	8009c58 <_sbrk_r>
 8009538:	6030      	str	r0, [r6, #0]
 800953a:	4621      	mov	r1, r4
 800953c:	4628      	mov	r0, r5
 800953e:	f000 fb8b 	bl	8009c58 <_sbrk_r>
 8009542:	1c43      	adds	r3, r0, #1
 8009544:	d103      	bne.n	800954e <sbrk_aligned+0x26>
 8009546:	f04f 34ff 	mov.w	r4, #4294967295
 800954a:	4620      	mov	r0, r4
 800954c:	bd70      	pop	{r4, r5, r6, pc}
 800954e:	1cc4      	adds	r4, r0, #3
 8009550:	f024 0403 	bic.w	r4, r4, #3
 8009554:	42a0      	cmp	r0, r4
 8009556:	d0f8      	beq.n	800954a <sbrk_aligned+0x22>
 8009558:	1a21      	subs	r1, r4, r0
 800955a:	4628      	mov	r0, r5
 800955c:	f000 fb7c 	bl	8009c58 <_sbrk_r>
 8009560:	3001      	adds	r0, #1
 8009562:	d1f2      	bne.n	800954a <sbrk_aligned+0x22>
 8009564:	e7ef      	b.n	8009546 <sbrk_aligned+0x1e>
 8009566:	bf00      	nop
 8009568:	20002740 	.word	0x20002740

0800956c <_malloc_r>:
 800956c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009570:	1ccd      	adds	r5, r1, #3
 8009572:	f025 0503 	bic.w	r5, r5, #3
 8009576:	3508      	adds	r5, #8
 8009578:	2d0c      	cmp	r5, #12
 800957a:	bf38      	it	cc
 800957c:	250c      	movcc	r5, #12
 800957e:	2d00      	cmp	r5, #0
 8009580:	4606      	mov	r6, r0
 8009582:	db01      	blt.n	8009588 <_malloc_r+0x1c>
 8009584:	42a9      	cmp	r1, r5
 8009586:	d904      	bls.n	8009592 <_malloc_r+0x26>
 8009588:	230c      	movs	r3, #12
 800958a:	6033      	str	r3, [r6, #0]
 800958c:	2000      	movs	r0, #0
 800958e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009592:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009668 <_malloc_r+0xfc>
 8009596:	f000 f869 	bl	800966c <__malloc_lock>
 800959a:	f8d8 3000 	ldr.w	r3, [r8]
 800959e:	461c      	mov	r4, r3
 80095a0:	bb44      	cbnz	r4, 80095f4 <_malloc_r+0x88>
 80095a2:	4629      	mov	r1, r5
 80095a4:	4630      	mov	r0, r6
 80095a6:	f7ff ffbf 	bl	8009528 <sbrk_aligned>
 80095aa:	1c43      	adds	r3, r0, #1
 80095ac:	4604      	mov	r4, r0
 80095ae:	d158      	bne.n	8009662 <_malloc_r+0xf6>
 80095b0:	f8d8 4000 	ldr.w	r4, [r8]
 80095b4:	4627      	mov	r7, r4
 80095b6:	2f00      	cmp	r7, #0
 80095b8:	d143      	bne.n	8009642 <_malloc_r+0xd6>
 80095ba:	2c00      	cmp	r4, #0
 80095bc:	d04b      	beq.n	8009656 <_malloc_r+0xea>
 80095be:	6823      	ldr	r3, [r4, #0]
 80095c0:	4639      	mov	r1, r7
 80095c2:	4630      	mov	r0, r6
 80095c4:	eb04 0903 	add.w	r9, r4, r3
 80095c8:	f000 fb46 	bl	8009c58 <_sbrk_r>
 80095cc:	4581      	cmp	r9, r0
 80095ce:	d142      	bne.n	8009656 <_malloc_r+0xea>
 80095d0:	6821      	ldr	r1, [r4, #0]
 80095d2:	4630      	mov	r0, r6
 80095d4:	1a6d      	subs	r5, r5, r1
 80095d6:	4629      	mov	r1, r5
 80095d8:	f7ff ffa6 	bl	8009528 <sbrk_aligned>
 80095dc:	3001      	adds	r0, #1
 80095de:	d03a      	beq.n	8009656 <_malloc_r+0xea>
 80095e0:	6823      	ldr	r3, [r4, #0]
 80095e2:	442b      	add	r3, r5
 80095e4:	6023      	str	r3, [r4, #0]
 80095e6:	f8d8 3000 	ldr.w	r3, [r8]
 80095ea:	685a      	ldr	r2, [r3, #4]
 80095ec:	bb62      	cbnz	r2, 8009648 <_malloc_r+0xdc>
 80095ee:	f8c8 7000 	str.w	r7, [r8]
 80095f2:	e00f      	b.n	8009614 <_malloc_r+0xa8>
 80095f4:	6822      	ldr	r2, [r4, #0]
 80095f6:	1b52      	subs	r2, r2, r5
 80095f8:	d420      	bmi.n	800963c <_malloc_r+0xd0>
 80095fa:	2a0b      	cmp	r2, #11
 80095fc:	d917      	bls.n	800962e <_malloc_r+0xc2>
 80095fe:	1961      	adds	r1, r4, r5
 8009600:	42a3      	cmp	r3, r4
 8009602:	6025      	str	r5, [r4, #0]
 8009604:	bf18      	it	ne
 8009606:	6059      	strne	r1, [r3, #4]
 8009608:	6863      	ldr	r3, [r4, #4]
 800960a:	bf08      	it	eq
 800960c:	f8c8 1000 	streq.w	r1, [r8]
 8009610:	5162      	str	r2, [r4, r5]
 8009612:	604b      	str	r3, [r1, #4]
 8009614:	4630      	mov	r0, r6
 8009616:	f000 f82f 	bl	8009678 <__malloc_unlock>
 800961a:	f104 000b 	add.w	r0, r4, #11
 800961e:	1d23      	adds	r3, r4, #4
 8009620:	f020 0007 	bic.w	r0, r0, #7
 8009624:	1ac2      	subs	r2, r0, r3
 8009626:	bf1c      	itt	ne
 8009628:	1a1b      	subne	r3, r3, r0
 800962a:	50a3      	strne	r3, [r4, r2]
 800962c:	e7af      	b.n	800958e <_malloc_r+0x22>
 800962e:	6862      	ldr	r2, [r4, #4]
 8009630:	42a3      	cmp	r3, r4
 8009632:	bf0c      	ite	eq
 8009634:	f8c8 2000 	streq.w	r2, [r8]
 8009638:	605a      	strne	r2, [r3, #4]
 800963a:	e7eb      	b.n	8009614 <_malloc_r+0xa8>
 800963c:	4623      	mov	r3, r4
 800963e:	6864      	ldr	r4, [r4, #4]
 8009640:	e7ae      	b.n	80095a0 <_malloc_r+0x34>
 8009642:	463c      	mov	r4, r7
 8009644:	687f      	ldr	r7, [r7, #4]
 8009646:	e7b6      	b.n	80095b6 <_malloc_r+0x4a>
 8009648:	461a      	mov	r2, r3
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	42a3      	cmp	r3, r4
 800964e:	d1fb      	bne.n	8009648 <_malloc_r+0xdc>
 8009650:	2300      	movs	r3, #0
 8009652:	6053      	str	r3, [r2, #4]
 8009654:	e7de      	b.n	8009614 <_malloc_r+0xa8>
 8009656:	230c      	movs	r3, #12
 8009658:	4630      	mov	r0, r6
 800965a:	6033      	str	r3, [r6, #0]
 800965c:	f000 f80c 	bl	8009678 <__malloc_unlock>
 8009660:	e794      	b.n	800958c <_malloc_r+0x20>
 8009662:	6005      	str	r5, [r0, #0]
 8009664:	e7d6      	b.n	8009614 <_malloc_r+0xa8>
 8009666:	bf00      	nop
 8009668:	20002744 	.word	0x20002744

0800966c <__malloc_lock>:
 800966c:	4801      	ldr	r0, [pc, #4]	@ (8009674 <__malloc_lock+0x8>)
 800966e:	f7ff bf03 	b.w	8009478 <__retarget_lock_acquire_recursive>
 8009672:	bf00      	nop
 8009674:	2000273c 	.word	0x2000273c

08009678 <__malloc_unlock>:
 8009678:	4801      	ldr	r0, [pc, #4]	@ (8009680 <__malloc_unlock+0x8>)
 800967a:	f7ff befe 	b.w	800947a <__retarget_lock_release_recursive>
 800967e:	bf00      	nop
 8009680:	2000273c 	.word	0x2000273c

08009684 <__ssputs_r>:
 8009684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009688:	461f      	mov	r7, r3
 800968a:	688e      	ldr	r6, [r1, #8]
 800968c:	4682      	mov	sl, r0
 800968e:	42be      	cmp	r6, r7
 8009690:	460c      	mov	r4, r1
 8009692:	4690      	mov	r8, r2
 8009694:	680b      	ldr	r3, [r1, #0]
 8009696:	d82d      	bhi.n	80096f4 <__ssputs_r+0x70>
 8009698:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800969c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096a0:	d026      	beq.n	80096f0 <__ssputs_r+0x6c>
 80096a2:	6965      	ldr	r5, [r4, #20]
 80096a4:	6909      	ldr	r1, [r1, #16]
 80096a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096aa:	eba3 0901 	sub.w	r9, r3, r1
 80096ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096b2:	1c7b      	adds	r3, r7, #1
 80096b4:	444b      	add	r3, r9
 80096b6:	106d      	asrs	r5, r5, #1
 80096b8:	429d      	cmp	r5, r3
 80096ba:	bf38      	it	cc
 80096bc:	461d      	movcc	r5, r3
 80096be:	0553      	lsls	r3, r2, #21
 80096c0:	d527      	bpl.n	8009712 <__ssputs_r+0x8e>
 80096c2:	4629      	mov	r1, r5
 80096c4:	f7ff ff52 	bl	800956c <_malloc_r>
 80096c8:	4606      	mov	r6, r0
 80096ca:	b360      	cbz	r0, 8009726 <__ssputs_r+0xa2>
 80096cc:	464a      	mov	r2, r9
 80096ce:	6921      	ldr	r1, [r4, #16]
 80096d0:	f7ff fed4 	bl	800947c <memcpy>
 80096d4:	89a3      	ldrh	r3, [r4, #12]
 80096d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096de:	81a3      	strh	r3, [r4, #12]
 80096e0:	6126      	str	r6, [r4, #16]
 80096e2:	444e      	add	r6, r9
 80096e4:	6026      	str	r6, [r4, #0]
 80096e6:	463e      	mov	r6, r7
 80096e8:	6165      	str	r5, [r4, #20]
 80096ea:	eba5 0509 	sub.w	r5, r5, r9
 80096ee:	60a5      	str	r5, [r4, #8]
 80096f0:	42be      	cmp	r6, r7
 80096f2:	d900      	bls.n	80096f6 <__ssputs_r+0x72>
 80096f4:	463e      	mov	r6, r7
 80096f6:	4632      	mov	r2, r6
 80096f8:	4641      	mov	r1, r8
 80096fa:	6820      	ldr	r0, [r4, #0]
 80096fc:	f7ff fe1a 	bl	8009334 <memmove>
 8009700:	2000      	movs	r0, #0
 8009702:	68a3      	ldr	r3, [r4, #8]
 8009704:	1b9b      	subs	r3, r3, r6
 8009706:	60a3      	str	r3, [r4, #8]
 8009708:	6823      	ldr	r3, [r4, #0]
 800970a:	4433      	add	r3, r6
 800970c:	6023      	str	r3, [r4, #0]
 800970e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009712:	462a      	mov	r2, r5
 8009714:	f000 fabe 	bl	8009c94 <_realloc_r>
 8009718:	4606      	mov	r6, r0
 800971a:	2800      	cmp	r0, #0
 800971c:	d1e0      	bne.n	80096e0 <__ssputs_r+0x5c>
 800971e:	4650      	mov	r0, sl
 8009720:	6921      	ldr	r1, [r4, #16]
 8009722:	f7ff feb9 	bl	8009498 <_free_r>
 8009726:	230c      	movs	r3, #12
 8009728:	f8ca 3000 	str.w	r3, [sl]
 800972c:	89a3      	ldrh	r3, [r4, #12]
 800972e:	f04f 30ff 	mov.w	r0, #4294967295
 8009732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009736:	81a3      	strh	r3, [r4, #12]
 8009738:	e7e9      	b.n	800970e <__ssputs_r+0x8a>
	...

0800973c <_svfiprintf_r>:
 800973c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009740:	4698      	mov	r8, r3
 8009742:	898b      	ldrh	r3, [r1, #12]
 8009744:	4607      	mov	r7, r0
 8009746:	061b      	lsls	r3, r3, #24
 8009748:	460d      	mov	r5, r1
 800974a:	4614      	mov	r4, r2
 800974c:	b09d      	sub	sp, #116	@ 0x74
 800974e:	d510      	bpl.n	8009772 <_svfiprintf_r+0x36>
 8009750:	690b      	ldr	r3, [r1, #16]
 8009752:	b973      	cbnz	r3, 8009772 <_svfiprintf_r+0x36>
 8009754:	2140      	movs	r1, #64	@ 0x40
 8009756:	f7ff ff09 	bl	800956c <_malloc_r>
 800975a:	6028      	str	r0, [r5, #0]
 800975c:	6128      	str	r0, [r5, #16]
 800975e:	b930      	cbnz	r0, 800976e <_svfiprintf_r+0x32>
 8009760:	230c      	movs	r3, #12
 8009762:	603b      	str	r3, [r7, #0]
 8009764:	f04f 30ff 	mov.w	r0, #4294967295
 8009768:	b01d      	add	sp, #116	@ 0x74
 800976a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800976e:	2340      	movs	r3, #64	@ 0x40
 8009770:	616b      	str	r3, [r5, #20]
 8009772:	2300      	movs	r3, #0
 8009774:	9309      	str	r3, [sp, #36]	@ 0x24
 8009776:	2320      	movs	r3, #32
 8009778:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800977c:	2330      	movs	r3, #48	@ 0x30
 800977e:	f04f 0901 	mov.w	r9, #1
 8009782:	f8cd 800c 	str.w	r8, [sp, #12]
 8009786:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009920 <_svfiprintf_r+0x1e4>
 800978a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800978e:	4623      	mov	r3, r4
 8009790:	469a      	mov	sl, r3
 8009792:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009796:	b10a      	cbz	r2, 800979c <_svfiprintf_r+0x60>
 8009798:	2a25      	cmp	r2, #37	@ 0x25
 800979a:	d1f9      	bne.n	8009790 <_svfiprintf_r+0x54>
 800979c:	ebba 0b04 	subs.w	fp, sl, r4
 80097a0:	d00b      	beq.n	80097ba <_svfiprintf_r+0x7e>
 80097a2:	465b      	mov	r3, fp
 80097a4:	4622      	mov	r2, r4
 80097a6:	4629      	mov	r1, r5
 80097a8:	4638      	mov	r0, r7
 80097aa:	f7ff ff6b 	bl	8009684 <__ssputs_r>
 80097ae:	3001      	adds	r0, #1
 80097b0:	f000 80a7 	beq.w	8009902 <_svfiprintf_r+0x1c6>
 80097b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097b6:	445a      	add	r2, fp
 80097b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80097ba:	f89a 3000 	ldrb.w	r3, [sl]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	f000 809f 	beq.w	8009902 <_svfiprintf_r+0x1c6>
 80097c4:	2300      	movs	r3, #0
 80097c6:	f04f 32ff 	mov.w	r2, #4294967295
 80097ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097ce:	f10a 0a01 	add.w	sl, sl, #1
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	9307      	str	r3, [sp, #28]
 80097d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097da:	931a      	str	r3, [sp, #104]	@ 0x68
 80097dc:	4654      	mov	r4, sl
 80097de:	2205      	movs	r2, #5
 80097e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e4:	484e      	ldr	r0, [pc, #312]	@ (8009920 <_svfiprintf_r+0x1e4>)
 80097e6:	f000 fa47 	bl	8009c78 <memchr>
 80097ea:	9a04      	ldr	r2, [sp, #16]
 80097ec:	b9d8      	cbnz	r0, 8009826 <_svfiprintf_r+0xea>
 80097ee:	06d0      	lsls	r0, r2, #27
 80097f0:	bf44      	itt	mi
 80097f2:	2320      	movmi	r3, #32
 80097f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097f8:	0711      	lsls	r1, r2, #28
 80097fa:	bf44      	itt	mi
 80097fc:	232b      	movmi	r3, #43	@ 0x2b
 80097fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009802:	f89a 3000 	ldrb.w	r3, [sl]
 8009806:	2b2a      	cmp	r3, #42	@ 0x2a
 8009808:	d015      	beq.n	8009836 <_svfiprintf_r+0xfa>
 800980a:	4654      	mov	r4, sl
 800980c:	2000      	movs	r0, #0
 800980e:	f04f 0c0a 	mov.w	ip, #10
 8009812:	9a07      	ldr	r2, [sp, #28]
 8009814:	4621      	mov	r1, r4
 8009816:	f811 3b01 	ldrb.w	r3, [r1], #1
 800981a:	3b30      	subs	r3, #48	@ 0x30
 800981c:	2b09      	cmp	r3, #9
 800981e:	d94b      	bls.n	80098b8 <_svfiprintf_r+0x17c>
 8009820:	b1b0      	cbz	r0, 8009850 <_svfiprintf_r+0x114>
 8009822:	9207      	str	r2, [sp, #28]
 8009824:	e014      	b.n	8009850 <_svfiprintf_r+0x114>
 8009826:	eba0 0308 	sub.w	r3, r0, r8
 800982a:	fa09 f303 	lsl.w	r3, r9, r3
 800982e:	4313      	orrs	r3, r2
 8009830:	46a2      	mov	sl, r4
 8009832:	9304      	str	r3, [sp, #16]
 8009834:	e7d2      	b.n	80097dc <_svfiprintf_r+0xa0>
 8009836:	9b03      	ldr	r3, [sp, #12]
 8009838:	1d19      	adds	r1, r3, #4
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	9103      	str	r1, [sp, #12]
 800983e:	2b00      	cmp	r3, #0
 8009840:	bfbb      	ittet	lt
 8009842:	425b      	neglt	r3, r3
 8009844:	f042 0202 	orrlt.w	r2, r2, #2
 8009848:	9307      	strge	r3, [sp, #28]
 800984a:	9307      	strlt	r3, [sp, #28]
 800984c:	bfb8      	it	lt
 800984e:	9204      	strlt	r2, [sp, #16]
 8009850:	7823      	ldrb	r3, [r4, #0]
 8009852:	2b2e      	cmp	r3, #46	@ 0x2e
 8009854:	d10a      	bne.n	800986c <_svfiprintf_r+0x130>
 8009856:	7863      	ldrb	r3, [r4, #1]
 8009858:	2b2a      	cmp	r3, #42	@ 0x2a
 800985a:	d132      	bne.n	80098c2 <_svfiprintf_r+0x186>
 800985c:	9b03      	ldr	r3, [sp, #12]
 800985e:	3402      	adds	r4, #2
 8009860:	1d1a      	adds	r2, r3, #4
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	9203      	str	r2, [sp, #12]
 8009866:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800986a:	9305      	str	r3, [sp, #20]
 800986c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009924 <_svfiprintf_r+0x1e8>
 8009870:	2203      	movs	r2, #3
 8009872:	4650      	mov	r0, sl
 8009874:	7821      	ldrb	r1, [r4, #0]
 8009876:	f000 f9ff 	bl	8009c78 <memchr>
 800987a:	b138      	cbz	r0, 800988c <_svfiprintf_r+0x150>
 800987c:	2240      	movs	r2, #64	@ 0x40
 800987e:	9b04      	ldr	r3, [sp, #16]
 8009880:	eba0 000a 	sub.w	r0, r0, sl
 8009884:	4082      	lsls	r2, r0
 8009886:	4313      	orrs	r3, r2
 8009888:	3401      	adds	r4, #1
 800988a:	9304      	str	r3, [sp, #16]
 800988c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009890:	2206      	movs	r2, #6
 8009892:	4825      	ldr	r0, [pc, #148]	@ (8009928 <_svfiprintf_r+0x1ec>)
 8009894:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009898:	f000 f9ee 	bl	8009c78 <memchr>
 800989c:	2800      	cmp	r0, #0
 800989e:	d036      	beq.n	800990e <_svfiprintf_r+0x1d2>
 80098a0:	4b22      	ldr	r3, [pc, #136]	@ (800992c <_svfiprintf_r+0x1f0>)
 80098a2:	bb1b      	cbnz	r3, 80098ec <_svfiprintf_r+0x1b0>
 80098a4:	9b03      	ldr	r3, [sp, #12]
 80098a6:	3307      	adds	r3, #7
 80098a8:	f023 0307 	bic.w	r3, r3, #7
 80098ac:	3308      	adds	r3, #8
 80098ae:	9303      	str	r3, [sp, #12]
 80098b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098b2:	4433      	add	r3, r6
 80098b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80098b6:	e76a      	b.n	800978e <_svfiprintf_r+0x52>
 80098b8:	460c      	mov	r4, r1
 80098ba:	2001      	movs	r0, #1
 80098bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80098c0:	e7a8      	b.n	8009814 <_svfiprintf_r+0xd8>
 80098c2:	2300      	movs	r3, #0
 80098c4:	f04f 0c0a 	mov.w	ip, #10
 80098c8:	4619      	mov	r1, r3
 80098ca:	3401      	adds	r4, #1
 80098cc:	9305      	str	r3, [sp, #20]
 80098ce:	4620      	mov	r0, r4
 80098d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098d4:	3a30      	subs	r2, #48	@ 0x30
 80098d6:	2a09      	cmp	r2, #9
 80098d8:	d903      	bls.n	80098e2 <_svfiprintf_r+0x1a6>
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d0c6      	beq.n	800986c <_svfiprintf_r+0x130>
 80098de:	9105      	str	r1, [sp, #20]
 80098e0:	e7c4      	b.n	800986c <_svfiprintf_r+0x130>
 80098e2:	4604      	mov	r4, r0
 80098e4:	2301      	movs	r3, #1
 80098e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80098ea:	e7f0      	b.n	80098ce <_svfiprintf_r+0x192>
 80098ec:	ab03      	add	r3, sp, #12
 80098ee:	9300      	str	r3, [sp, #0]
 80098f0:	462a      	mov	r2, r5
 80098f2:	4638      	mov	r0, r7
 80098f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009930 <_svfiprintf_r+0x1f4>)
 80098f6:	a904      	add	r1, sp, #16
 80098f8:	f3af 8000 	nop.w
 80098fc:	1c42      	adds	r2, r0, #1
 80098fe:	4606      	mov	r6, r0
 8009900:	d1d6      	bne.n	80098b0 <_svfiprintf_r+0x174>
 8009902:	89ab      	ldrh	r3, [r5, #12]
 8009904:	065b      	lsls	r3, r3, #25
 8009906:	f53f af2d 	bmi.w	8009764 <_svfiprintf_r+0x28>
 800990a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800990c:	e72c      	b.n	8009768 <_svfiprintf_r+0x2c>
 800990e:	ab03      	add	r3, sp, #12
 8009910:	9300      	str	r3, [sp, #0]
 8009912:	462a      	mov	r2, r5
 8009914:	4638      	mov	r0, r7
 8009916:	4b06      	ldr	r3, [pc, #24]	@ (8009930 <_svfiprintf_r+0x1f4>)
 8009918:	a904      	add	r1, sp, #16
 800991a:	f000 f87d 	bl	8009a18 <_printf_i>
 800991e:	e7ed      	b.n	80098fc <_svfiprintf_r+0x1c0>
 8009920:	0800a2f5 	.word	0x0800a2f5
 8009924:	0800a2fb 	.word	0x0800a2fb
 8009928:	0800a2ff 	.word	0x0800a2ff
 800992c:	00000000 	.word	0x00000000
 8009930:	08009685 	.word	0x08009685

08009934 <_printf_common>:
 8009934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009938:	4616      	mov	r6, r2
 800993a:	4698      	mov	r8, r3
 800993c:	688a      	ldr	r2, [r1, #8]
 800993e:	690b      	ldr	r3, [r1, #16]
 8009940:	4607      	mov	r7, r0
 8009942:	4293      	cmp	r3, r2
 8009944:	bfb8      	it	lt
 8009946:	4613      	movlt	r3, r2
 8009948:	6033      	str	r3, [r6, #0]
 800994a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800994e:	460c      	mov	r4, r1
 8009950:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009954:	b10a      	cbz	r2, 800995a <_printf_common+0x26>
 8009956:	3301      	adds	r3, #1
 8009958:	6033      	str	r3, [r6, #0]
 800995a:	6823      	ldr	r3, [r4, #0]
 800995c:	0699      	lsls	r1, r3, #26
 800995e:	bf42      	ittt	mi
 8009960:	6833      	ldrmi	r3, [r6, #0]
 8009962:	3302      	addmi	r3, #2
 8009964:	6033      	strmi	r3, [r6, #0]
 8009966:	6825      	ldr	r5, [r4, #0]
 8009968:	f015 0506 	ands.w	r5, r5, #6
 800996c:	d106      	bne.n	800997c <_printf_common+0x48>
 800996e:	f104 0a19 	add.w	sl, r4, #25
 8009972:	68e3      	ldr	r3, [r4, #12]
 8009974:	6832      	ldr	r2, [r6, #0]
 8009976:	1a9b      	subs	r3, r3, r2
 8009978:	42ab      	cmp	r3, r5
 800997a:	dc2b      	bgt.n	80099d4 <_printf_common+0xa0>
 800997c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009980:	6822      	ldr	r2, [r4, #0]
 8009982:	3b00      	subs	r3, #0
 8009984:	bf18      	it	ne
 8009986:	2301      	movne	r3, #1
 8009988:	0692      	lsls	r2, r2, #26
 800998a:	d430      	bmi.n	80099ee <_printf_common+0xba>
 800998c:	4641      	mov	r1, r8
 800998e:	4638      	mov	r0, r7
 8009990:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009994:	47c8      	blx	r9
 8009996:	3001      	adds	r0, #1
 8009998:	d023      	beq.n	80099e2 <_printf_common+0xae>
 800999a:	6823      	ldr	r3, [r4, #0]
 800999c:	6922      	ldr	r2, [r4, #16]
 800999e:	f003 0306 	and.w	r3, r3, #6
 80099a2:	2b04      	cmp	r3, #4
 80099a4:	bf14      	ite	ne
 80099a6:	2500      	movne	r5, #0
 80099a8:	6833      	ldreq	r3, [r6, #0]
 80099aa:	f04f 0600 	mov.w	r6, #0
 80099ae:	bf08      	it	eq
 80099b0:	68e5      	ldreq	r5, [r4, #12]
 80099b2:	f104 041a 	add.w	r4, r4, #26
 80099b6:	bf08      	it	eq
 80099b8:	1aed      	subeq	r5, r5, r3
 80099ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80099be:	bf08      	it	eq
 80099c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099c4:	4293      	cmp	r3, r2
 80099c6:	bfc4      	itt	gt
 80099c8:	1a9b      	subgt	r3, r3, r2
 80099ca:	18ed      	addgt	r5, r5, r3
 80099cc:	42b5      	cmp	r5, r6
 80099ce:	d11a      	bne.n	8009a06 <_printf_common+0xd2>
 80099d0:	2000      	movs	r0, #0
 80099d2:	e008      	b.n	80099e6 <_printf_common+0xb2>
 80099d4:	2301      	movs	r3, #1
 80099d6:	4652      	mov	r2, sl
 80099d8:	4641      	mov	r1, r8
 80099da:	4638      	mov	r0, r7
 80099dc:	47c8      	blx	r9
 80099de:	3001      	adds	r0, #1
 80099e0:	d103      	bne.n	80099ea <_printf_common+0xb6>
 80099e2:	f04f 30ff 	mov.w	r0, #4294967295
 80099e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099ea:	3501      	adds	r5, #1
 80099ec:	e7c1      	b.n	8009972 <_printf_common+0x3e>
 80099ee:	2030      	movs	r0, #48	@ 0x30
 80099f0:	18e1      	adds	r1, r4, r3
 80099f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80099f6:	1c5a      	adds	r2, r3, #1
 80099f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80099fc:	4422      	add	r2, r4
 80099fe:	3302      	adds	r3, #2
 8009a00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a04:	e7c2      	b.n	800998c <_printf_common+0x58>
 8009a06:	2301      	movs	r3, #1
 8009a08:	4622      	mov	r2, r4
 8009a0a:	4641      	mov	r1, r8
 8009a0c:	4638      	mov	r0, r7
 8009a0e:	47c8      	blx	r9
 8009a10:	3001      	adds	r0, #1
 8009a12:	d0e6      	beq.n	80099e2 <_printf_common+0xae>
 8009a14:	3601      	adds	r6, #1
 8009a16:	e7d9      	b.n	80099cc <_printf_common+0x98>

08009a18 <_printf_i>:
 8009a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a1c:	7e0f      	ldrb	r7, [r1, #24]
 8009a1e:	4691      	mov	r9, r2
 8009a20:	2f78      	cmp	r7, #120	@ 0x78
 8009a22:	4680      	mov	r8, r0
 8009a24:	460c      	mov	r4, r1
 8009a26:	469a      	mov	sl, r3
 8009a28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a2e:	d807      	bhi.n	8009a40 <_printf_i+0x28>
 8009a30:	2f62      	cmp	r7, #98	@ 0x62
 8009a32:	d80a      	bhi.n	8009a4a <_printf_i+0x32>
 8009a34:	2f00      	cmp	r7, #0
 8009a36:	f000 80d3 	beq.w	8009be0 <_printf_i+0x1c8>
 8009a3a:	2f58      	cmp	r7, #88	@ 0x58
 8009a3c:	f000 80ba 	beq.w	8009bb4 <_printf_i+0x19c>
 8009a40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a48:	e03a      	b.n	8009ac0 <_printf_i+0xa8>
 8009a4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a4e:	2b15      	cmp	r3, #21
 8009a50:	d8f6      	bhi.n	8009a40 <_printf_i+0x28>
 8009a52:	a101      	add	r1, pc, #4	@ (adr r1, 8009a58 <_printf_i+0x40>)
 8009a54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a58:	08009ab1 	.word	0x08009ab1
 8009a5c:	08009ac5 	.word	0x08009ac5
 8009a60:	08009a41 	.word	0x08009a41
 8009a64:	08009a41 	.word	0x08009a41
 8009a68:	08009a41 	.word	0x08009a41
 8009a6c:	08009a41 	.word	0x08009a41
 8009a70:	08009ac5 	.word	0x08009ac5
 8009a74:	08009a41 	.word	0x08009a41
 8009a78:	08009a41 	.word	0x08009a41
 8009a7c:	08009a41 	.word	0x08009a41
 8009a80:	08009a41 	.word	0x08009a41
 8009a84:	08009bc7 	.word	0x08009bc7
 8009a88:	08009aef 	.word	0x08009aef
 8009a8c:	08009b81 	.word	0x08009b81
 8009a90:	08009a41 	.word	0x08009a41
 8009a94:	08009a41 	.word	0x08009a41
 8009a98:	08009be9 	.word	0x08009be9
 8009a9c:	08009a41 	.word	0x08009a41
 8009aa0:	08009aef 	.word	0x08009aef
 8009aa4:	08009a41 	.word	0x08009a41
 8009aa8:	08009a41 	.word	0x08009a41
 8009aac:	08009b89 	.word	0x08009b89
 8009ab0:	6833      	ldr	r3, [r6, #0]
 8009ab2:	1d1a      	adds	r2, r3, #4
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	6032      	str	r2, [r6, #0]
 8009ab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009abc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	e09e      	b.n	8009c02 <_printf_i+0x1ea>
 8009ac4:	6833      	ldr	r3, [r6, #0]
 8009ac6:	6820      	ldr	r0, [r4, #0]
 8009ac8:	1d19      	adds	r1, r3, #4
 8009aca:	6031      	str	r1, [r6, #0]
 8009acc:	0606      	lsls	r6, r0, #24
 8009ace:	d501      	bpl.n	8009ad4 <_printf_i+0xbc>
 8009ad0:	681d      	ldr	r5, [r3, #0]
 8009ad2:	e003      	b.n	8009adc <_printf_i+0xc4>
 8009ad4:	0645      	lsls	r5, r0, #25
 8009ad6:	d5fb      	bpl.n	8009ad0 <_printf_i+0xb8>
 8009ad8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009adc:	2d00      	cmp	r5, #0
 8009ade:	da03      	bge.n	8009ae8 <_printf_i+0xd0>
 8009ae0:	232d      	movs	r3, #45	@ 0x2d
 8009ae2:	426d      	negs	r5, r5
 8009ae4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ae8:	230a      	movs	r3, #10
 8009aea:	4859      	ldr	r0, [pc, #356]	@ (8009c50 <_printf_i+0x238>)
 8009aec:	e011      	b.n	8009b12 <_printf_i+0xfa>
 8009aee:	6821      	ldr	r1, [r4, #0]
 8009af0:	6833      	ldr	r3, [r6, #0]
 8009af2:	0608      	lsls	r0, r1, #24
 8009af4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009af8:	d402      	bmi.n	8009b00 <_printf_i+0xe8>
 8009afa:	0649      	lsls	r1, r1, #25
 8009afc:	bf48      	it	mi
 8009afe:	b2ad      	uxthmi	r5, r5
 8009b00:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b02:	6033      	str	r3, [r6, #0]
 8009b04:	bf14      	ite	ne
 8009b06:	230a      	movne	r3, #10
 8009b08:	2308      	moveq	r3, #8
 8009b0a:	4851      	ldr	r0, [pc, #324]	@ (8009c50 <_printf_i+0x238>)
 8009b0c:	2100      	movs	r1, #0
 8009b0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b12:	6866      	ldr	r6, [r4, #4]
 8009b14:	2e00      	cmp	r6, #0
 8009b16:	bfa8      	it	ge
 8009b18:	6821      	ldrge	r1, [r4, #0]
 8009b1a:	60a6      	str	r6, [r4, #8]
 8009b1c:	bfa4      	itt	ge
 8009b1e:	f021 0104 	bicge.w	r1, r1, #4
 8009b22:	6021      	strge	r1, [r4, #0]
 8009b24:	b90d      	cbnz	r5, 8009b2a <_printf_i+0x112>
 8009b26:	2e00      	cmp	r6, #0
 8009b28:	d04b      	beq.n	8009bc2 <_printf_i+0x1aa>
 8009b2a:	4616      	mov	r6, r2
 8009b2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b30:	fb03 5711 	mls	r7, r3, r1, r5
 8009b34:	5dc7      	ldrb	r7, [r0, r7]
 8009b36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b3a:	462f      	mov	r7, r5
 8009b3c:	42bb      	cmp	r3, r7
 8009b3e:	460d      	mov	r5, r1
 8009b40:	d9f4      	bls.n	8009b2c <_printf_i+0x114>
 8009b42:	2b08      	cmp	r3, #8
 8009b44:	d10b      	bne.n	8009b5e <_printf_i+0x146>
 8009b46:	6823      	ldr	r3, [r4, #0]
 8009b48:	07df      	lsls	r7, r3, #31
 8009b4a:	d508      	bpl.n	8009b5e <_printf_i+0x146>
 8009b4c:	6923      	ldr	r3, [r4, #16]
 8009b4e:	6861      	ldr	r1, [r4, #4]
 8009b50:	4299      	cmp	r1, r3
 8009b52:	bfde      	ittt	le
 8009b54:	2330      	movle	r3, #48	@ 0x30
 8009b56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b5e:	1b92      	subs	r2, r2, r6
 8009b60:	6122      	str	r2, [r4, #16]
 8009b62:	464b      	mov	r3, r9
 8009b64:	4621      	mov	r1, r4
 8009b66:	4640      	mov	r0, r8
 8009b68:	f8cd a000 	str.w	sl, [sp]
 8009b6c:	aa03      	add	r2, sp, #12
 8009b6e:	f7ff fee1 	bl	8009934 <_printf_common>
 8009b72:	3001      	adds	r0, #1
 8009b74:	d14a      	bne.n	8009c0c <_printf_i+0x1f4>
 8009b76:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7a:	b004      	add	sp, #16
 8009b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b80:	6823      	ldr	r3, [r4, #0]
 8009b82:	f043 0320 	orr.w	r3, r3, #32
 8009b86:	6023      	str	r3, [r4, #0]
 8009b88:	2778      	movs	r7, #120	@ 0x78
 8009b8a:	4832      	ldr	r0, [pc, #200]	@ (8009c54 <_printf_i+0x23c>)
 8009b8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b90:	6823      	ldr	r3, [r4, #0]
 8009b92:	6831      	ldr	r1, [r6, #0]
 8009b94:	061f      	lsls	r7, r3, #24
 8009b96:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b9a:	d402      	bmi.n	8009ba2 <_printf_i+0x18a>
 8009b9c:	065f      	lsls	r7, r3, #25
 8009b9e:	bf48      	it	mi
 8009ba0:	b2ad      	uxthmi	r5, r5
 8009ba2:	6031      	str	r1, [r6, #0]
 8009ba4:	07d9      	lsls	r1, r3, #31
 8009ba6:	bf44      	itt	mi
 8009ba8:	f043 0320 	orrmi.w	r3, r3, #32
 8009bac:	6023      	strmi	r3, [r4, #0]
 8009bae:	b11d      	cbz	r5, 8009bb8 <_printf_i+0x1a0>
 8009bb0:	2310      	movs	r3, #16
 8009bb2:	e7ab      	b.n	8009b0c <_printf_i+0xf4>
 8009bb4:	4826      	ldr	r0, [pc, #152]	@ (8009c50 <_printf_i+0x238>)
 8009bb6:	e7e9      	b.n	8009b8c <_printf_i+0x174>
 8009bb8:	6823      	ldr	r3, [r4, #0]
 8009bba:	f023 0320 	bic.w	r3, r3, #32
 8009bbe:	6023      	str	r3, [r4, #0]
 8009bc0:	e7f6      	b.n	8009bb0 <_printf_i+0x198>
 8009bc2:	4616      	mov	r6, r2
 8009bc4:	e7bd      	b.n	8009b42 <_printf_i+0x12a>
 8009bc6:	6833      	ldr	r3, [r6, #0]
 8009bc8:	6825      	ldr	r5, [r4, #0]
 8009bca:	1d18      	adds	r0, r3, #4
 8009bcc:	6961      	ldr	r1, [r4, #20]
 8009bce:	6030      	str	r0, [r6, #0]
 8009bd0:	062e      	lsls	r6, r5, #24
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	d501      	bpl.n	8009bda <_printf_i+0x1c2>
 8009bd6:	6019      	str	r1, [r3, #0]
 8009bd8:	e002      	b.n	8009be0 <_printf_i+0x1c8>
 8009bda:	0668      	lsls	r0, r5, #25
 8009bdc:	d5fb      	bpl.n	8009bd6 <_printf_i+0x1be>
 8009bde:	8019      	strh	r1, [r3, #0]
 8009be0:	2300      	movs	r3, #0
 8009be2:	4616      	mov	r6, r2
 8009be4:	6123      	str	r3, [r4, #16]
 8009be6:	e7bc      	b.n	8009b62 <_printf_i+0x14a>
 8009be8:	6833      	ldr	r3, [r6, #0]
 8009bea:	2100      	movs	r1, #0
 8009bec:	1d1a      	adds	r2, r3, #4
 8009bee:	6032      	str	r2, [r6, #0]
 8009bf0:	681e      	ldr	r6, [r3, #0]
 8009bf2:	6862      	ldr	r2, [r4, #4]
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	f000 f83f 	bl	8009c78 <memchr>
 8009bfa:	b108      	cbz	r0, 8009c00 <_printf_i+0x1e8>
 8009bfc:	1b80      	subs	r0, r0, r6
 8009bfe:	6060      	str	r0, [r4, #4]
 8009c00:	6863      	ldr	r3, [r4, #4]
 8009c02:	6123      	str	r3, [r4, #16]
 8009c04:	2300      	movs	r3, #0
 8009c06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c0a:	e7aa      	b.n	8009b62 <_printf_i+0x14a>
 8009c0c:	4632      	mov	r2, r6
 8009c0e:	4649      	mov	r1, r9
 8009c10:	4640      	mov	r0, r8
 8009c12:	6923      	ldr	r3, [r4, #16]
 8009c14:	47d0      	blx	sl
 8009c16:	3001      	adds	r0, #1
 8009c18:	d0ad      	beq.n	8009b76 <_printf_i+0x15e>
 8009c1a:	6823      	ldr	r3, [r4, #0]
 8009c1c:	079b      	lsls	r3, r3, #30
 8009c1e:	d413      	bmi.n	8009c48 <_printf_i+0x230>
 8009c20:	68e0      	ldr	r0, [r4, #12]
 8009c22:	9b03      	ldr	r3, [sp, #12]
 8009c24:	4298      	cmp	r0, r3
 8009c26:	bfb8      	it	lt
 8009c28:	4618      	movlt	r0, r3
 8009c2a:	e7a6      	b.n	8009b7a <_printf_i+0x162>
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	4632      	mov	r2, r6
 8009c30:	4649      	mov	r1, r9
 8009c32:	4640      	mov	r0, r8
 8009c34:	47d0      	blx	sl
 8009c36:	3001      	adds	r0, #1
 8009c38:	d09d      	beq.n	8009b76 <_printf_i+0x15e>
 8009c3a:	3501      	adds	r5, #1
 8009c3c:	68e3      	ldr	r3, [r4, #12]
 8009c3e:	9903      	ldr	r1, [sp, #12]
 8009c40:	1a5b      	subs	r3, r3, r1
 8009c42:	42ab      	cmp	r3, r5
 8009c44:	dcf2      	bgt.n	8009c2c <_printf_i+0x214>
 8009c46:	e7eb      	b.n	8009c20 <_printf_i+0x208>
 8009c48:	2500      	movs	r5, #0
 8009c4a:	f104 0619 	add.w	r6, r4, #25
 8009c4e:	e7f5      	b.n	8009c3c <_printf_i+0x224>
 8009c50:	0800a306 	.word	0x0800a306
 8009c54:	0800a317 	.word	0x0800a317

08009c58 <_sbrk_r>:
 8009c58:	b538      	push	{r3, r4, r5, lr}
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	4d05      	ldr	r5, [pc, #20]	@ (8009c74 <_sbrk_r+0x1c>)
 8009c5e:	4604      	mov	r4, r0
 8009c60:	4608      	mov	r0, r1
 8009c62:	602b      	str	r3, [r5, #0]
 8009c64:	f7f7 fd0e 	bl	8001684 <_sbrk>
 8009c68:	1c43      	adds	r3, r0, #1
 8009c6a:	d102      	bne.n	8009c72 <_sbrk_r+0x1a>
 8009c6c:	682b      	ldr	r3, [r5, #0]
 8009c6e:	b103      	cbz	r3, 8009c72 <_sbrk_r+0x1a>
 8009c70:	6023      	str	r3, [r4, #0]
 8009c72:	bd38      	pop	{r3, r4, r5, pc}
 8009c74:	20002738 	.word	0x20002738

08009c78 <memchr>:
 8009c78:	4603      	mov	r3, r0
 8009c7a:	b510      	push	{r4, lr}
 8009c7c:	b2c9      	uxtb	r1, r1
 8009c7e:	4402      	add	r2, r0
 8009c80:	4293      	cmp	r3, r2
 8009c82:	4618      	mov	r0, r3
 8009c84:	d101      	bne.n	8009c8a <memchr+0x12>
 8009c86:	2000      	movs	r0, #0
 8009c88:	e003      	b.n	8009c92 <memchr+0x1a>
 8009c8a:	7804      	ldrb	r4, [r0, #0]
 8009c8c:	3301      	adds	r3, #1
 8009c8e:	428c      	cmp	r4, r1
 8009c90:	d1f6      	bne.n	8009c80 <memchr+0x8>
 8009c92:	bd10      	pop	{r4, pc}

08009c94 <_realloc_r>:
 8009c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c98:	4680      	mov	r8, r0
 8009c9a:	4615      	mov	r5, r2
 8009c9c:	460c      	mov	r4, r1
 8009c9e:	b921      	cbnz	r1, 8009caa <_realloc_r+0x16>
 8009ca0:	4611      	mov	r1, r2
 8009ca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca6:	f7ff bc61 	b.w	800956c <_malloc_r>
 8009caa:	b92a      	cbnz	r2, 8009cb8 <_realloc_r+0x24>
 8009cac:	f7ff fbf4 	bl	8009498 <_free_r>
 8009cb0:	2400      	movs	r4, #0
 8009cb2:	4620      	mov	r0, r4
 8009cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cb8:	f000 f81a 	bl	8009cf0 <_malloc_usable_size_r>
 8009cbc:	4285      	cmp	r5, r0
 8009cbe:	4606      	mov	r6, r0
 8009cc0:	d802      	bhi.n	8009cc8 <_realloc_r+0x34>
 8009cc2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009cc6:	d8f4      	bhi.n	8009cb2 <_realloc_r+0x1e>
 8009cc8:	4629      	mov	r1, r5
 8009cca:	4640      	mov	r0, r8
 8009ccc:	f7ff fc4e 	bl	800956c <_malloc_r>
 8009cd0:	4607      	mov	r7, r0
 8009cd2:	2800      	cmp	r0, #0
 8009cd4:	d0ec      	beq.n	8009cb0 <_realloc_r+0x1c>
 8009cd6:	42b5      	cmp	r5, r6
 8009cd8:	462a      	mov	r2, r5
 8009cda:	4621      	mov	r1, r4
 8009cdc:	bf28      	it	cs
 8009cde:	4632      	movcs	r2, r6
 8009ce0:	f7ff fbcc 	bl	800947c <memcpy>
 8009ce4:	4621      	mov	r1, r4
 8009ce6:	4640      	mov	r0, r8
 8009ce8:	f7ff fbd6 	bl	8009498 <_free_r>
 8009cec:	463c      	mov	r4, r7
 8009cee:	e7e0      	b.n	8009cb2 <_realloc_r+0x1e>

08009cf0 <_malloc_usable_size_r>:
 8009cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cf4:	1f18      	subs	r0, r3, #4
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	bfbc      	itt	lt
 8009cfa:	580b      	ldrlt	r3, [r1, r0]
 8009cfc:	18c0      	addlt	r0, r0, r3
 8009cfe:	4770      	bx	lr

08009d00 <_init>:
 8009d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d02:	bf00      	nop
 8009d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d06:	bc08      	pop	{r3}
 8009d08:	469e      	mov	lr, r3
 8009d0a:	4770      	bx	lr

08009d0c <_fini>:
 8009d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0e:	bf00      	nop
 8009d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d12:	bc08      	pop	{r3}
 8009d14:	469e      	mov	lr, r3
 8009d16:	4770      	bx	lr
