Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Aug 23 11:52:27 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file intellight_v2_wrapper_control_sets_placed.rpt
| Design       : intellight_v2_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   130 |
|    Minimum number of control sets                        |   130 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   420 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   130 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    55 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             857 |          211 |
| No           | No                    | Yes                    |              75 |           25 |
| No           | Yes                   | No                     |             305 |          120 |
| Yes          | No                    | No                     |             167 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             600 |          164 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                         Enable Signal                                                                                         |                                                      Set/Reset Signal                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                          |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                         |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                         |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                          |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                          |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                             | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                1 |              2 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol           |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                     |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                     |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                     |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_arready0                                                                                                                   | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                           |                3 |              4 |         1.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                          |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_awready0                                                                                                                   | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                               | intellight_v2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                    |                1 |              6 |         6.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/rst_clk_100M/U0/SEQ/seq_cnt_en                                                                                                                                                | intellight_v2_i/rst_clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                     |                1 |              6 |         6.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_0                                                                    | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                4 |              7 |         1.75 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                                                 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              7 |         3.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                   | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                            | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                     | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                     | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                       |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                       |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                     | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                              | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                     | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                            | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                            | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                            | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[11]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                            | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                          | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0 |                                                                                                                           |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0 |                                                                                                                           |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                 |                3 |              9 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[16]_i_1_n_0                                                                                                           | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                                                   | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              9 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                     | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              9 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                      | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                               |                                                                                                                           |                2 |             12 |         6.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                               |                                                                                                                           |                3 |             12 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                          | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                         | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |             12 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/CU_0/inst/sc                                                                                                                                                                  | intellight_v2_i/CU_0/inst/sc0                                                                                             |                4 |             16 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                       | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                      |                4 |             19 |         4.75 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |               11 |             21 |         1.91 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               10 |             22 |         2.20 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                         |                                                                                                                           |                9 |             25 |         2.78 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                            |                                                                                                                           |                7 |             29 |         4.14 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/CU_0/inst/ec                                                                                                                                                                  | intellight_v2_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[0]                                                                       |                8 |             32 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |               32 |             32 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                            | intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                8 |             32 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                 |                                                                                                                           |                5 |             33 |         6.60 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0   |                                                                                                                           |                8 |             38 |         4.75 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/rst_clk_100M/U0/peripheral_reset[0]                                                                       |               15 |             47 |         3.13 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | intellight_v2_i/intellight_0/inst/slv_reg0[0]_i_1_n_0                                                                     |               47 |            146 |         3.11 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               |                                                                                                                           |              213 |            877 |         4.12 |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


