DECL|ADC_IRQn|enumerator|ADC_IRQn = 37, /**< 37 SAM3X4C ADC Controller (ADC) */
DECL|ADC|macro|ADC
DECL|ADC|macro|ADC
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /**< 5 Cortex-M3 Bus Fault Interrupt */
DECL|CAN0_IRQn|enumerator|CAN0_IRQn = 43, /**< 43 SAM3X4C CAN Controller 0 (CAN0) */
DECL|CAN0|macro|CAN0
DECL|CAN0|macro|CAN0
DECL|CAN1_IRQn|enumerator|CAN1_IRQn = 44, /**< 44 SAM3X4C CAN Controller 1 (CAN1) */
DECL|CAN1|macro|CAN1
DECL|CAN1|macro|CAN1
DECL|CHIPID|macro|CHIPID
DECL|CHIPID|macro|CHIPID
DECL|CHIP_CIDR|macro|CHIP_CIDR
DECL|CHIP_EXID|macro|CHIP_EXID
DECL|CHIP_FLASH_WRITE_WAIT_STATE|macro|CHIP_FLASH_WRITE_WAIT_STATE
DECL|CHIP_FREQ_CPU_MAX|macro|CHIP_FREQ_CPU_MAX
DECL|CHIP_FREQ_FWS_0|macro|CHIP_FREQ_FWS_0
DECL|CHIP_FREQ_FWS_1|macro|CHIP_FREQ_FWS_1
DECL|CHIP_FREQ_FWS_2|macro|CHIP_FREQ_FWS_2
DECL|CHIP_FREQ_FWS_3|macro|CHIP_FREQ_FWS_3
DECL|CHIP_FREQ_MAINCK_RC_12MHZ|macro|CHIP_FREQ_MAINCK_RC_12MHZ
DECL|CHIP_FREQ_MAINCK_RC_4MHZ|macro|CHIP_FREQ_MAINCK_RC_4MHZ
DECL|CHIP_FREQ_MAINCK_RC_8MHZ|macro|CHIP_FREQ_MAINCK_RC_8MHZ
DECL|CHIP_FREQ_SLCK_RC_MAX|macro|CHIP_FREQ_SLCK_RC_MAX
DECL|CHIP_FREQ_SLCK_RC_MIN|macro|CHIP_FREQ_SLCK_RC_MIN
DECL|CHIP_FREQ_SLCK_RC|macro|CHIP_FREQ_SLCK_RC
DECL|CHIP_FREQ_UTMIPLL|macro|CHIP_FREQ_UTMIPLL
DECL|CHIP_FREQ_XTAL_12M|macro|CHIP_FREQ_XTAL_12M
DECL|CHIP_FREQ_XTAL_32K|macro|CHIP_FREQ_XTAL_32K
DECL|CHIP_JTAGID|macro|CHIP_JTAGID
DECL|DACC_IRQn|enumerator|DACC_IRQn = 38, /**< 38 SAM3X4C DAC Controller (DACC) */
DECL|DACC|macro|DACC
DECL|DACC|macro|DACC
DECL|DMAC_IRQn|enumerator|DMAC_IRQn = 39, /**< 39 SAM3X4C DMA Controller (DMAC) */
DECL|DMAC|macro|DMAC
DECL|DMAC|macro|DMAC
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /**< 12 Cortex-M3 Debug Monitor Interrupt */
DECL|DeviceVectors|typedef|} DeviceVectors;
DECL|EBI_CS0_ADDR|macro|EBI_CS0_ADDR
DECL|EBI_CS1_ADDR|macro|EBI_CS1_ADDR
DECL|EBI_CS2_ADDR|macro|EBI_CS2_ADDR
DECL|EBI_CS3_ADDR|macro|EBI_CS3_ADDR
DECL|EBI_CS4_ADDR|macro|EBI_CS4_ADDR
DECL|EBI_CS5_ADDR|macro|EBI_CS5_ADDR
DECL|EBI_CS6_ADDR|macro|EBI_CS6_ADDR
DECL|EBI_CS7_ADDR|macro|EBI_CS7_ADDR
DECL|EFC0_IRQn|enumerator|EFC0_IRQn = 6, /**< 6 SAM3X4C Enhanced Flash Controller 0 (EFC0) */
DECL|EFC0|macro|EFC0
DECL|EFC0|macro|EFC0
DECL|EFC1_IRQn|enumerator|EFC1_IRQn = 7, /**< 7 SAM3X4C Enhanced Flash Controller 1 (EFC1) */
DECL|EFC1|macro|EFC1
DECL|EFC1|macro|EFC1
DECL|EMAC_IRQn|enumerator|EMAC_IRQn = 42, /**< 42 SAM3X4C Ethernet MAC (EMAC) */
DECL|EMAC|macro|EMAC
DECL|EMAC|macro|EMAC
DECL|GPBR|macro|GPBR
DECL|GPBR|macro|GPBR
DECL|HSMCI_IRQn|enumerator|HSMCI_IRQn = 21, /**< 21 SAM3X4C Multimedia Card Interface (HSMCI) */
DECL|HSMCI|macro|HSMCI
DECL|HSMCI|macro|HSMCI
DECL|ID_ADC|macro|ID_ADC
DECL|ID_CAN0|macro|ID_CAN0
DECL|ID_CAN1|macro|ID_CAN1
DECL|ID_DACC|macro|ID_DACC
DECL|ID_DMAC|macro|ID_DMAC
DECL|ID_EFC0|macro|ID_EFC0
DECL|ID_EFC1|macro|ID_EFC1
DECL|ID_EMAC|macro|ID_EMAC
DECL|ID_HSMCI|macro|ID_HSMCI
DECL|ID_PERIPH_COUNT|macro|ID_PERIPH_COUNT
DECL|ID_PIOA|macro|ID_PIOA
DECL|ID_PIOB|macro|ID_PIOB
DECL|ID_PMC|macro|ID_PMC
DECL|ID_PWM|macro|ID_PWM
DECL|ID_RSTC|macro|ID_RSTC
DECL|ID_RTC|macro|ID_RTC
DECL|ID_RTT|macro|ID_RTT
DECL|ID_SPI0|macro|ID_SPI0
DECL|ID_SSC|macro|ID_SSC
DECL|ID_SUPC|macro|ID_SUPC
DECL|ID_TC0|macro|ID_TC0
DECL|ID_TC1|macro|ID_TC1
DECL|ID_TC2|macro|ID_TC2
DECL|ID_TC3|macro|ID_TC3
DECL|ID_TC4|macro|ID_TC4
DECL|ID_TC5|macro|ID_TC5
DECL|ID_TRNG|macro|ID_TRNG
DECL|ID_TWI0|macro|ID_TWI0
DECL|ID_TWI1|macro|ID_TWI1
DECL|ID_UART|macro|ID_UART
DECL|ID_UOTGHS|macro|ID_UOTGHS
DECL|ID_USART0|macro|ID_USART0
DECL|ID_USART1|macro|ID_USART1
DECL|ID_USART2|macro|ID_USART2
DECL|ID_WDT|macro|ID_WDT
DECL|IFLASH0_ADDR|macro|IFLASH0_ADDR
DECL|IFLASH0_LOCK_REGION_SIZE|macro|IFLASH0_LOCK_REGION_SIZE
DECL|IFLASH0_NB_OF_LOCK_BITS|macro|IFLASH0_NB_OF_LOCK_BITS
DECL|IFLASH0_NB_OF_PAGES|macro|IFLASH0_NB_OF_PAGES
DECL|IFLASH0_PAGE_SIZE|macro|IFLASH0_PAGE_SIZE
DECL|IFLASH0_SIZE|macro|IFLASH0_SIZE
DECL|IFLASH1_ADDR|macro|IFLASH1_ADDR
DECL|IFLASH1_LOCK_REGION_SIZE|macro|IFLASH1_LOCK_REGION_SIZE
DECL|IFLASH1_NB_OF_LOCK_BITS|macro|IFLASH1_NB_OF_LOCK_BITS
DECL|IFLASH1_NB_OF_PAGES|macro|IFLASH1_NB_OF_PAGES
DECL|IFLASH1_PAGE_SIZE|macro|IFLASH1_PAGE_SIZE
DECL|IFLASH1_SIZE|macro|IFLASH1_SIZE
DECL|IFLASH_SIZE|macro|IFLASH_SIZE
DECL|IRAM0_ADDR|macro|IRAM0_ADDR
DECL|IRAM0_SIZE|macro|IRAM0_SIZE
DECL|IRAM1_ADDR|macro|IRAM1_ADDR
DECL|IRAM1_SIZE|macro|IRAM1_SIZE
DECL|IRAM_SIZE|macro|IRAM_SIZE
DECL|IROM_ADDR|macro|IROM_ADDR
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn
DECL|MATRIX|macro|MATRIX
DECL|MATRIX|macro|MATRIX
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /**< 4 Cortex-M3 Memory Management Interrupt */
DECL|NB_CH_ADC|macro|NB_CH_ADC
DECL|NB_CH_DAC|macro|NB_CH_DAC
DECL|NFC_RAM_ADDR|macro|NFC_RAM_ADDR
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */
DECL|PDC_ADC|macro|PDC_ADC
DECL|PDC_ADC|macro|PDC_ADC
DECL|PDC_DACC|macro|PDC_DACC
DECL|PDC_DACC|macro|PDC_DACC
DECL|PDC_PWM|macro|PDC_PWM
DECL|PDC_PWM|macro|PDC_PWM
DECL|PDC_TWI0|macro|PDC_TWI0
DECL|PDC_TWI0|macro|PDC_TWI0
DECL|PDC_TWI1|macro|PDC_TWI1
DECL|PDC_TWI1|macro|PDC_TWI1
DECL|PDC_UART|macro|PDC_UART
DECL|PDC_UART|macro|PDC_UART
DECL|PDC_USART0|macro|PDC_USART0
DECL|PDC_USART0|macro|PDC_USART0
DECL|PDC_USART1|macro|PDC_USART1
DECL|PDC_USART1|macro|PDC_USART1
DECL|PDC_USART2|macro|PDC_USART2
DECL|PDC_USART2|macro|PDC_USART2
DECL|PERIPH_COUNT_IRQn|enumerator|PERIPH_COUNT_IRQn = 45 /**< Number of peripheral IDs */
DECL|PIOA_IRQn|enumerator|PIOA_IRQn = 11, /**< 11 SAM3X4C Parallel I/O Controller A, (PIOA) */
DECL|PIOA|macro|PIOA
DECL|PIOA|macro|PIOA
DECL|PIOB_IRQn|enumerator|PIOB_IRQn = 12, /**< 12 SAM3X4C Parallel I/O Controller B (PIOB) */
DECL|PIOB|macro|PIOB
DECL|PIOB|macro|PIOB
DECL|PMC_IRQn|enumerator|PMC_IRQn = 5, /**< 5 SAM3X4C Power Management Controller (PMC) */
DECL|PMC|macro|PMC
DECL|PMC|macro|PMC
DECL|PWM_IRQn|enumerator|PWM_IRQn = 36, /**< 36 SAM3X4C Pulse Width Modulation Controller (PWM) */
DECL|PWM|macro|PWM
DECL|PWM|macro|PWM
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< 14 Cortex-M3 Pend SV Interrupt */
DECL|RSTC_IRQn|enumerator|RSTC_IRQn = 1, /**< 1 SAM3X4C Reset Controller (RSTC) */
DECL|RSTC|macro|RSTC
DECL|RSTC|macro|RSTC
DECL|RTC_IRQn|enumerator|RTC_IRQn = 2, /**< 2 SAM3X4C Real Time Clock (RTC) */
DECL|RTC|macro|RTC
DECL|RTC|macro|RTC
DECL|RTT_IRQn|enumerator|RTT_IRQn = 3, /**< 3 SAM3X4C Real Time Timer (RTT) */
DECL|RTT|macro|RTT
DECL|RTT|macro|RTT
DECL|SPI0_IRQn|enumerator|SPI0_IRQn = 24, /**< 24 SAM3X4C Serial Peripheral Interface (SPI0) */
DECL|SPI0|macro|SPI0
DECL|SPI0|macro|SPI0
DECL|SSC_IRQn|enumerator|SSC_IRQn = 26, /**< 26 SAM3X4C Synchronous Serial Controller (SSC) */
DECL|SSC|macro|SSC
DECL|SSC|macro|SSC
DECL|SUPC_IRQn|enumerator|SUPC_IRQn = 0, /**< 0 SAM3X4C Supply Controller (SUPC) */
DECL|SUPC|macro|SUPC
DECL|SUPC|macro|SUPC
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< 11 Cortex-M3 SV Call Interrupt */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< 15 Cortex-M3 System Tick Interrupt */
DECL|TC0_IRQn|enumerator|TC0_IRQn = 27, /**< 27 SAM3X4C Timer Counter 0 (TC0) */
DECL|TC0|macro|TC0
DECL|TC0|macro|TC0
DECL|TC1_IRQn|enumerator|TC1_IRQn = 28, /**< 28 SAM3X4C Timer Counter 1 (TC1) */
DECL|TC1|macro|TC1
DECL|TC1|macro|TC1
DECL|TC2_IRQn|enumerator|TC2_IRQn = 29, /**< 29 SAM3X4C Timer Counter 2 (TC2) */
DECL|TC3_IRQn|enumerator|TC3_IRQn = 30, /**< 30 SAM3X4C Timer Counter 3 (TC3) */
DECL|TC4_IRQn|enumerator|TC4_IRQn = 31, /**< 31 SAM3X4C Timer Counter 4 (TC4) */
DECL|TC5_IRQn|enumerator|TC5_IRQn = 32, /**< 32 SAM3X4C Timer Counter 5 (TC5) */
DECL|TRNG_IRQn|enumerator|TRNG_IRQn = 41, /**< 41 SAM3X4C True Random Number Generator (TRNG) */
DECL|TRNG|macro|TRNG
DECL|TRNG|macro|TRNG
DECL|TWI0_IRQn|enumerator|TWI0_IRQn = 22, /**< 22 SAM3X4C Two-Wire Interface 0 (TWI0) */
DECL|TWI0|macro|TWI0
DECL|TWI0|macro|TWI0
DECL|TWI1_IRQn|enumerator|TWI1_IRQn = 23, /**< 23 SAM3X4C Two-Wire Interface 1 (TWI1) */
DECL|TWI1|macro|TWI1
DECL|TWI1|macro|TWI1
DECL|UART_IRQn|enumerator|UART_IRQn = 8, /**< 8 SAM3X4C Universal Asynchronous Receiver Transceiver (UART) */
DECL|UART|macro|UART
DECL|UART|macro|UART
DECL|UOTGHS_IRQn|enumerator|UOTGHS_IRQn = 40, /**< 40 SAM3X4C USB OTG High Speed (UOTGHS) */
DECL|UOTGHS_RAM_ADDR|macro|UOTGHS_RAM_ADDR
DECL|UOTGHS|macro|UOTGHS
DECL|UOTGHS|macro|UOTGHS
DECL|USART0_IRQn|enumerator|USART0_IRQn = 17, /**< 17 SAM3X4C USART 0 (USART0) */
DECL|USART0|macro|USART0
DECL|USART0|macro|USART0
DECL|USART1_IRQn|enumerator|USART1_IRQn = 18, /**< 18 SAM3X4C USART 1 (USART1) */
DECL|USART1|macro|USART1
DECL|USART1|macro|USART1
DECL|USART2_IRQn|enumerator|USART2_IRQn = 19, /**< 19 SAM3X4C USART 2 (USART2) */
DECL|USART2|macro|USART2
DECL|USART2|macro|USART2
DECL|USB_DEVICE_MAX_EP|macro|USB_DEVICE_MAX_EP
DECL|USB_HOST_MAX_PIPE|macro|USB_HOST_MAX_PIPE
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /**< 6 Cortex-M3 Usage Fault Interrupt */
DECL|WDT_IRQn|enumerator|WDT_IRQn = 4, /**< 4 SAM3X4C Watchdog Timer (WDT) */
DECL|WDT|macro|WDT
DECL|WDT|macro|WDT
DECL|_DeviceVectors|struct|typedef struct _DeviceVectors
DECL|_SAM3X4C_|macro|_SAM3X4C_
DECL|__CM3_REV|macro|__CM3_REV
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|pfnADC_Handler|member|void* pfnADC_Handler; /* 37 ADC Controller */
DECL|pfnBusFault_Handler|member|void* pfnBusFault_Handler;
DECL|pfnCAN0_Handler|member|void* pfnCAN0_Handler; /* 43 CAN Controller 0 */
DECL|pfnCAN1_Handler|member|void* pfnCAN1_Handler; /* 44 CAN Controller 1 */
DECL|pfnDACC_Handler|member|void* pfnDACC_Handler; /* 38 DAC Controller */
DECL|pfnDMAC_Handler|member|void* pfnDMAC_Handler; /* 39 DMA Controller */
DECL|pfnDebugMon_Handler|member|void* pfnDebugMon_Handler;
DECL|pfnEFC0_Handler|member|void* pfnEFC0_Handler; /* 6 Enhanced Flash Controller 0 */
DECL|pfnEFC1_Handler|member|void* pfnEFC1_Handler; /* 7 Enhanced Flash Controller 1 */
DECL|pfnEMAC_Handler|member|void* pfnEMAC_Handler; /* 42 Ethernet MAC */
DECL|pfnHSMCI_Handler|member|void* pfnHSMCI_Handler; /* 21 Multimedia Card Interface */
DECL|pfnHardFault_Handler|member|void* pfnHardFault_Handler;
DECL|pfnMemManage_Handler|member|void* pfnMemManage_Handler;
DECL|pfnNMI_Handler|member|void* pfnNMI_Handler;
DECL|pfnPIOA_Handler|member|void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A, */
DECL|pfnPIOB_Handler|member|void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */
DECL|pfnPMC_Handler|member|void* pfnPMC_Handler; /* 5 Power Management Controller */
DECL|pfnPWM_Handler|member|void* pfnPWM_Handler; /* 36 Pulse Width Modulation Controller */
DECL|pfnPendSV_Handler|member|void* pfnPendSV_Handler;
DECL|pfnRSTC_Handler|member|void* pfnRSTC_Handler; /* 1 Reset Controller */
DECL|pfnRTC_Handler|member|void* pfnRTC_Handler; /* 2 Real Time Clock */
DECL|pfnRTT_Handler|member|void* pfnRTT_Handler; /* 3 Real Time Timer */
DECL|pfnReserved1_Handler|member|void* pfnReserved1_Handler;
DECL|pfnReserved2_Handler|member|void* pfnReserved2_Handler;
DECL|pfnReserved3_Handler|member|void* pfnReserved3_Handler;
DECL|pfnReserved4_Handler|member|void* pfnReserved4_Handler;
DECL|pfnReserved5_Handler|member|void* pfnReserved5_Handler;
DECL|pfnReset_Handler|member|void* pfnReset_Handler;
DECL|pfnSPI0_Handler|member|void* pfnSPI0_Handler; /* 24 Serial Peripheral Interface */
DECL|pfnSSC_Handler|member|void* pfnSSC_Handler; /* 26 Synchronous Serial Controller */
DECL|pfnSUPC_Handler|member|void* pfnSUPC_Handler; /* 0 Supply Controller */
DECL|pfnSVC_Handler|member|void* pfnSVC_Handler;
DECL|pfnSysTick_Handler|member|void* pfnSysTick_Handler;
DECL|pfnTC0_Handler|member|void* pfnTC0_Handler; /* 27 Timer Counter 0 */
DECL|pfnTC1_Handler|member|void* pfnTC1_Handler; /* 28 Timer Counter 1 */
DECL|pfnTC2_Handler|member|void* pfnTC2_Handler; /* 29 Timer Counter 2 */
DECL|pfnTC3_Handler|member|void* pfnTC3_Handler; /* 30 Timer Counter 3 */
DECL|pfnTC4_Handler|member|void* pfnTC4_Handler; /* 31 Timer Counter 4 */
DECL|pfnTC5_Handler|member|void* pfnTC5_Handler; /* 32 Timer Counter 5 */
DECL|pfnTRNG_Handler|member|void* pfnTRNG_Handler; /* 41 True Random Number Generator */
DECL|pfnTWI0_Handler|member|void* pfnTWI0_Handler; /* 22 Two-Wire Interface 0 */
DECL|pfnTWI1_Handler|member|void* pfnTWI1_Handler; /* 23 Two-Wire Interface 1 */
DECL|pfnUART_Handler|member|void* pfnUART_Handler; /* 8 Universal Asynchronous Receiver Transceiver */
DECL|pfnUOTGHS_Handler|member|void* pfnUOTGHS_Handler; /* 40 USB OTG High Speed */
DECL|pfnUSART0_Handler|member|void* pfnUSART0_Handler; /* 17 USART 0 */
DECL|pfnUSART1_Handler|member|void* pfnUSART1_Handler; /* 18 USART 1 */
DECL|pfnUSART2_Handler|member|void* pfnUSART2_Handler; /* 19 USART 2 */
DECL|pfnUsageFault_Handler|member|void* pfnUsageFault_Handler;
DECL|pfnWDT_Handler|member|void* pfnWDT_Handler; /* 4 Watchdog Timer */
DECL|pvReserved10|member|void* pvReserved10;
DECL|pvReserved13|member|void* pvReserved13;
DECL|pvReserved14|member|void* pvReserved14;
DECL|pvReserved15|member|void* pvReserved15;
DECL|pvReserved16|member|void* pvReserved16;
DECL|pvReserved20|member|void* pvReserved20;
DECL|pvReserved25|member|void* pvReserved25;
DECL|pvReserved33|member|void* pvReserved33;
DECL|pvReserved34|member|void* pvReserved34;
DECL|pvReserved35|member|void* pvReserved35;
DECL|pvReserved9|member|void* pvReserved9;
DECL|pvStack|member|void* pvStack;
