0.6
2019.1
May 24 2019
14:51:52
/home/muqdas_satti/Desktop/Verilog/UART/UART.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/muqdas_satti/Desktop/Verilog/UART/UART.srcs/sim_1/new/uart_tbb.sv,1739084941,systemVerilog,,,,uart_tb,,,,,,,,
/home/muqdas_satti/Desktop/Verilog/UART/UART.srcs/sources_1/new/uart.v,1739081526,verilog,,/home/muqdas_satti/Desktop/Verilog/UART/UART.srcs/sim_1/new/uart_tb.v,,uart,,,,,,,,
