Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 29 15:41:40 2024
| Host         : DESKTOP-5VNL0D5 running 64-bit major release  (build 9200)
| Command      : report_drc -file top_module_of_smart_farm_drc_opted.rpt -pb top_module_of_smart_farm_drc_opted.pb -rpx top_module_of_smart_farm_drc_opted.rpx
| Design       : top_module_of_smart_farm
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

