@cmd_header read_aiger@
<h1>read_aiger - read AIGER file</h1>
<pre>
    read_aiger [options] [filename]

Load module from an AIGER file into the current design.

    -module_name &lt;module_name&gt;
        name of module to be created (default: &lt;filename&gt;)

    -clk_name &lt;wire_name&gt;
        if specified, AIGER latches to be transformed into $_DFF_P_ cells
        clocked by wire of this name. otherwise, $_FF_ cells will be used

    -map &lt;filename&gt;
        read file with port and latch symbols

    -wideports
        merge ports that match the pattern 'name[int]' into a single
        multi-bit port 'name'

    -xaiger
        read XAIGER extensions

</pre>
@footer@
