// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module crc24a_crc24a_Pipeline_loop1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        crc_V_address0,
        crc_V_ce0,
        crc_V_we0,
        crc_V_d0,
        crc_V_1_address0,
        crc_V_1_ce0,
        crc_V_1_we0,
        crc_V_1_d0,
        crc_V_2_address0,
        crc_V_2_ce0,
        crc_V_2_we0,
        crc_V_2_d0,
        crc_V_3_address0,
        crc_V_3_ce0,
        crc_V_3_we0,
        crc_V_3_d0,
        crc_V_4_address0,
        crc_V_4_ce0,
        crc_V_4_we0,
        crc_V_4_d0,
        crc_V_5_address0,
        crc_V_5_ce0,
        crc_V_5_we0,
        crc_V_5_d0,
        crc_V_6_address0,
        crc_V_6_ce0,
        crc_V_6_we0,
        crc_V_6_d0,
        crc_V_7_address0,
        crc_V_7_ce0,
        crc_V_7_we0,
        crc_V_7_d0,
        crc_V_8_address0,
        crc_V_8_ce0,
        crc_V_8_we0,
        crc_V_8_d0,
        crc_V_9_address0,
        crc_V_9_ce0,
        crc_V_9_we0,
        crc_V_9_d0,
        crc_V_10_address0,
        crc_V_10_ce0,
        crc_V_10_we0,
        crc_V_10_d0,
        crc_V_11_address0,
        crc_V_11_ce0,
        crc_V_11_we0,
        crc_V_11_d0,
        crc_V_12_address0,
        crc_V_12_ce0,
        crc_V_12_we0,
        crc_V_12_d0,
        crc_V_13_address0,
        crc_V_13_ce0,
        crc_V_13_we0,
        crc_V_13_d0,
        crc_V_14_address0,
        crc_V_14_ce0,
        crc_V_14_we0,
        crc_V_14_d0,
        crc_V_15_address0,
        crc_V_15_ce0,
        crc_V_15_we0,
        crc_V_15_d0,
        crc_V_16_address0,
        crc_V_16_ce0,
        crc_V_16_we0,
        crc_V_16_d0,
        crc_V_17_address0,
        crc_V_17_ce0,
        crc_V_17_we0,
        crc_V_17_d0,
        crc_V_18_address0,
        crc_V_18_ce0,
        crc_V_18_we0,
        crc_V_18_d0,
        crc_V_19_address0,
        crc_V_19_ce0,
        crc_V_19_we0,
        crc_V_19_d0,
        crc_V_20_address0,
        crc_V_20_ce0,
        crc_V_20_we0,
        crc_V_20_d0,
        crc_V_21_address0,
        crc_V_21_ce0,
        crc_V_21_we0,
        crc_V_21_d0,
        crc_V_22_address0,
        crc_V_22_ce0,
        crc_V_22_we0,
        crc_V_22_d0,
        crc_V_23_address0,
        crc_V_23_ce0,
        crc_V_23_we0,
        crc_V_23_d0,
        crc_V_24_address0,
        crc_V_24_ce0,
        crc_V_24_we0,
        crc_V_24_d0,
        last_V_out,
        last_V_out_ap_vld,
        u_out,
        u_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
output  [4:0] crc_V_address0;
output   crc_V_ce0;
output   crc_V_we0;
output  [0:0] crc_V_d0;
output  [4:0] crc_V_1_address0;
output   crc_V_1_ce0;
output   crc_V_1_we0;
output  [0:0] crc_V_1_d0;
output  [4:0] crc_V_2_address0;
output   crc_V_2_ce0;
output   crc_V_2_we0;
output  [0:0] crc_V_2_d0;
output  [4:0] crc_V_3_address0;
output   crc_V_3_ce0;
output   crc_V_3_we0;
output  [0:0] crc_V_3_d0;
output  [4:0] crc_V_4_address0;
output   crc_V_4_ce0;
output   crc_V_4_we0;
output  [0:0] crc_V_4_d0;
output  [4:0] crc_V_5_address0;
output   crc_V_5_ce0;
output   crc_V_5_we0;
output  [0:0] crc_V_5_d0;
output  [4:0] crc_V_6_address0;
output   crc_V_6_ce0;
output   crc_V_6_we0;
output  [0:0] crc_V_6_d0;
output  [4:0] crc_V_7_address0;
output   crc_V_7_ce0;
output   crc_V_7_we0;
output  [0:0] crc_V_7_d0;
output  [4:0] crc_V_8_address0;
output   crc_V_8_ce0;
output   crc_V_8_we0;
output  [0:0] crc_V_8_d0;
output  [4:0] crc_V_9_address0;
output   crc_V_9_ce0;
output   crc_V_9_we0;
output  [0:0] crc_V_9_d0;
output  [4:0] crc_V_10_address0;
output   crc_V_10_ce0;
output   crc_V_10_we0;
output  [0:0] crc_V_10_d0;
output  [4:0] crc_V_11_address0;
output   crc_V_11_ce0;
output   crc_V_11_we0;
output  [0:0] crc_V_11_d0;
output  [4:0] crc_V_12_address0;
output   crc_V_12_ce0;
output   crc_V_12_we0;
output  [0:0] crc_V_12_d0;
output  [4:0] crc_V_13_address0;
output   crc_V_13_ce0;
output   crc_V_13_we0;
output  [0:0] crc_V_13_d0;
output  [4:0] crc_V_14_address0;
output   crc_V_14_ce0;
output   crc_V_14_we0;
output  [0:0] crc_V_14_d0;
output  [4:0] crc_V_15_address0;
output   crc_V_15_ce0;
output   crc_V_15_we0;
output  [0:0] crc_V_15_d0;
output  [4:0] crc_V_16_address0;
output   crc_V_16_ce0;
output   crc_V_16_we0;
output  [0:0] crc_V_16_d0;
output  [4:0] crc_V_17_address0;
output   crc_V_17_ce0;
output   crc_V_17_we0;
output  [0:0] crc_V_17_d0;
output  [4:0] crc_V_18_address0;
output   crc_V_18_ce0;
output   crc_V_18_we0;
output  [0:0] crc_V_18_d0;
output  [4:0] crc_V_19_address0;
output   crc_V_19_ce0;
output   crc_V_19_we0;
output  [0:0] crc_V_19_d0;
output  [4:0] crc_V_20_address0;
output   crc_V_20_ce0;
output   crc_V_20_we0;
output  [0:0] crc_V_20_d0;
output  [4:0] crc_V_21_address0;
output   crc_V_21_ce0;
output   crc_V_21_we0;
output  [0:0] crc_V_21_d0;
output  [4:0] crc_V_22_address0;
output   crc_V_22_ce0;
output   crc_V_22_we0;
output  [0:0] crc_V_22_d0;
output  [4:0] crc_V_23_address0;
output   crc_V_23_ce0;
output   crc_V_23_we0;
output  [0:0] crc_V_23_d0;
output  [4:0] crc_V_24_address0;
output   crc_V_24_ce0;
output   crc_V_24_we0;
output  [0:0] crc_V_24_d0;
output  [7:0] last_V_out;
output   last_V_out_ap_vld;
output  [31:0] u_out;
output   u_out_ap_vld;

reg ap_idle;
reg input_r_TREADY;
reg[4:0] crc_V_address0;
reg crc_V_ce0;
reg crc_V_we0;
reg[0:0] crc_V_d0;
reg[4:0] crc_V_1_address0;
reg crc_V_1_ce0;
reg crc_V_1_we0;
reg[0:0] crc_V_1_d0;
reg[4:0] crc_V_2_address0;
reg crc_V_2_ce0;
reg crc_V_2_we0;
reg[0:0] crc_V_2_d0;
reg[4:0] crc_V_3_address0;
reg crc_V_3_ce0;
reg crc_V_3_we0;
reg[0:0] crc_V_3_d0;
reg[4:0] crc_V_4_address0;
reg crc_V_4_ce0;
reg crc_V_4_we0;
reg[0:0] crc_V_4_d0;
reg[4:0] crc_V_5_address0;
reg crc_V_5_ce0;
reg crc_V_5_we0;
reg[0:0] crc_V_5_d0;
reg[4:0] crc_V_6_address0;
reg crc_V_6_ce0;
reg crc_V_6_we0;
reg[0:0] crc_V_6_d0;
reg[4:0] crc_V_7_address0;
reg crc_V_7_ce0;
reg crc_V_7_we0;
reg[0:0] crc_V_7_d0;
reg[4:0] crc_V_8_address0;
reg crc_V_8_ce0;
reg crc_V_8_we0;
reg[0:0] crc_V_8_d0;
reg[4:0] crc_V_9_address0;
reg crc_V_9_ce0;
reg crc_V_9_we0;
reg[0:0] crc_V_9_d0;
reg[4:0] crc_V_10_address0;
reg crc_V_10_ce0;
reg crc_V_10_we0;
reg[0:0] crc_V_10_d0;
reg[4:0] crc_V_11_address0;
reg crc_V_11_ce0;
reg crc_V_11_we0;
reg[0:0] crc_V_11_d0;
reg[4:0] crc_V_12_address0;
reg crc_V_12_ce0;
reg crc_V_12_we0;
reg[0:0] crc_V_12_d0;
reg[4:0] crc_V_13_address0;
reg crc_V_13_ce0;
reg crc_V_13_we0;
reg[0:0] crc_V_13_d0;
reg[4:0] crc_V_14_address0;
reg crc_V_14_ce0;
reg crc_V_14_we0;
reg[0:0] crc_V_14_d0;
reg[4:0] crc_V_15_address0;
reg crc_V_15_ce0;
reg crc_V_15_we0;
reg[0:0] crc_V_15_d0;
reg[4:0] crc_V_16_address0;
reg crc_V_16_ce0;
reg crc_V_16_we0;
reg[0:0] crc_V_16_d0;
reg[4:0] crc_V_17_address0;
reg crc_V_17_ce0;
reg crc_V_17_we0;
reg[0:0] crc_V_17_d0;
reg[4:0] crc_V_18_address0;
reg crc_V_18_ce0;
reg crc_V_18_we0;
reg[0:0] crc_V_18_d0;
reg[4:0] crc_V_19_address0;
reg crc_V_19_ce0;
reg crc_V_19_we0;
reg[0:0] crc_V_19_d0;
reg[4:0] crc_V_20_address0;
reg crc_V_20_ce0;
reg crc_V_20_we0;
reg[0:0] crc_V_20_d0;
reg[4:0] crc_V_21_address0;
reg crc_V_21_ce0;
reg crc_V_21_we0;
reg[0:0] crc_V_21_d0;
reg[4:0] crc_V_22_address0;
reg crc_V_22_ce0;
reg crc_V_22_we0;
reg[0:0] crc_V_22_d0;
reg[4:0] crc_V_23_address0;
reg crc_V_23_ce0;
reg crc_V_23_we0;
reg[0:0] crc_V_23_d0;
reg[4:0] crc_V_24_address0;
reg crc_V_24_ce0;
reg crc_V_24_we0;
reg[0:0] crc_V_24_d0;
reg last_V_out_ap_vld;
reg u_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_state48_pp0_stage7_iter5;
wire    ap_block_state56_pp0_stage7_iter6;
wire    ap_block_state64_pp0_stage7_iter7;
wire    ap_block_state72_pp0_stage7_iter8;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] and_ln18_reg_3018;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    input_r_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_state49_pp0_stage0_iter6;
wire    ap_block_state57_pp0_stage0_iter7;
wire    ap_block_state65_pp0_stage0_iter8;
wire    ap_block_state73_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] and_ln18_fu_1980_p2;
reg   [0:0] and_ln18_reg_3018_pp0_iter1_reg;
reg   [0:0] and_ln18_reg_3018_pp0_iter2_reg;
reg   [0:0] and_ln18_reg_3018_pp0_iter3_reg;
reg   [0:0] and_ln18_reg_3018_pp0_iter4_reg;
reg   [0:0] and_ln18_reg_3018_pp0_iter5_reg;
reg   [0:0] and_ln18_reg_3018_pp0_iter6_reg;
reg   [0:0] and_ln18_reg_3018_pp0_iter7_reg;
reg   [0:0] and_ln18_reg_3018_pp0_iter8_reg;
reg  signed [31:0] u_1_reg_3022;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_state50_pp0_stage1_iter6;
wire    ap_block_state58_pp0_stage1_iter7;
wire    ap_block_state66_pp0_stage1_iter8;
wire    ap_block_state74_pp0_stage1_iter9;
reg    ap_block_pp0_stage1_11001;
reg  signed [31:0] u_1_reg_3022_pp0_iter1_reg;
reg  signed [31:0] u_1_reg_3022_pp0_iter2_reg;
reg  signed [31:0] u_1_reg_3022_pp0_iter3_reg;
reg  signed [31:0] u_1_reg_3022_pp0_iter4_reg;
reg  signed [31:0] u_1_reg_3022_pp0_iter5_reg;
reg  signed [31:0] u_1_reg_3022_pp0_iter6_reg;
reg  signed [31:0] u_1_reg_3022_pp0_iter7_reg;
reg  signed [31:0] u_1_reg_3022_pp0_iter8_reg;
reg   [7:0] d_V_reg_3031;
reg   [7:0] d_V_reg_3031_pp0_iter1_reg;
reg   [7:0] d_V_reg_3031_pp0_iter2_reg;
reg   [7:0] d_V_reg_3031_pp0_iter3_reg;
reg   [7:0] d_V_reg_3031_pp0_iter4_reg;
reg   [7:0] d_V_reg_3031_pp0_iter5_reg;
reg   [7:0] d_V_reg_3031_pp0_iter6_reg;
reg   [7:0] d_V_reg_3031_pp0_iter7_reg;
reg   [7:0] d_V_reg_3031_pp0_iter8_reg;
wire   [0:0] icmp_ln1023_fu_1989_p2;
reg   [0:0] icmp_ln1023_reg_3043;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter1_reg;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter2_reg;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter3_reg;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter4_reg;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter5_reg;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter6_reg;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter7_reg;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter8_reg;
reg   [0:0] icmp_ln1023_reg_3043_pp0_iter9_reg;
wire  signed [32:0] sext_ln628_fu_2037_p1;
reg  signed [32:0] sext_ln628_reg_3052;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_state51_pp0_stage2_iter6;
wire    ap_block_state59_pp0_stage2_iter7;
wire    ap_block_state67_pp0_stage2_iter8;
wire    ap_block_state75_pp0_stage2_iter9;
wire    ap_block_pp0_stage2_11001;
wire  signed [32:0] add_ln23_fu_2040_p2;
reg  signed [32:0] add_ln23_reg_3062;
reg  signed [32:0] add_ln23_reg_3062_pp0_iter1_reg;
reg  signed [32:0] add_ln23_reg_3062_pp0_iter2_reg;
reg  signed [32:0] add_ln23_reg_3062_pp0_iter3_reg;
reg  signed [32:0] add_ln23_reg_3062_pp0_iter4_reg;
reg  signed [32:0] add_ln23_reg_3062_pp0_iter5_reg;
reg  signed [32:0] add_ln23_reg_3062_pp0_iter6_reg;
reg  signed [32:0] add_ln23_reg_3062_pp0_iter7_reg;
reg   [0:0] tmp_26_reg_3067;
reg   [0:0] tmp_26_reg_3067_pp0_iter1_reg;
reg   [0:0] tmp_26_reg_3067_pp0_iter2_reg;
reg   [0:0] tmp_26_reg_3067_pp0_iter3_reg;
reg   [0:0] tmp_26_reg_3067_pp0_iter4_reg;
reg   [0:0] tmp_26_reg_3067_pp0_iter5_reg;
reg   [0:0] tmp_26_reg_3067_pp0_iter6_reg;
reg   [0:0] tmp_26_reg_3067_pp0_iter7_reg;
reg   [0:0] tmp_26_reg_3067_pp0_iter8_reg;
wire  signed [32:0] add_ln23_1_fu_2086_p2;
reg  signed [32:0] add_ln23_1_reg_3077;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_state52_pp0_stage3_iter6;
wire    ap_block_state60_pp0_stage3_iter7;
wire    ap_block_state68_pp0_stage3_iter8;
wire    ap_block_state76_pp0_stage3_iter9;
wire    ap_block_pp0_stage3_11001;
reg  signed [32:0] add_ln23_1_reg_3077_pp0_iter1_reg;
reg  signed [32:0] add_ln23_1_reg_3077_pp0_iter2_reg;
reg  signed [32:0] add_ln23_1_reg_3077_pp0_iter3_reg;
reg  signed [32:0] add_ln23_1_reg_3077_pp0_iter4_reg;
reg  signed [32:0] add_ln23_1_reg_3077_pp0_iter5_reg;
reg  signed [32:0] add_ln23_1_reg_3077_pp0_iter6_reg;
reg  signed [32:0] add_ln23_1_reg_3077_pp0_iter7_reg;
reg   [0:0] tmp_30_reg_3082;
reg   [0:0] tmp_30_reg_3082_pp0_iter1_reg;
reg   [0:0] tmp_30_reg_3082_pp0_iter2_reg;
reg   [0:0] tmp_30_reg_3082_pp0_iter3_reg;
reg   [0:0] tmp_30_reg_3082_pp0_iter4_reg;
reg   [0:0] tmp_30_reg_3082_pp0_iter5_reg;
reg   [0:0] tmp_30_reg_3082_pp0_iter6_reg;
reg   [0:0] tmp_30_reg_3082_pp0_iter7_reg;
reg   [0:0] tmp_30_reg_3082_pp0_iter8_reg;
wire  signed [32:0] add_ln23_2_fu_2131_p2;
reg  signed [32:0] add_ln23_2_reg_3092;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_state53_pp0_stage4_iter6;
wire    ap_block_state61_pp0_stage4_iter7;
wire    ap_block_state69_pp0_stage4_iter8;
wire    ap_block_pp0_stage4_11001;
reg  signed [32:0] add_ln23_2_reg_3092_pp0_iter1_reg;
reg  signed [32:0] add_ln23_2_reg_3092_pp0_iter2_reg;
reg  signed [32:0] add_ln23_2_reg_3092_pp0_iter3_reg;
reg  signed [32:0] add_ln23_2_reg_3092_pp0_iter4_reg;
reg  signed [32:0] add_ln23_2_reg_3092_pp0_iter5_reg;
reg  signed [32:0] add_ln23_2_reg_3092_pp0_iter6_reg;
reg  signed [32:0] add_ln23_2_reg_3092_pp0_iter7_reg;
reg   [0:0] tmp_34_reg_3097;
reg   [0:0] tmp_34_reg_3097_pp0_iter1_reg;
reg   [0:0] tmp_34_reg_3097_pp0_iter2_reg;
reg   [0:0] tmp_34_reg_3097_pp0_iter3_reg;
reg   [0:0] tmp_34_reg_3097_pp0_iter4_reg;
reg   [0:0] tmp_34_reg_3097_pp0_iter5_reg;
reg   [0:0] tmp_34_reg_3097_pp0_iter6_reg;
reg   [0:0] tmp_34_reg_3097_pp0_iter7_reg;
reg   [0:0] tmp_34_reg_3097_pp0_iter8_reg;
wire  signed [32:0] add_ln23_3_fu_2176_p2;
reg  signed [32:0] add_ln23_3_reg_3107;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_state54_pp0_stage5_iter6;
wire    ap_block_state62_pp0_stage5_iter7;
wire    ap_block_state70_pp0_stage5_iter8;
wire    ap_block_pp0_stage5_11001;
reg  signed [32:0] add_ln23_3_reg_3107_pp0_iter1_reg;
reg  signed [32:0] add_ln23_3_reg_3107_pp0_iter2_reg;
reg  signed [32:0] add_ln23_3_reg_3107_pp0_iter3_reg;
reg  signed [32:0] add_ln23_3_reg_3107_pp0_iter4_reg;
reg  signed [32:0] add_ln23_3_reg_3107_pp0_iter5_reg;
reg  signed [32:0] add_ln23_3_reg_3107_pp0_iter6_reg;
reg  signed [32:0] add_ln23_3_reg_3107_pp0_iter7_reg;
reg   [0:0] tmp_38_reg_3112;
reg   [0:0] tmp_38_reg_3112_pp0_iter1_reg;
reg   [0:0] tmp_38_reg_3112_pp0_iter2_reg;
reg   [0:0] tmp_38_reg_3112_pp0_iter3_reg;
reg   [0:0] tmp_38_reg_3112_pp0_iter4_reg;
reg   [0:0] tmp_38_reg_3112_pp0_iter5_reg;
reg   [0:0] tmp_38_reg_3112_pp0_iter6_reg;
reg   [0:0] tmp_38_reg_3112_pp0_iter7_reg;
reg   [0:0] tmp_38_reg_3112_pp0_iter8_reg;
wire  signed [32:0] add_ln23_4_fu_2221_p2;
reg  signed [32:0] add_ln23_4_reg_3122;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_state55_pp0_stage6_iter6;
wire    ap_block_state63_pp0_stage6_iter7;
wire    ap_block_state71_pp0_stage6_iter8;
wire    ap_block_pp0_stage6_11001;
reg  signed [32:0] add_ln23_4_reg_3122_pp0_iter1_reg;
reg  signed [32:0] add_ln23_4_reg_3122_pp0_iter2_reg;
reg  signed [32:0] add_ln23_4_reg_3122_pp0_iter3_reg;
reg  signed [32:0] add_ln23_4_reg_3122_pp0_iter4_reg;
reg  signed [32:0] add_ln23_4_reg_3122_pp0_iter5_reg;
reg  signed [32:0] add_ln23_4_reg_3122_pp0_iter6_reg;
reg  signed [32:0] add_ln23_4_reg_3122_pp0_iter7_reg;
reg   [0:0] tmp_42_reg_3127;
reg   [0:0] tmp_42_reg_3127_pp0_iter1_reg;
reg   [0:0] tmp_42_reg_3127_pp0_iter2_reg;
reg   [0:0] tmp_42_reg_3127_pp0_iter3_reg;
reg   [0:0] tmp_42_reg_3127_pp0_iter4_reg;
reg   [0:0] tmp_42_reg_3127_pp0_iter5_reg;
reg   [0:0] tmp_42_reg_3127_pp0_iter6_reg;
reg   [0:0] tmp_42_reg_3127_pp0_iter7_reg;
reg   [0:0] tmp_42_reg_3127_pp0_iter8_reg;
wire  signed [32:0] add_ln23_5_fu_2266_p2;
reg  signed [32:0] add_ln23_5_reg_3137;
wire    ap_block_pp0_stage7_11001;
reg  signed [32:0] add_ln23_5_reg_3137_pp0_iter1_reg;
reg  signed [32:0] add_ln23_5_reg_3137_pp0_iter2_reg;
reg  signed [32:0] add_ln23_5_reg_3137_pp0_iter3_reg;
reg  signed [32:0] add_ln23_5_reg_3137_pp0_iter4_reg;
reg  signed [32:0] add_ln23_5_reg_3137_pp0_iter5_reg;
reg  signed [32:0] add_ln23_5_reg_3137_pp0_iter6_reg;
reg  signed [32:0] add_ln23_5_reg_3137_pp0_iter7_reg;
reg   [0:0] tmp_46_reg_3142;
reg   [0:0] tmp_46_reg_3142_pp0_iter1_reg;
reg   [0:0] tmp_46_reg_3142_pp0_iter2_reg;
reg   [0:0] tmp_46_reg_3142_pp0_iter3_reg;
reg   [0:0] tmp_46_reg_3142_pp0_iter4_reg;
reg   [0:0] tmp_46_reg_3142_pp0_iter5_reg;
reg   [0:0] tmp_46_reg_3142_pp0_iter6_reg;
reg   [0:0] tmp_46_reg_3142_pp0_iter7_reg;
reg   [0:0] tmp_46_reg_3142_pp0_iter8_reg;
wire  signed [32:0] add_ln23_6_fu_2311_p2;
reg  signed [32:0] add_ln23_6_reg_3152;
reg  signed [32:0] add_ln23_6_reg_3152_pp0_iter2_reg;
reg  signed [32:0] add_ln23_6_reg_3152_pp0_iter3_reg;
reg  signed [32:0] add_ln23_6_reg_3152_pp0_iter4_reg;
reg  signed [32:0] add_ln23_6_reg_3152_pp0_iter5_reg;
reg  signed [32:0] add_ln23_6_reg_3152_pp0_iter6_reg;
reg  signed [32:0] add_ln23_6_reg_3152_pp0_iter7_reg;
reg  signed [32:0] add_ln23_6_reg_3152_pp0_iter8_reg;
reg   [0:0] tmp_50_reg_3157;
reg   [0:0] tmp_50_reg_3157_pp0_iter2_reg;
reg   [0:0] tmp_50_reg_3157_pp0_iter3_reg;
reg   [0:0] tmp_50_reg_3157_pp0_iter4_reg;
reg   [0:0] tmp_50_reg_3157_pp0_iter5_reg;
reg   [0:0] tmp_50_reg_3157_pp0_iter6_reg;
reg   [0:0] tmp_50_reg_3157_pp0_iter7_reg;
reg   [0:0] tmp_50_reg_3157_pp0_iter8_reg;
reg   [0:0] tmp_50_reg_3157_pp0_iter9_reg;
reg   [0:0] tmp_22_reg_3167;
reg   [59:0] tmp_24_reg_3172;
reg   [59:0] tmp_28_reg_3177;
reg   [59:0] tmp_32_reg_3182;
reg   [0:0] tmp_25_reg_3190;
reg   [0:0] tmp_29_reg_3219;
reg   [0:0] tmp_33_reg_3248;
reg   [59:0] tmp_36_reg_3277;
reg   [0:0] tmp_37_reg_3282;
reg   [0:0] tmp_41_reg_3311;
reg   [0:0] tmp_45_reg_3340;
reg   [0:0] tmp_49_reg_3369;
reg   [59:0] tmp_40_reg_3401;
reg   [59:0] tmp_44_reg_3409;
reg   [59:0] tmp_48_reg_3417;
reg   [59:0] tmp_52_reg_3425;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
wire   [63:0] zext_ln23_1_fu_2487_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln23_3_fu_2604_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln23_5_fu_2672_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln23_7_fu_2740_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln23_9_fu_2808_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln23_11_fu_2876_p1;
wire   [63:0] zext_ln23_13_fu_2921_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln23_15_fu_2966_p1;
wire    ap_block_pp0_stage3;
reg   [0:0] terminate_fu_196;
wire    ap_loop_init;
reg   [0:0] ap_sig_allocacmp_terminate_1;
reg   [31:0] u_fu_200;
wire   [31:0] u_2_fu_2356_p2;
wire   [0:0] tmp_nbreadreq_fu_208_p3;
wire    ap_block_pp0_stage3_01001;
wire   [4:0] select_ln23_fu_2480_p3;
wire   [0:0] trunc_ln628_fu_2442_p1;
wire   [4:0] select_ln23_1_fu_2597_p3;
wire   [4:0] select_ln23_2_fu_2665_p3;
wire   [4:0] select_ln23_3_fu_2733_p3;
wire   [4:0] select_ln23_4_fu_2801_p3;
wire   [4:0] select_ln23_5_fu_2869_p3;
wire   [4:0] select_ln23_6_fu_2914_p3;
wire   [4:0] select_ln23_7_fu_2959_p3;
wire   [0:0] xor_ln18_fu_1974_p2;
wire  signed [31:0] tmp_23_fu_1995_p1;
wire   [0:0] tmp_23_fu_1995_p3;
wire  signed [31:0] xor_ln23_fu_2011_p0;
wire   [31:0] select_ln23_8_fu_2003_p3;
wire   [31:0] xor_ln23_fu_2011_p2;
wire  signed [63:0] grp_fu_2021_p0;
wire   [5:0] grp_fu_2021_p1;
wire   [0:0] tmp_27_fu_2054_p3;
wire   [32:0] select_ln23_9_fu_2062_p3;
wire   [32:0] xor_ln23_1_fu_2070_p2;
wire  signed [63:0] grp_fu_2080_p0;
wire   [5:0] grp_fu_2080_p1;
wire   [0:0] tmp_31_fu_2099_p3;
wire   [32:0] select_ln23_10_fu_2107_p3;
wire   [32:0] xor_ln23_2_fu_2115_p2;
wire  signed [63:0] grp_fu_2125_p0;
wire   [5:0] grp_fu_2125_p1;
wire   [0:0] tmp_35_fu_2144_p3;
wire   [32:0] select_ln23_11_fu_2152_p3;
wire   [32:0] xor_ln23_3_fu_2160_p2;
wire  signed [63:0] grp_fu_2170_p0;
wire   [5:0] grp_fu_2170_p1;
wire   [0:0] tmp_39_fu_2189_p3;
wire   [32:0] select_ln23_12_fu_2197_p3;
wire   [32:0] xor_ln23_4_fu_2205_p2;
wire  signed [63:0] grp_fu_2215_p0;
wire   [5:0] grp_fu_2215_p1;
wire   [0:0] tmp_43_fu_2234_p3;
wire   [32:0] select_ln23_13_fu_2242_p3;
wire   [32:0] xor_ln23_5_fu_2250_p2;
wire  signed [63:0] grp_fu_2260_p0;
wire   [5:0] grp_fu_2260_p1;
wire   [0:0] tmp_47_fu_2279_p3;
wire   [32:0] select_ln23_14_fu_2287_p3;
wire   [32:0] xor_ln23_6_fu_2295_p2;
wire  signed [63:0] grp_fu_2305_p0;
wire   [5:0] grp_fu_2305_p1;
wire   [0:0] tmp_51_fu_2324_p3;
wire   [32:0] select_ln23_15_fu_2332_p3;
wire   [32:0] xor_ln23_7_fu_2340_p2;
wire  signed [63:0] grp_fu_2350_p0;
wire   [5:0] grp_fu_2350_p1;
wire  signed [63:0] sext_ln23_1_fu_2373_p1;
wire   [63:0] mul_ln23_fu_2380_p0;
wire   [65:0] mul_ln23_fu_2380_p1;
wire   [128:0] mul_ln23_fu_2380_p2;
wire  signed [63:0] sext_ln23_3_fu_2396_p1;
wire   [63:0] mul_ln23_1_fu_2403_p0;
wire   [65:0] mul_ln23_1_fu_2403_p1;
wire   [128:0] mul_ln23_1_fu_2403_p2;
wire  signed [63:0] sext_ln23_5_fu_2419_p1;
wire   [63:0] mul_ln23_2_fu_2426_p0;
wire   [65:0] mul_ln23_2_fu_2426_p1;
wire   [128:0] mul_ln23_2_fu_2426_p2;
wire   [4:0] grp_fu_2021_p2;
wire   [4:0] trunc_ln23_fu_2470_p1;
wire   [4:0] sub_ln23_fu_2474_p2;
wire  signed [63:0] sext_ln23_7_fu_2536_p1;
wire   [63:0] mul_ln23_3_fu_2543_p0;
wire   [65:0] mul_ln23_3_fu_2543_p1;
wire   [128:0] mul_ln23_3_fu_2543_p2;
wire   [4:0] grp_fu_2080_p2;
wire   [4:0] trunc_ln23_1_fu_2587_p1;
wire   [4:0] sub_ln23_1_fu_2591_p2;
wire  signed [63:0] sext_ln23_9_fu_2632_p1;
wire   [63:0] mul_ln23_4_fu_2639_p0;
wire   [65:0] mul_ln23_4_fu_2639_p1;
wire   [128:0] mul_ln23_4_fu_2639_p2;
wire   [4:0] grp_fu_2125_p2;
wire   [4:0] trunc_ln23_2_fu_2655_p1;
wire   [4:0] sub_ln23_2_fu_2659_p2;
wire  signed [63:0] sext_ln23_11_fu_2700_p1;
wire   [63:0] mul_ln23_5_fu_2707_p0;
wire   [65:0] mul_ln23_5_fu_2707_p1;
wire   [128:0] mul_ln23_5_fu_2707_p2;
wire   [4:0] grp_fu_2170_p2;
wire   [4:0] trunc_ln23_3_fu_2723_p1;
wire   [4:0] sub_ln23_3_fu_2727_p2;
wire  signed [63:0] sext_ln23_13_fu_2768_p1;
wire   [63:0] mul_ln23_6_fu_2775_p0;
wire   [65:0] mul_ln23_6_fu_2775_p1;
wire   [128:0] mul_ln23_6_fu_2775_p2;
wire   [4:0] grp_fu_2215_p2;
wire   [4:0] trunc_ln23_4_fu_2791_p1;
wire   [4:0] sub_ln23_4_fu_2795_p2;
wire  signed [63:0] sext_ln23_15_fu_2836_p1;
wire   [63:0] mul_ln23_7_fu_2843_p0;
wire   [65:0] mul_ln23_7_fu_2843_p1;
wire   [128:0] mul_ln23_7_fu_2843_p2;
wire   [4:0] grp_fu_2260_p2;
wire   [4:0] trunc_ln23_5_fu_2859_p1;
wire   [4:0] sub_ln23_5_fu_2863_p2;
wire   [4:0] grp_fu_2305_p2;
wire   [4:0] trunc_ln23_6_fu_2904_p1;
wire   [4:0] sub_ln23_6_fu_2908_p2;
wire   [4:0] grp_fu_2350_p2;
wire   [4:0] trunc_ln23_7_fu_2949_p1;
wire   [4:0] sub_ln23_7_fu_2953_p2;
reg    grp_fu_2021_ce;
reg    grp_fu_2080_ce;
reg    grp_fu_2125_ce;
reg    grp_fu_2170_ce;
reg    grp_fu_2215_ce;
reg    grp_fu_2260_ce;
reg    grp_fu_2305_ce;
reg    grp_fu_2350_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter8_stage3;
reg    ap_idle_pp0_0to7;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to9;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [128:0] mul_ln23_1_fu_2403_p00;
wire   [128:0] mul_ln23_2_fu_2426_p00;
wire   [128:0] mul_ln23_3_fu_2543_p00;
wire   [128:0] mul_ln23_4_fu_2639_p00;
wire   [128:0] mul_ln23_5_fu_2707_p00;
wire   [128:0] mul_ln23_6_fu_2775_p00;
wire   [128:0] mul_ln23_7_fu_2843_p00;
wire   [128:0] mul_ln23_fu_2380_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

crc24a_urem_64s_6ns_5_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_64s_6ns_5_68_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2021_p0),
    .din1(grp_fu_2021_p1),
    .ce(grp_fu_2021_ce),
    .dout(grp_fu_2021_p2)
);

crc24a_urem_64s_6ns_5_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_64s_6ns_5_68_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2080_p0),
    .din1(grp_fu_2080_p1),
    .ce(grp_fu_2080_ce),
    .dout(grp_fu_2080_p2)
);

crc24a_urem_64s_6ns_5_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_64s_6ns_5_68_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2125_p0),
    .din1(grp_fu_2125_p1),
    .ce(grp_fu_2125_ce),
    .dout(grp_fu_2125_p2)
);

crc24a_urem_64s_6ns_5_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_64s_6ns_5_68_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2170_p0),
    .din1(grp_fu_2170_p1),
    .ce(grp_fu_2170_ce),
    .dout(grp_fu_2170_p2)
);

crc24a_urem_64s_6ns_5_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_64s_6ns_5_68_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2215_p0),
    .din1(grp_fu_2215_p1),
    .ce(grp_fu_2215_ce),
    .dout(grp_fu_2215_p2)
);

crc24a_urem_64s_6ns_5_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_64s_6ns_5_68_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2260_p0),
    .din1(grp_fu_2260_p1),
    .ce(grp_fu_2260_ce),
    .dout(grp_fu_2260_p2)
);

crc24a_urem_64s_6ns_5_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_64s_6ns_5_68_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2305_p0),
    .din1(grp_fu_2305_p1),
    .ce(grp_fu_2305_ce),
    .dout(grp_fu_2305_p2)
);

crc24a_urem_64s_6ns_5_68_1 #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_64s_6ns_5_68_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2350_p0),
    .din1(grp_fu_2350_p1),
    .ce(grp_fu_2350_ce),
    .dout(grp_fu_2350_p2)
);

crc24a_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U9(
    .din0(mul_ln23_fu_2380_p0),
    .din1(mul_ln23_fu_2380_p1),
    .dout(mul_ln23_fu_2380_p2)
);

crc24a_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U10(
    .din0(mul_ln23_1_fu_2403_p0),
    .din1(mul_ln23_1_fu_2403_p1),
    .dout(mul_ln23_1_fu_2403_p2)
);

crc24a_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U11(
    .din0(mul_ln23_2_fu_2426_p0),
    .din1(mul_ln23_2_fu_2426_p1),
    .dout(mul_ln23_2_fu_2426_p2)
);

crc24a_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U12(
    .din0(mul_ln23_3_fu_2543_p0),
    .din1(mul_ln23_3_fu_2543_p1),
    .dout(mul_ln23_3_fu_2543_p2)
);

crc24a_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U13(
    .din0(mul_ln23_4_fu_2639_p0),
    .din1(mul_ln23_4_fu_2639_p1),
    .dout(mul_ln23_4_fu_2639_p2)
);

crc24a_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U14(
    .din0(mul_ln23_5_fu_2707_p0),
    .din1(mul_ln23_5_fu_2707_p1),
    .dout(mul_ln23_5_fu_2707_p2)
);

crc24a_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U15(
    .din0(mul_ln23_6_fu_2775_p0),
    .din1(mul_ln23_6_fu_2775_p1),
    .dout(mul_ln23_6_fu_2775_p2)
);

crc24a_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U16(
    .din0(mul_ln23_7_fu_2843_p0),
    .din1(mul_ln23_7_fu_2843_p1),
    .dout(mul_ln23_7_fu_2843_p2)
);

crc24a_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        terminate_fu_196 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1023_fu_1989_p2 == 1'd1) & (1'd1 == and_ln18_reg_3018) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        terminate_fu_196 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            u_fu_200 <= 32'd0;
        end else if (((icmp_ln1023_reg_3043 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            u_fu_200 <= u_2_fu_2356_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1023_reg_3043 == 1'd0) & (1'd1 == and_ln18_reg_3018) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln23_1_reg_3077 <= add_ln23_1_fu_2086_p2;
        tmp_30_reg_3082 <= add_ln23_1_fu_2086_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln23_1_reg_3077_pp0_iter1_reg <= add_ln23_1_reg_3077;
        add_ln23_1_reg_3077_pp0_iter2_reg <= add_ln23_1_reg_3077_pp0_iter1_reg;
        add_ln23_1_reg_3077_pp0_iter3_reg <= add_ln23_1_reg_3077_pp0_iter2_reg;
        add_ln23_1_reg_3077_pp0_iter4_reg <= add_ln23_1_reg_3077_pp0_iter3_reg;
        add_ln23_1_reg_3077_pp0_iter5_reg <= add_ln23_1_reg_3077_pp0_iter4_reg;
        add_ln23_1_reg_3077_pp0_iter6_reg <= add_ln23_1_reg_3077_pp0_iter5_reg;
        add_ln23_1_reg_3077_pp0_iter7_reg <= add_ln23_1_reg_3077_pp0_iter6_reg;
        tmp_30_reg_3082_pp0_iter1_reg <= tmp_30_reg_3082;
        tmp_30_reg_3082_pp0_iter2_reg <= tmp_30_reg_3082_pp0_iter1_reg;
        tmp_30_reg_3082_pp0_iter3_reg <= tmp_30_reg_3082_pp0_iter2_reg;
        tmp_30_reg_3082_pp0_iter4_reg <= tmp_30_reg_3082_pp0_iter3_reg;
        tmp_30_reg_3082_pp0_iter5_reg <= tmp_30_reg_3082_pp0_iter4_reg;
        tmp_30_reg_3082_pp0_iter6_reg <= tmp_30_reg_3082_pp0_iter5_reg;
        tmp_30_reg_3082_pp0_iter7_reg <= tmp_30_reg_3082_pp0_iter6_reg;
        tmp_30_reg_3082_pp0_iter8_reg <= tmp_30_reg_3082_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1023_reg_3043 == 1'd0) & (1'd1 == and_ln18_reg_3018) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln23_2_reg_3092 <= add_ln23_2_fu_2131_p2;
        tmp_34_reg_3097 <= add_ln23_2_fu_2131_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln23_2_reg_3092_pp0_iter1_reg <= add_ln23_2_reg_3092;
        add_ln23_2_reg_3092_pp0_iter2_reg <= add_ln23_2_reg_3092_pp0_iter1_reg;
        add_ln23_2_reg_3092_pp0_iter3_reg <= add_ln23_2_reg_3092_pp0_iter2_reg;
        add_ln23_2_reg_3092_pp0_iter4_reg <= add_ln23_2_reg_3092_pp0_iter3_reg;
        add_ln23_2_reg_3092_pp0_iter5_reg <= add_ln23_2_reg_3092_pp0_iter4_reg;
        add_ln23_2_reg_3092_pp0_iter6_reg <= add_ln23_2_reg_3092_pp0_iter5_reg;
        add_ln23_2_reg_3092_pp0_iter7_reg <= add_ln23_2_reg_3092_pp0_iter6_reg;
        tmp_34_reg_3097_pp0_iter1_reg <= tmp_34_reg_3097;
        tmp_34_reg_3097_pp0_iter2_reg <= tmp_34_reg_3097_pp0_iter1_reg;
        tmp_34_reg_3097_pp0_iter3_reg <= tmp_34_reg_3097_pp0_iter2_reg;
        tmp_34_reg_3097_pp0_iter4_reg <= tmp_34_reg_3097_pp0_iter3_reg;
        tmp_34_reg_3097_pp0_iter5_reg <= tmp_34_reg_3097_pp0_iter4_reg;
        tmp_34_reg_3097_pp0_iter6_reg <= tmp_34_reg_3097_pp0_iter5_reg;
        tmp_34_reg_3097_pp0_iter7_reg <= tmp_34_reg_3097_pp0_iter6_reg;
        tmp_34_reg_3097_pp0_iter8_reg <= tmp_34_reg_3097_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1023_reg_3043 == 1'd0) & (1'd1 == and_ln18_reg_3018) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln23_3_reg_3107 <= add_ln23_3_fu_2176_p2;
        tmp_38_reg_3112 <= add_ln23_3_fu_2176_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln23_3_reg_3107_pp0_iter1_reg <= add_ln23_3_reg_3107;
        add_ln23_3_reg_3107_pp0_iter2_reg <= add_ln23_3_reg_3107_pp0_iter1_reg;
        add_ln23_3_reg_3107_pp0_iter3_reg <= add_ln23_3_reg_3107_pp0_iter2_reg;
        add_ln23_3_reg_3107_pp0_iter4_reg <= add_ln23_3_reg_3107_pp0_iter3_reg;
        add_ln23_3_reg_3107_pp0_iter5_reg <= add_ln23_3_reg_3107_pp0_iter4_reg;
        add_ln23_3_reg_3107_pp0_iter6_reg <= add_ln23_3_reg_3107_pp0_iter5_reg;
        add_ln23_3_reg_3107_pp0_iter7_reg <= add_ln23_3_reg_3107_pp0_iter6_reg;
        tmp_38_reg_3112_pp0_iter1_reg <= tmp_38_reg_3112;
        tmp_38_reg_3112_pp0_iter2_reg <= tmp_38_reg_3112_pp0_iter1_reg;
        tmp_38_reg_3112_pp0_iter3_reg <= tmp_38_reg_3112_pp0_iter2_reg;
        tmp_38_reg_3112_pp0_iter4_reg <= tmp_38_reg_3112_pp0_iter3_reg;
        tmp_38_reg_3112_pp0_iter5_reg <= tmp_38_reg_3112_pp0_iter4_reg;
        tmp_38_reg_3112_pp0_iter6_reg <= tmp_38_reg_3112_pp0_iter5_reg;
        tmp_38_reg_3112_pp0_iter7_reg <= tmp_38_reg_3112_pp0_iter6_reg;
        tmp_38_reg_3112_pp0_iter8_reg <= tmp_38_reg_3112_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1023_reg_3043 == 1'd0) & (1'd1 == and_ln18_reg_3018) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln23_4_reg_3122 <= add_ln23_4_fu_2221_p2;
        tmp_42_reg_3127 <= add_ln23_4_fu_2221_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln23_4_reg_3122_pp0_iter1_reg <= add_ln23_4_reg_3122;
        add_ln23_4_reg_3122_pp0_iter2_reg <= add_ln23_4_reg_3122_pp0_iter1_reg;
        add_ln23_4_reg_3122_pp0_iter3_reg <= add_ln23_4_reg_3122_pp0_iter2_reg;
        add_ln23_4_reg_3122_pp0_iter4_reg <= add_ln23_4_reg_3122_pp0_iter3_reg;
        add_ln23_4_reg_3122_pp0_iter5_reg <= add_ln23_4_reg_3122_pp0_iter4_reg;
        add_ln23_4_reg_3122_pp0_iter6_reg <= add_ln23_4_reg_3122_pp0_iter5_reg;
        add_ln23_4_reg_3122_pp0_iter7_reg <= add_ln23_4_reg_3122_pp0_iter6_reg;
        tmp_42_reg_3127_pp0_iter1_reg <= tmp_42_reg_3127;
        tmp_42_reg_3127_pp0_iter2_reg <= tmp_42_reg_3127_pp0_iter1_reg;
        tmp_42_reg_3127_pp0_iter3_reg <= tmp_42_reg_3127_pp0_iter2_reg;
        tmp_42_reg_3127_pp0_iter4_reg <= tmp_42_reg_3127_pp0_iter3_reg;
        tmp_42_reg_3127_pp0_iter5_reg <= tmp_42_reg_3127_pp0_iter4_reg;
        tmp_42_reg_3127_pp0_iter6_reg <= tmp_42_reg_3127_pp0_iter5_reg;
        tmp_42_reg_3127_pp0_iter7_reg <= tmp_42_reg_3127_pp0_iter6_reg;
        tmp_42_reg_3127_pp0_iter8_reg <= tmp_42_reg_3127_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1023_reg_3043 == 1'd0) & (1'd1 == and_ln18_reg_3018) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln23_5_reg_3137 <= add_ln23_5_fu_2266_p2;
        tmp_46_reg_3142 <= add_ln23_5_fu_2266_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln23_5_reg_3137_pp0_iter1_reg <= add_ln23_5_reg_3137;
        add_ln23_5_reg_3137_pp0_iter2_reg <= add_ln23_5_reg_3137_pp0_iter1_reg;
        add_ln23_5_reg_3137_pp0_iter3_reg <= add_ln23_5_reg_3137_pp0_iter2_reg;
        add_ln23_5_reg_3137_pp0_iter4_reg <= add_ln23_5_reg_3137_pp0_iter3_reg;
        add_ln23_5_reg_3137_pp0_iter5_reg <= add_ln23_5_reg_3137_pp0_iter4_reg;
        add_ln23_5_reg_3137_pp0_iter6_reg <= add_ln23_5_reg_3137_pp0_iter5_reg;
        add_ln23_5_reg_3137_pp0_iter7_reg <= add_ln23_5_reg_3137_pp0_iter6_reg;
        tmp_46_reg_3142_pp0_iter1_reg <= tmp_46_reg_3142;
        tmp_46_reg_3142_pp0_iter2_reg <= tmp_46_reg_3142_pp0_iter1_reg;
        tmp_46_reg_3142_pp0_iter3_reg <= tmp_46_reg_3142_pp0_iter2_reg;
        tmp_46_reg_3142_pp0_iter4_reg <= tmp_46_reg_3142_pp0_iter3_reg;
        tmp_46_reg_3142_pp0_iter5_reg <= tmp_46_reg_3142_pp0_iter4_reg;
        tmp_46_reg_3142_pp0_iter6_reg <= tmp_46_reg_3142_pp0_iter5_reg;
        tmp_46_reg_3142_pp0_iter7_reg <= tmp_46_reg_3142_pp0_iter6_reg;
        tmp_46_reg_3142_pp0_iter8_reg <= tmp_46_reg_3142_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1023_reg_3043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln23_6_reg_3152 <= add_ln23_6_fu_2311_p2;
        tmp_50_reg_3157 <= add_ln23_6_fu_2311_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln23_6_reg_3152_pp0_iter2_reg <= add_ln23_6_reg_3152;
        add_ln23_6_reg_3152_pp0_iter3_reg <= add_ln23_6_reg_3152_pp0_iter2_reg;
        add_ln23_6_reg_3152_pp0_iter4_reg <= add_ln23_6_reg_3152_pp0_iter3_reg;
        add_ln23_6_reg_3152_pp0_iter5_reg <= add_ln23_6_reg_3152_pp0_iter4_reg;
        add_ln23_6_reg_3152_pp0_iter6_reg <= add_ln23_6_reg_3152_pp0_iter5_reg;
        add_ln23_6_reg_3152_pp0_iter7_reg <= add_ln23_6_reg_3152_pp0_iter6_reg;
        add_ln23_6_reg_3152_pp0_iter8_reg <= add_ln23_6_reg_3152_pp0_iter7_reg;
        and_ln18_reg_3018 <= and_ln18_fu_1980_p2;
        and_ln18_reg_3018_pp0_iter1_reg <= and_ln18_reg_3018;
        and_ln18_reg_3018_pp0_iter2_reg <= and_ln18_reg_3018_pp0_iter1_reg;
        and_ln18_reg_3018_pp0_iter3_reg <= and_ln18_reg_3018_pp0_iter2_reg;
        and_ln18_reg_3018_pp0_iter4_reg <= and_ln18_reg_3018_pp0_iter3_reg;
        and_ln18_reg_3018_pp0_iter5_reg <= and_ln18_reg_3018_pp0_iter4_reg;
        and_ln18_reg_3018_pp0_iter6_reg <= and_ln18_reg_3018_pp0_iter5_reg;
        and_ln18_reg_3018_pp0_iter7_reg <= and_ln18_reg_3018_pp0_iter6_reg;
        and_ln18_reg_3018_pp0_iter8_reg <= and_ln18_reg_3018_pp0_iter7_reg;
        tmp_50_reg_3157_pp0_iter2_reg <= tmp_50_reg_3157;
        tmp_50_reg_3157_pp0_iter3_reg <= tmp_50_reg_3157_pp0_iter2_reg;
        tmp_50_reg_3157_pp0_iter4_reg <= tmp_50_reg_3157_pp0_iter3_reg;
        tmp_50_reg_3157_pp0_iter5_reg <= tmp_50_reg_3157_pp0_iter4_reg;
        tmp_50_reg_3157_pp0_iter6_reg <= tmp_50_reg_3157_pp0_iter5_reg;
        tmp_50_reg_3157_pp0_iter7_reg <= tmp_50_reg_3157_pp0_iter6_reg;
        tmp_50_reg_3157_pp0_iter8_reg <= tmp_50_reg_3157_pp0_iter7_reg;
        tmp_50_reg_3157_pp0_iter9_reg <= tmp_50_reg_3157_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1023_reg_3043 == 1'd0) & (1'd1 == and_ln18_reg_3018) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln23_reg_3062 <= add_ln23_fu_2040_p2;
        sext_ln628_reg_3052 <= sext_ln628_fu_2037_p1;
        tmp_26_reg_3067 <= add_ln23_fu_2040_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln23_reg_3062_pp0_iter1_reg <= add_ln23_reg_3062;
        add_ln23_reg_3062_pp0_iter2_reg <= add_ln23_reg_3062_pp0_iter1_reg;
        add_ln23_reg_3062_pp0_iter3_reg <= add_ln23_reg_3062_pp0_iter2_reg;
        add_ln23_reg_3062_pp0_iter4_reg <= add_ln23_reg_3062_pp0_iter3_reg;
        add_ln23_reg_3062_pp0_iter5_reg <= add_ln23_reg_3062_pp0_iter4_reg;
        add_ln23_reg_3062_pp0_iter6_reg <= add_ln23_reg_3062_pp0_iter5_reg;
        add_ln23_reg_3062_pp0_iter7_reg <= add_ln23_reg_3062_pp0_iter6_reg;
        tmp_26_reg_3067_pp0_iter1_reg <= tmp_26_reg_3067;
        tmp_26_reg_3067_pp0_iter2_reg <= tmp_26_reg_3067_pp0_iter1_reg;
        tmp_26_reg_3067_pp0_iter3_reg <= tmp_26_reg_3067_pp0_iter2_reg;
        tmp_26_reg_3067_pp0_iter4_reg <= tmp_26_reg_3067_pp0_iter3_reg;
        tmp_26_reg_3067_pp0_iter5_reg <= tmp_26_reg_3067_pp0_iter4_reg;
        tmp_26_reg_3067_pp0_iter6_reg <= tmp_26_reg_3067_pp0_iter5_reg;
        tmp_26_reg_3067_pp0_iter7_reg <= tmp_26_reg_3067_pp0_iter6_reg;
        tmp_26_reg_3067_pp0_iter8_reg <= tmp_26_reg_3067_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln18_reg_3018) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_V_reg_3031 <= input_r_TDATA;
        icmp_ln1023_reg_3043 <= icmp_ln1023_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_V_reg_3031_pp0_iter1_reg <= d_V_reg_3031;
        d_V_reg_3031_pp0_iter2_reg <= d_V_reg_3031_pp0_iter1_reg;
        d_V_reg_3031_pp0_iter3_reg <= d_V_reg_3031_pp0_iter2_reg;
        d_V_reg_3031_pp0_iter4_reg <= d_V_reg_3031_pp0_iter3_reg;
        d_V_reg_3031_pp0_iter5_reg <= d_V_reg_3031_pp0_iter4_reg;
        d_V_reg_3031_pp0_iter6_reg <= d_V_reg_3031_pp0_iter5_reg;
        d_V_reg_3031_pp0_iter7_reg <= d_V_reg_3031_pp0_iter6_reg;
        d_V_reg_3031_pp0_iter8_reg <= d_V_reg_3031_pp0_iter7_reg;
        icmp_ln1023_reg_3043_pp0_iter1_reg <= icmp_ln1023_reg_3043;
        icmp_ln1023_reg_3043_pp0_iter2_reg <= icmp_ln1023_reg_3043_pp0_iter1_reg;
        icmp_ln1023_reg_3043_pp0_iter3_reg <= icmp_ln1023_reg_3043_pp0_iter2_reg;
        icmp_ln1023_reg_3043_pp0_iter4_reg <= icmp_ln1023_reg_3043_pp0_iter3_reg;
        icmp_ln1023_reg_3043_pp0_iter5_reg <= icmp_ln1023_reg_3043_pp0_iter4_reg;
        icmp_ln1023_reg_3043_pp0_iter6_reg <= icmp_ln1023_reg_3043_pp0_iter5_reg;
        icmp_ln1023_reg_3043_pp0_iter7_reg <= icmp_ln1023_reg_3043_pp0_iter6_reg;
        icmp_ln1023_reg_3043_pp0_iter8_reg <= icmp_ln1023_reg_3043_pp0_iter7_reg;
        icmp_ln1023_reg_3043_pp0_iter9_reg <= icmp_ln1023_reg_3043_pp0_iter8_reg;
        u_1_reg_3022_pp0_iter1_reg <= u_1_reg_3022;
        u_1_reg_3022_pp0_iter2_reg <= u_1_reg_3022_pp0_iter1_reg;
        u_1_reg_3022_pp0_iter3_reg <= u_1_reg_3022_pp0_iter2_reg;
        u_1_reg_3022_pp0_iter4_reg <= u_1_reg_3022_pp0_iter3_reg;
        u_1_reg_3022_pp0_iter5_reg <= u_1_reg_3022_pp0_iter4_reg;
        u_1_reg_3022_pp0_iter6_reg <= u_1_reg_3022_pp0_iter5_reg;
        u_1_reg_3022_pp0_iter7_reg <= u_1_reg_3022_pp0_iter6_reg;
        u_1_reg_3022_pp0_iter8_reg <= u_1_reg_3022_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1023_reg_3043_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_22_reg_3167 <= u_1_reg_3022_pp0_iter7_reg[32'd31];
        tmp_24_reg_3172 <= {{mul_ln23_fu_2380_p2[128:69]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_25_reg_3190 <= d_V_reg_3031_pp0_iter8_reg[32'd1];
        tmp_29_reg_3219 <= d_V_reg_3031_pp0_iter8_reg[32'd2];
        tmp_33_reg_3248 <= d_V_reg_3031_pp0_iter8_reg[32'd3];
        tmp_36_reg_3277 <= {{mul_ln23_3_fu_2543_p2[128:69]}};
        tmp_37_reg_3282 <= d_V_reg_3031_pp0_iter8_reg[32'd4];
        tmp_41_reg_3311 <= d_V_reg_3031_pp0_iter8_reg[32'd5];
        tmp_45_reg_3340 <= d_V_reg_3031_pp0_iter8_reg[32'd6];
        tmp_49_reg_3369 <= d_V_reg_3031_pp0_iter8_reg[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_28_reg_3177 <= {{mul_ln23_1_fu_2403_p2[128:69]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_32_reg_3182 <= {{mul_ln23_2_fu_2426_p2[128:69]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_40_reg_3401 <= {{mul_ln23_4_fu_2639_p2[128:69]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_44_reg_3409 <= {{mul_ln23_5_fu_2707_p2[128:69]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_48_reg_3417 <= {{mul_ln23_6_fu_2775_p2[128:69]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_52_reg_3425 <= {{mul_ln23_7_fu_2843_p2[128:69]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_1_reg_3022 <= u_fu_200;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln18_reg_3018) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln18_reg_3018_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter8_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter8_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to9 = 1'b1;
    end else begin
        ap_idle_pp0_1to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_terminate_1 = 1'd0;
    end else begin
        ap_sig_allocacmp_terminate_1 = terminate_fu_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_10_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_10_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_10_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_10_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_10_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_10_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_10_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_10_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_10_ce0 = 1'b1;
    end else begin
        crc_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_10_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_10_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_10_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_10_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_10_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_10_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_10_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_10_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd10)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd10)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd10)))) begin
        crc_V_10_we0 = 1'b1;
    end else begin
        crc_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_11_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_11_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_11_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_11_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_11_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_11_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_11_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_11_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_11_ce0 = 1'b1;
    end else begin
        crc_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_11_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_11_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_11_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_11_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_11_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_11_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_11_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_11_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd11)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd11)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd11)))) begin
        crc_V_11_we0 = 1'b1;
    end else begin
        crc_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_12_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_12_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_12_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_12_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_12_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_12_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_12_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_12_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_12_ce0 = 1'b1;
    end else begin
        crc_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_12_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_12_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_12_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_12_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_12_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_12_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_12_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_12_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd12)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd12)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd12)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd12)))) begin
        crc_V_12_we0 = 1'b1;
    end else begin
        crc_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_13_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_13_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_13_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_13_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_13_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_13_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_13_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_13_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_13_ce0 = 1'b1;
    end else begin
        crc_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_13_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_13_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_13_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_13_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_13_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_13_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_13_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_13_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd13)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd13)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd13)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd13)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd13)))) begin
        crc_V_13_we0 = 1'b1;
    end else begin
        crc_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_14_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_14_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_14_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_14_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_14_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_14_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_14_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_14_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_14_ce0 = 1'b1;
    end else begin
        crc_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_14_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_14_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_14_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_14_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_14_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_14_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_14_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_14_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd14)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd14)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd14)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd14)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd14)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd14)))) begin
        crc_V_14_we0 = 1'b1;
    end else begin
        crc_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_15_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_15_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_15_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_15_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_15_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_15_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_15_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_15_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_15_ce0 = 1'b1;
    end else begin
        crc_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_15_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_15_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_15_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_15_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_15_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_15_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_15_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_15_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd15)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd15)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd15)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd15)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd15)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd15)))) begin
        crc_V_15_we0 = 1'b1;
    end else begin
        crc_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_16_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_16_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_16_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_16_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_16_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_16_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_16_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_16_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_16_ce0 = 1'b1;
    end else begin
        crc_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_16_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_16_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_16_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_16_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_16_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_16_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_16_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_16_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd16)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd16)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd16)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd16)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd16)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd16)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd16)))) begin
        crc_V_16_we0 = 1'b1;
    end else begin
        crc_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_17_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_17_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_17_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_17_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_17_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_17_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_17_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_17_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_17_ce0 = 1'b1;
    end else begin
        crc_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_17_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_17_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_17_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_17_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_17_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_17_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_17_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_17_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd17)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd17)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd17)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd17)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd17)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd17)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd17)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd17)))) begin
        crc_V_17_we0 = 1'b1;
    end else begin
        crc_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_18_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_18_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_18_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_18_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_18_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_18_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_18_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_18_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_18_ce0 = 1'b1;
    end else begin
        crc_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_18_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_18_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_18_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_18_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_18_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_18_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_18_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_18_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd18)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd18)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd18)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd18)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd18)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd18)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd18)))) begin
        crc_V_18_we0 = 1'b1;
    end else begin
        crc_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_19_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_19_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_19_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_19_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_19_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_19_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_19_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_19_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_19_ce0 = 1'b1;
    end else begin
        crc_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_19_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_19_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_19_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_19_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_19_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_19_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_19_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_19_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd19)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd19)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd19)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd19)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd19)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd19)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd19)))) begin
        crc_V_19_we0 = 1'b1;
    end else begin
        crc_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_1_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_1_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_1_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_1_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_1_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_1_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_1_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_1_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_1_ce0 = 1'b1;
    end else begin
        crc_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_1_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_1_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_1_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_1_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_1_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_1_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_1_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_1_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd1)))) begin
        crc_V_1_we0 = 1'b1;
    end else begin
        crc_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_20_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_20_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_20_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_20_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_20_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_20_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_20_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_20_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_20_ce0 = 1'b1;
    end else begin
        crc_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_20_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_20_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_20_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_20_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_20_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_20_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_20_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_20_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd20)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd20)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd20)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd20)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd20)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd20)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd20)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd20)))) begin
        crc_V_20_we0 = 1'b1;
    end else begin
        crc_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_21_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_21_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_21_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_21_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_21_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_21_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_21_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_21_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_21_ce0 = 1'b1;
    end else begin
        crc_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_21_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_21_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_21_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_21_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_21_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_21_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_21_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_21_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd21)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd21)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd21)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd21)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd21)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd21)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd21)))) begin
        crc_V_21_we0 = 1'b1;
    end else begin
        crc_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_22_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_22_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_22_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_22_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_22_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_22_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_22_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_22_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_22_ce0 = 1'b1;
    end else begin
        crc_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_22_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_22_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_22_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_22_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_22_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_22_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_22_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_22_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd22)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd22)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd22)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd22)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd22)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd22)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd22)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd22)))) begin
        crc_V_22_we0 = 1'b1;
    end else begin
        crc_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_23_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_23_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_23_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_23_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_23_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_23_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_23_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_23_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_23_ce0 = 1'b1;
    end else begin
        crc_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_23_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_23_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_23_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_23_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_23_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_23_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_23_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_23_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd23)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd23)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd23)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd23)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd23)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd23)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd23)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd23)))) begin
        crc_V_23_we0 = 1'b1;
    end else begin
        crc_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_24_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_24_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_24_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_24_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_24_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_24_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_24_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_24_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_24_ce0 = 1'b1;
    end else begin
        crc_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_24_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_24_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_24_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_24_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_24_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_24_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_24_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_24_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (((((((((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_3_fu_2733_p3 == 5'd30)) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_3_fu_2733_p3 == 5'd31))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_3_fu_2733_p3 == 5'd29))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_3_fu_2733_p3 == 5'd28))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_3_fu_2733_p3 == 5'd27))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_3_fu_2733_p3 == 5'd26))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_3_fu_2733_p3 == 5'd25))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_3_fu_2733_p3 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (((((((((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_2_fu_2665_p3 == 5'd30)) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_2_fu_2665_p3 == 5'd31))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_2_fu_2665_p3 == 5'd29))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_2_fu_2665_p3 == 5'd28))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_2_fu_2665_p3 == 5'd27))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_2_fu_2665_p3 == 5'd26))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_2_fu_2665_p3 == 5'd25))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_2_fu_2665_p3 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (((((((((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_1_fu_2597_p3 == 5'd30)) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_1_fu_2597_p3 == 5'd31))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_1_fu_2597_p3 == 5'd29))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_1_fu_2597_p3 == 5'd28))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_1_fu_2597_p3 == 5'd27))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_1_fu_2597_p3 == 5'd26))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_1_fu_2597_p3 == 5'd25))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_1_fu_2597_p3 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (((((((((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_fu_2480_p3 == 5'd30)) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_fu_2480_p3 == 5'd31))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_fu_2480_p3 == 5'd29))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_fu_2480_p3 == 5'd28))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_fu_2480_p3 == 5'd27))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_fu_2480_p3 == 5'd26))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_fu_2480_p3 == 5'd25))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_fu_2480_p3 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((((((((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_7_fu_2959_p3 == 5'd30)) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_7_fu_2959_p3 == 5'd31))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_7_fu_2959_p3 == 5'd29))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_7_fu_2959_p3 == 5'd28))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_7_fu_2959_p3 == 5'd27))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_7_fu_2959_p3 == 5'd26))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_7_fu_2959_p3 == 5'd25))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_7_fu_2959_p3 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (((((((((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_6_fu_2914_p3 == 5'd30)) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_6_fu_2914_p3 == 5'd31))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_6_fu_2914_p3 == 5'd29))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_6_fu_2914_p3 == 5'd28))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_6_fu_2914_p3 == 5'd27))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_6_fu_2914_p3 == 5'd26))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_6_fu_2914_p3 == 5'd25))) | ((icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (select_ln23_6_fu_2914_p3 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((((((((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_5_fu_2869_p3 == 5'd30)) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_5_fu_2869_p3 == 5'd31))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_5_fu_2869_p3 == 5'd29))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_5_fu_2869_p3 == 5'd28))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_5_fu_2869_p3 == 5'd27))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_5_fu_2869_p3 == 5'd26))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_5_fu_2869_p3 == 5'd25))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_5_fu_2869_p3 == 5'd24)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((((((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_4_fu_2801_p3 == 5'd30)) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_4_fu_2801_p3 == 5'd31))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_4_fu_2801_p3 == 5'd29))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_4_fu_2801_p3 == 5'd28))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_4_fu_2801_p3 == 5'd27))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_4_fu_2801_p3 == 5'd26))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_4_fu_2801_p3 == 5'd25))) | ((icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (select_ln23_4_fu_2801_p3 == 5'd24)))))) begin
        crc_V_24_we0 = 1'b1;
    end else begin
        crc_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_2_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_2_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_2_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_2_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_2_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_2_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_2_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_2_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_2_ce0 = 1'b1;
    end else begin
        crc_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_2_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_2_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_2_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_2_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_2_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_2_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_2_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_2_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd2)))) begin
        crc_V_2_we0 = 1'b1;
    end else begin
        crc_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_3_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_3_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_3_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_3_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_3_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_3_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_3_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_3_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_3_ce0 = 1'b1;
    end else begin
        crc_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_3_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_3_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_3_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_3_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_3_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_3_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_3_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_3_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd3)))) begin
        crc_V_3_we0 = 1'b1;
    end else begin
        crc_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_4_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_4_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_4_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_4_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_4_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_4_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_4_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_4_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_4_ce0 = 1'b1;
    end else begin
        crc_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_4_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_4_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_4_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_4_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_4_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_4_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_4_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_4_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd4)))) begin
        crc_V_4_we0 = 1'b1;
    end else begin
        crc_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_5_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_5_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_5_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_5_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_5_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_5_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_5_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_5_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_5_ce0 = 1'b1;
    end else begin
        crc_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_5_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_5_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_5_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_5_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_5_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_5_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_5_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_5_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd5)))) begin
        crc_V_5_we0 = 1'b1;
    end else begin
        crc_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_6_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_6_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_6_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_6_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_6_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_6_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_6_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_6_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_6_ce0 = 1'b1;
    end else begin
        crc_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_6_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_6_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_6_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_6_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_6_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_6_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_6_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_6_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd6)))) begin
        crc_V_6_we0 = 1'b1;
    end else begin
        crc_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_7_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_7_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_7_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_7_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_7_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_7_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_7_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_7_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_7_ce0 = 1'b1;
    end else begin
        crc_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_7_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_7_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_7_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_7_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_7_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_7_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_7_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_7_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd7)))) begin
        crc_V_7_we0 = 1'b1;
    end else begin
        crc_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_8_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_8_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_8_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_8_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_8_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_8_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_8_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_8_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_8_ce0 = 1'b1;
    end else begin
        crc_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_8_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_8_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_8_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_8_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_8_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_8_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_8_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_8_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd8)))) begin
        crc_V_8_we0 = 1'b1;
    end else begin
        crc_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_9_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_9_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_9_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_9_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_9_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_9_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_9_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_9_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_9_ce0 = 1'b1;
    end else begin
        crc_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_9_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_9_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_9_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_9_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_9_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_9_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_9_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_9_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd9)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd9)))) begin
        crc_V_9_we0 = 1'b1;
    end else begin
        crc_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_address0 = zext_ln23_15_fu_2966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_address0 = zext_ln23_13_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_address0 = zext_ln23_11_fu_2876_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_address0 = zext_ln23_9_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_address0 = zext_ln23_7_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_address0 = zext_ln23_5_fu_2672_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_address0 = zext_ln23_3_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_address0 = zext_ln23_1_fu_2487_p1;
    end else begin
        crc_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        crc_V_ce0 = 1'b1;
    end else begin
        crc_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        crc_V_d0 = tmp_49_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        crc_V_d0 = tmp_45_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        crc_V_d0 = tmp_41_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_d0 = tmp_37_reg_3282;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        crc_V_d0 = tmp_33_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        crc_V_d0 = tmp_29_reg_3219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        crc_V_d0 = tmp_25_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        crc_V_d0 = trunc_ln628_fu_2442_p1;
    end else begin
        crc_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln23_3_fu_2733_p3 == 5'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (select_ln23_2_fu_2665_p3 == 5'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln23_1_fu_2597_p3 == 5'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (select_ln23_fu_2480_p3 == 5'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln23_7_fu_2959_p3 == 5'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln23_6_fu_2914_p3 == 5'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln23_5_fu_2869_p3 == 5'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1023_reg_3043_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln23_4_fu_2801_p3 == 5'd0)))) begin
        crc_V_we0 = 1'b1;
    end else begin
        crc_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2021_ce = 1'b1;
    end else begin
        grp_fu_2021_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2080_ce = 1'b1;
    end else begin
        grp_fu_2080_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2125_ce = 1'b1;
    end else begin
        grp_fu_2125_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2170_ce = 1'b1;
    end else begin
        grp_fu_2170_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2215_ce = 1'b1;
    end else begin
        grp_fu_2215_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2260_ce = 1'b1;
    end else begin
        grp_fu_2260_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2305_ce = 1'b1;
    end else begin
        grp_fu_2305_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2350_ce = 1'b1;
    end else begin
        grp_fu_2350_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'd1 == and_ln18_reg_3018) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_TDATA_blk_n = input_r_TVALID;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln18_reg_3018) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_TREADY = 1'b1;
    end else begin
        input_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln18_reg_3018_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        last_V_out_ap_vld = 1'b1;
    end else begin
        last_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln18_reg_3018_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        u_out_ap_vld = 1'b1;
    end else begin
        u_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to9 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_idle_pp0_0to7 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter8_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_1_fu_2086_p2 = ($signed(sext_ln628_reg_3052) + $signed(33'd2));

assign add_ln23_2_fu_2131_p2 = ($signed(sext_ln628_reg_3052) + $signed(33'd3));

assign add_ln23_3_fu_2176_p2 = ($signed(sext_ln628_reg_3052) + $signed(33'd4));

assign add_ln23_4_fu_2221_p2 = ($signed(sext_ln628_reg_3052) + $signed(33'd5));

assign add_ln23_5_fu_2266_p2 = ($signed(sext_ln628_reg_3052) + $signed(33'd6));

assign add_ln23_6_fu_2311_p2 = ($signed(sext_ln628_reg_3052) + $signed(33'd7));

assign add_ln23_fu_2040_p2 = ($signed(sext_ln628_fu_2037_p1) + $signed(33'd1));

assign and_ln18_fu_1980_p2 = (xor_ln18_fu_1974_p2 & tmp_nbreadreq_fu_208_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((input_r_TVALID == 1'b0) & (1'd1 == and_ln18_reg_3018) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((input_r_TVALID == 1'b0) & (1'd1 == and_ln18_reg_3018) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((input_r_TVALID == 1'b0) & (1'd1 == and_ln18_reg_3018));
end

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign grp_fu_2021_p0 = $signed(xor_ln23_fu_2011_p2);

assign grp_fu_2021_p1 = 64'd25;

assign grp_fu_2080_p0 = $signed(xor_ln23_1_fu_2070_p2);

assign grp_fu_2080_p1 = 64'd25;

assign grp_fu_2125_p0 = $signed(xor_ln23_2_fu_2115_p2);

assign grp_fu_2125_p1 = 64'd25;

assign grp_fu_2170_p0 = $signed(xor_ln23_3_fu_2160_p2);

assign grp_fu_2170_p1 = 64'd25;

assign grp_fu_2215_p0 = $signed(xor_ln23_4_fu_2205_p2);

assign grp_fu_2215_p1 = 64'd25;

assign grp_fu_2260_p0 = $signed(xor_ln23_5_fu_2250_p2);

assign grp_fu_2260_p1 = 64'd25;

assign grp_fu_2305_p0 = $signed(xor_ln23_6_fu_2295_p2);

assign grp_fu_2305_p1 = 64'd25;

assign grp_fu_2350_p0 = $signed(xor_ln23_7_fu_2340_p2);

assign grp_fu_2350_p1 = 64'd25;

assign icmp_ln1023_fu_1989_p2 = ((input_r_TDATA == 8'd1) ? 1'b1 : 1'b0);

assign last_V_out = 8'd1;

assign mul_ln23_1_fu_2403_p0 = mul_ln23_1_fu_2403_p00;

assign mul_ln23_1_fu_2403_p00 = $unsigned(sext_ln23_3_fu_2396_p1);

assign mul_ln23_1_fu_2403_p1 = 129'd23611832414348226069;

assign mul_ln23_2_fu_2426_p0 = mul_ln23_2_fu_2426_p00;

assign mul_ln23_2_fu_2426_p00 = $unsigned(sext_ln23_5_fu_2419_p1);

assign mul_ln23_2_fu_2426_p1 = 129'd23611832414348226069;

assign mul_ln23_3_fu_2543_p0 = mul_ln23_3_fu_2543_p00;

assign mul_ln23_3_fu_2543_p00 = $unsigned(sext_ln23_7_fu_2536_p1);

assign mul_ln23_3_fu_2543_p1 = 129'd23611832414348226069;

assign mul_ln23_4_fu_2639_p0 = mul_ln23_4_fu_2639_p00;

assign mul_ln23_4_fu_2639_p00 = $unsigned(sext_ln23_9_fu_2632_p1);

assign mul_ln23_4_fu_2639_p1 = 129'd23611832414348226069;

assign mul_ln23_5_fu_2707_p0 = mul_ln23_5_fu_2707_p00;

assign mul_ln23_5_fu_2707_p00 = $unsigned(sext_ln23_11_fu_2700_p1);

assign mul_ln23_5_fu_2707_p1 = 129'd23611832414348226069;

assign mul_ln23_6_fu_2775_p0 = mul_ln23_6_fu_2775_p00;

assign mul_ln23_6_fu_2775_p00 = $unsigned(sext_ln23_13_fu_2768_p1);

assign mul_ln23_6_fu_2775_p1 = 129'd23611832414348226069;

assign mul_ln23_7_fu_2843_p0 = mul_ln23_7_fu_2843_p00;

assign mul_ln23_7_fu_2843_p00 = $unsigned(sext_ln23_15_fu_2836_p1);

assign mul_ln23_7_fu_2843_p1 = 129'd23611832414348226069;

assign mul_ln23_fu_2380_p0 = mul_ln23_fu_2380_p00;

assign mul_ln23_fu_2380_p00 = $unsigned(sext_ln23_1_fu_2373_p1);

assign mul_ln23_fu_2380_p1 = 129'd23611832414348226069;

assign select_ln23_10_fu_2107_p3 = ((tmp_31_fu_2099_p3[0:0] == 1'b1) ? 33'd8589934591 : 33'd0);

assign select_ln23_11_fu_2152_p3 = ((tmp_35_fu_2144_p3[0:0] == 1'b1) ? 33'd8589934591 : 33'd0);

assign select_ln23_12_fu_2197_p3 = ((tmp_39_fu_2189_p3[0:0] == 1'b1) ? 33'd8589934591 : 33'd0);

assign select_ln23_13_fu_2242_p3 = ((tmp_43_fu_2234_p3[0:0] == 1'b1) ? 33'd8589934591 : 33'd0);

assign select_ln23_14_fu_2287_p3 = ((tmp_47_fu_2279_p3[0:0] == 1'b1) ? 33'd8589934591 : 33'd0);

assign select_ln23_15_fu_2332_p3 = ((tmp_51_fu_2324_p3[0:0] == 1'b1) ? 33'd8589934591 : 33'd0);

assign select_ln23_1_fu_2597_p3 = ((tmp_26_reg_3067_pp0_iter8_reg[0:0] == 1'b1) ? sub_ln23_1_fu_2591_p2 : trunc_ln23_1_fu_2587_p1);

assign select_ln23_2_fu_2665_p3 = ((tmp_30_reg_3082_pp0_iter8_reg[0:0] == 1'b1) ? sub_ln23_2_fu_2659_p2 : trunc_ln23_2_fu_2655_p1);

assign select_ln23_3_fu_2733_p3 = ((tmp_34_reg_3097_pp0_iter8_reg[0:0] == 1'b1) ? sub_ln23_3_fu_2727_p2 : trunc_ln23_3_fu_2723_p1);

assign select_ln23_4_fu_2801_p3 = ((tmp_38_reg_3112_pp0_iter8_reg[0:0] == 1'b1) ? sub_ln23_4_fu_2795_p2 : trunc_ln23_4_fu_2791_p1);

assign select_ln23_5_fu_2869_p3 = ((tmp_42_reg_3127_pp0_iter8_reg[0:0] == 1'b1) ? sub_ln23_5_fu_2863_p2 : trunc_ln23_5_fu_2859_p1);

assign select_ln23_6_fu_2914_p3 = ((tmp_46_reg_3142_pp0_iter8_reg[0:0] == 1'b1) ? sub_ln23_6_fu_2908_p2 : trunc_ln23_6_fu_2904_p1);

assign select_ln23_7_fu_2959_p3 = ((tmp_50_reg_3157_pp0_iter9_reg[0:0] == 1'b1) ? sub_ln23_7_fu_2953_p2 : trunc_ln23_7_fu_2949_p1);

assign select_ln23_8_fu_2003_p3 = ((tmp_23_fu_1995_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln23_9_fu_2062_p3 = ((tmp_27_fu_2054_p3[0:0] == 1'b1) ? 33'd8589934591 : 33'd0);

assign select_ln23_fu_2480_p3 = ((tmp_22_reg_3167[0:0] == 1'b1) ? sub_ln23_fu_2474_p2 : trunc_ln23_fu_2470_p1);

assign sext_ln23_11_fu_2700_p1 = add_ln23_4_reg_3122_pp0_iter7_reg;

assign sext_ln23_13_fu_2768_p1 = add_ln23_5_reg_3137_pp0_iter7_reg;

assign sext_ln23_15_fu_2836_p1 = add_ln23_6_reg_3152_pp0_iter8_reg;

assign sext_ln23_1_fu_2373_p1 = u_1_reg_3022_pp0_iter7_reg;

assign sext_ln23_3_fu_2396_p1 = add_ln23_reg_3062_pp0_iter7_reg;

assign sext_ln23_5_fu_2419_p1 = add_ln23_1_reg_3077_pp0_iter7_reg;

assign sext_ln23_7_fu_2536_p1 = add_ln23_2_reg_3092_pp0_iter7_reg;

assign sext_ln23_9_fu_2632_p1 = add_ln23_3_reg_3107_pp0_iter7_reg;

assign sext_ln628_fu_2037_p1 = u_1_reg_3022;

assign sub_ln23_1_fu_2591_p2 = (5'd24 - trunc_ln23_1_fu_2587_p1);

assign sub_ln23_2_fu_2659_p2 = (5'd24 - trunc_ln23_2_fu_2655_p1);

assign sub_ln23_3_fu_2727_p2 = (5'd24 - trunc_ln23_3_fu_2723_p1);

assign sub_ln23_4_fu_2795_p2 = (5'd24 - trunc_ln23_4_fu_2791_p1);

assign sub_ln23_5_fu_2863_p2 = (5'd24 - trunc_ln23_5_fu_2859_p1);

assign sub_ln23_6_fu_2908_p2 = (5'd24 - trunc_ln23_6_fu_2904_p1);

assign sub_ln23_7_fu_2953_p2 = (5'd24 - trunc_ln23_7_fu_2949_p1);

assign sub_ln23_fu_2474_p2 = (5'd24 - trunc_ln23_fu_2470_p1);

assign tmp_23_fu_1995_p1 = u_fu_200;

assign tmp_23_fu_1995_p3 = tmp_23_fu_1995_p1[32'd31];

assign tmp_27_fu_2054_p3 = add_ln23_fu_2040_p2[32'd32];

assign tmp_31_fu_2099_p3 = add_ln23_1_fu_2086_p2[32'd32];

assign tmp_35_fu_2144_p3 = add_ln23_2_fu_2131_p2[32'd32];

assign tmp_39_fu_2189_p3 = add_ln23_3_fu_2176_p2[32'd32];

assign tmp_43_fu_2234_p3 = add_ln23_4_fu_2221_p2[32'd32];

assign tmp_47_fu_2279_p3 = add_ln23_5_fu_2266_p2[32'd32];

assign tmp_51_fu_2324_p3 = add_ln23_6_fu_2311_p2[32'd32];

assign tmp_nbreadreq_fu_208_p3 = input_r_TVALID;

assign trunc_ln23_1_fu_2587_p1 = grp_fu_2080_p2[4:0];

assign trunc_ln23_2_fu_2655_p1 = grp_fu_2125_p2[4:0];

assign trunc_ln23_3_fu_2723_p1 = grp_fu_2170_p2[4:0];

assign trunc_ln23_4_fu_2791_p1 = grp_fu_2215_p2[4:0];

assign trunc_ln23_5_fu_2859_p1 = grp_fu_2260_p2[4:0];

assign trunc_ln23_6_fu_2904_p1 = grp_fu_2305_p2[4:0];

assign trunc_ln23_7_fu_2949_p1 = grp_fu_2350_p2[4:0];

assign trunc_ln23_fu_2470_p1 = grp_fu_2021_p2[4:0];

assign trunc_ln628_fu_2442_p1 = d_V_reg_3031_pp0_iter8_reg[0:0];

assign u_2_fu_2356_p2 = ($signed(u_1_reg_3022) + $signed(32'd8));

assign u_out = u_1_reg_3022_pp0_iter8_reg;

assign xor_ln18_fu_1974_p2 = (ap_sig_allocacmp_terminate_1 ^ 1'd1);

assign xor_ln23_1_fu_2070_p2 = (select_ln23_9_fu_2062_p3 ^ add_ln23_fu_2040_p2);

assign xor_ln23_2_fu_2115_p2 = (select_ln23_10_fu_2107_p3 ^ add_ln23_1_fu_2086_p2);

assign xor_ln23_3_fu_2160_p2 = (select_ln23_11_fu_2152_p3 ^ add_ln23_2_fu_2131_p2);

assign xor_ln23_4_fu_2205_p2 = (select_ln23_12_fu_2197_p3 ^ add_ln23_3_fu_2176_p2);

assign xor_ln23_5_fu_2250_p2 = (select_ln23_13_fu_2242_p3 ^ add_ln23_4_fu_2221_p2);

assign xor_ln23_6_fu_2295_p2 = (select_ln23_14_fu_2287_p3 ^ add_ln23_5_fu_2266_p2);

assign xor_ln23_7_fu_2340_p2 = (select_ln23_15_fu_2332_p3 ^ add_ln23_6_fu_2311_p2);

assign xor_ln23_fu_2011_p0 = u_fu_200;

assign xor_ln23_fu_2011_p2 = (xor_ln23_fu_2011_p0 ^ select_ln23_8_fu_2003_p3);

assign zext_ln23_11_fu_2876_p1 = tmp_44_reg_3409;

assign zext_ln23_13_fu_2921_p1 = tmp_48_reg_3417;

assign zext_ln23_15_fu_2966_p1 = tmp_52_reg_3425;

assign zext_ln23_1_fu_2487_p1 = tmp_24_reg_3172;

assign zext_ln23_3_fu_2604_p1 = tmp_28_reg_3177;

assign zext_ln23_5_fu_2672_p1 = tmp_32_reg_3182;

assign zext_ln23_7_fu_2740_p1 = tmp_36_reg_3277;

assign zext_ln23_9_fu_2808_p1 = tmp_40_reg_3401;

endmodule //crc24a_crc24a_Pipeline_loop1
