![X1-NVM Use Cases](https://github.com/BMsemi/X1-NVM-open_IPs/blob/main/X1_usecases.jpg)
# X1-NVM-open_IPs
# Neuromorphic & ReRAM NVM Project Gallery

This page highlights verified open-source designs, SoCs, or research demos integrating NVM-based synapses, loggers, and edge processors.

---

## ðŸ“˜ Project Table

| Repository | Application Focus | Team / Contributors |
|---|---|---|
| [final3blindside/HE-PSMRC](https://github.com/final3blindside/HE-PSMRC) | Space telemetry & fault logging; radiation-tolerant persistent mission record controller (ReRAM-backed) | **Yuan Yancey E. Labay** â€” Senior ECE (Microelectronics); SEDS Philippines leadership; space design/competition participant (e.g., IEEE Chipathon, IAC). |
| [DhruvBDixit/Caravel-based_ReRAM-Accelerated_Safe-State_Logger_for_Edge_Devices](https://github.com/DhruvBDixit/Caravel-based_ReRAM-Accelerated_Safe-State_Logger_for_Edge_Devices) | Safe-state logger for edge devices; ReRAM for crash/event persistence | **Dhruv B. Dixit** â€” IC design enthusiast; contest participant. |
| [Juan-AquinoH/secure_logger_controller](https://github.com/Juan-AquinoH/secure_logger_controller) | Secure medical event logger with persistent storage on ReRAM | **Juan Aquino** â€” embedded/SoC design contributor. |
| [ebatzolis/ReRAM-Based-Ultra-Low-Power-ECG-Anomaly-Detector-with-Patient-Adaptive-Learning](https://github.com/ebatzolis/ReRAM-Based-Ultra-Low-Power-ECG-Anomaly-Detector-with-Patient-Adaptive-Learning) | ECG anomaly detection; patient-adaptive on-device learning with ReRAM NVM | **V. Kalenteridis, Ph.D.** (lead); **E. Batzolis** â€” edge-AI/neuromorphic contributors. |
| [mthudaa/har_reram](https://github.com/mthudaa/har_reram) | Human Activity Recognition (SNN on ReRAM) for wearables | **Ahmad Jabar Ilmi**, **M. Shofuwan Anwar**, **M. Taufiqul Huda** â€” project team (HAR + ReRAM). |
| [ha-jer-9/smart_pwm](https://github.com/ha-jer-9/smart_pwm) | Smart PWM generator SoC; NVM-based persistent configurations | **Hadjer Bouyahiaoui** â€” digital design / SoC contributor. |
| [partcleda/caravel_user_neuromorphic_comp](https://github.com/partcleda/caravel_user_neuromorphic_comp) | Neuromorphic edge inference accelerator with ReRAM synapses | **Partcl, Inc.** â€” *Y Combinator company*; GPU-accelerated EDA/optimization tools; IC design specialists. |
| [Lefteris-B/ReRAM-Accelerated-Edge-Intelligence-Processor](https://github.com/Lefteris-B/ReRAM-Accelerated-Edge-Intelligence-Processor) | RISC-V + ReRAM neuromorphic edge processor (adaptive, low-power design) | **Eleftherios (Lefteris) Batzolis** â€” Project Lead; **MPhil in Computer Engineering**. |
| [schizoneko/EDABK_SNN_CIM](https://github.com/schizoneko/EDABK_SNN_CIM) | Hand-gesture recognition; hybrid ANN/SNN architecture using ReRAM NVM (Caravel) | **EDABK Laboratory, School of ECE, HUST** â€” team includes **Phuong-Linh Nguyen**, **Anh-Dung Hoang**, **Ngoc-Duong Nguyen**, **Hoang-Son Nguyen**, **Viet-Tung Pham**, **Thanh-Hang Vu**. |


