digraph "CFG for 'iommu_completion_wait' function" {
	label="CFG for 'iommu_completion_wait' function";

	Node0x561b94734890 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-0:\l  %lock.addr.i12 = alloca %struct.spinlock*, align 8\l  call void @llvm.dbg.declare(metadata %struct.spinlock** %lock.addr.i12,\l... metadata !6072, metadata !DIExpression()), !dbg !6077\l  %flags.addr.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %flags.addr.i, metadata !6079,\l... metadata !DIExpression()), !dbg !6080\l  %__dummy.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %__dummy.i, metadata !6081,\l... metadata !DIExpression()), !dbg !6084\l  %__dummy2.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %__dummy2.i, metadata !6085,\l... metadata !DIExpression()), !dbg !6084\l  %tmp.i = alloca i32, align 4\l  %lock.addr.i = alloca %struct.spinlock*, align 8\l  call void @llvm.dbg.declare(metadata %struct.spinlock** %lock.addr.i,\l... metadata !6086, metadata !DIExpression()), !dbg !6091\l  %retval = alloca i32, align 4\l  %iommu.addr = alloca %struct.amd_iommu*, align 8\l  %cmd = alloca %struct.iommu_cmd, align 4\l  %flags = alloca i64, align 8\l  %ret = alloca i32, align 4\l  %__dummy = alloca i64, align 8\l  %__dummy2 = alloca i64, align 8\l  %tmp = alloca i32, align 4\l  store %struct.amd_iommu* %iommu, %struct.amd_iommu** %iommu.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.amd_iommu** %iommu.addr,\l... metadata !6095, metadata !DIExpression()), !dbg !6096\l  call void @llvm.dbg.declare(metadata %struct.iommu_cmd* %cmd, metadata\l... !6097, metadata !DIExpression()), !dbg !6102\l  call void @llvm.dbg.declare(metadata i64* %flags, metadata !6103, metadata\l... !DIExpression()), !dbg !6104\l  call void @llvm.dbg.declare(metadata i32* %ret, metadata !6105, metadata\l... !DIExpression()), !dbg !6106\l  %0 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu.addr, align 8, !dbg\l... !6107\l  %need_sync = getelementptr inbounds %struct.amd_iommu, %struct.amd_iommu*\l... %0, i32 0, i32 25, !dbg !6109\l  %1 = load i8, i8* %need_sync, align 1, !dbg !6109\l  %tobool = trunc i8 %1 to i1, !dbg !6109\l  br i1 %tobool, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-1, !dbg !6110\l|{<s0>T|<s1>F}}"];
	Node0x561b94734890:s0 -> Node0x561b94737030;
	Node0x561b94734890:s1 -> Node0x561b94736fe0;
	Node0x561b94736fe0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-1: \l  store i32 0, i32* %retval, align 4, !dbg !6111\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-10, !dbg !6111\l}"];
	Node0x561b94736fe0 -> Node0x561b947372b0;
	Node0x561b94737030 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-2: \l  %2 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu.addr, align 8, !dbg\l... !6112\l  %cmd_sem = getelementptr inbounds %struct.amd_iommu, %struct.amd_iommu* %2,\l... i32 0, i32 37, !dbg !6113\l  %3 = ptrtoint i64* %cmd_sem to i64, !dbg !6114\l  call void @build_completion_wait(%struct.iommu_cmd* %cmd, i64 %3) #8, !dbg\l... !6115\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-3, !dbg !6116\l}"];
	Node0x561b94737030 -> Node0x561b94737080;
	Node0x561b94737080 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-3: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-4, !dbg !6117\l}"];
	Node0x561b94737080 -> Node0x561b947370d0;
	Node0x561b947370d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-4: \l  call void @llvm.dbg.declare(metadata i64* %__dummy, metadata !6118, metadata\l... !DIExpression()), !dbg !6120\l  call void @llvm.dbg.declare(metadata i64* %__dummy2, metadata !6121,\l... metadata !DIExpression()), !dbg !6120\l  %cmp = icmp eq i64* %__dummy, %__dummy2, !dbg !6120\l  %conv = zext i1 %cmp to i32, !dbg !6120\l  store i32 1, i32* %tmp, align 4, !dbg !6120\l  %4 = load i32, i32* %tmp, align 4, !dbg !6120\l  %5 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu.addr, align 8, !dbg\l... !6122\l  %lock = getelementptr inbounds %struct.amd_iommu, %struct.amd_iommu* %5, i32\l... 0, i32 2, !dbg !6122\l  store %struct.spinlock* %lock, %struct.spinlock** %lock.addr.i, align 8\l  %6 = load %struct.spinlock*, %struct.spinlock** %lock.addr.i, align 8, !dbg\l... !6123\l  %7 = getelementptr inbounds %struct.spinlock, %struct.spinlock* %6, i32 0,\l... i32 0, !dbg !6124\l  %rlock.i = bitcast %union.anon.1* %7 to %struct.raw_spinlock*, !dbg !6124\l  %call2 = call i64 @_raw_spin_lock_irqsave(%struct.raw_spinlock* %rlock.i)\l... #8, !dbg !6122\l  store i64 %call2, i64* %flags, align 8, !dbg !6122\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-5, !dbg !6122\l}"];
	Node0x561b947370d0 -> Node0x561b94737120;
	Node0x561b94737120 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-5: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-6, !dbg !6117\l}"];
	Node0x561b94737120 -> Node0x561b94737170;
	Node0x561b94737170 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-6: \l  %8 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu.addr, align 8, !dbg\l... !6125\l  %cmd_sem4 = getelementptr inbounds %struct.amd_iommu, %struct.amd_iommu* %8,\l... i32 0, i32 37, !dbg !6126\l  store volatile i64 0, i64* %cmd_sem4, align 8, !dbg !6127\l  %9 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu.addr, align 8, !dbg\l... !6128\l  %call5 = call i32 @__iommu_queue_command_sync(%struct.amd_iommu* %9,\l... %struct.iommu_cmd* %cmd, i1 zeroext false) #8, !dbg !6129\l  store i32 %call5, i32* %ret, align 4, !dbg !6130\l  %10 = load i32, i32* %ret, align 4, !dbg !6131\l  %tobool6 = icmp ne i32 %10, 0, !dbg !6131\l  br i1 %tobool6, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-7, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-8, !dbg !6133\l|{<s0>T|<s1>F}}"];
	Node0x561b94737170:s0 -> Node0x561b947371c0;
	Node0x561b94737170:s1 -> Node0x561b94737210;
	Node0x561b947371c0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-7: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-9, !dbg !6134\l}"];
	Node0x561b947371c0 -> Node0x561b94737260;
	Node0x561b94737210 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-8: \l  %11 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu.addr, align 8,\l... !dbg !6135\l  %cmd_sem9 = getelementptr inbounds %struct.amd_iommu, %struct.amd_iommu*\l... %11, i32 0, i32 37, !dbg !6136\l  %call10 = call i32 @wait_on_sem(i64* %cmd_sem9) #8, !dbg !6137\l  store i32 %call10, i32* %ret, align 4, !dbg !6138\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-9, !dbg !6139\l}"];
	Node0x561b94737210 -> Node0x561b94737260;
	Node0x561b94737260 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-9: \l  call void @llvm.dbg.label(metadata !6140), !dbg !6141\l  %12 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu.addr, align 8,\l... !dbg !6142\l  %lock11 = getelementptr inbounds %struct.amd_iommu, %struct.amd_iommu* %12,\l... i32 0, i32 2, !dbg !6143\l  %13 = load i64, i64* %flags, align 8, !dbg !6144\l  store %struct.spinlock* %lock11, %struct.spinlock** %lock.addr.i12, align 8\l  store i64 %13, i64* %flags.addr.i, align 8\l  store i32 1, i32* %tmp.i, align 4, !dbg !6084\l  %14 = load i32, i32* %tmp.i, align 4, !dbg !6084\l  %15 = load %struct.spinlock*, %struct.spinlock** %lock.addr.i12, align 8,\l... !dbg !6145\l  %16 = getelementptr inbounds %struct.spinlock, %struct.spinlock* %15, i32 0,\l... i32 0, !dbg !6145\l  %rlock.i13 = bitcast %union.anon.1* %16 to %struct.raw_spinlock*, !dbg !6145\l  %17 = load i64, i64* %flags.addr.i, align 8, !dbg !6145\l  call void @_raw_spin_unlock_irqrestore(%struct.raw_spinlock* %rlock.i13, i64\l... %17) #9, !dbg !6145\l  %18 = load i32, i32* %ret, align 4, !dbg !6146\l  store i32 %18, i32* %retval, align 4, !dbg !6147\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-iommu_completion_wait-10, !dbg !6147\l}"];
	Node0x561b94737260 -> Node0x561b947372b0;
	Node0x561b947372b0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-i\l...ommu_completion_wait-10: \l  %19 = load i32, i32* %retval, align 4, !dbg !6148\l  ret i32 %19, !dbg !6148\l}"];
}
