Fitter report for SDRAM_Nios_Test
Tue Feb 25 12:40:51 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Wildcard Conflicts
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Feb 25 12:40:51 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; SDRAM_Nios_Test                             ;
; Top-level Entity Name           ; SDRAM_Nios_Test                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,481 / 41,910 ( 6 % )                      ;
; Total registers                 ; 3636                                        ;
; Total pins                      ; 168 / 499 ( 34 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,095,552 / 5,662,720 ( 19 % )              ;
; Total RAM Blocks                ; 145 / 553 ( 26 % )                          ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 2 / 15 ( 13 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                       ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[4]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[5]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[6]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[8]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[11]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[12]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[13]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[14]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[15]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_bank[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_bank[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_dqm[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_dqm[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                                                       ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|state~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|ien_AF~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[8]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[8]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_ld_signed~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_fill_has_started~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_last_transfer_d1                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_last_transfer_d1~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[24]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_ld_align_byte1_fill~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[23]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[25]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[26]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_baddr[26]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_valid_from_M                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_valid_from_M~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~DUPLICATE                                                                                      ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~DUPLICATE                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|address[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|address[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|address[7]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|read~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_br_taken_waddr_partial[6]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_br_taken_waddr_partial[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_issue~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[6]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[24]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[30]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_extra_pc[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_extra_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_extra_pc[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_extra_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_iw[9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_iw[10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_pc[10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_pc[11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_pc[14]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_pc[20]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[4]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[4]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[5]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[5]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[10]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[12]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[12]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[14]~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[14]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[17]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[24]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[30]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_alu_result[30]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_exc_break_inst_pri15                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_exc_break_inst_pri15~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_exc_trap_inst_pri15                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_exc_trap_inst_pri15~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_mem_baddr[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_pc_plus_one[3]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_pc_plus_one[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_rot_mask[3]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_rot_pass3                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_rot_pass3~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_rot_prestep2[31]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_rot_prestep2[31]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[13]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[17]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[20]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[21]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[21]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[22]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[28]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_estatus_reg_pie                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_estatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq1                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq1~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_line_field[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[5]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[8]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[8]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_readdata_d1[31]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_initial_offset[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_initial_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[11]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_tag[14]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|latched_oci_tb_hbreak_req~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_byteenable[1]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_byteenable[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_byteenable[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_read                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_write~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[13]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[17]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[18]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[19]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[20]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[22]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[23]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[24]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[25]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[26]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[27]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[29]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[31]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_addr[12]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_addr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_addr[19]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_addr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_rnw                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.001                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.001~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[11]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|force_reload                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|force_reload~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[5]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[17]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[19]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[24]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[27]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[28]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[29]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[31]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|timeout_occurred                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|timeout_occurred~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|force_reload                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|force_reload~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[6]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[8]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[10]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[12]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[26]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[30]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_h_register[2]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_h_register[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_h_register[7]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_h_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_l_register[0]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_l_register[6]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_l_register[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_l_register[15]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_l_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|h_count[5]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|h_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|h_count[6]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|h_count[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|h_count[7]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|h_count[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|h_count[9]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|h_count[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[4]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[5]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|wrptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|read_address[10]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|read_address[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[3]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[6]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[13]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~DUPLICATE                                                                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE                                                                                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                                                                              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                                                                                  ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                  ;
+-----------------------------+--------------------------+--------------+-------------------------------------------------------+---------------+----------------------------------------------------------------------+
; Name                        ; Ignored Entity           ; Ignored From ; Ignored To                                            ; Ignored Value ; Ignored Source                                                       ;
+-----------------------------+--------------------------+--------------+-------------------------------------------------------+---------------+----------------------------------------------------------------------+
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[0]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[10]~reg0                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[11]~reg0                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[12]~reg0                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[13]~reg0                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[14]~reg0                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[15]~reg0                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[1]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[2]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[3]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[4]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[5]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[6]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[7]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[8]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; DE10_Standard_QSYS_sdram ;              ; za_data[9]~reg0                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[0]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[10]                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[11]                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[12]                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[13]                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[14]                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[15]                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[1]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[2]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[3]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[4]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[5]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[6]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[7]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[8]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; DE10_Standard_QSYS_sdram ;              ; m_data[9]                                             ; ON            ; Compiler or HDL Assignment                                           ;
; PLL Bandwidth Preset        ; SDRAM_Nios_Test          ;              ; *DE10_Standard_QSYS_pll_0*|altera_pll:altera_pll_i*|* ; AUTO          ; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.qip ;
; PLL Automatic Self-Reset    ; SDRAM_Nios_Test          ;              ; *DE10_Standard_QSYS_pll_0*|altera_pll:altera_pll_i*|* ; OFF           ; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.qip ;
+-----------------------------+--------------------------+--------------+-------------------------------------------------------+---------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8194 ) ; 0.00 % ( 0 / 8194 )        ; 0.00 % ( 0 / 8194 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8194 ) ; 0.00 % ( 0 / 8194 )        ; 0.00 % ( 0 / 8194 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7764 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 175 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 228 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 27 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,481 / 41,910        ; 6 %   ;
; ALMs needed [=A-B+C]                                        ; 2,481                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,820 / 41,910        ; 7 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,191                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,212                 ;       ;
;         [c] ALMs used for registers                         ; 417                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 352 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 13 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 12                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 382 / 4,191           ; 9 %   ;
;     -- Logic LABs                                           ; 382                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,038                 ;       ;
;     -- 7 input functions                                    ; 121                   ;       ;
;     -- 6 input functions                                    ; 909                   ;       ;
;     -- 5 input functions                                    ; 758                   ;       ;
;     -- 4 input functions                                    ; 765                   ;       ;
;     -- <=3 input functions                                  ; 1,485                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 313                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,567                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,216 / 83,820        ; 4 %   ;
;         -- Secondary logic registers                        ; 351 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,264                 ;       ;
;         -- Routing optimization registers                   ; 303                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 168 / 499             ; 34 %  ;
;     -- Clock pins                                           ; 5 / 11                ; 45 %  ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 145 / 553             ; 26 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,095,552 / 5,662,720 ; 19 %  ;
; Total block memory implementation bits                      ; 1,484,800 / 5,662,720 ; 26 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 112               ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.1% / 3.2% / 2.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 22.2% / 23.7% / 17.8% ;       ;
; Maximum fan-out                                             ; 3443                  ;       ;
; Highest non-global fan-out                                  ; 1569                  ;       ;
; Total fan-out                                               ; 33183                 ;       ;
; Average fan-out                                             ; 3.90                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                        ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2338 / 41910 ( 6 % )  ; 59 / 41910 ( < 1 % ) ; 84 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2338                  ; 59                   ; 84                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2659 / 41910 ( 6 % )  ; 68 / 41910 ( < 1 % ) ; 96 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1135                  ; 24                   ; 33                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1132                  ; 31                   ; 50                   ; 0                              ;
;         [c] ALMs used for registers                         ; 392                   ; 13                   ; 13                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 333 / 41910 ( < 1 % ) ; 9 / 41910 ( < 1 % )  ; 13 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 12 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 1 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 1                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 12                    ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 360 / 4191 ( 9 % )    ; 12 / 4191 ( < 1 % )  ; 15 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 360                   ; 12                   ; 15                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 3798                  ; 103                  ; 137                  ; 0                              ;
;     -- 7 input functions                                    ; 116                   ; 3                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 868                   ; 11                   ; 30                   ; 0                              ;
;     -- 5 input functions                                    ; 711                   ; 27                   ; 20                   ; 0                              ;
;     -- 4 input functions                                    ; 720                   ; 20                   ; 25                   ; 0                              ;
;     -- <=3 input functions                                  ; 1383                  ; 42                   ; 60                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 286                   ; 20                   ; 7                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 3054 / 83820 ( 4 % )  ; 72 / 83820 ( < 1 % ) ; 90 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 339 / 83820 ( < 1 % ) ; 4 / 83820 ( < 1 % )  ; 8 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 3101                  ; 72                   ; 91                   ; 0                              ;
;         -- Routing optimization registers                   ; 292                   ; 4                    ; 7                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
;                                                             ;                       ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 165                   ; 0                    ; 0                    ; 3                              ;
; I/O registers                                               ; 69                    ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1095552               ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1484800               ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 145 / 553 ( 26 % )    ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 3 / 112 ( 2 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 2 / 6 ( 33 % )                 ;
;                                                             ;                       ;                      ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 3845                  ; 96                   ; 153                  ; 1                              ;
;     -- Registered Input Connections                         ; 3520                  ; 28                   ; 107                  ; 0                              ;
;     -- Output Connections                                   ; 33                    ; 5                    ; 257                  ; 3800                           ;
;     -- Registered Output Connections                        ; 6                     ; 3                    ; 257                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 33836                 ; 590                  ; 1102                 ; 3890                           ;
;     -- Registered Connections                               ; 16773                 ; 349                  ; 844                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Top                                                  ; 48                    ; 1                    ; 198                  ; 3631                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 70                   ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 198                   ; 70                   ; 2                    ; 140                            ;
;     -- hard_block:auto_generated_inst                       ; 3631                  ; 30                   ; 140                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 70                    ; 11                   ; 87                   ; 5                              ;
;     -- Output Ports                                         ; 118                   ; 4                    ; 104                  ; 13                             ;
;     -- Bidir Ports                                          ; 24                    ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 60                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 3                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 68                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 73                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 73                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT   ; V23   ; 5A       ; 89           ; 15           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50  ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50  ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD   ; W20   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB30  ; 5B       ; 89           ; 21           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; Y27   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AB28  ; 5B       ; 89           ; 21           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AC30  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; W25   ; 5B       ; 89           ; 20           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; V25   ; 5B       ; 89           ; 20           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AD30  ; 5B       ; 89           ; 25           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27   ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0] ; AG27  ; 5A       ; 89           ; 4            ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1] ; AF28  ; 5A       ; 89           ; 13           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2] ; AE28  ; 5A       ; 89           ; 11           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3] ; AE27  ; 5A       ; 89           ; 11           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4] ; AE26  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5] ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6] ; AD26  ; 5A       ; 89           ; 16           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7] ; AD25  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_HS      ; AH28  ; 5A       ; 89           ; 4            ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_VS      ; AG28  ; 5A       ; 89           ; 13           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT    ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AG17  ; 4A       ; 50           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG16  ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AH17  ; 4A       ; 56           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG18  ; 4A       ; 58           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH18  ; 4A       ; 56           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AF16  ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AE16  ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AD17  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AE18  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AE17  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AA21  ; 4A       ; 88           ; 0            ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AB17  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; Y17   ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; Y18   ; 4A       ; 72           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AF18  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD19  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AA20  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AC20  ; 4A       ; 76           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AA19  ; 4A       ; 72           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AD20  ; 4A       ; 82           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AD21  ; 4A       ; 82           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; AG22  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; AF21  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AG21  ; 4A       ; 54           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; AF20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AG20  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AE19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AF19  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AB21  ; 4A       ; 88           ; 0            ; 18           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD      ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N    ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AH20  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH19  ; 4A       ; 58           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; AK16  ; 4A       ; 54           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK       ; AK21  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; AK19  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AK18  ; 4A       ; 58           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------+
; AUD_ADCLRCK   ; AH29  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                     ;
; AUD_BCLK      ; AF30  ; 5A       ; 89           ; 15           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                     ;
; AUD_DACLRCK   ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                     ;
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe               ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_9  ;
; FPGA_I2C_SDAT ; Y23   ; 5A       ; 89           ; 13           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                     ;
; PS2_CLK       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                     ;
; PS2_CLK2      ; AC25  ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                     ;
; PS2_DAT       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                     ;
; PS2_DAT2      ; AB26  ; 5A       ; 89           ; 9            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 11 / 16 ( 69 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 80 ( 1 % )    ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; SW[9]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; SW[6]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; SW[8]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; SW[7]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; TD_VS                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; TD_HS                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; SW[5]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; IRDA_TXD                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; ADC_DIN                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; SW[4]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; TD_RESET_N    ; Missing drive strength and slew rate ;
; VGA_BLANK_N   ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; VGA_B[5]      ; Missing drive strength and slew rate ;
; VGA_B[6]      ; Missing drive strength and slew rate ;
; VGA_B[7]      ; Missing drive strength and slew rate ;
; VGA_CLK       ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_G[6]      ; Missing drive strength and slew rate ;
; VGA_G[7]      ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_R[5]      ; Missing drive strength and slew rate ;
; VGA_R[6]      ; Missing drive strength and slew rate ;
; VGA_R[7]      ; Missing drive strength and slew rate ;
; VGA_SYNC_N    ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; ADC_DIN       ; Missing drive strength and slew rate ;
; ADC_SCLK      ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; IRDA_TXD      ; Missing drive strength and slew rate ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
; PS2_CLK       ; Missing drive strength and slew rate ;
; PS2_CLK2      ; Missing drive strength and slew rate ;
; PS2_DAT       ; Missing drive strength and slew rate ;
; PS2_DAT2      ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
;                                                                                                                            ;                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                    ;                                                                                                 ;
;     -- PLL Type                                                                                                            ; Integer PLL                                                                                     ;
;     -- PLL Location                                                                                                        ; FRACTIONALPLL_X0_Y15_N0                                                                         ;
;     -- PLL Feedback clock type                                                                                             ; Global Clock                                                                                    ;
;     -- PLL Bandwidth                                                                                                       ; Auto                                                                                            ;
;         -- PLL Bandwidth Range                                                                                             ; 2100000 to 1400000 Hz                                                                           ;
;     -- Reference Clock Frequency                                                                                           ; 50.0 MHz                                                                                        ;
;     -- Reference Clock Sourced by                                                                                          ; Dedicated Pin                                                                                   ;
;     -- PLL VCO Frequency                                                                                                   ; 300.0 MHz                                                                                       ;
;     -- PLL Operation Mode                                                                                                  ; Normal                                                                                          ;
;     -- PLL Freq Min Lock                                                                                                   ; 50.000000 MHz                                                                                   ;
;     -- PLL Freq Max Lock                                                                                                   ; 133.333333 MHz                                                                                  ;
;     -- PLL Enable                                                                                                          ; On                                                                                              ;
;     -- PLL Fractional Division                                                                                             ; N/A                                                                                             ;
;     -- M Counter                                                                                                           ; 12                                                                                              ;
;     -- N Counter                                                                                                           ; 2                                                                                               ;
;     -- PLL Refclk Select                                                                                                   ;                                                                                                 ;
;             -- PLL Refclk Select Location                                                                                  ; PLLREFCLKSELECT_X0_Y21_N0                                                                       ;
;             -- PLL Reference Clock Input 0 source                                                                          ; clk_0                                                                                           ;
;             -- PLL Reference Clock Input 1 source                                                                          ; ref_clk1                                                                                        ;
;             -- ADJPLLIN source                                                                                             ; N/A                                                                                             ;
;             -- CORECLKIN source                                                                                            ; N/A                                                                                             ;
;             -- IQTXRXCLKIN source                                                                                          ; N/A                                                                                             ;
;             -- PLLIQCLKIN source                                                                                           ; N/A                                                                                             ;
;             -- RXIQCLKIN source                                                                                            ; N/A                                                                                             ;
;             -- CLKIN(0) source                                                                                             ; CLOCK_50~input                                                                                  ;
;             -- CLKIN(1) source                                                                                             ; N/A                                                                                             ;
;             -- CLKIN(2) source                                                                                             ; N/A                                                                                             ;
;             -- CLKIN(3) source                                                                                             ; N/A                                                                                             ;
;     -- PLL Output Counter                                                                                                  ;                                                                                                 ;
;         -- DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER     ;                                                                                                 ;
;             -- Output Clock Frequency                                                                                      ; 100.0 MHz                                                                                       ;
;             -- Output Clock Location                                                                                       ; PLLOUTPUTCOUNTER_X0_Y20_N1                                                                      ;
;             -- C Counter Odd Divider Even Duty Enable                                                                      ; On                                                                                              ;
;             -- Duty Cycle                                                                                                  ; 50.0000                                                                                         ;
;             -- Phase Shift                                                                                                 ; 0.000000 degrees                                                                                ;
;             -- C Counter                                                                                                   ; 3                                                                                               ;
;             -- C Counter PH Mux PRST                                                                                       ; 0                                                                                               ;
;             -- C Counter PRST                                                                                              ; 1                                                                                               ;
;         -- DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER     ;                                                                                                 ;
;             -- Output Clock Frequency                                                                                      ; 100.0 MHz                                                                                       ;
;             -- Output Clock Location                                                                                       ; PLLOUTPUTCOUNTER_X0_Y21_N1                                                                      ;
;             -- C Counter Odd Divider Even Duty Enable                                                                      ; On                                                                                              ;
;             -- Duty Cycle                                                                                                  ; 50.0000                                                                                         ;
;             -- Phase Shift                                                                                                 ; 225.000000 degrees                                                                              ;
;             -- C Counter                                                                                                   ; 3                                                                                               ;
;             -- C Counter PH Mux PRST                                                                                       ; 7                                                                                               ;
;             -- C Counter PRST                                                                                              ; 2                                                                                               ;
;                                                                                                                            ;                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                 ;
;     -- PLL Type                                                                                                            ; Integer PLL                                                                                     ;
;     -- PLL Location                                                                                                        ; FRACTIONALPLL_X89_Y1_N0                                                                         ;
;     -- PLL Feedback clock type                                                                                             ; none                                                                                            ;
;     -- PLL Bandwidth                                                                                                       ; Auto                                                                                            ;
;         -- PLL Bandwidth Range                                                                                             ; 800000 to 400000 Hz                                                                             ;
;     -- Reference Clock Frequency                                                                                           ; 100.0 MHz                                                                                       ;
;     -- Reference Clock Sourced by                                                                                          ; Dedicated Pin                                                                                   ;
;     -- PLL VCO Frequency                                                                                                   ; 327.272727 MHz                                                                                  ;
;     -- PLL Operation Mode                                                                                                  ; Direct                                                                                          ;
;     -- PLL Freq Min Lock                                                                                                   ; 91.666667 MHz                                                                                   ;
;     -- PLL Freq Max Lock                                                                                                   ; 244.444444 MHz                                                                                  ;
;     -- PLL Enable                                                                                                          ; On                                                                                              ;
;     -- PLL Fractional Division                                                                                             ; N/A                                                                                             ;
;     -- M Counter                                                                                                           ; 36                                                                                              ;
;     -- N Counter                                                                                                           ; 11                                                                                              ;
;     -- PLL Refclk Select                                                                                                   ;                                                                                                 ;
;             -- PLL Refclk Select Location                                                                                  ; PLLREFCLKSELECT_X89_Y7_N0                                                                       ;
;             -- PLL Reference Clock Input 0 source                                                                          ; core_ref_clk                                                                                    ;
;             -- PLL Reference Clock Input 1 source                                                                          ; ref_clk1                                                                                        ;
;             -- ADJPLLIN source                                                                                             ; N/A                                                                                             ;
;             -- CORECLKIN source                                                                                            ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                          ; N/A                                                                                             ;
;             -- PLLIQCLKIN source                                                                                           ; N/A                                                                                             ;
;             -- RXIQCLKIN source                                                                                            ; N/A                                                                                             ;
;             -- CLKIN(0) source                                                                                             ; N/A                                                                                             ;
;             -- CLKIN(1) source                                                                                             ; N/A                                                                                             ;
;             -- CLKIN(2) source                                                                                             ; N/A                                                                                             ;
;             -- CLKIN(3) source                                                                                             ; N/A                                                                                             ;
;     -- PLL Output Counter                                                                                                  ;                                                                                                 ;
;         -- DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                 ;
;             -- Output Clock Frequency                                                                                      ; 25.174825 MHz                                                                                   ;
;             -- Output Clock Location                                                                                       ; PLLOUTPUTCOUNTER_X89_Y7_N1                                                                      ;
;             -- C Counter Odd Divider Even Duty Enable                                                                      ; On                                                                                              ;
;             -- Duty Cycle                                                                                                  ; 50.0000                                                                                         ;
;             -- Phase Shift                                                                                                 ; 0.000000 degrees                                                                                ;
;             -- C Counter                                                                                                   ; 13                                                                                              ;
;             -- C Counter PH Mux PRST                                                                                       ; 0                                                                                               ;
;             -- C Counter PRST                                                                                              ; 1                                                                                               ;
;                                                                                                                            ;                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                                ; Library Name       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------------+
; |SDRAM_Nios_Test                                                                                                                        ; 2480.5 (0.3)         ; 2820.0 (0.5)                     ; 351.5 (0.3)                                       ; 12.0 (0.0)                       ; 0.0 (0.0)            ; 4038 (1)            ; 3567 (0)                  ; 69 (69)       ; 1095552           ; 145   ; 3          ; 168  ; 0            ; |SDRAM_Nios_Test                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDRAM_Nios_Test                                            ; work               ;
;    |DE10_Standard_QSYS:u0|                                                                                                              ; 2337.2 (0.0)         ; 2658.5 (0.0)                     ; 332.8 (0.0)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 3797 (0)            ; 3393 (0)                  ; 0 (0)         ; 1095552           ; 145   ; 3          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_QSYS                                         ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_jtag_uart:jtag_uart|                                                                                          ; 66.3 (14.7)          ; 77.0 (15.9)                      ; 10.7 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (32)            ; 114 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS_jtag_uart                               ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|                                              ; 12.3 (0.0)           ; 14.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS_jtag_uart_scfifo_r                      ; DE10_Standard_QSYS ;
;             |scfifo:rfifo|                                                                                                              ; 12.3 (0.0)           ; 14.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                     ; work               ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 14.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_3291                                                ; work               ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 14.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_5771                                              ; work               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 8.0 (5.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                     ; a_fefifo_7cf                                               ; work               ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                ; cntr_vg7                                                   ; work               ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_7pu1                                            ; work               ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                       ; cntr_jgb                                                   ; work               ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_jgb                                                   ; work               ;
;          |DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|                                              ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS_jtag_uart_scfifo_w                      ; DE10_Standard_QSYS ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                     ; work               ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_3291                                                ; work               ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_5771                                              ; work               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.6 (3.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                     ; a_fefifo_7cf                                               ; work               ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                ; cntr_vg7                                                   ; work               ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_7pu1                                            ; work               ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                       ; cntr_jgb                                                   ; work               ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_jgb                                                   ; work               ;
;          |alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|                                                             ; 27.3 (27.3)          ; 34.5 (34.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                          ; work               ;
;       |DE10_Standard_QSYS_key:key|                                                                                                      ; 8.0 (8.0)            ; 9.5 (9.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS_key                                     ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                          ; 412.8 (0.0)          ; 447.0 (0.0)                      ; 34.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 820 (0)             ; 523 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS_mm_interconnect_0                       ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                             ; 16.0 (16.0)          ; 16.2 (16.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001         ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                             ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002         ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|                                                                         ; 26.0 (23.7)          ; 28.8 (26.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (75)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS_mm_interconnect_0_cmd_mux               ; DE10_Standard_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                                   ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                 ; 16.4 (14.4)          ; 16.8 (14.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004           ; DE10_Standard_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                   ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|                                                                 ; 26.6 (24.3)          ; 28.1 (26.1)                      ; 1.5 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (54)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004           ; DE10_Standard_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                   ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|                                                                   ; 10.8 (10.8)          ; 11.7 (11.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS_mm_interconnect_0_router_001            ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002|                                                                   ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS_mm_interconnect_0_router_002            ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux|                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_QSYS_mm_interconnect_0_rsp_demux             ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004         ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_005|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004         ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                 ; 51.0 (51.0)          ; 53.1 (53.1)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (113)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001           ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                 ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002           ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|                                                              ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4.3 (4.3)            ; 5.0 (5.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 3.5 (3.5)            ; 4.4 (4.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 6.2 (6.2)            ; 6.7 (6.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 7.3 (7.3)            ; 7.4 (7.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                 ; work               ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                                                                                      ; altsyncram_40n1                                            ; work               ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 38.3 (38.3)          ; 41.4 (41.4)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 4.6 (4.6)            ; 4.6 (4.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|                                                                     ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent|                                                                 ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                                 ; DE10_Standard_QSYS ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                 ; DE10_Standard_QSYS ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                 ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 1.8 (1.8)            ; 3.5 (3.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 9.3 (2.8)            ; 10.2 (3.7)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (8)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                           ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:timsestamp_timer_s1_agent|                                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|                                                         ; 1.8 (1.8)            ; 3.3 (3.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.5 (7.5)            ; 9.0 (9.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 3.7 (3.7)            ; 4.3 (4.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 8.7 (8.7)            ; 10.6 (10.6)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 2.1 (2.1)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 5.8 (5.8)            ; 7.1 (7.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:timsestamp_timer_s1_translator|                                                                ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 14.5 (14.5)          ; 14.8 (14.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                              ; DE10_Standard_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                              ; DE10_Standard_QSYS ;
;          |altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|                                        ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                ; DE10_Standard_QSYS ;
;          |altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|                                           ; 14.5 (14.5)          ; 21.9 (21.9)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                                ; DE10_Standard_QSYS ;
;          |altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|                                        ; 47.0 (47.0)          ; 50.7 (50.7)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                ; DE10_Standard_QSYS ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|                                           ; 13.0 (13.0)          ; 13.3 (13.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                                ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|                                                                                    ; 1263.1 (12.5)        ; 1459.9 (15.9)                    ; 206.4 (3.4)                                       ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 1884 (0)            ; 1841 (59)                 ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DE10_Standard_QSYS_nios2_gen2_0                            ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|                                                                                      ; 1250.6 (1080.2)      ; 1444.0 (1246.9)                  ; 203.0 (176.3)                                     ; 9.5 (9.5)                        ; 0.0 (0.0)            ; 1884 (1606)         ; 1782 (1494)               ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS_nios2_gen2_0_cpu                        ; DE10_Standard_QSYS ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module             ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                                 ; work               ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_pdj1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module         ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work               ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_4kl1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module          ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                                                 ; work               ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_jpi1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module       ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                                 ; work               ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                ; altsyncram_baj1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module         ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work               ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_spj1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module          ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                                                 ; work               ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_pgj1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell              ; DE10_Standard_QSYS ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                         ; altera_mult_add                                            ; work               ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                     ; altera_mult_add_37p2                                       ; work               ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                            ; altera_mult_add_rtl                                        ; work               ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                   ; ama_multiplier_function                                    ; work               ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                         ; altera_mult_add                                            ; work               ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                     ; altera_mult_add_37p2                                       ; work               ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                            ; altera_mult_add_rtl                                        ; work               ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                   ; ama_multiplier_function                                    ; work               ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                         ; altera_mult_add                                            ; work               ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                     ; altera_mult_add_37p2                                       ; work               ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                            ; altera_mult_add_rtl                                        ; work               ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                   ; ama_multiplier_function                                    ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|                           ; 170.4 (29.6)         ; 197.1 (31.4)                     ; 26.7 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 278 (32)            ; 288 (85)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci              ; DE10_Standard_QSYS ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|    ; 63.2 (0.0)           ; 82.2 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                        ; DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper    ; DE10_Standard_QSYS ;
;                   |DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|   ; 5.2 (5.1)            ; 21.3 (19.8)                      ; 16.1 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk     ; DE10_Standard_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                    ; work               ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                    ; work               ;
;                   |DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|         ; 56.3 (55.8)          ; 59.2 (57.6)                      ; 2.9 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck                                                            ; DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck        ; DE10_Standard_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                    ; work               ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                    ; work               ;
;                   |sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy|                                          ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy                                                                                             ; sld_virtual_jtag_basic                                     ; work               ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|          ; 6.7 (6.7)            ; 8.2 (8.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                              ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg       ; DE10_Standard_QSYS ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|            ; 16.0 (16.0)          ; 18.6 (18.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break        ; DE10_Standard_QSYS ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|            ; 4.3 (3.8)            ; 6.0 (5.4)                        ; 1.8 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug        ; DE10_Standard_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                            ; altera_std_synchronizer                                    ; work               ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|                  ; 50.7 (50.7)          ; 50.8 (50.8)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (101)           ; 58 (58)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                      ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem           ; DE10_Standard_QSYS ;
;                   |DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module   ; DE10_Standard_QSYS ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                 ; work               ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work               ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                    ; altsyncram_voi1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work               ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                    ; altsyncram_voi1                                            ; work               ;
;       |DE10_Standard_QSYS_onchip_memory2:onchip_memory2|                                                                                ; 36.0 (0.0)           ; 34.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS_onchip_memory2                          ; DE10_Standard_QSYS ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36.0 (0.0)           ; 34.0 (0.0)                       ; 0.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                 ; work               ;
;             |altsyncram_hao1:auto_generated|                                                                                            ; 36.0 (0.7)           ; 34.0 (0.8)                       ; 0.0 (0.2)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_hao1                                            ; work               ;
;                |decode_8la:decode3|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                                                                                    ; decode_8la                                                 ; work               ;
;                |mux_5hb:mux2|                                                                                                           ; 33.2 (33.2)          ; 31.2 (31.2)                      ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                                                                                          ; mux_5hb                                                    ; work               ;
;       |DE10_Standard_QSYS_pll:pll|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS_pll                                     ; DE10_Standard_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_pll                                                 ; work               ;
;       |DE10_Standard_QSYS_pll_0:pll_0|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS_pll_0                                   ; DE10_Standard_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_pll                                                 ; work               ;
;       |DE10_Standard_QSYS_sdram:sdram|                                                                                                  ; 159.0 (117.9)        ; 161.8 (119.7)                    ; 2.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 273 (220)           ; 252 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS_sdram                                   ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module|                                  ; 41.1 (41.1)          ; 42.1 (42.1)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS_sdram_input_efifo_module                ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_timer:timer|                                                                                                  ; 70.3 (70.3)          ; 84.1 (84.1)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (126)           ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS_timer                                   ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|                                                                            ; 65.8 (65.8)          ; 83.9 (83.9)                      ; 18.2 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (117)           ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer                                                                                                                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS_timsestamp_timer                        ; DE10_Standard_QSYS ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.5)            ; 9.0 (5.5)                        ; 6.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                    ; DE10_Standard_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                  ; DE10_Standard_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                  ; DE10_Standard_QSYS ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.0 (2.8)            ; 8.5 (5.0)                        ; 5.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                    ; DE10_Standard_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.2 (0.2)            ; 2.0 (2.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                  ; DE10_Standard_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                  ; DE10_Standard_QSYS ;
;       |vga:ele8307_vga_0|                                                                                                               ; 250.0 (201.4)        ; 283.8 (231.8)                    ; 33.8 (30.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 391 (314)           ; 341 (239)                 ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; vga                                                        ; de10_standard_qsys ;
;          |lpm_fifo_dc:FIFO_OUT|                                                                                                         ; 48.6 (0.0)           ; 52.0 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 102 (0)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_fifo_dc                                                ; work               ;
;             |dcfifo:myFIFO|                                                                                                             ; 48.6 (0.0)           ; 52.0 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 102 (0)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO                                                                                                                                                                                                                                                                                                                                                                                                                            ; dcfifo                                                     ; work               ;
;                |dcfifo_h1r1:auto_generated|                                                                                             ; 48.6 (12.7)          ; 52.0 (14.4)                      ; 3.4 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (13)             ; 102 (41)                  ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                 ; dcfifo_h1r1                                                ; work               ;
;                   |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                 ; a_gray2bin_g9b                                             ; work               ;
;                   |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                                     ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                 ; a_gray2bin_g9b                                             ; work               ;
;                   |a_graycounter_bcc:wrptr_g1p|                                                                                         ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                     ; a_graycounter_bcc                                          ; work               ;
;                   |a_graycounter_fu6:rdptr_g1p|                                                                                         ; 9.1 (9.1)            ; 10.2 (10.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                     ; a_graycounter_fu6                                          ; work               ;
;                   |alt_synch_pipe_nc8:ws_dgrp|                                                                                          ; 1.8 (0.0)            ; 2.7 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                      ; alt_synch_pipe_nc8                                         ; work               ;
;                      |dffpipe_id9:dffpipe15|                                                                                            ; 1.8 (1.8)            ; 2.7 (2.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe15                                                                                                                                                                                                                                                                                                                                                ; dffpipe_id9                                                ; work               ;
;                   |altsyncram_26d1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_26d1                                            ; work               ;
;                   |dffpipe_gd9:ws_brp|                                                                                                  ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                              ; dffpipe_gd9                                                ; work               ;
;                   |dffpipe_gd9:ws_bwp|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                              ; dffpipe_gd9                                                ; work               ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux_5r7                                                    ; work               ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux_5r7                                                    ; work               ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux_5r7                                                    ; work               ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 2.2 (2.2)            ; 2.4 (2.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux_5r7                                                    ; work               ;
;    |pzdyqx:nabboc|                                                                                                                      ; 59.0 (0.0)           ; 66.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (0)             ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                                     ; work               ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 59.0 (6.2)           ; 66.5 (6.8)                       ; 7.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (11)            ; 76 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                                ; work               ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 28.0 (11.8)          ; 34.0 (14.8)                      ; 6.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 31 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                              ; GHVD5181                                                   ; work               ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.2 (16.2)          ; 19.2 (19.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                            ; LQYT7093                                                   ; work               ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                          ; KIFI3548                                                   ; work               ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 10.2 (10.2)          ; 11.0 (11.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LQYT7093                                                   ; work               ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PUDL0439                                                   ; work               ;
;    |sld_hub:auto_hub|                                                                                                                   ; 84.0 (0.0)           ; 94.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 137 (1)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                    ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 84.0 (0.0)           ; 94.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                                ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 84.0 (0.0)           ; 94.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab                                                ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 84.0 (2.7)           ; 94.5 (2.7)                       ; 11.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 136 (1)             ; 98 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                    ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_ident                              ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 80.0 (0.0)           ; 90.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 133 (0)             ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                          ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 80.0 (57.2)          ; 90.5 (65.4)                      ; 11.0 (8.7)                                        ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 133 (93)            ; 91 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                      ; sld_jtag_hub                                               ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.7 (12.7)          ; 13.2 (13.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                              ; sld_rom_sr                                                 ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.1 (10.1)          ; 11.9 (11.9)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                            ; sld_shadow_jsm                                             ; altera_sld         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+---------------+----------+------+------+------+----+-------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+-------+-------+--------+------------------------+--------------------------+
; CLOCK2_50     ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50     ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50     ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --   ; --   ; --   ; -- ; (31)  ; --    ; --     ; --                     ; --                       ;
; TD_CLK27      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N    ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS         ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_BLANK_N   ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N    ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN       ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD      ; Input    ; --   ; --   ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD      ; Output   ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK       ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2      ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT       ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2      ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; --   ; --   ; --   ; -- ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; --   ; (0)  ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; --   ; (0)  ; --   ; -- ; --    ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                             ;
+------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                          ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                    ;                   ;         ;
; CLOCK3_50                                                                    ;                   ;         ;
; CLOCK4_50                                                                    ;                   ;         ;
; SW[0]                                                                        ;                   ;         ;
; SW[1]                                                                        ;                   ;         ;
; SW[2]                                                                        ;                   ;         ;
; SW[3]                                                                        ;                   ;         ;
; SW[4]                                                                        ;                   ;         ;
; SW[5]                                                                        ;                   ;         ;
; SW[6]                                                                        ;                   ;         ;
; SW[7]                                                                        ;                   ;         ;
; SW[8]                                                                        ;                   ;         ;
; SW[9]                                                                        ;                   ;         ;
; TD_CLK27                                                                     ;                   ;         ;
; TD_DATA[0]                                                                   ;                   ;         ;
; TD_DATA[1]                                                                   ;                   ;         ;
; TD_DATA[2]                                                                   ;                   ;         ;
; TD_DATA[3]                                                                   ;                   ;         ;
; TD_DATA[4]                                                                   ;                   ;         ;
; TD_DATA[5]                                                                   ;                   ;         ;
; TD_DATA[6]                                                                   ;                   ;         ;
; TD_DATA[7]                                                                   ;                   ;         ;
; TD_HS                                                                        ;                   ;         ;
; TD_VS                                                                        ;                   ;         ;
; AUD_ADCDAT                                                                   ;                   ;         ;
; ADC_DOUT                                                                     ;                   ;         ;
; IRDA_RXD                                                                     ;                   ;         ;
; AUD_ADCLRCK                                                                  ;                   ;         ;
; AUD_BCLK                                                                     ;                   ;         ;
; AUD_DACLRCK                                                                  ;                   ;         ;
; PS2_CLK                                                                      ;                   ;         ;
; PS2_CLK2                                                                     ;                   ;         ;
; PS2_DAT                                                                      ;                   ;         ;
; PS2_DAT2                                                                     ;                   ;         ;
; FPGA_I2C_SDAT                                                                ;                   ;         ;
; DRAM_DQ[0]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[0]       ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[1]       ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[2]       ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[3]       ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[4]       ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[5]       ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[6]       ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[7]       ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[8]       ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                   ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[9]       ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                  ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[10]      ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                  ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[11]      ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                  ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[12]      ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                  ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[13]      ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                  ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[14]      ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                  ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|za_data[15]      ; 0                 ; 0       ;
; CLOCK_50                                                                     ;                   ;         ;
; KEY[3]                                                                       ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|d1_data_in[3]        ; 1                 ; 0       ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|read_mux_out[3]~2    ; 1                 ; 0       ;
; KEY[0]                                                                       ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|read_mux_out[0]~0    ; 1                 ; 0       ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|d1_data_in[0]~feeder ; 1                 ; 0       ;
; KEY[1]                                                                       ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|d1_data_in[1]        ; 0                 ; 0       ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|read_mux_out[1]~1    ; 0                 ; 0       ;
; KEY[2]                                                                       ;                   ;         ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|d1_data_in[2]        ; 0                 ; 0       ;
;      - DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|read_mux_out[2]~3    ; 0                 ; 0       ;
+------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                   ; LABCELL_X31_Y7_N21         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                   ; MLABCELL_X28_Y7_N0         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y4_N48         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]~3                                                                                                                                                                                                                                                                                                                            ; LABCELL_X1_Y4_N45          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y4_N42          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y4_N45          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y7_N51         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X28_Y7_N59              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y7_N30         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y4_N24         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X31_Y7_N2               ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y7_N3          ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|always1~0                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y11_N9        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y6_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y6_N30        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y10_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y10_N30        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y13_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y12_N3         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y5_N33         ; 89      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux|src1_valid~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y5_N12         ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y9_N27         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y10_N15        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y11_N48        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y8_N15         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y9_N54        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y5_N0          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y4_N36         ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y5_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y5_N45         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y7_N39         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y7_N21         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y7_N15         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y7_N21         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y7_N48        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                   ; FF_X36_Y5_N32              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y7_N12        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y9_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y9_N48        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y11_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|m0_write                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y13_N42        ; 128     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~1                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y5_N12        ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y9_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y9_N27         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y13_N18        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y6_N54         ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|count~0                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y6_N15         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                              ; FF_X34_Y6_N50              ; 46      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|data_reg~0                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y8_N54         ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                 ; FF_X29_Y6_N26              ; 68      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|always10~1                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y5_N15        ; 84      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt_nxt[2]~2                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y11_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt_nxt[2]~2                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y11_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt_nxt[3]~5                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y11_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt_nxt[2]~1                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y12_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y11_N14             ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                          ; FF_X21_Y7_N16              ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y11_N3         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                  ; FF_X28_Y11_N2              ; 950     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_pipe_flush                                                                                                                                                                                                                                                                                                                                                 ; FF_X13_Y12_N20             ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y11_N9         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y11_N57        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X6_Y6_N38               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_break_a~0  ; MLABCELL_X6_Y6_N42         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X10_Y6_N15         ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; MLABCELL_X6_Y6_N51         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; MLABCELL_X8_Y6_N15         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X3_Y4_N53               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr~16                        ; LABCELL_X1_Y5_N0           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                             ; MLABCELL_X3_Y4_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                ; LABCELL_X11_Y6_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                                     ; FF_X7_Y6_N52               ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                          ; MLABCELL_X8_Y6_N45         ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                       ; LABCELL_X13_Y5_N39         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                         ; LABCELL_X11_Y6_N6          ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                   ; FF_X28_Y6_N26              ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y13_N39         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y15_N42       ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                      ; FF_X8_Y12_N32              ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                  ; FF_X8_Y11_N50              ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y11_N42        ; 199     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y12_N12        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y12_N51        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y12_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y11_N54       ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y11_N21       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y12_N18        ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y7_N30         ; 1566    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                           ; FF_X34_Y12_N46             ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt_nxt[3]~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y13_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y15_N21        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y15_N45        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y15_N15        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|decode_8la:decode3|w_anode1075w[2]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y13_N12        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|decode_8la:decode3|w_anode1088w[2]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y13_N15        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|decode_8la:decode3|w_anode1096w[2]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y13_N57        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|decode_8la:decode3|w_anode1104w[2]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y13_N54        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 3435    ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X89_Y7_N1 ; 90      ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module|entry_0[43]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y6_N51         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module|entry_1[43]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y6_N45         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X30_Y5_N53              ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y9_N51         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y9_N36         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y9_N27         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y9_N0          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y9_N57         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y14_N15        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y14_N30       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y14_N45       ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y14_N33       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y13_N36        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X22_Y7_N41              ; 125     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X48_Y5_N14              ; 130     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X48_Y5_N50              ; 1188    ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|Equal10~1                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y3_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[24]~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y4_N12         ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|current_base_address[31]~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y4_N42         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y4_N12         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y4_N45         ; 22      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|nreset                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X53_Y3_N20              ; 51      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y9_N45         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3              ; 214     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3              ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y5_N21          ; 18      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                                                     ; FF_X3_Y9_N11               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                                                     ; FF_X3_Y9_N41               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                                                     ; FF_X4_Y9_N50               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                                                     ; FF_X8_Y8_N56               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                                                     ; FF_X8_Y8_N5                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y8_N56               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y8_N14               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y5_N35               ; 24      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                  ; FF_X9_Y5_N50               ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X3_Y9_N9          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y3_N51         ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X2_Y3_N54          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X4_Y1_N1                ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X4_Y1_N29               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X2_Y3_N57          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X2_Y3_N3           ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y1_N0           ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y1_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                ; FF_X3_Y2_N50               ; 70      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                     ; MLABCELL_X6_Y2_N6          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                        ; LABCELL_X4_Y2_N33          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~6                                                                                                                                        ; MLABCELL_X6_Y2_N54         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~11                                                                                                                                       ; MLABCELL_X6_Y2_N57         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5                                                                                                                                          ; LABCELL_X1_Y3_N12          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                             ; LABCELL_X2_Y1_N54          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                   ; LABCELL_X2_Y1_N12          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~5                                                                                                                                 ; LABCELL_X4_Y4_N36          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~9                                                                                                                                 ; LABCELL_X4_Y4_N27          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                                                                                                                      ; LABCELL_X1_Y2_N42          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1                                                                                                                 ; LABCELL_X1_Y2_N33          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                     ; FF_X3_Y1_N26               ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                    ; FF_X2_Y1_N59               ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; FF_X6_Y1_N17               ; 49      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; FF_X2_Y1_N56               ; 75      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                              ; LABCELL_X2_Y1_N9           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                    ; FF_X1_Y1_N26               ; 57      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                  ; LABCELL_X4_Y2_N12          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0]   ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]     ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 3435    ; Global Clock         ; GCLK2            ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]     ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 1       ; Global Clock         ; GCLK1            ; --                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X89_Y7_N1 ; 90      ; Global Clock         ; GCLK5            ; --                        ;
+---------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                         ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ; 1569    ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                      ; 1188    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mem_stall                       ; 950     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                   ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                  ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                  ; M10K_X14_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                                  ; M10K_X38_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                                  ; M10K_X5_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                                  ; M10K_X26_Y11_N0, M10K_X26_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152    ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1           ; 0     ; None                                  ; M10K_X26_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                                  ; M10K_X26_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                                  ; M10K_X14_Y12_N0, M10K_X14_Y11_N0, M10K_X14_Y14_N0, M10K_X14_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944    ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1           ; 0     ; None                                  ; M10K_X14_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                                  ; M10K_X14_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                  ; M10K_X14_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                  ; M10K_X14_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 32000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024000 ; 32000                       ; 32                          ; --                          ; --                          ; 1024000             ; 128         ; 0     ; DE10_Standard_QSYS_onchip_memory2.hex ; M10K_X69_Y15_N0, M10K_X69_Y17_N0, M10K_X49_Y16_N0, M10K_X49_Y15_N0, M10K_X49_Y5_N0, M10K_X41_Y7_N0, M10K_X41_Y2_N0, M10K_X41_Y3_N0, M10K_X49_Y13_N0, M10K_X49_Y14_N0, M10K_X58_Y13_N0, M10K_X58_Y14_N0, M10K_X26_Y24_N0, M10K_X26_Y25_N0, M10K_X38_Y26_N0, M10K_X26_Y23_N0, M10K_X49_Y18_N0, M10K_X58_Y17_N0, M10K_X58_Y18_N0, M10K_X69_Y18_N0, M10K_X58_Y6_N0, M10K_X58_Y9_N0, M10K_X58_Y7_N0, M10K_X58_Y8_N0, M10K_X38_Y17_N0, M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X58_Y22_N0, M10K_X58_Y19_N0, M10K_X58_Y21_N0, M10K_X58_Y23_N0, M10K_X26_Y14_N0, M10K_X26_Y16_N0, M10K_X26_Y15_N0, M10K_X26_Y17_N0, M10K_X58_Y12_N0, M10K_X49_Y12_N0, M10K_X58_Y11_N0, M10K_X69_Y11_N0, M10K_X38_Y12_N0, M10K_X41_Y13_N0, M10K_X41_Y12_N0, M10K_X38_Y13_N0, M10K_X49_Y20_N0, M10K_X58_Y20_N0, M10K_X41_Y20_N0, M10K_X41_Y19_N0, M10K_X49_Y27_N0, M10K_X41_Y25_N0, M10K_X49_Y26_N0, M10K_X49_Y24_N0, M10K_X26_Y3_N0, M10K_X26_Y5_N0, M10K_X26_Y4_N0, M10K_X26_Y10_N0, M10K_X58_Y3_N0, M10K_X58_Y5_N0, M10K_X58_Y2_N0, M10K_X58_Y4_N0, M10K_X49_Y21_N0, M10K_X49_Y17_N0, M10K_X49_Y19_N0, M10K_X49_Y22_N0, M10K_X49_Y3_N0, M10K_X41_Y5_N0, M10K_X49_Y2_N0, M10K_X41_Y4_N0, M10K_X38_Y10_N0, M10K_X38_Y6_N0, M10K_X38_Y8_N0, M10K_X38_Y9_N0, M10K_X69_Y16_N0, M10K_X58_Y16_N0, M10K_X58_Y15_N0, M10K_X69_Y14_N0, M10K_X38_Y4_N0, M10K_X38_Y5_N0, M10K_X38_Y2_N0, M10K_X38_Y3_N0, M10K_X38_Y21_N0, M10K_X41_Y21_N0, M10K_X41_Y22_N0, M10K_X38_Y22_N0, M10K_X41_Y27_N0, M10K_X41_Y24_N0, M10K_X41_Y26_N0, M10K_X38_Y24_N0, M10K_X41_Y8_N0, M10K_X49_Y7_N0, M10K_X49_Y6_N0, M10K_X41_Y6_N0, M10K_X38_Y27_N0, M10K_X41_Y23_N0, M10K_X38_Y25_N0, M10K_X38_Y23_N0, M10K_X26_Y20_N0, M10K_X26_Y19_N0, M10K_X26_Y18_N0, M10K_X26_Y21_N0, M10K_X38_Y19_N0, M10K_X38_Y20_N0, M10K_X41_Y16_N0, M10K_X38_Y16_N0, M10K_X26_Y6_N0, M10K_X26_Y8_N0, M10K_X38_Y7_N0, M10K_X26_Y7_N0, M10K_X49_Y8_N0, M10K_X41_Y10_N0, M10K_X49_Y9_N0, M10K_X49_Y10_N0, M10K_X41_Y9_N0, M10K_X38_Y11_N0, M10K_X41_Y11_N0, M10K_X49_Y11_N0, M10K_X69_Y13_N0, M10K_X69_Y10_N0, M10K_X58_Y10_N0, M10K_X69_Y12_N0, M10K_X49_Y25_N0, M10K_X49_Y23_N0, M10K_X58_Y25_N0, M10K_X58_Y24_N0, M10K_X38_Y14_N0, M10K_X41_Y14_N0, M10K_X38_Y15_N0, M10K_X41_Y15_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1           ; 0     ; None                                  ; M10K_X49_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                          ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y8_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y6_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 11,628 / 289,320 ( 4 % ) ;
; C12 interconnects                           ; 148 / 13,420 ( 1 % )     ;
; C2 interconnects                            ; 3,356 / 119,108 ( 3 % )  ;
; C4 interconnects                            ; 1,666 / 56,300 ( 3 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )           ;
; Direct links                                ; 971 / 289,320 ( < 1 % )  ;
; Global clocks                               ; 3 / 16 ( 19 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 1,921 / 84,580 ( 2 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )           ;
; R14 interconnects                           ; 374 / 12,676 ( 3 % )     ;
; R14/C12 interconnect drivers                ; 411 / 20,720 ( 2 % )     ;
; R3 interconnects                            ; 4,533 / 130,992 ( 3 % )  ;
; R6 interconnects                            ; 6,974 / 266,960 ( 3 % )  ;
; Spine clocks                                ; 10 / 360 ( 3 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 168          ; 37           ; 168          ; 0            ; 0            ; 172       ; 168          ; 0            ; 172       ; 172       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 135          ; 4            ; 172          ; 172          ; 0         ; 4            ; 172          ; 0         ; 0         ; 172          ; 172          ; 172          ; 172          ; 172          ; 172          ; 172          ; 172          ; 172          ; 172          ; 164          ; 172          ; 172          ; 172          ; 172          ; 172          ; 172          ; 172          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Wildcard Conflicts                                                                                                                                                                                                                    ;
+-----------------------+-----------------------------------------------------------------------------------------------+--------+-------------------------------------------------------+-----------------------------------------------------+
; Assignment Name       ; Node                                                                                          ; Value  ; Assignment From                                       ; Conflict Wildcard(s) or Assignment group(s)         ;
+-----------------------+-----------------------------------------------------------------------------------------------+--------+-------------------------------------------------------+-----------------------------------------------------+
; PLL_COMPENSATION_MODE ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]   ; DIRECT ; *DE10_Standard_QSYS_pll_0*|altera_pll:altera_pll_i*|* ; *DE10_Standard_QSYS_pll*|altera_pll:altera_pll_i*|* ;
; PLL_COMPENSATION_MODE ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|fboutclk_wire[0] ; DIRECT ; *DE10_Standard_QSYS_pll_0*|altera_pll:altera_pll_i*|* ; *DE10_Standard_QSYS_pll*|altera_pll:altera_pll_i*|* ;
+-----------------------+-----------------------------------------------------------------------------------------------+--------+-------------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                               ; Destination Clock(s)                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 557.7             ;
; altera_reserved_tck                                                                                                           ; altera_reserved_tck                                             ; 215.8             ;
; u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 81.5              ;
; altera_reserved_tck,u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                             ; altera_reserved_tck                                             ; 27.1              ;
; u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 20.4              ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                              ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 7.302             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 7.096             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 7.006             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 6.968             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 6.966             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 6.793             ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                           ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                                                                                                                   ; 6.741             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 6.729             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 6.665             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 6.610             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.496             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.496             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.459             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.459             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.392             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.392             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.392             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.373             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.373             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.373             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.356             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.356             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.356             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.350             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.350             ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                       ; 3.350             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; 1.157             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; 1.152             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                       ; 1.119             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                             ; 1.072             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                    ; 1.052             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                    ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                              ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; 1.032             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                          ; 1.030             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                          ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                              ; 1.021             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                          ; 1.013             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                              ; 1.013             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                               ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; 1.011             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ; 0.998             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                             ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                              ; 0.991             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                                      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; 0.986             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]                                                                                                          ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; 0.986             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; 0.986             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                              ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; 0.986             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]                                                                                                           ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; 0.984             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; 0.984             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; 0.984             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                                       ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; 0.984             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                          ; 0.983             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                          ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                      ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                      ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                      ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                      ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                             ; 0.976             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ; 0.970             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                          ; 0.958             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; 0.950             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                      ; 0.950             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                              ; 0.950             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                                      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 0.949             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                          ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 0.949             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 0.949             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                               ; 0.945             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                               ; 0.945             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; 0.944             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                               ; 0.941             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; 0.939             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; 0.937             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]                                                                                                                      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; 0.937             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                                          ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; 0.937             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; 0.937             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; 0.928             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; 0.926             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                 ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; 0.926             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; 0.926             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; 0.925             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; 0.924             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                              ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; 0.924             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; 0.919             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; 0.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                               ; 0.916             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                               ; 0.913             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; 0.913             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                             ; 0.908             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; 0.908             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                              ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                               ; 0.905             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "SDRAM_Nios_Test"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3555 fanout uses global clock CLKCTRL_G2
    Info (11162): DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1
    Info (11162): DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 93 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_h1r1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'SDRAM_Nios_Test.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name {u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 13 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 11 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   10.000 clk_dram_ext
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    3.055 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   39.722 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.333 u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 26 registers into blocks of type Block RAM
    Extra Info (176218): Packed 160 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 147 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:17
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:38
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:08
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:02:28
Info (11888): Total time spent on timing analysis during the Fitter is 56.96 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:10
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 63
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 64
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 66
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 70
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 71
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 72
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 73
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 83
Warning (136015): Found conflicting wildcards in PLL_COMPENSATION_MODE assignments
    Warning (136024): Wildcard assignments have conflicts involving  2 nodeDE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0].  Example matching node is "s". The first wildcard assignment has priority.
        Warning (136025): Conflicting wildcard "*DE10_Standard_QSYS_pll_0*|altera_pll:altera_pll_i*|*"
        Warning (136025): Conflicting wildcard "*DE10_Standard_QSYS_pll*|altera_pll:altera_pll_i*|*"
Info (144001): Generated suppressed messages file C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 6723 megabytes
    Info: Processing ended: Tue Feb 25 12:41:04 2020
    Info: Elapsed time: 00:10:54
    Info: Total CPU time (on all processors): 00:16:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.fit.smsg.


