{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687830584875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687830584875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 09:49:44 2023 " "Processing started: Tue Jun 27 09:49:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687830584875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687830584875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_prj -c cpu_prj " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_prj -c cpu_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687830584875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1687830585103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/sim/tb_riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/sim/tb_riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_riscv_top " "Found entity 1: tb_riscv_top" {  } { { "../sim/tb_riscv_top.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/sim/tb_riscv_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_TOP " "Found entity 1: RISCV_TOP" {  } { { "../rtl/top/RISCV_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/rf_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/rf_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF_UNIT " "Found entity 1: RF_UNIT" {  } { { "../rtl/top/RF_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RF_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/if_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/if_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_UNIT " "Found entity 1: IF_UNIT" {  } { { "../rtl/top/IF_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/id_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/id_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_UNIT " "Found entity 1: ID_UNIT" {  } { { "../rtl/top/ID_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/ex_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/ex_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_UNIT " "Found entity 1: EX_UNIT" {  } { { "../rtl/top/EX_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../rtl/core/pc.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/pc.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../rtl/core/if_id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/if_id.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../rtl/core/alu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/alu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687830585199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687830585199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_TOP " "Elaborating entity \"RISCV_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687830585222 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rom_addr RISCV_TOP.v(31) " "Output port \"rom_addr\" at RISCV_TOP.v(31) has no driver" {  } { { "../rtl/top/RISCV_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1687830585228 "|RISCV_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_UNIT IF_UNIT:INST_IF_UNIT " "Elaborating entity \"IF_UNIT\" for hierarchy \"IF_UNIT:INST_IF_UNIT\"" {  } { { "../rtl/top/RISCV_TOP.v" "INST_IF_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc IF_UNIT:INST_IF_UNIT\|pc:u_pc " "Elaborating entity \"pc\" for hierarchy \"IF_UNIT:INST_IF_UNIT\|pc:u_pc\"" {  } { { "../rtl/top/IF_UNIT.v" "u_pc" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id IF_UNIT:INST_IF_UNIT\|if_id:u_if_id " "Elaborating entity \"if_id\" for hierarchy \"IF_UNIT:INST_IF_UNIT\|if_id:u_if_id\"" {  } { { "../rtl/top/IF_UNIT.v" "u_if_id" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_UNIT ID_UNIT:INST_ID_UNIT " "Elaborating entity \"ID_UNIT\" for hierarchy \"ID_UNIT:INST_ID_UNIT\"" {  } { { "../rtl/top/RISCV_TOP.v" "INST_ID_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id ID_UNIT:INST_ID_UNIT\|id:u_id " "Elaborating entity \"id\" for hierarchy \"ID_UNIT:INST_ID_UNIT\|id:u_id\"" {  } { { "../rtl/top/ID_UNIT.v" "u_id" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585283 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(89) " "Verilog HDL Case Statement warning at id.v(89): incomplete case statement has no default case item" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1687830585285 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(117) " "Verilog HDL Case Statement warning at id.v(117): incomplete case statement has no default case item" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_rd_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg1_rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_rd_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg2_rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wr_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg_wr_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"imm_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[0\] id.v(65) " "Inferred latch for \"imm_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[1\] id.v(65) " "Inferred latch for \"imm_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[2\] id.v(65) " "Inferred latch for \"imm_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[3\] id.v(65) " "Inferred latch for \"imm_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[4\] id.v(65) " "Inferred latch for \"imm_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[5\] id.v(65) " "Inferred latch for \"imm_o\[5\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[6\] id.v(65) " "Inferred latch for \"imm_o\[6\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[7\] id.v(65) " "Inferred latch for \"imm_o\[7\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[8\] id.v(65) " "Inferred latch for \"imm_o\[8\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[9\] id.v(65) " "Inferred latch for \"imm_o\[9\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[10\] id.v(65) " "Inferred latch for \"imm_o\[10\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[11\] id.v(65) " "Inferred latch for \"imm_o\[11\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[12\] id.v(65) " "Inferred latch for \"imm_o\[12\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[13\] id.v(65) " "Inferred latch for \"imm_o\[13\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[14\] id.v(65) " "Inferred latch for \"imm_o\[14\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[15\] id.v(65) " "Inferred latch for \"imm_o\[15\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[16\] id.v(65) " "Inferred latch for \"imm_o\[16\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[17\] id.v(65) " "Inferred latch for \"imm_o\[17\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[18\] id.v(65) " "Inferred latch for \"imm_o\[18\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[19\] id.v(65) " "Inferred latch for \"imm_o\[19\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[20\] id.v(65) " "Inferred latch for \"imm_o\[20\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[21\] id.v(65) " "Inferred latch for \"imm_o\[21\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[22\] id.v(65) " "Inferred latch for \"imm_o\[22\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[23\] id.v(65) " "Inferred latch for \"imm_o\[23\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[24\] id.v(65) " "Inferred latch for \"imm_o\[24\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[25\] id.v(65) " "Inferred latch for \"imm_o\[25\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[26\] id.v(65) " "Inferred latch for \"imm_o\[26\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[27\] id.v(65) " "Inferred latch for \"imm_o\[27\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[28\] id.v(65) " "Inferred latch for \"imm_o\[28\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[29\] id.v(65) " "Inferred latch for \"imm_o\[29\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[30\] id.v(65) " "Inferred latch for \"imm_o\[30\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[31\] id.v(65) " "Inferred latch for \"imm_o\[31\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[0\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[1\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[2\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[3\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[4\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[0\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[1\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[2\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[3\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[4\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[0\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[1\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[2\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[3\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[4\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585287 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex " "Elaborating entity \"id_ex\" for hierarchy \"ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\"" {  } { { "../rtl/top/ID_UNIT.v" "u_id_ex" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id_ex.v(54) " "Verilog HDL assignment warning at id_ex.v(54): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687830585303 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id_ex.v(62) " "Verilog HDL assignment warning at id_ex.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687830585303 "|RISCV_TOP|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_UNIT RF_UNIT:INST_RF_UNIT " "Elaborating entity \"RF_UNIT\" for hierarchy \"RF_UNIT:INST_RF_UNIT\"" {  } { { "../rtl/top/RISCV_TOP.v" "INST_RF_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_UNIT EX_UNIT:INST_EX_UNIT " "Elaborating entity \"EX_UNIT\" for hierarchy \"EX_UNIT:INST_EX_UNIT\"" {  } { { "../rtl/top/RISCV_TOP.v" "INST_EX_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu EX_UNIT:INST_EX_UNIT\|cu:u_cu " "Elaborating entity \"cu\" for hierarchy \"EX_UNIT:INST_EX_UNIT\|cu:u_cu\"" {  } { { "../rtl/top/EX_UNIT.v" "u_cu" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585373 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(120) " "Verilog HDL Case Statement warning at cu.v(120): incomplete case statement has no default case item" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1687830585373 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(209) " "Verilog HDL Case Statement warning at cu.v(209): incomplete case statement has no default case item" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 209 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1687830585373 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op_code cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"alu_op_code\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830585373 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"jump_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830585373 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"hold_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830585373 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_imm_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"pc_imm_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830585373 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_imm_flag cu.v(65) " "Inferred latch for \"pc_imm_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585389 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_flag cu.v(65) " "Inferred latch for \"hold_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585389 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_flag cu.v(65) " "Inferred latch for \"jump_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585389 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[0\] cu.v(65) " "Inferred latch for \"alu_op_code\[0\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585389 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[1\] cu.v(65) " "Inferred latch for \"alu_op_code\[1\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585389 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[2\] cu.v(65) " "Inferred latch for \"alu_op_code\[2\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585389 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[3\] cu.v(65) " "Inferred latch for \"alu_op_code\[3\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687830585389 "|RISCV_TOP|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu EX_UNIT:INST_EX_UNIT\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"EX_UNIT:INST_EX_UNIT\|alu:u_alu\"" {  } { { "../rtl/top/EX_UNIT.v" "u_alu" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:u_rom " "Elaborating entity \"rom\" for hierarchy \"rom:u_rom\"" {  } { { "../rtl/top/RISCV_TOP.v" "u_rom" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585396 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 511 rom.v(38) " "Verilog HDL warning at rom.v(38): number of words (28) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1687830585396 "|RISCV_TOP|rom:u_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "_rom.data_a 0 rom.v(41) " "Net \"_rom.data_a\" at rom.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687830585412 "|RISCV_TOP|rom:u_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "_rom.waddr_a 0 rom.v(41) " "Net \"_rom.waddr_a\" at rom.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687830585412 "|RISCV_TOP|rom:u_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "_rom.we_a 0 rom.v(41) " "Net \"_rom.we_a\" at rom.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687830585412 "|RISCV_TOP|rom:u_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u_ram " "Elaborating entity \"ram\" for hierarchy \"ram:u_ram\"" {  } { { "../rtl/top/RISCV_TOP.v" "u_ram" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687830585412 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ram.v(41) " "Verilog HDL Always Construct warning at ram.v(41): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687830587784 "|RISCV_TOP|ram:u_ram"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rom_addr GND " "Pin \"rom_addr\" is stuck at GND" {  } { { "../rtl/top/RISCV_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687830600693 "|RISCV_TOP|rom_addr"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687830600693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687830600854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687830600854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/top/RISCV_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687830600914 "|RISCV_TOP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../rtl/top/RISCV_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_TOP.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687830600914 "|RISCV_TOP|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1687830600914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687830600915 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687830600915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687830600915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5290 " "Peak virtual memory: 5290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687830600928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 09:50:00 2023 " "Processing ended: Tue Jun 27 09:50:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687830600928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687830600928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687830600928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687830600928 ""}
