               ramulator.active_cycles_0           453657650                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           453657650                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           956710418                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            1.970018                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           453657650                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           462383354                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           956710418                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            1.970018                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0           132387683                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0           132387683                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0           147818963                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.304383                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0             8445152                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0             8445152                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0             8456951                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.017414                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            57784236                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            57784236                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            57868913                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.119161                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            45981899                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            45981899                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            46036096                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.094796                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            35221059                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            35221059                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            35457003                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.073012                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1           272525519                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1           272525519                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1           331766197                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.683159                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            53986931                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            53986931                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            54023489                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.111243                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            56377193                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            56377193                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            56450395                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.116240                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2                7986                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2                7986                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2                7986                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.000016                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3           206678357                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3           206678357                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3           221284327                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.455659                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2           254164689                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2           254164689                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2           313413764                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.645368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            61159999                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            61159999                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            61338800                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.126306                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            63060737                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            63060737                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            63160343                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.130057                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2                   0                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2                   0                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2                   0                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.000000                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3           175409625                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3           175409625                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3           188914621                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.389005                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3           147100309                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3           147100309                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3           163711494                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.337108                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            62484975                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            62484975                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            63074248                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.129880                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            57878452                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            57878452                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            57972259                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.119374                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2                 185                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2                 185                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2                 185                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.000000                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            41790052                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            41790052                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            42664802                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.087854                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           976278528                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           106239808                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core                  43                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              512970                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core            16401336                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core                  43                                      # Number of row hits for read requests per channel per core
                                     [0]                43.0                                      # 
ramulator.read_row_misses_channel_0_core              442464                                      # Number of row misses for read requests per channel per core
                                     [0]            442464.0                                      # 
ramulator.read_row_conflicts_channel_0_core            14811845                                      # Number of row conflicts for read requests per channel per core
                                     [0]          14811845.0                                      # 
 ramulator.write_row_hits_channel_0_core                   0                                      # Number of row hits for write requests per channel per core
                                     [0]                 0.0                                      # 
ramulator.write_row_misses_channel_0_core               70506                                      # Number of row misses for write requests per channel per core
                                     [0]             70506.0                                      # 
ramulator.write_row_conflicts_channel_0_core             1589491                                      # Number of row conflicts for write requests per channel per core
                                     [0]           1589491.0                                      # 
      ramulator.useless_activates_0_core                 666                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0          309.361115                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0          4719336914                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0           15.082410                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          7324552852                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            9.212309                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0          4473823551                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            5.870101                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0          2850729301                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits                43.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]                43.0                                      # 
            ramulator.record_read_misses            442464.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            442464.0                                      # 
         ramulator.record_read_conflicts          14811845.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]          14811845.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
           ramulator.record_write_misses             70506.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             70506.0                                      # 
        ramulator.record_write_conflicts           1589491.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           1589491.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           485635441                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            16915104                                      # Number of incoming requests to DRAM
                 ramulator.read_requests            15255107                                      # Number of incoming read requests to DRAM per core
                                     [0]          15255107.0                                      # 
                ramulator.write_requests             1659997                                      # Number of incoming write requests to DRAM per core
                                     [0]           1659997.0                                      # 
       ramulator.ramulator_active_cycles           453657650                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          16915104.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          16915104.0                                      # 
ramulator.incoming_read_reqs_per_channel          15255107.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]          15255107.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          7324552852                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum          4473823551                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum          2850729301                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           15.082410                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            9.212309                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            5.870101                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests          15255107.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]          15255107.0                                      # 
         ramulator.record_write_requests           1659997.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           1659997.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles          1295027843                                      # cpu cycle number
            ramulator.record_cycs_core_0          1295027843                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           482762359                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000000                                      # cpu instruction number
