Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 685b99e52bd645ab82ae2a2b479abce6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fir2_tb_behav xil_defaultlib.fir2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_4> not found while processing module instance <inst> [C:/Users/nisha/AppData/Roaming/Xilinx/Vivado/fir_trying/fir_trying.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
