system: You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     
user: // Build a 4-bit shift register (right shift), with asynchronous positive edge triggered areset, synchronous active high signals load, and enable. 
// (1) areset: Resets shift register to zero. 
// (2) load: Loads shift register with data[3:0] instead of shifting. 
// (3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears). 
// (4) q: The contents of the shift register. If both the load and ena inputs are asserted (1), the load input has higher priority. 


module top_module(
	input clk,
	input areset,
	input load,
	input ena,
	input [3:0] data,
	output reg [3:0] q);
assistant: module top_module(
	input clk,
	input areset,
	input load,
	input ena,
	input [3:0] data,
	output reg [3:0] q);
	
	always @(posedge clk or posedge areset) begin
		if (areset) begin
			q <= 4'b0;
		end else if (load) begin
			q <= data;
		end else if (ena) begin
			q <= {q[2:0], 1'b0};
		end
	end
	
endmodule


user: The testbench simulated, but had errors. Please fix the module. The output of iverilog is as follows:
VCD info: dumpfile wave.vcd opened for output.
/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/shift4/shift4_tb.sv:94: $finish called at 2136 (1ps)
Hint: Output 'q' has 61 mismatches. First mismatch occurred at time 40.
Hint: Total mismatched samples is 61 out of 427 samples

Simulation finished at 2136 ps
Mismatches: 61 in 427 samples

Time to Generate: 2.7240397930145264
Best ranked response at iteration 0 with response number 4
Rank of best response: 0.8571428571428571
Best response module:
module top_module(
	input clk,
	input areset,
	input load,
	input ena,
	input [3:0] data,
	output reg [3:0] q);
	
	always @(posedge clk or posedge areset) begin
		if (areset) begin
			q <= 4'b0;
		end else if (load) begin
			q <= data;
		end else if (ena) begin
			q <= {q[2:0], 1'b0};
		end
	end
	
endmodule


