
---------- Begin Simulation Statistics ----------
final_tick                                 6515212500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     59                       # Simulator instruction rate (inst/s)
host_mem_usage                                5638116                       # Number of bytes of host memory used
host_op_rate                                       61                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3429.71                       # Real time elapsed on the host
host_tick_rate                                1894703                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      203846                       # Number of instructions simulated
sim_ops                                        209183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006498                       # Number of seconds simulated
sim_ticks                                  6498275000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.076773                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26460                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                30740                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1407                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                374                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             612                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              238                       # Number of indirect misses.
system.cpu.branchPred.lookups                   33968                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1667                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          209                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      198012                       # Number of instructions committed
system.cpu.committedOps                        202701                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.260747                       # CPI: cycles per instruction
system.cpu.discardedOps                          3668                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             120544                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             12301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            49911                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          232247                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.306678                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       42                       # number of quiesce instructions executed
system.cpu.numCycles                           645667                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        42                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  140494     69.31%     69.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                    121      0.06%     69.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                  10727      5.29%     74.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 51359     25.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   202701                       # Class of committed instruction
system.cpu.quiesceCycles                      9751573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          413420                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           96                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45405                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               11592                       # Transaction distribution
system.membus.trans_dist::ReadResp              12373                       # Transaction distribution
system.membus.trans_dist::WriteReq              10969                       # Transaction distribution
system.membus.trans_dist::WriteResp             10969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              521                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            24                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        22034                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22034                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         2036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        44068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        44068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  91330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        48448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1463509                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67459                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001779                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042139                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67339     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                     120      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               67459                       # Request fanout histogram
system.membus.reqLayer6.occupancy           124082679                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1065875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1920593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              210375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             852015                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           74840749                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3861500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10085138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2521284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12606422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2521284                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10085138                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12606422                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12606422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12606422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25212845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        34816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        34816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        37317                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        37317                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          238                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        65538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        81922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       144266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          374                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1193                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1048580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1310724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2295845                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          213373875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    182467224                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    142533000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10085138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7563853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10085138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27734129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10085138                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7563853                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17648991                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10085138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17648991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17648991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45383121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7563853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17648991                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25212845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7563853                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2600690                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10164544                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7563853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25212845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2600690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      35377389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        11538                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        11538                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        10496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        10496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        24578                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        44068                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       786436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        29121                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        29121    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        29121                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     76857625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     68175000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12506016                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3011816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1843832094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40340552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40340552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1924513198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50425690                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     50482936                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    100908626                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1894257784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     90823488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40340552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2025421823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1376260                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       720900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1376260                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       258049                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        22529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       186369                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151277685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     50425690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10085138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    211788513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    100851380                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    110937133                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    211788513                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    252129065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    161362823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10085138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    423577026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        48512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        49984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        48512                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        48512                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          758                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          781                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7465366                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       226522                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        7691887                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7465366                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7465366                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7465366                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       226522                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       7691887                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       458756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             739836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          672128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         7169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40397798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     70596581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2600690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            256068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113851137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          59093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40340552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     50425690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10085138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2521284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103431757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          59093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     80738350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    121022271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10085138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2521284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2600690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           256068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217282894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     12271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253018000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           99                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           99                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11166                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10502                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              640                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    366015785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   57725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               669072035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31703.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57953.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9768                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.665561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.567453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.845885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           23      1.53%      4.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      2.99%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      1.53%      8.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      1.13%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      2.72%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.33%     13.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.26%     15.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1281     85.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1507                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           99                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.747475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    436.363599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             91     91.92%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      1.01%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      3.03%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      1.01%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            3      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            99                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           99                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     105.919192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.233664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    220.977359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             71     71.72%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      5.05%     76.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      8.08%     84.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      1.01%     85.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.01%     86.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      1.01%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      3.03%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.01%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      1.01%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      1.01%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      1.01%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      1.01%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      2.02%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            2      2.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            99                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 738880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  671104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  739836                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               672128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6497967500                       # Total gap between requests
system.mem_ctrls.avgGap                     294478.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       457664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40392257.945377811790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 70428536.803997978568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2600690.183163993526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256067.956496147031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59092.605345264703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40340551.915700703859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 50425689.894625879824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10085137.978925175965                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2363704.213810588233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         7169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    233156280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    418535350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15854420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1525985                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    719041250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28169173875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  67468760250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  12910995750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43888125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56811.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58381.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59828.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58691.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 119840208.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6877239.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  13177492.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12608394.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    171437.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5879898625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    351540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    268017875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  84                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            42                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     145113053.571429                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    395370007.036410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1195375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545330750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              42                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       420464250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6094748250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        91229                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            91229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        91229                       # number of overall hits
system.cpu.icache.overall_hits::total           91229                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32971250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32971250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32971250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32971250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        91987                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        91987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        91987                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        91987                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008240                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008240                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43497.691293                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43497.691293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43497.691293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43497.691293                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31792125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31792125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31792125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31792125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008240                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008240                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008240                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008240                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41942.117414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41942.117414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41942.117414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41942.117414                       # average overall mshr miss latency
system.cpu.icache.replacements                    521                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        91229                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           91229                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32971250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32971250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        91987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        91987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43497.691293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43497.691293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31792125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31792125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41942.117414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41942.117414                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           391.038317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5255                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.086372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   391.038317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.763747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.763747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            184731                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           184731                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18160                       # number of overall hits
system.cpu.dcache.overall_hits::total           18160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           58                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             58                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           58                       # number of overall misses
system.cpu.dcache.overall_misses::total            58                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4316000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4316000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4316000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4316000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18218                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18218                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18218                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18218                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003184                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003184                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003184                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74413.793103                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74413.793103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74413.793103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74413.793103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3388250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3388250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3388250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3388250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1172875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1172875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002690                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002690                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002690                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002690                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69147.959184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69147.959184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69147.959184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69147.959184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2225.569260                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2225.569260                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1126875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1126875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46953.125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46953.125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1172875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1172875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45395.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45395.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.907407                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.907407                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           34                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3189125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3189125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93797.794118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93797.794118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2298750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2298750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        91950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        91950                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        22034                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        22034                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    229957250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    229957250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10436.473178                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10436.473178                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         5167                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         5167                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        16867                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        16867                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    222980679                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    222980679                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13219.937096                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13219.937096                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           165.228152                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  65                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.833333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   165.228152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.322711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.322711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            249193                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           249193                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6515212500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6515358750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     59                       # Simulator instruction rate (inst/s)
host_mem_usage                                5638116                       # Number of bytes of host memory used
host_op_rate                                       61                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3429.86                       # Real time elapsed on the host
host_tick_rate                                1894658                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      203855                       # Number of instructions simulated
sim_ops                                        209198                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006498                       # Number of seconds simulated
sim_ticks                                  6498421250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.071626                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26461                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                30743                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1409                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                374                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             612                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              238                       # Number of indirect misses.
system.cpu.branchPred.lookups                   33974                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1670                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          209                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      198021                       # Number of instructions committed
system.cpu.committedOps                        202716                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.261780                       # CPI: cycles per instruction
system.cpu.discardedOps                          3675                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             120561                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             12301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            49911                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          232434                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.306581                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       42                       # number of quiesce instructions executed
system.cpu.numCycles                           645901                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        42                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  140502     69.31%     69.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                    121      0.06%     69.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                  10733      5.29%     74.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 51359     25.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   202716                       # Class of committed instruction
system.cpu.quiesceCycles                      9751573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          413467                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               11592                       # Transaction distribution
system.membus.trans_dist::ReadResp              12376                       # Transaction distribution
system.membus.trans_dist::WriteReq              10969                       # Transaction distribution
system.membus.trans_dist::WriteResp             10969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              524                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            24                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        22034                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22034                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         2044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        44068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        44068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  91338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        48640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        48640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1463701                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67461                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001779                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042139                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67341     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                     120      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               67461                       # Request fanout histogram
system.membus.reqLayer6.occupancy           124082679                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1065875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1927468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              210375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             852015                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           74840749                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3876500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10084911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2521228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12606139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2521228                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10084911                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12606139                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12606139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12606139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25212278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        34816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        34816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        37317                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        37317                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          238                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        65538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        81922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       144266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          374                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1193                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1048580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1310724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2295845                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          213373875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    182467224                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    142533000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10084911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7563683                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10084911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27733505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10084911                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7563683                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17648594                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10084911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17648594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17648594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45382100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7563683                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17648594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25212278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7563683                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2600632                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10164315                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7563683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25212278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2600632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      35376592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        11538                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        11538                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        10496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        10496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        24578                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        44068                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       786436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1409916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        29121                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        29121    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        29121                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     76857625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     68175000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12506016                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3011816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1843790598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40339644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40339644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1924469886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50424555                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     50481800                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    100906355                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1894215153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     90821444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40339644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2025376240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1376260                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       720900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1376260                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       258049                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        22529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       186369                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151274281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     50424555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10084911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    211783747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    100849110                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    110934637                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    211783747                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    252123391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    161359192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10084911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    423567493                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        48640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        50112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        48640                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        48640                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          760                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          783                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      7484895                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       226517                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        7711411                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      7484895                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      7484895                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      7484895                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       226517                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       7711411                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       458756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             739836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          672128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         7169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40396889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     70594993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2600632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            256062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113848575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          59091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40339644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     50424555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10084911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2521228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103429429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          59091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     80736533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    121019548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10084911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2521228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2600632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           256062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217278004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     12271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253018000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           99                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           99                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11166                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10502                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              640                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    366015785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   57725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               669072035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31703.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57953.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9768                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.665561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.567453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.845885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           23      1.53%      4.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      2.99%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      1.53%      8.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      1.13%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      2.72%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.33%     13.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.26%     15.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1281     85.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1507                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           99                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.747475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    436.363599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             91     91.92%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      1.01%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      3.03%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      1.01%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            3      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            99                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           99                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     105.919192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.233664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    220.977359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             71     71.72%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      5.05%     76.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      8.08%     84.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      1.01%     85.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.01%     86.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      1.01%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      3.03%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.01%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      1.01%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      1.01%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      1.01%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      1.01%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      2.02%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            2      2.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            99                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 738880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  671104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  739836                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               672128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6497967500                       # Total gap between requests
system.mem_ctrls.avgGap                     294478.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       457664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40391348.898780606687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 70426951.776941210032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2600631.653418897651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256062.193567399168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59091.275438630575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40339644.032771810889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 50424555.040964759886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10084911.008192952722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2363651.017545223236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         7169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    233156280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    418535350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15854420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1525985                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    719041250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28169173875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  67468760250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  12910995750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43888125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56811.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58381.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59828.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58691.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 119840208.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6877239.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  13177492.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12608394.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    171437.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5880044875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    351540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    268017875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  84                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            42                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     145113053.571429                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    395370007.036410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1195375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545330750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              42                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       420610500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6094748250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        91240                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            91240                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        91240                       # number of overall hits
system.cpu.icache.overall_hits::total           91240                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          760                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            760                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          760                       # number of overall misses
system.cpu.icache.overall_misses::total           760                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33100625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33100625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33100625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33100625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        92000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        92000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        92000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        92000                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008261                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43553.453947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43553.453947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43553.453947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43553.453947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          760                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          760                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          760                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          760                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31917000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31917000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41996.052632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41996.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41996.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41996.052632                       # average overall mshr miss latency
system.cpu.icache.replacements                    524                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        91240                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           91240                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          760                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           760                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33100625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33100625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        92000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        92000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43553.453947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43553.453947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41996.052632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41996.052632                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           391.038632                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               94293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               929                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            101.499462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   391.038632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.763747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.763747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            184760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           184760                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18166                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18166                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18166                       # number of overall hits
system.cpu.dcache.overall_hits::total           18166                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           58                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             58                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           58                       # number of overall misses
system.cpu.dcache.overall_misses::total            58                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4316000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4316000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4316000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4316000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18224                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18224                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18224                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18224                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003183                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003183                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74413.793103                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74413.793103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74413.793103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74413.793103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3388250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3388250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3388250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3388250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1172875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1172875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002689                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69147.959184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69147.959184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69147.959184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69147.959184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2225.569260                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2225.569260                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1126875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1126875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46953.125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46953.125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1172875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1172875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45395.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45395.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.907407                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.907407                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           34                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3189125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3189125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93797.794118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93797.794118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2298750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2298750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        91950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        91950                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        22034                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        22034                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    229957250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    229957250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10436.473178                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10436.473178                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         5167                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         5167                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        16867                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        16867                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    222980679                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    222980679                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13219.937096                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13219.937096                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           165.228260                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20399                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               176                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.903409                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   165.228260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.322711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.322711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            249217                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           249217                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6515358750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
