
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 612757                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381888                       # Number of bytes of host memory used
host_op_rate                                   711395                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8088.20                       # Real time elapsed on the host
host_tick_rate                              499746150                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4956099854                       # Number of instructions simulated
sim_ops                                    5753904136                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.042046                       # Number of seconds simulated
sim_ticks                                4042045516097                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5514403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11028807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 671295770                       # Number of branches fetched
system.switch_cpus.committedInsts          2956099853                       # Number of instructions committed
system.switch_cpus.committedOps            3458751667                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9693154621                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9693154621                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    960890979                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    854375238                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    564030694                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            59551152                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3138082381                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3138082381                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4150210040                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2479914876                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           745812873                       # Number of load instructions
system.switch_cpus.num_mem_refs            1344433448                       # number of memory refs
system.switch_cpus.num_store_insts          598620575                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      73232241                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             73232241                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     48821464                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     24410777                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2102482799     60.79%     60.79% # Class of executed instruction
system.switch_cpus.op_class::IntMult         11835510      0.34%     61.13% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::MemRead        745812873     21.56%     82.69% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       598620575     17.31%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3458751757                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5520182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11040365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11738                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5514133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4369225                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1145178                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5514134                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8271862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8271348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     16543210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16543210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    634048128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    631056256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1265104384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1265104384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5514404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5514404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5514404                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25892605271                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25673676496                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        51451247806                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5519912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8744235                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2290350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5519913                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16560547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16560547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1266584576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1266584576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5514403                       # Total snoops (count)
system.tol2bus.snoopTraffic                 559260800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11034586                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11022848     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11738      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11034586                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11901348885                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11509579470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    352932736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         352932736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    281115392                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      281115392                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2757287                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2757287                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2196214                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2196214                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     87315379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             87315379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      69547805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            69547805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      69547805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     87315379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           156863184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   4392428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5514574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000208924796                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       244040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       244040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11499214                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           4154331                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2757287                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2196214                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5514574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 4392428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1294660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1294832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           624132                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           485436                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           751208                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           184896                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           23112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          116438                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          739860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           739683                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           739856                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           624036                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           485436                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           739712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           184928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           23116                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          115940                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          739704                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 58748938046                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               27572870000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           162147200546                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10653.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29403.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4692552                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3896980                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                85.09                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               88.72                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5514574                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             4392428                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2757287                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2757287                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                243886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                243886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                244040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1317452                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   481.267562                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   341.696635                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   366.247887                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        21941      1.67%      1.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       420217     31.90%     33.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       251519     19.09%     52.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        75331      5.72%     58.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        77048      5.85%     64.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        53352      4.05%     68.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        52825      4.01%     72.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        54117      4.11%     76.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       311102     23.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1317452                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       244040                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.597000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.192788                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.503918                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17          683      0.28%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        58565     24.00%     24.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        52589     21.55%     45.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        44625     18.29%     64.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        27174     11.14%     75.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        23061      9.45%     84.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         7793      3.19%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        14076      5.77%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         5114      2.10%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         6456      2.65%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         3903      1.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       244040                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       244040                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.998734                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.998657                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.050429                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             155      0.06%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          243884     99.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       244040                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             352932736                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              281114304                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              352932736                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           281115392                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       87.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       69.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    87.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    69.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.23                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4042044456141                       # Total gap between requests
system.mem_ctrls0.avgGap                    815997.50                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    352932736                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    281114304                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 87315378.957135528326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 69547535.494217798114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5514574                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      4392428                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 162147200546                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93348872269786                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29403.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  21252225.94                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1408722000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           748753500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6278987400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4587127200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    319075604640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    302060232240                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1297777095360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1931936522340                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       477.960111                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 3370375902809                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 134972760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 536696853288                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7997892420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4250976840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        33095070960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       18341258220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    319075604640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1444308337320                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    335884824000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2162953964400                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       535.113708                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 859587943253                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 134972760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3047484812844                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    352910848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         352910848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    278145408                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      278145408                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2757116                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2757116                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2173011                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2173011                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     87309964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             87309964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      68813032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            68813032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      68813032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     87309964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156122996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   4346022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5514234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000209854568                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       241444                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       241444                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           11475542                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           4110636                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2757117                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2173011                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5514234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 4346022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1294660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1306390                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           624132                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           496994                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           762764                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           184896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          104356                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          739682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           739669                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           739680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           612480                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           496994                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           739712                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           173370                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              360                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          104022                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          739706                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 67309580842                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               27571170000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           170701468342                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    12206.52                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30956.52                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4679882                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3860620                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                84.87                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.83                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5514234                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             4346022                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2757117                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2757117                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                240813                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                241445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                241444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                241444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                241444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                241444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   633                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1319724                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   478.171496                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   340.920980                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   363.613642                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        16202      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       431937     32.73%     33.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       236176     17.90%     51.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        99111      7.51%     59.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        67537      5.12%     64.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        60104      4.55%     69.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        54383      4.12%     73.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        48355      3.66%     76.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       305919     23.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1319724                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       241444                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.838430                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.346112                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.916185                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        14718      6.10%      6.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        49928     20.68%     26.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        38564     15.97%     42.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        33038     13.68%     56.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        43440     17.99%     74.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        16247      6.73%     81.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        12191      5.05%     86.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         9480      3.93%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33        12826      5.31%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         9115      3.78%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          632      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         1265      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       241444                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       241444                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.000004                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.999858                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.072383                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             632      0.26%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          240179     99.48%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             633      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       241444                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             352910976                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              278143552                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              352910976                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           278145408                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       87.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    87.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    68.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4042044851040                       # Total gap between requests
system.mem_ctrls1.avgGap                    819866.11                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    352910976                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    278143552                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 87309995.544229030609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 68812572.963942155242                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5514234                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      4346022                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 170701468342                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93346936917768                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30956.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21478707.87                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1277838660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           679187355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6029001720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4406139360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    319075604640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    283367693850                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1313518272960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1928353738545                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       477.073732                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 3411389884817                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 134972760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 495682871280                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8144997840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4329165225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        33342629040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       18279944100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    319075604640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1347645184860                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    417286130880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2148103656585                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       531.439750                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1071836612445                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 134972760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 2835236143652                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         5779                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5779                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         5779                       # number of overall hits
system.l2.overall_hits::total                    5779                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      5514404                       # number of demand (read+write) misses
system.l2.demand_misses::total                5514404                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5514404                       # number of overall misses
system.l2.overall_misses::total               5514404                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 445976482656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     445976482656                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 445976482656                       # number of overall miss cycles
system.l2.overall_miss_latency::total    445976482656                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5520183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5520183                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5520183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5520183                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80874.829384                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80874.829384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80874.829384                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80874.829384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4369225                       # number of writebacks
system.l2.writebacks::total                   4369225                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5514404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5514404                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5514404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5514404                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 398842044327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 398842044327                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 398842044327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 398842044327                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72327.316665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72327.316665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72327.316665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72327.316665                       # average overall mshr miss latency
system.l2.replacements                        5514403                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4375010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4375010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4375010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4375010                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11738                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11738                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 270                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     23437485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23437485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86805.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86805.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     21130484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21130484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78261.051852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78261.051852                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5514134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5514134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 445953045171                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 445953045171                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5519913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5519913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80874.538989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80874.538989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5514134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5514134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 398820913843                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 398820913843                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72327.026119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72327.026119                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    11029452                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5514915                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.data         0.020772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   511.979228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.data        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 182160243                       # Number of tag accesses
system.l2.tags.data_accesses                182160243                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957954483903                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4042045516097                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2956099944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4958199638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099694                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2956099944                       # number of overall hits
system.cpu.icache.overall_hits::total      4958199638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          798                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            798                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          798                       # number of overall misses
system.cpu.icache.overall_misses::total           798                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2956099944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4958200436                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2956099944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4958200436                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          174                       # number of writebacks
system.cpu.icache.writebacks::total               174                       # number of writebacks
system.cpu.icache.replacements                    174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2956099944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4958199638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          798                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           798                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2956099944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4958200436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.851425                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4958200436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6213283.754386                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.851425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      193369817802                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     193369817802                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756133487                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1238315522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1994449009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756133487                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1238315522                       # number of overall hits
system.cpu.dcache.overall_hits::total      1994449009                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6829114                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5520093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12349207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6829114                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5520093                       # number of overall misses
system.cpu.dcache.overall_misses::total      12349207                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 457528657425                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 457528657425                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 457528657425                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 457528657425                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762962601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1243835615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2006798216                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762962601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1243835615                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2006798216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004438                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006154                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004438                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006154                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82884.229926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37049.233803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82884.229926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37049.233803                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10595897                       # number of writebacks
system.cpu.dcache.writebacks::total          10595897                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5520093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5520093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5520093                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5520093                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 452924900697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 452924900697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 452924900697                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 452924900697                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004438                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004438                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002751                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82050.230077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82050.230077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82050.230077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82050.230077                       # average overall mshr miss latency
system.cpu.dcache.replacements               12349098                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393215707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    692953101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1086168808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2771552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5519823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8291375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 457504656990                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 457504656990                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395987259                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    698472924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1094460183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82883.936132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55178.381992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5519823                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5519823                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 452901125442                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 452901125442                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82049.936283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82049.936283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362917780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    545362421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      908280201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4057562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4057832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     24000435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24000435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366975342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    545362691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    912338033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88890.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     5.914596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     23775255                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23775255                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88056.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88056.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28391674                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     53257794                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     81649468                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           90                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      8097723                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8097723                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28391732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     53257884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     81649616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 89974.700000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 54714.344595                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      8022663                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8022663                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 89140.700000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89140.700000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28391732                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     53257884                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     81649616                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28391732                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     53257884                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     81649616                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2170097447                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12349354                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            175.725584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    92.703407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   163.296312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.362123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.637876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       69455467690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      69455467690                       # Number of data accesses

---------- End Simulation Statistics   ----------
