===== vcs ./rtl/*.v ./sim/*.v -sverilog -debug_access -full64
===== PWD: /bin/pwd
===== env var 
======================================
