
*** Running vivado
    with args -log HDMI_CONTROLLER_BD_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source HDMI_CONTROLLER_BD_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_CONTROLLER_BD_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/IP_REPOS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top HDMI_CONTROLLER_BD_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/ip/HDMI_CONTROLLER_BD_clk_wiz_0_0/HDMI_CONTROLLER_BD_clk_wiz_0_0_board.xdc] for cell 'HDMI_CONTROLLER_BD_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/ip/HDMI_CONTROLLER_BD_clk_wiz_0_0/HDMI_CONTROLLER_BD_clk_wiz_0_0_board.xdc] for cell 'HDMI_CONTROLLER_BD_i/clk_wiz_0/inst'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/ip/HDMI_CONTROLLER_BD_clk_wiz_0_0/HDMI_CONTROLLER_BD_clk_wiz_0_0.xdc] for cell 'HDMI_CONTROLLER_BD_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/ip/HDMI_CONTROLLER_BD_clk_wiz_0_0/HDMI_CONTROLLER_BD_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/ip/HDMI_CONTROLLER_BD_clk_wiz_0_0/HDMI_CONTROLLER_BD_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.730 ; gain = 529.594 ; free physical = 946 ; free virtual = 10479
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/ip/HDMI_CONTROLLER_BD_clk_wiz_0_0/HDMI_CONTROLLER_BD_clk_wiz_0_0.xdc] for cell 'HDMI_CONTROLLER_BD_i/clk_wiz_0/inst'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/constrs_1/new/hdmi_cons.xdc]
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/constrs_1/new/hdmi_cons.xdc]
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/constrs_1/imports/Repos/BlackboardRevB_MasterXDC.xdc]
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/constrs_1/imports/Repos/BlackboardRevB_MasterXDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.730 ; gain = 0.000 ; free physical = 946 ; free virtual = 10479
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2104.730 ; gain = 684.137 ; free physical = 945 ; free virtual = 10478
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2168.762 ; gain = 64.031 ; free physical = 934 ; free virtual = 10467

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 145cfd6bc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2168.762 ; gain = 0.000 ; free physical = 933 ; free virtual = 10467

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1204bfee0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 11d7fbc3d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
INFO: [Opt 31-389] Phase Constant propagation created 96 cells and removed 229 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15fd7b05a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_BUFG
INFO: [Opt 31-194] Inserted BUFG HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 18dbbb709

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ff4f9951

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1144bfd73

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |              96  |             229  |                                              0  |
|  Sweep                        |               0  |               6  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
Ending Logic Optimization Task | Checksum: e5e8e8df

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e5e8e8df

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e5e8e8df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
Ending Netlist Obfuscation Task | Checksum: e5e8e8df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 871 ; free virtual = 10406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 867 ; free virtual = 10403
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 867 ; free virtual = 10404
INFO: [Common 17-1381] The checkpoint '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/impl_1/HDMI_CONTROLLER_BD_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_CONTROLLER_BD_wrapper_drc_opted.rpt -pb HDMI_CONTROLLER_BD_wrapper_drc_opted.pb -rpx HDMI_CONTROLLER_BD_wrapper_drc_opted.rpx
Command: report_drc -file HDMI_CONTROLLER_BD_wrapper_drc_opted.rpt -pb HDMI_CONTROLLER_BD_wrapper_drc_opted.pb -rpx HDMI_CONTROLLER_BD_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/impl_1/HDMI_CONTROLLER_BD_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 854 ; free virtual = 10388
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 975b2f3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 854 ; free virtual = 10388
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 854 ; free virtual = 10388

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ee7cf14

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 838 ; free virtual = 10374

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 212d6d7dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 853 ; free virtual = 10388

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 212d6d7dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 853 ; free virtual = 10388
Phase 1 Placer Initialization | Checksum: 212d6d7dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 853 ; free virtual = 10388

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26d71a241

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 851 ; free virtual = 10386

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 844 ; free virtual = 10380

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20a5eedc6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 844 ; free virtual = 10380
Phase 2 Global Placement | Checksum: 1f79573c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10380

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f79573c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10380

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 112f1315b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10380

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161bc2012

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10380

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 103108d50

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10380

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22fe237bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10379

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c5a90bbc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10379

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e2f53ae6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10379
Phase 3 Detail Placement | Checksum: 1e2f53ae6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 843 ; free virtual = 10379

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c287e1ea

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c287e1ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10378
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.841. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22d8890d3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10378
Phase 4.1 Post Commit Optimization | Checksum: 22d8890d3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10378

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22d8890d3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10379

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22d8890d3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10379

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10379
Phase 4.4 Final Placement Cleanup | Checksum: 1a580d3a7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10379
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a580d3a7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10379
Ending Placer Task | Checksum: ba3e291d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 844 ; free virtual = 10381
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 844 ; free virtual = 10381
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10380
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 842 ; free virtual = 10380
INFO: [Common 17-1381] The checkpoint '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/impl_1/HDMI_CONTROLLER_BD_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file HDMI_CONTROLLER_BD_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 832 ; free virtual = 10369
INFO: [runtcl-4] Executing : report_utilization -file HDMI_CONTROLLER_BD_wrapper_utilization_placed.rpt -pb HDMI_CONTROLLER_BD_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HDMI_CONTROLLER_BD_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 841 ; free virtual = 10377
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 539cc50a ConstDB: 0 ShapeSum: 66a16413 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f297d1b1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 772 ; free virtual = 10307
Post Restoration Checksum: NetGraph: 2d1d8361 NumContArr: c57a4e50 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f297d1b1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2312.777 ; gain = 8.988 ; free physical = 740 ; free virtual = 10276

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f297d1b1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2340.777 ; gain = 36.988 ; free physical = 710 ; free virtual = 10245

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f297d1b1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2340.777 ; gain = 36.988 ; free physical = 710 ; free virtual = 10245
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16de50753

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.777 ; gain = 40.988 ; free physical = 705 ; free virtual = 10241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.755  | TNS=0.000  | WHS=-0.268 | THS=-31.456|

Phase 2 Router Initialization | Checksum: 1dc70595d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.777 ; gain = 40.988 ; free physical = 705 ; free virtual = 10241

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f3e5c006

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 705 ; free virtual = 10241

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.101  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ccc916c4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 705 ; free virtual = 10241

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.101  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19d1db0b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241
Phase 4 Rip-up And Reroute | Checksum: 19d1db0b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19d1db0b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19d1db0b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241
Phase 5 Delay and Skew Optimization | Checksum: 19d1db0b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 109f7cb8a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.254  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17524ef8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241
Phase 6 Post Hold Fix | Checksum: 17524ef8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.109234 %
  Global Horizontal Routing Utilization  = 0.127757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1adb55f2e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.777 ; gain = 41.988 ; free physical = 713 ; free virtual = 10241

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1adb55f2e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2347.777 ; gain = 43.988 ; free physical = 712 ; free virtual = 10240

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e3a6fe02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2347.777 ; gain = 43.988 ; free physical = 713 ; free virtual = 10241

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.254  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e3a6fe02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2347.777 ; gain = 43.988 ; free physical = 713 ; free virtual = 10241
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2347.777 ; gain = 43.988 ; free physical = 742 ; free virtual = 10270

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.777 ; gain = 43.988 ; free physical = 741 ; free virtual = 10269
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.777 ; gain = 0.000 ; free physical = 741 ; free virtual = 10269
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2347.777 ; gain = 0.000 ; free physical = 737 ; free virtual = 10267
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.777 ; gain = 0.000 ; free physical = 740 ; free virtual = 10270
INFO: [Common 17-1381] The checkpoint '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/impl_1/HDMI_CONTROLLER_BD_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_CONTROLLER_BD_wrapper_drc_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_drc_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_drc_routed.rpx
Command: report_drc -file HDMI_CONTROLLER_BD_wrapper_drc_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_drc_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/impl_1/HDMI_CONTROLLER_BD_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/impl_1/HDMI_CONTROLLER_BD_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file HDMI_CONTROLLER_BD_wrapper_power_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_power_summary_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_power_routed.rpx
Command: report_power -file HDMI_CONTROLLER_BD_wrapper_power_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_power_summary_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HDMI_CONTROLLER_BD_wrapper_route_status.rpt -pb HDMI_CONTROLLER_BD_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file HDMI_CONTROLLER_BD_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file HDMI_CONTROLLER_BD_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file HDMI_CONTROLLER_BD_wrapper_bus_skew_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_bus_skew_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 21:15:40 2019...

*** Running vivado
    with args -log HDMI_CONTROLLER_BD_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source HDMI_CONTROLLER_BD_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_CONTROLLER_BD_wrapper.tcl -notrace
Command: open_checkpoint HDMI_CONTROLLER_BD_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1352.785 ; gain = 0.000 ; free physical = 1606 ; free virtual = 11156
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2023.871 ; gain = 2.000 ; free physical = 890 ; free virtual = 10439
Restored from archive | CPU: 0.150000 secs | Memory: 1.517059 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2023.871 ; gain = 2.000 ; free physical = 890 ; free virtual = 10439
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.871 ; gain = 0.000 ; free physical = 890 ; free virtual = 10439
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2023.871 ; gain = 671.086 ; free physical = 890 ; free virtual = 10439
Command: write_bitstream -force HDMI_CONTROLLER_BD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./HDMI_CONTROLLER_BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:02:19 . Memory (MB): peak = 2485.352 ; gain = 461.480 ; free physical = 837 ; free virtual = 10394
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 21:19:16 2019...
