{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592021387516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592021387520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 21:09:47 2020 " "Processing started: Fri Jun 12 21:09:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592021387520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021387520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape " "Command: quartus_map --read_settings_files=on --write_settings_files=off datatape -c datatape" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021387521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592021388059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592021388059 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "datatape.v(221) " "Verilog HDL Event Control warning at datatape.v(221): Event Control contains a complex event expression" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 221 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 datatape.v(78) " "Verilog HDL Declaration information at datatape.v(78): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 datatape.v(79) " "Verilog HDL Declaration information at datatape.v(79): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 datatape.v(80) " "Verilog HDL Declaration information at datatape.v(80): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 datatape.v(81) " "Verilog HDL Declaration information at datatape.v(81): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 datatape.v(82) " "Verilog HDL Declaration information at datatape.v(82): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 datatape.v(83) " "Verilog HDL Declaration information at datatape.v(83): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 datatape.v(84) " "Verilog HDL Declaration information at datatape.v(84): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 datatape.v(85) " "Verilog HDL Declaration information at datatape.v(85): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592021393505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatape.v 1 1 " "Found 1 design units, including 1 entities, in source file datatape.v" { { "Info" "ISGN_ENTITY_NAME" "1 datatape " "Found entity 1: datatape" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393508 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/video_in.v " "Can't analyze file -- file output_files/video_in.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592021393509 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "composite+in.v " "Can't analyze file -- file composite+in.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592021393512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "ethernet.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/ethernet_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/ethernet_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_0002 " "Found entity 1: ethernet_0002" {  } { { "ethernet/ethernet_0002.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/ethernet_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "ethernet/altera_eth_tse_mac.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "ethernet/altera_tse_clk_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "ethernet/altera_tse_crc328checker.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "ethernet/altera_tse_crc328generator.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "ethernet/altera_tse_crc32ctl8.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "ethernet/altera_tse_crc32galois8.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021393960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021393960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "ethernet/altera_tse_gmii_io.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "ethernet/altera_tse_lb_read_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "ethernet/altera_tse_lb_wrt_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "ethernet/altera_tse_hashing.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "ethernet/altera_tse_host_control.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "ethernet/altera_tse_host_control_small.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "ethernet/altera_tse_mac_control.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "ethernet/altera_tse_register_map.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "ethernet/altera_tse_register_map_small.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "ethernet/altera_tse_rx_counter_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "ethernet/altera_tse_shared_mac_control.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021394950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021394950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "ethernet/altera_tse_shared_register_map.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021395120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021395120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "ethernet/altera_tse_tx_counter_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021395197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021395197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "ethernet/altera_tse_lfsr_10.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021395253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021395253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "ethernet/altera_tse_loopback_ff.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021395314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021395314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "ethernet/altera_tse_altshifttaps.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021395369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021395369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "ethernet/altera_tse_fifoless_mac_rx.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021395573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021395573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "ethernet/altera_tse_mac_rx.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021395758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021395758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "ethernet/altera_tse_fifoless_mac_tx.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021395934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021395934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "ethernet/altera_tse_mac_tx.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "ethernet/altera_tse_magic_detection.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "ethernet/altera_tse_mdio.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "ethernet/altera_tse_mdio_clk_gen.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "ethernet/altera_tse_mdio_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "ethernet/altera_tse_top_mdio.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "ethernet/altera_tse_mii_rx_if.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "ethernet/altera_tse_mii_tx_if.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "ethernet/altera_tse_pipeline_base.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "ethernet/altera_tse_pipeline_stage.sv" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "ethernet/altera_tse_dpram_16x32.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "ethernet/altera_tse_dpram_8x32.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "ethernet/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "ethernet/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021396952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021396952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "ethernet/altera_tse_retransmit_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "ethernet/altera_tse_rgmii_in1.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "ethernet/altera_tse_rgmii_in4.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "ethernet/altera_tse_nf_rgmii_module.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "ethernet/altera_tse_rgmii_module.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "ethernet/altera_tse_rgmii_out1.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "ethernet/altera_tse_rgmii_out4.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "ethernet/altera_tse_rx_ff.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "ethernet/altera_tse_rx_min_ff.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "ethernet/altera_tse_rx_ff_cntrl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "ethernet/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "ethernet/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "ethernet/altera_tse_rx_ff_length.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "ethernet/altera_tse_rx_stat_extract.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "ethernet/altera_tse_timing_adapter32.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "ethernet/altera_tse_timing_adapter8.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "ethernet/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "ethernet/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021397927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021397927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "ethernet/altera_tse_top_1geth.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "ethernet/altera_tse_top_fifoless_1geth.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "ethernet/altera_tse_top_w_fifo.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "ethernet/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "ethernet/altera_tse_top_wo_fifo.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "ethernet/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "ethernet/altera_tse_top_gen_host.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "ethernet/altera_tse_tx_ff.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "ethernet/altera_tse_tx_min_ff.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "ethernet/altera_tse_tx_ff_cntrl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021398949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021398949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "ethernet/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "ethernet/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "ethernet/altera_tse_tx_ff_length.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "ethernet/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "ethernet/altera_tse_tx_stat_extract.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "ethernet/altera_eth_tse_std_synchronizer.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "ethernet/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "ethernet/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "ethernet/altera_tse_false_path_marker.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "ethernet/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "ethernet/altera_tse_clock_crosser.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "ethernet/altera_tse_a_fifo_13.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "ethernet/altera_tse_a_fifo_24.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "ethernet/altera_tse_a_fifo_34.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "ethernet/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "ethernet/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "ethernet/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "ethernet/altera_tse_gray_cnt.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "ethernet/altera_tse_sdpm_altsyncram.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "ethernet/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "ethernet/altera_tse_bin_cnt.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021399951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021399951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "ethernet/altera_tse_ph_calculator.sv" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "ethernet/altera_tse_sdpm_gen.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "ethernet/altera_tse_ecc_dec_x10.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400128 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "ethernet/altera_tse_ecc_dec_x10.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "ethernet/altera_tse_ecc_enc_x10.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400187 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "ethernet/altera_tse_ecc_enc_x10.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "ethernet/altera_tse_ecc_dec_x14.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400307 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "ethernet/altera_tse_ecc_dec_x14.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "ethernet/altera_tse_ecc_enc_x14.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400365 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "ethernet/altera_tse_ecc_enc_x14.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "ethernet/altera_tse_ecc_dec_x2.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400479 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "ethernet/altera_tse_ecc_dec_x2.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "ethernet/altera_tse_ecc_enc_x2.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400540 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "ethernet/altera_tse_ecc_enc_x2.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "ethernet/altera_tse_ecc_dec_x23.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400662 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "ethernet/altera_tse_ecc_dec_x23.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "ethernet/altera_tse_ecc_enc_x23.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400725 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "ethernet/altera_tse_ecc_enc_x23.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "ethernet/altera_tse_ecc_dec_x36.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400850 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "ethernet/altera_tse_ecc_dec_x36.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "ethernet/altera_tse_ecc_enc_x36.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400914 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "ethernet/altera_tse_ecc_enc_x36.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021400967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021400967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "ethernet/altera_tse_ecc_dec_x40.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401044 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "ethernet/altera_tse_ecc_dec_x40.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "ethernet/altera_tse_ecc_enc_x40.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401108 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "ethernet/altera_tse_ecc_enc_x40.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "ethernet/altera_tse_ecc_dec_x30.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401235 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "ethernet/altera_tse_ecc_dec_x30.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "ethernet/altera_tse_ecc_enc_x30.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401297 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "ethernet/altera_tse_ecc_enc_x30.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "ethernet/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "ethernet/altera_tse_ecc_status_crosser.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ethernet/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/ethernet/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datatape " "Elaborating entity \"datatape\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592021401616 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG datatape.v(75) " "Output port \"LEDG\" at datatape.v(75) has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401617 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR datatape.v(76) " "Output port \"LEDR\" at datatape.v(76) has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401617 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA datatape.v(100) " "Output port \"ENET0_TX_DATA\" at datatape.v(100) has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401617 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK datatape.v(87) " "Output port \"ENET0_GTX_CLK\" at datatape.v(87) has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401617 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC datatape.v(90) " "Output port \"ENET0_MDC\" at datatape.v(90) has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401617 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N datatape.v(92) " "Output port \"ENET0_RST_N\" at datatape.v(92) has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401617 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN datatape.v(101) " "Output port \"ENET0_TX_EN\" at datatape.v(101) has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401617 "|datatape"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER datatape.v(102) " "Output port \"ENET0_TX_ER\" at datatape.v(102) has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401617 "|datatape"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:clocks " "Elaborating entity \"pll\" for hierarchy \"pll:clocks\"" {  } { { "datatape.v" "clocks" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592021401624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:clocks\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:clocks\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Caden/Documents/GitHub/datatape/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592021401651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:clocks\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:clocks\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592021401652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:clocks\|altpll:altpll_component " "Instantiated megafunction \"pll:clocks\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000000 " "Parameter \"clk0_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3147059 " "Parameter \"clk0_multiply_by\" = \"3147059\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592021401652 ""}  } { { "pll.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592021401652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021401693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:clocks\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:clocks\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592021401694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_out.v 1 1 " "Using design file video_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 video_out " "Found entity 1: video_out" {  } { { "video_out.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592021401703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_out video_out:out " "Elaborating entity \"video_out\" for hierarchy \"video_out:out\"" {  } { { "datatape.v" "out" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592021401705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_out.v(56) " "Verilog HDL assignment warning at video_out.v(56): truncated value with size 32 to match size of target (16)" {  } { { "video_out.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_out.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592021401706 "|datatape|video_out:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_out.v(321) " "Verilog HDL assignment warning at video_out.v(321): truncated value with size 32 to match size of target (16)" {  } { { "video_out.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_out.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592021401707 "|datatape|video_out:out"}
{ "Warning" "WSGN_SEARCH_FILE" "video_in.v 1 1 " "Using design file video_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 video_in " "Found entity 1: video_in" {  } { { "video_in.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_in.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592021401716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_in video_in:in " "Elaborating entity \"video_in\" for hierarchy \"video_in:in\"" {  } { { "datatape.v" "in" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592021401718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 video_in.v(70) " "Verilog HDL assignment warning at video_in.v(70): truncated value with size 8 to match size of target (1)" {  } { { "video_in.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_in.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592021401718 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 video_in.v(73) " "Verilog HDL assignment warning at video_in.v(73): truncated value with size 8 to match size of target (1)" {  } { { "video_in.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_in.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592021401719 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_in.v(82) " "Verilog HDL assignment warning at video_in.v(82): truncated value with size 32 to match size of target (1)" {  } { { "video_in.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_in.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592021401719 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_in.v(103) " "Verilog HDL assignment warning at video_in.v(103): truncated value with size 32 to match size of target (1)" {  } { { "video_in.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_in.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592021401719 "|datatape|video_in:in"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "begin_data 0 video_in.v(43) " "Net \"begin_data\" at video_in.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "video_in.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_in.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1592021401719 "|datatape|video_in:in"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out video_in.v(26) " "Output port \"data_out\" at video_in.v(26) has no driver" {  } { { "video_in.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/video_in.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592021401719 "|datatape|video_in:in"}
{ "Warning" "WSGN_SEARCH_FILE" "segment.v 1 1 " "Using design file segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592021401726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592021401726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:hex0 " "Elaborating entity \"segment\" for hierarchy \"segment:hex0\"" {  } { { "datatape.v" "hex0" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592021401727 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1592021402524 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1592021402524 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1592021402524 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592021402534 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1592021402575 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1592021402575 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] VCC " "Pin \"VGA_R\[5\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] VCC " "Pin \"VGA_G\[5\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592021402690 "|datatape|ENET0_TX_ER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592021402690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592021402766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1592021403212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ethernet 16 " "Ignored 16 assignments for entity \"ethernet\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity ethernet -sip ethernet.sip -library lib_ethernet " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity ethernet -sip ethernet.sip -library lib_ethernet was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1592021403212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 19.1 -entity ethernet -sip ethernet.sip -library lib_ethernet " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity ethernet -sip ethernet.sip -library lib_ethernet was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1592021403212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity ethernet -sip ethernet.sip -library lib_ethernet " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ethernet -sip ethernet.sip -library lib_ethernet was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1592021403212 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1592021403212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ethernet_0002 48 " "Ignored 48 assignments for entity \"ethernet_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1592021403212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caden/Documents/GitHub/datatape/output_files/datatape.map.smsg " "Generated suppressed messages file C:/Users/Caden/Documents/GitHub/datatape/output_files/datatape.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021403261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592021403455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592021403455 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:clocks\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:clocks\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/pll.v" 108 0 0 } } { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 162 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1592021403494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "45 " "Design contains 45 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "datatape.v" "" { Text "C:/Users/Caden/Documents/GitHub/datatape/datatape.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592021403534 "|datatape|ENET0_TX_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1592021403534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592021403536 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592021403536 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1592021403536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592021403536 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1592021403536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592021403536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592021403580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 21:10:03 2020 " "Processing ended: Fri Jun 12 21:10:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592021403580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592021403580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592021403580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592021403580 ""}
