library verilog;
use verilog.vl_types.all;
entity proj3_testbench is
end proj3_testbench;
