## MUX_addr

```
module MUX_addr(
input [31:0]pc_addr,
input [31:0]pc_addr_J,
input Branch,
output [31:0]pc_addr_final
    );
function [31:0] select;
input [31:0]pc_addr;
input [31:0]pc_addr_J;
input Branch;
    case(Branch)
    0:select=pc_addr;
    1:select=pc_addr_J;
    endcase
endfunction
assign pc_addr_final = select(pc_addr,pc_addr_J,Branch);
endmodule
```

## MUX_data_choice

```
module MUX_data_choice(
input [31:0]data2,
input [31:0]data_sign_extend,
input ALUSrc,
output [31:0]data_final
    );
function [31:0] select;
input [31:0]data2;
input [31:0]data_sign_extend;
input ALUSrc;
    case(ALUSrc)
    0:select=data2;
    1:select=data_sign_extend;
    endcase
endfunction
assign data_final = select(data2,data_sign_extend,ALUSrc);
endmodule
```

## MUX_sign_extend_data

```
module MUX_sign_extend_data(
input Se,
input [31:0]sign_extend_zero,
input [31:0]sign_extend_one,
output [31:0]data
    );
function [31:0] select;
    input [31:0]sign_extend_zero;
    input [31:0]sign_extend_one;
    input Se;
    case(Se)
    0:select=sign_extend_zero;
    1:select=sign_extend_one;
    endcase
endfunction
assign data=select(sign_extend_zero,sign_extend_one,Se);
endmodule
```

## control

```
module control(
input [5:0]op,
input clk,
output ALUSrc, //失效时，ALU的第二个操作数来自寄存器堆输出，生效时来自经过符号扩展的指令的低16位
output RegDst,  //失效时控制寄存器写的目的寄存器的序号为【20：16】，生效是写入字段是【15：11】
output Se, //置1为符号扩展，置0为零扩展
output Branch //置1为J指令移动地址
    );
    
reg ALUSrc;
reg RegDst;
reg Se;
reg Branch;

always@(posedge clk)
    begin 
    if(op == 6'b000000) //R型指令
        begin
            ALUSrc = 0;
            RegDst = 1;
            Se = 0;
            Branch = 0;
        end
     else  //i型指令
        begin
            ALUSrc = 1; //多位选择器
            RegDst = 0;
            if(op==6'b001000 | op==6'b001001)
            begin
            Se=1;
            Branch = 0;  
            end
            else if(op==6'b001100 | op==6'b001110)
            begin
            Se=0;
            Branch = 0; 
            end
            else if(op==6'b000010)
            begin
            Se = 0;
            Branch = 1;
            end
        end
    end
endmodule
```

## shifter

```
module shifter2(
input [26:0] J_addr,
input [31:0] pc_addr,
output [31:0] pc_addr_J);
parameter zero=2'b00;
assign pc_addr_J = {pc_addr[31:29],J_addr[26:0],zero};
endmodule
```

## add

```

module add(
input [31:0]Addr,
output [31:0]PC_Addr
    );
wire [31:0]PC_Addr;
assign PC_Addr = Addr+ 4;
endmodule
```

## 