// Seed: 2468159223
module module_0;
  always begin : LABEL_0
    id_1 <= id_1;
    id_2 = id_1;
    id_1 <= (id_1);
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1
);
  logic [7:0] id_3 = id_3[1];
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  id_7 :
  assert property (@(posedge 1) id_1) $display(-1);
  wire id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_13, id_14;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      .id_0(id_2)
  );
  module_0 modCall_1 ();
  id_4(
      (1)
  );
endmodule : SymbolIdentifier
