{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765641420281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765641420281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 16:57:00 2025 " "Processing started: Sat Dec 13 16:57:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765641420281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1765641420281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1765641420281 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Design Software" 0 -1 1765641420615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1765641421035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1765641421035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765641433353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM-basic " "Found design unit 1: MainFSM-basic" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM " "Found entity 1: MainFSM" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesiscircuitry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesiscircuitry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinLUT-basic " "Found design unit 1: SinLUT-basic" {  } { { "SynthesisCircuitry.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/SynthesisCircuitry.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinLUT " "Found entity 1: SinLUT" {  } { { "SynthesisCircuitry.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/SynthesisCircuitry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configureadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configureadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigureADC-basic " "Found design unit 1: ConfigureADC-basic" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigureADC " "Found entity 1: ConfigureADC" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-basic " "Found design unit 1: TestBench-basic" {  } { { "TestBench.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/TestBench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/TestBench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigROM-basic " "Found design unit 1: ConfigROM-basic" {  } { { "ConfigROM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigROM " "Found entity 1: ConfigROM" {  } { { "ConfigROM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765641433815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainFSM " "Elaborating entity \"MainFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1765641433863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SinLUT SinLUT:snythesizer A:basic " "Elaborating entity \"SinLUT\" using architecture \"A:basic\" for hierarchy \"SinLUT:snythesizer\"" {  } { { "MainFSM.vhd" "snythesizer" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765641433863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ConfigureADC ConfigureADC:configurator A:basic " "Elaborating entity \"ConfigureADC\" using architecture \"A:basic\" for hierarchy \"ConfigureADC:configurator\"" {  } { { "MainFSM.vhd" "configurator" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765641433863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ConfigureADC.vhd(48) " "VHDL Process Statement warning at ConfigureADC.vhd(48): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SDENB ConfigureADC.vhd(89) " "VHDL Process Statement warning at ConfigureADC.vhd(89): inferring latch(es) for signal or variable \"SDENB\", which holds its previous value in one or more paths through the process" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sendData ConfigureADC.vhd(89) " "VHDL Process Statement warning at ConfigureADC.vhd(89): inferring latch(es) for signal or variable \"sendData\", which holds its previous value in one or more paths through the process" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ConfigureADC.vhd(118) " "VHDL Process Statement warning at ConfigureADC.vhd(118): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config ConfigureADC.vhd(120) " "VHDL Process Statement warning at ConfigureADC.vhd(120): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SDIO ConfigureADC.vhd(114) " "VHDL Process Statement warning at ConfigureADC.vhd(114): inferring latch(es) for signal or variable \"SDIO\", which holds its previous value in one or more paths through the process" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clockDividerBuffer ConfigureADC.vhd(156) " "VHDL Process Statement warning at ConfigureADC.vhd(156): signal \"clockDividerBuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clockDividerBuffer ConfigureADC.vhd(157) " "VHDL Process Statement warning at ConfigureADC.vhd(157): signal \"clockDividerBuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internalClock ConfigureADC.vhd(159) " "VHDL Process Statement warning at ConfigureADC.vhd(159): signal \"internalClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internalClock ConfigureADC.vhd(154) " "VHDL Process Statement warning at ConfigureADC.vhd(154): inferring latch(es) for signal or variable \"internalClock\", which holds its previous value in one or more paths through the process" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waitingBuffer ConfigureADC.vhd(167) " "VHDL Process Statement warning at ConfigureADC.vhd(167): signal \"waitingBuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waitingBuffer ConfigureADC.vhd(171) " "VHDL Process Statement warning at ConfigureADC.vhd(171): signal \"waitingBuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitingBuffer ConfigureADC.vhd(164) " "VHDL Process Statement warning at ConfigureADC.vhd(164): inferring latch(es) for signal or variable \"waitingBuffer\", which holds its previous value in one or more paths through the process" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitingDone ConfigureADC.vhd(164) " "VHDL Process Statement warning at ConfigureADC.vhd(164): inferring latch(es) for signal or variable \"waitingDone\", which holds its previous value in one or more paths through the process" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitingDone ConfigureADC.vhd(164) " "Inferred latch for \"waitingDone\" at ConfigureADC.vhd(164)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitingBuffer\[0\] ConfigureADC.vhd(164) " "Inferred latch for \"waitingBuffer\[0\]\" at ConfigureADC.vhd(164)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitingBuffer\[1\] ConfigureADC.vhd(164) " "Inferred latch for \"waitingBuffer\[1\]\" at ConfigureADC.vhd(164)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitingBuffer\[2\] ConfigureADC.vhd(164) " "Inferred latch for \"waitingBuffer\[2\]\" at ConfigureADC.vhd(164)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitingBuffer\[3\] ConfigureADC.vhd(164) " "Inferred latch for \"waitingBuffer\[3\]\" at ConfigureADC.vhd(164)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internalClock ConfigureADC.vhd(154) " "Inferred latch for \"internalClock\" at ConfigureADC.vhd(154)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDIO ConfigureADC.vhd(114) " "Inferred latch for \"SDIO\" at ConfigureADC.vhd(114)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sendData ConfigureADC.vhd(89) " "Inferred latch for \"sendData\" at ConfigureADC.vhd(89)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDENB ConfigureADC.vhd(89) " "Inferred latch for \"SDENB\" at ConfigureADC.vhd(89)" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1765641433863 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ConfigROM ConfigureADC:configurator\|ConfigROM:ConfigMemory A:basic " "Elaborating entity \"ConfigROM\" using architecture \"A:basic\" for hierarchy \"ConfigureADC:configurator\|ConfigROM:ConfigMemory\"" {  } { { "ConfigureADC.vhd" "ConfigMemory" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765641433881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765641434020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 16:57:14 2025 " "Processing ended: Sat Dec 13 16:57:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765641434020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765641434020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765641434020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1765641434020 ""}
