rom_ir.v,verilog,xil_defaultlib,../../../../../../../../Matrias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/ip/rom_ir_1/sim/rom_ir.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
