{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763122908455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763122908455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 13:21:48 2025 " "Processing started: Fri Nov 14 13:21:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763122908455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763122908455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UartRX -c UartRX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UartRX -c UartRX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763122908455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763122908599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763122908600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/golde/documents/ntnu/iels3012/prosjekt/uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/golde/documents/ntnu/iels3012/prosjekt/uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-rtl " "Found design unit 1: uartRX-rtl" {  } { { "../../../../../uartRX.vhd" "" { Text "C:/Users/golde/Documents/NTNU/IELS3012/Prosjekt/uartRX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763122912722 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "../../../../../uartRX.vhd" "" { Text "C:/Users/golde/Documents/NTNU/IELS3012/Prosjekt/uartRX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763122912722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763122912722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/golde/documents/ntnu/iels3012/prosjekt/tb_uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/golde/documents/ntnu/iels3012/prosjekt/tb_uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_uartRX-sim " "Found design unit 1: tb_uartRX-sim" {  } { { "../../../../../tb_uartRX.vhd" "" { Text "C:/Users/golde/Documents/NTNU/IELS3012/Prosjekt/tb_uartRX.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763122912722 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_uartRX " "Found entity 1: tb_uartRX" {  } { { "../../../../../tb_uartRX.vhd" "" { Text "C:/Users/golde/Documents/NTNU/IELS3012/Prosjekt/tb_uartRX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763122912722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763122912722 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "baudGen work tb_uartRX.vhd(47) " "VHDL Use Clause error at tb_uartRX.vhd(47): design library \"work\" does not contain primary unit \"baudGen\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../../../../../tb_uartRX.vhd" "" { Text "C:/Users/golde/Documents/NTNU/IELS3012/Prosjekt/tb_uartRX.vhd" 47 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1763122912723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763122912800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 14 13:21:52 2025 " "Processing ended: Fri Nov 14 13:21:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763122912800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763122912800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763122912800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763122912800 ""}
