$date
	Fri Feb 07 20:38:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module halfAdder_tb $end
$var wire 1 ! n $end
$var wire 1 " m $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1$
#20
0$
1#
#30
0"
1!
1$
#40
