   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"system_XMC4500.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.global	SystemCoreClock
  17              		.section	.no_init,"aw",%progbits
  18              		.align	2
  21              	SystemCoreClock:
  22 0000 00000000 		.space	4
  23              		.global	g_chipid
  24              		.align	2
  27              	g_chipid:
  28 0004 00000000 		.space	16
  28      00000000 
  28      00000000 
  28      00000000 
  29              		.section	.text.delay,"ax",%progbits
  30              		.align	1
  31              		.syntax unified
  32              		.thumb
  33              		.thumb_func
  34              		.fpu fpv4-sp-d16
  36              	delay:
  37              	.LFB123:
  38              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XM
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /**************************************************************************************************
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @file     system_XMC4500.c
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @brief    CMSIS Cortex-M4 Device Peripheral Access Layer Header File for the Infineon XMC4500 De
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @version  V3.1.3
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @date     19. Jun 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @cond
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  **************************************************************************************************
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Copyright (c) 2014-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * All rights reserved.
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * following conditions are met:
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * disclaimer.
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * products derived from this software without specific prior written permission.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Infineon Technologies AG dave@infineon.com).
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  ********************** Version History ***************************************
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * V3.1.0, Dec 2014, Added options to configure clock settings
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * V3.1.1, 01. Jun 2016, Fix masking of OSCHPCTRL value 
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * V3.1.2, 09. Feb 2017, Fix activation of USBPLL when SDMMC clock is enabled
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * V3.1.3, 19. Jun 2017, Rely on cmsis_compiler.h instead of defining __WEAK
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *                       Added support for ARM Compiler 6 (armclang) 
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  ******************************************************************************
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @endcond
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  */
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * HEADER FILES
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #include <string.h>
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #include <XMC4500.h>
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #include "system_XMC4500.h"
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * MACROS
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define CHIPID_LOC ((uint8_t *)0x20000000UL)
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PMU_FLASH_WS          (0x3U)
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FPLL_FREQUENCY        (120000000U)
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FOSCREF               (2500000U)
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_50US_50MHZ  (2500UL)
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_150US_50MHZ (7500UL)
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_50US_60MHZ  (3000UL)
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_50US_90MHZ  (4500UL)
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_50US_120MHZ (6000UL)
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                                      SCU_PLL_PLLSTAT_PLLLV_Msk | \
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                                      SCU_PLL_PLLSTAT_PLLSP_Msk)
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** // <h> Clock configuration
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> External crystal frequency [Hz]
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <8000000=> 8MHz
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <12000000=> 12MHz
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <16000000=> 16MHz
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Defines external crystal frequency
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: 8MHz
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define OSCHP_FREQUENCY (12000000U)
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if OSCHP_FREQUENCY == 8000000U
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_PDIV (1U)
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_NDIV (95U)
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_DIV (3U)
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 12000000U
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_PDIV (1U)
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_NDIV (63U)
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_DIV (3U)
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 16000000U
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_PDIV (1U)
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_NDIV (47U)
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_DIV (3U)
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #error "External crystal frequency not supported"
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> System clock (fSYS) source selection
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <0=> Backup clock (24MHz)
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <1=> Maximum clock frequency using PLL (120MHz)
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: Maximum clock frequency using PLL (120MHz)
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SYS_CLOCK_SRC 1
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SYS_CLOCK_SRC_OFI 0
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SYS_CLOCK_SRC_PLL 1
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> Backup clock calibration mode
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <0=> Factory calibration
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <1=> Automatic calibration
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: Automatic calibration
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE 1
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE_FACTORY 0
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE_AUTOMATIC 1
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> Standby clock (fSTDBY) source selection
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <0=> Internal slow oscillator (32768Hz)
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <1=> External crystal (32768Hz)
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: Internal slow oscillator (32768Hz)
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define STDBY_CLOCK_SRC 0
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define STDBY_CLOCK_SRC_OSI 0
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define STDBY_CLOCK_SRC_OSCULP 1
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> PLL clock source selection
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <0=> External crystal
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <1=> External direct input
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <2=> Internal fast oscillator
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: External crystal
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_CLOCK_SRC 0
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_CLOCK_SRC_EXT_XTAL 0
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_CLOCK_SRC_EXT_DIRECT 1
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_CLOCK_SRC_OFI 2
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if OSCHP_FREQUENCY == 8000000U
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_PDIV (1U)
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_NDIV (89U)
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV (2U)
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 12000000U
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_PDIV (1U)
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_NDIV (79U)
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV (3U)
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 16000000U
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_PDIV (1U)
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_NDIV (59U)
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV (3U)
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #error "External crystal frequency not supported"
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define VCO ((OSCHP_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_PDIV (1U)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_NDIV (39U)
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV (3U)
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define VCO ((OFI_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_OFI */
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV_0 ((VCO / OFI_FREQUENCY) - 1UL)
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV_1 ((VCO / 60000000U) - 1UL)
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV_2 ((VCO / 90000000U) - 1UL)
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_USBCLK SCU_CLK_CLKCLR_USBCDI_Msk
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_MMCCLK SCU_CLK_CLKCLR_MMCCDI_Msk
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_ETHCLK SCU_CLK_CLKCLR_ETH0CDI_Msk
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_EBUCLK SCU_CLK_CLKCLR_EBUCDI_Msk
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_CCUCLK SCU_CLK_CLKCLR_CCUCDI_Msk
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_WDTCLK SCU_CLK_CLKCLR_WDTCDI_Msk
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_USBCLKCR_USBSEL_USBPLL (0U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_USBCLKCR_USBSEL_PLL    (1U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_OFI      (0U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_STANDBY  (1U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_PLL      (2U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_SYS      (0U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_USBPLL   (2U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_PLL      (3U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EXTCLK_PIN_P0_8  (0)
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EXTCLK_PIN_P1_15 (1)
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <h> Clock tree
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <o1.0> CPU clock divider
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                   <0=> fCPU = fSYS
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                   <1=> fCPU = fSYS / 2
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <o2.0>  Peripheral clock divider
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                     <0=> fPB	= fCPU
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                     <1=> fPB	= fCPU / 2
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.4> Enable CCU clock
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o3.0>  CCU clock divider
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                     <0=> fCCU = fCPU
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                     <1=> fCCU = fCPU / 2
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.5> Enable WDT clock
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o4.0..7>  WDT clock divider <1-256><#-1>
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o4.16..17> WDT clock source <0=> fOFI
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                                          <1=> fSTDBY
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                                          <2=> fPLL
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.3> Enable EBU clock
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o5.0..5>  EBU clock divider  <1-64><#-1>
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.2> Enable ETH clock
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.1> Enable MMC clock
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.0> Enable USB clock
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o6.16> USB clock source <0=> USBPLL
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                                      <1=> PLL
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e7> External Clock configuration
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //            <o8.0..1> External Clock Source Selection
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <0=> System clock
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <2=> USB PLL clock
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <3=> PLL clock
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //            <o8.16..24> External Clock divider <1-512><#-1>
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //            <i> Only valid for USB PLL and PLL clocks
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //            <o9.0> External Clock Pin Selection
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <0=> P0.8
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <1=> P1.15
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    </h>
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define ENABLE_SCUCLK (0U)
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define CPUCLKDIV (0U)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PBCLKDIV (0U)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define CCUCLKDIV (0U)
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define WDTCLKDIV (0U | SCU_CLK_WDTCLKCR_WDTSEL_OFI)
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EBUCLKDIV (0U)
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USBCLKDIV (0U | SCU_CLK_USBCLKCR_USBSEL_USBPLL | USB_DIV)
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define ENABLE_EXTCLK (0U)
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EXTCLKDIV (0U | SCU_CLK_EXTCLKCR_ECKSEL_SYS)
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EXTCLK_PIN (0U)
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define ENABLE_PLL \
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL) || \
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     ((ENABLE_SCUCLK & SCU_CLK_CLKSET_EBUCEN_Msk) != 0) || \
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     (((ENABLE_SCUCLK & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Ms
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     (((ENABLE_SCUCLK & SCU_CLK_CLKSET_WDTCEN_Msk) != 0) && ((WDTCLKDIV & SCU_CLK_WDTCLKCR_WDTSEL_Ms
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define ENABLE_USBPLL \
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     ((((ENABLE_SCUCLK & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_M
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****      (((ENABLE_SCUCLK & SCU_CLK_CLKCLR_ENABLE_MMCCLK) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSE
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** // </h>
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //-------- <<< end of configuration section >>> ------------------
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                                      
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * GLOBAL VARIABLES
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if defined ( __CC_ARM )
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((at(0x2000FFC0)));
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((at(0x2000FFC4)));
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((section(".ARM.__at_0x2000FFC0")));
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((section(".ARM.__at_0x2000FFC4")));
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif defined ( __ICCARM__ )
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __no_init uint32_t SystemCoreClock;
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __no_init uint8_t g_chipid[16];
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif defined ( __GNUC__ )
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((section(".no_init")));
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((section(".no_init")));
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif defined ( __TASKING__ )
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint32_t SystemCoreClock __at( 0x2000FFC0 );
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint8_t g_chipid[16] __at( 0x2000FFC4 );
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** extern uint32_t __Vectors;
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * LOCAL FUNCTIONS
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** static void delay(uint32_t cycles)
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
  39              		.loc 1 309 0
  40              		.cfi_startproc
  41              		@ args = 0, pretend = 0, frame = 16
  42              		@ frame_needed = 1, uses_anonymous_args = 0
  43              		@ link register save eliminated.
  44 0000 80B4     		push	{r7}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 4
  47              		.cfi_offset 7, -4
  48 0002 85B0     		sub	sp, sp, #20
  49              	.LCFI1:
  50              		.cfi_def_cfa_offset 24
  51 0004 00AF     		add	r7, sp, #0
  52              	.LCFI2:
  53              		.cfi_def_cfa_register 7
  54 0006 7860     		str	r0, [r7, #4]
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   volatile uint32_t i;
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   for(i = 0UL; i < cycles ;++i)
  55              		.loc 1 312 0
  56 0008 0023     		movs	r3, #0
  57 000a FB60     		str	r3, [r7, #12]
  58 000c 03E0     		b	.L2
  59              	.L3:
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     __NOP();
  60              		.loc 1 314 0 discriminator 3
  61              		.syntax unified
  62              	@ 314 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC45
  63 000e 00BF     		nop
  64              	@ 0 "" 2
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
  65              		.loc 1 312 0 discriminator 3
  66              		.thumb
  67              		.syntax unified
  68 0010 FB68     		ldr	r3, [r7, #12]
  69 0012 0133     		adds	r3, r3, #1
  70 0014 FB60     		str	r3, [r7, #12]
  71              	.L2:
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
  72              		.loc 1 312 0 is_stmt 0 discriminator 1
  73 0016 FB68     		ldr	r3, [r7, #12]
  74 0018 7A68     		ldr	r2, [r7, #4]
  75 001a 9A42     		cmp	r2, r3
  76 001c F7D8     		bhi	.L3
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
  77              		.loc 1 316 0 is_stmt 1
  78 001e 00BF     		nop
  79 0020 1437     		adds	r7, r7, #20
  80              	.LCFI3:
  81              		.cfi_def_cfa_offset 4
  82 0022 BD46     		mov	sp, r7
  83              	.LCFI4:
  84              		.cfi_def_cfa_register 13
  85              		@ sp needed
  86 0024 5DF8047B 		ldr	r7, [sp], #4
  87              	.LCFI5:
  88              		.cfi_restore 7
  89              		.cfi_def_cfa_offset 0
  90 0028 7047     		bx	lr
  91              		.cfi_endproc
  92              	.LFE123:
  94              		.section	.text.SystemInit,"ax",%progbits
  95              		.align	1
  96              		.weak	SystemInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv4-sp-d16
 102              	SystemInit:
 103              	.LFB124:
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * API IMPLEMENTATION
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK void SystemInit(void)
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 104              		.loc 1 323 0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 1, uses_anonymous_args = 0
 108 0000 98B5     		push	{r3, r4, r7, lr}
 109              	.LCFI6:
 110              		.cfi_def_cfa_offset 16
 111              		.cfi_offset 3, -16
 112              		.cfi_offset 4, -12
 113              		.cfi_offset 7, -8
 114              		.cfi_offset 14, -4
 115 0002 00AF     		add	r7, sp, #0
 116              	.LCFI7:
 117              		.cfi_def_cfa_register 7
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   memcpy(g_chipid, CHIPID_LOC, 16);
 118              		.loc 1 324 0
 119 0004 064A     		ldr	r2, .L5
 120 0006 4FF00053 		mov	r3, #536870912
 121 000a 1446     		mov	r4, r2
 122 000c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 123 000e 84E80F00 		stm	r4, {r0, r1, r2, r3}
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreSetup();
 124              		.loc 1 326 0
 125 0012 FFF7FEFF 		bl	SystemCoreSetup
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreClockSetup(); 
 126              		.loc 1 327 0
 127 0016 FFF7FEFF 		bl	SystemCoreClockSetup
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 128              		.loc 1 328 0
 129 001a 00BF     		nop
 130 001c 98BD     		pop	{r3, r4, r7, pc}
 131              	.L6:
 132 001e 00BF     		.align	2
 133              	.L5:
 134 0020 00000000 		.word	g_chipid
 135              		.cfi_endproc
 136              	.LFE124:
 138              		.section	.text.SystemCoreSetup,"ax",%progbits
 139              		.align	1
 140              		.weak	SystemCoreSetup
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv4-sp-d16
 146              	SystemCoreSetup:
 147              	.LFB125:
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK void SystemCoreSetup(void)
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 148              		.loc 1 331 0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 8
 151              		@ frame_needed = 1, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 153 0000 80B4     		push	{r7}
 154              	.LCFI8:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 7, -4
 157 0002 83B0     		sub	sp, sp, #12
 158              	.LCFI9:
 159              		.cfi_def_cfa_offset 16
 160 0004 00AF     		add	r7, sp, #0
 161              	.LCFI10:
 162              		.cfi_def_cfa_register 7
 163              	.LBB8:
 164              	.LBB9:
 165              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.1
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @date     02. February 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /*
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                  inline
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   @{
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 166              		.loc 2 96 0
 167              		.syntax unified
 168              	@ 96 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h" 1
 169 0006 72B6     		cpsid i
 170              	@ 0 "" 2
 171              		.thumb
 172              		.syntax unified
 173              	.LBE9:
 174              	.LBE8:
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t temp;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* relocate vector table */
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   __disable_irq();
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCB->VTOR = (uint32_t)(&__Vectors);
 175              		.loc 1 336 0
 176 0008 164B     		ldr	r3, .L8
 177 000a 174A     		ldr	r2, .L8+4
 178 000c 9A60     		str	r2, [r3, #8]
 179              	.LBB10:
 180              	.LBB11:
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****    return(0U);
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   @{
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** */
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 181              		.loc 2 753 0
 182              		.syntax unified
 183              	@ 753 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h" 1
 184 000e BFF34F8F 		dsb 0xF
 185              	@ 0 "" 2
 186              		.thumb
 187              		.syntax unified
 188              	.LBE11:
 189              	.LBE10:
 190              	.LBB12:
 191              	.LBB13:
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 192              		.loc 2 85 0
 193              		.syntax unified
 194              	@ 85 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h" 1
 195 0012 62B6     		cpsie i
 196              	@ 0 "" 2
 197              		.thumb
 198              		.syntax unified
 199              	.LBE13:
 200              	.LBE12:
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   __DSB();
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   __enable_irq();
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 201              		.loc 1 341 0
 202 0014 134B     		ldr	r3, .L8
 203 0016 D3F88830 		ldr	r3, [r3, #136]
 204 001a 124A     		ldr	r2, .L8
 205 001c 43F47003 		orr	r3, r3, #15728640
 206 0020 C2F88830 		str	r3, [r2, #136]
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                  (3UL << 11*2)  );               /* set CP11 Full Access */
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 207              		.loc 1 346 0
 208 0024 0F4B     		ldr	r3, .L8
 209 0026 5B69     		ldr	r3, [r3, #20]
 210 0028 0E4A     		ldr	r2, .L8
 211 002a 23F00803 		bic	r3, r3, #8
 212 002e 5361     		str	r3, [r2, #20]
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = FLASH0->FCON;
 213              		.loc 1 348 0
 214 0030 0E4B     		ldr	r3, .L8+8
 215 0032 03F58053 		add	r3, r3, #4096
 216 0036 1433     		adds	r3, r3, #20
 217 0038 1B68     		ldr	r3, [r3]
 218 003a 7B60     		str	r3, [r7, #4]
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp &= ~FLASH_FCON_WSPFLASH_Msk;
 219              		.loc 1 349 0
 220 003c 7B68     		ldr	r3, [r7, #4]
 221 003e 23F00F03 		bic	r3, r3, #15
 222 0042 7B60     		str	r3, [r7, #4]
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp |= PMU_FLASH_WS;
 223              		.loc 1 350 0
 224 0044 7B68     		ldr	r3, [r7, #4]
 225 0046 43F00303 		orr	r3, r3, #3
 226 004a 7B60     		str	r3, [r7, #4]
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   FLASH0->FCON = temp;
 227              		.loc 1 351 0
 228 004c 074B     		ldr	r3, .L8+8
 229 004e 03F58053 		add	r3, r3, #4096
 230 0052 1433     		adds	r3, r3, #20
 231 0054 7A68     		ldr	r2, [r7, #4]
 232 0056 1A60     		str	r2, [r3]
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 233              		.loc 1 352 0
 234 0058 00BF     		nop
 235 005a 0C37     		adds	r7, r7, #12
 236              	.LCFI11:
 237              		.cfi_def_cfa_offset 4
 238 005c BD46     		mov	sp, r7
 239              	.LCFI12:
 240              		.cfi_def_cfa_register 13
 241              		@ sp needed
 242 005e 5DF8047B 		ldr	r7, [sp], #4
 243              	.LCFI13:
 244              		.cfi_restore 7
 245              		.cfi_def_cfa_offset 0
 246 0062 7047     		bx	lr
 247              	.L9:
 248              		.align	2
 249              	.L8:
 250 0064 00ED00E0 		.word	-536810240
 251 0068 00000000 		.word	__Vectors
 252 006c 00100058 		.word	1476399104
 253              		.cfi_endproc
 254              	.LFE125:
 256              		.section	.text.SystemCoreClockSetup,"ax",%progbits
 257              		.align	1
 258              		.weak	SystemCoreClockSetup
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 262              		.fpu fpv4-sp-d16
 264              	SystemCoreClockSetup:
 265              	.LFB126:
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK void SystemCoreClockSetup(void)
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 266              		.loc 1 355 0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 1, uses_anonymous_args = 0
 270 0000 80B5     		push	{r7, lr}
 271              	.LCFI14:
 272              		.cfi_def_cfa_offset 8
 273              		.cfi_offset 7, -8
 274              		.cfi_offset 14, -4
 275 0002 00AF     		add	r7, sp, #0
 276              	.LCFI15:
 277              		.cfi_def_cfa_register 7
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_FACTORY
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable factory calibration */
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FOTR_Msk;
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Automatic calibration uses the fSTDBY */
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable HIB domain */
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Power up HIB domain if and only if it is currently powered down */
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 278              		.loc 1 364 0
 279 0004 754B     		ldr	r3, .L21
 280 0006 1B68     		ldr	r3, [r3]
 281 0008 03F00103 		and	r3, r3, #1
 282 000c 002B     		cmp	r3, #0
 283 000e 0CD1     		bne	.L11
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 284              		.loc 1 366 0
 285 0010 724B     		ldr	r3, .L21
 286 0012 5B68     		ldr	r3, [r3, #4]
 287 0014 714A     		ldr	r2, .L21
 288 0016 43F00103 		orr	r3, r3, #1
 289 001a 5360     		str	r3, [r2, #4]
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 290              		.loc 1 368 0
 291 001c 00BF     		nop
 292              	.L12:
 293              		.loc 1 368 0 is_stmt 0 discriminator 1
 294 001e 6F4B     		ldr	r3, .L21
 295 0020 1B68     		ldr	r3, [r3]
 296 0022 03F00103 		and	r3, r3, #1
 297 0026 002B     		cmp	r3, #0
 298 0028 F9D0     		beq	.L12
 299              	.L11:
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* wait until HIB domain is enabled */
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Remove the reset only if HIB domain were in a state of reset */
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 300              		.loc 1 375 0 is_stmt 1
 301 002a 6D4B     		ldr	r3, .L21+4
 302 002c 1B68     		ldr	r3, [r3]
 303 002e 03F40073 		and	r3, r3, #512
 304 0032 002B     		cmp	r3, #0
 305 0034 09D0     		beq	.L13
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 306              		.loc 1 377 0
 307 0036 6A4B     		ldr	r3, .L21+4
 308 0038 9B68     		ldr	r3, [r3, #8]
 309 003a 694A     		ldr	r2, .L21+4
 310 003c 43F40073 		orr	r3, r3, #512
 311 0040 9360     		str	r3, [r2, #8]
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     delay(DELAY_CNT_150US_50MHZ);
 312              		.loc 1 378 0
 313 0042 41F64C50 		movw	r0, #7500
 314 0046 FFF7FEFF 		bl	delay
 315              	.L13:
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable OSC_ULP */
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if ((SCU_HIBERNATE->OSCULCTRL & SCU_HIBERNATE_OSCULCTRL_MODE_Msk) != 0UL)
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /*enable OSC_ULP*/
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* Check if the clock is OK using OSCULP Oscillator Watchdog*/
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait till clock is stable */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     do
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       {
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****         /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       }
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       SCU_HIBERNATE->HDCLR |= SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       delay(DELAY_CNT_50US_50MHZ);
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     } while ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) != 0UL);
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* now OSC_ULP is running and can be used*/
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Select OSC_ULP as the clock source for RTC and STDBY*/
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable automatic calibration of internal fast oscillator */
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 316              		.loc 1 425 0
 317 004a 664B     		ldr	r3, .L21+8
 318 004c 5B68     		ldr	r3, [r3, #4]
 319 004e 654A     		ldr	r2, .L21+8
 320 0050 43F40023 		orr	r3, r3, #524288
 321 0054 5360     		str	r3, [r2, #4]
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   delay(DELAY_CNT_50US_50MHZ);
 322              		.loc 1 428 0
 323 0056 40F6C410 		movw	r0, #2500
 324 005a FFF7FEFF 		bl	delay
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ENABLE_PLL
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* enable PLL */
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 325              		.loc 1 433 0
 326 005e 614B     		ldr	r3, .L21+8
 327 0060 5B68     		ldr	r3, [r3, #4]
 328 0062 604A     		ldr	r2, .L21+8
 329 0064 23F48033 		bic	r3, r3, #65536
 330 0068 23F00203 		bic	r3, r3, #2
 331 006c 5360     		str	r3, [r2, #4]
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* enable OSC_HP */
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 332              		.loc 1 437 0
 333 006e 5E4B     		ldr	r3, .L21+12
 334 0070 5B68     		ldr	r3, [r3, #4]
 335 0072 03F03003 		and	r3, r3, #48
 336 0076 002B     		cmp	r3, #0
 337 0078 29D0     		beq	.L14
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 338              		.loc 1 439 0
 339 007a 5B4B     		ldr	r3, .L21+12
 340 007c 5B68     		ldr	r3, [r3, #4]
 341 007e 5A4A     		ldr	r2, .L21+12
 342 0080 23F47023 		bic	r3, r3, #983040
 343 0084 23F03003 		bic	r3, r3, #48
 344 0088 5360     		str	r3, [r2, #4]
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 345              		.loc 1 440 0
 346 008a FFF7FEFF 		bl	OSCHP_GetFrequency
 347 008e 0246     		mov	r2, r0
 348 0090 564B     		ldr	r3, .L21+16
 349 0092 A3FB0223 		umull	r2, r3, r3, r2
 350 0096 1B0D     		lsrs	r3, r3, #20
 351 0098 013B     		subs	r3, r3, #1
 352 009a 1A04     		lsls	r2, r3, #16
 353 009c 524B     		ldr	r3, .L21+12
 354 009e 5B68     		ldr	r3, [r3, #4]
 355 00a0 5149     		ldr	r1, .L21+12
 356 00a2 1343     		orrs	r3, r3, r2
 357 00a4 4B60     		str	r3, [r1, #4]
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* select OSC_HP clock as PLL input */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 358              		.loc 1 443 0
 359 00a6 4F4B     		ldr	r3, .L21+8
 360 00a8 DB68     		ldr	r3, [r3, #12]
 361 00aa 4E4A     		ldr	r2, .L21+8
 362 00ac 23F00103 		bic	r3, r3, #1
 363 00b0 D360     		str	r3, [r2, #12]
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* restart OSC Watchdog */
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 364              		.loc 1 446 0
 365 00b2 4C4B     		ldr	r3, .L21+8
 366 00b4 5B68     		ldr	r3, [r3, #4]
 367 00b6 4B4A     		ldr	r2, .L21+8
 368 00b8 23F40033 		bic	r3, r3, #131072
 369 00bc 5360     		str	r3, [r2, #4]
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 370              		.loc 1 448 0
 371 00be 00BF     		nop
 372              	.L15:
 373              		.loc 1 448 0 is_stmt 0 discriminator 1
 374 00c0 484B     		ldr	r3, .L21+8
 375 00c2 1B68     		ldr	r3, [r3]
 376 00c4 03F46073 		and	r3, r3, #896
 377 00c8 B3F5607F 		cmp	r3, #896
 378 00cc F8D1     		bne	.L15
 379              	.L14:
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* wait till OSC_HP output frequency is usable */
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else /* PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* select backup clock as PLL input */
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Go to bypass the Main PLL */
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 380              		.loc 1 460 0 is_stmt 1
 381 00ce 454B     		ldr	r3, .L21+8
 382 00d0 5B68     		ldr	r3, [r3, #4]
 383 00d2 444A     		ldr	r2, .L21+8
 384 00d4 43F00103 		orr	r3, r3, #1
 385 00d8 5360     		str	r3, [r2, #4]
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* disconnect Oscillator from PLL */
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 386              		.loc 1 463 0
 387 00da 424B     		ldr	r3, .L21+8
 388 00dc 5B68     		ldr	r3, [r3, #4]
 389 00de 414A     		ldr	r2, .L21+8
 390 00e0 43F01003 		orr	r3, r3, #16
 391 00e4 5360     		str	r3, [r2, #4]
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Setup divider settings for main PLL */
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 392              		.loc 1 466 0
 393 00e6 3F4B     		ldr	r3, .L21+8
 394 00e8 414A     		ldr	r2, .L21+20
 395 00ea 9A60     		str	r2, [r3, #8]
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                       (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                       (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Set OSCDISCDIS */
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 396              		.loc 1 471 0
 397 00ec 3D4B     		ldr	r3, .L21+8
 398 00ee 5B68     		ldr	r3, [r3, #4]
 399 00f0 3C4A     		ldr	r2, .L21+8
 400 00f2 43F04003 		orr	r3, r3, #64
 401 00f6 5360     		str	r3, [r2, #4]
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* connect Oscillator to PLL */
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 402              		.loc 1 474 0
 403 00f8 3A4B     		ldr	r3, .L21+8
 404 00fa 5B68     		ldr	r3, [r3, #4]
 405 00fc 394A     		ldr	r2, .L21+8
 406 00fe 23F01003 		bic	r3, r3, #16
 407 0102 5360     		str	r3, [r2, #4]
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* restart PLL Lock detection */
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 408              		.loc 1 477 0
 409 0104 374B     		ldr	r3, .L21+8
 410 0106 5B68     		ldr	r3, [r3, #4]
 411 0108 364A     		ldr	r2, .L21+8
 412 010a 43F48023 		orr	r3, r3, #262144
 413 010e 5360     		str	r3, [r2, #4]
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 414              		.loc 1 479 0
 415 0110 00BF     		nop
 416              	.L16:
 417              		.loc 1 479 0 is_stmt 0 discriminator 1
 418 0112 344B     		ldr	r3, .L21+8
 419 0114 1B68     		ldr	r3, [r3]
 420 0116 03F00403 		and	r3, r3, #4
 421 011a 002B     		cmp	r3, #0
 422 011c F9D0     		beq	.L16
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Disable bypass- put PLL clock back */
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 423              		.loc 1 485 0 is_stmt 1
 424 011e 314B     		ldr	r3, .L21+8
 425 0120 5B68     		ldr	r3, [r3, #4]
 426 0122 304A     		ldr	r2, .L21+8
 427 0124 23F00103 		bic	r3, r3, #1
 428 0128 5360     		str	r3, [r2, #4]
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 429              		.loc 1 486 0
 430 012a 00BF     		nop
 431              	.L17:
 432              		.loc 1 486 0 is_stmt 0 discriminator 1
 433 012c 2D4B     		ldr	r3, .L21+8
 434 012e 1B68     		ldr	r3, [r3]
 435 0130 03F00103 		and	r3, r3, #1
 436 0134 002B     		cmp	r3, #0
 437 0136 F9D1     		bne	.L17
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for normal mode */
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Switch system clock to PLL */
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 438              		.loc 1 494 0 is_stmt 1
 439 0138 2E4B     		ldr	r3, .L21+24
 440 013a DB68     		ldr	r3, [r3, #12]
 441 013c 2D4A     		ldr	r2, .L21+24
 442 013e 43F48033 		orr	r3, r3, #65536
 443 0142 D360     		str	r3, [r2, #12]
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Switch system clock to backup clock */
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Before scaling to final frequency we need to setup the clock dividers */
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->PBCLKCR = PBCLKDIV;
 444              		.loc 1 501 0
 445 0144 2B4B     		ldr	r3, .L21+24
 446 0146 0022     		movs	r2, #0
 447 0148 5A61     		str	r2, [r3, #20]
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CPUCLKCR = CPUCLKDIV;
 448              		.loc 1 502 0
 449 014a 2A4B     		ldr	r3, .L21+24
 450 014c 0022     		movs	r2, #0
 451 014e 1A61     		str	r2, [r3, #16]
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CCUCLKCR = CCUCLKDIV;
 452              		.loc 1 503 0
 453 0150 284B     		ldr	r3, .L21+24
 454 0152 0022     		movs	r2, #0
 455 0154 1A62     		str	r2, [r3, #32]
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->WDTCLKCR = WDTCLKDIV;
 456              		.loc 1 504 0
 457 0156 274B     		ldr	r3, .L21+24
 458 0158 0022     		movs	r2, #0
 459 015a 5A62     		str	r2, [r3, #36]
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->EBUCLKCR = EBUCLKDIV;
 460              		.loc 1 505 0
 461 015c 254B     		ldr	r3, .L21+24
 462 015e 0022     		movs	r2, #0
 463 0160 DA61     		str	r2, [r3, #28]
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->USBCLKCR = USBCLKDIV;
 464              		.loc 1 506 0
 465 0162 244B     		ldr	r3, .L21+24
 466 0164 0322     		movs	r2, #3
 467 0166 9A61     		str	r2, [r3, #24]
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ENABLE_PLL
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* PLL frequency stepping...*/
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Reset OSCDISCDIS */
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 468              		.loc 1 511 0
 469 0168 1E4B     		ldr	r3, .L21+8
 470 016a 5B68     		ldr	r3, [r3, #4]
 471 016c 1D4A     		ldr	r2, .L21+8
 472 016e 23F04003 		bic	r3, r3, #64
 473 0172 5360     		str	r3, [r2, #4]
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 474              		.loc 1 513 0
 475 0174 1B4B     		ldr	r3, .L21+8
 476 0176 204A     		ldr	r2, .L21+28
 477 0178 9A60     		str	r2, [r3, #8]
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   delay(DELAY_CNT_50US_60MHZ);
 478              		.loc 1 518 0
 479 017a 40F6B830 		movw	r0, #3000
 480 017e FFF7FEFF 		bl	delay
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 481              		.loc 1 519 0
 482 0182 00BF     		nop
 483              	.L18:
 484              		.loc 1 519 0 is_stmt 0 discriminator 1
 485 0184 174B     		ldr	r3, .L21+8
 486 0186 1B68     		ldr	r3, [r3]
 487 0188 03F00403 		and	r3, r3, #4
 488 018c 002B     		cmp	r3, #0
 489 018e F9D0     		beq	.L18
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 490              		.loc 1 524 0 is_stmt 1
 491 0190 144B     		ldr	r3, .L21+8
 492 0192 1A4A     		ldr	r2, .L21+32
 493 0194 9A60     		str	r2, [r3, #8]
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   delay(DELAY_CNT_50US_90MHZ);
 494              		.loc 1 529 0
 495 0196 41F29410 		movw	r0, #4500
 496 019a FFF7FEFF 		bl	delay
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 497              		.loc 1 530 0
 498 019e 00BF     		nop
 499              	.L19:
 500              		.loc 1 530 0 is_stmt 0 discriminator 1
 501 01a0 104B     		ldr	r3, .L21+8
 502 01a2 1B68     		ldr	r3, [r3]
 503 01a4 03F00403 		and	r3, r3, #4
 504 01a8 002B     		cmp	r3, #0
 505 01aa F9D0     		beq	.L19
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 506              		.loc 1 535 0 is_stmt 1
 507 01ac 0D4B     		ldr	r3, .L21+8
 508 01ae 144A     		ldr	r2, .L21+36
 509 01b0 9A60     		str	r2, [r3, #8]
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   delay(DELAY_CNT_50US_120MHZ);
 510              		.loc 1 540 0
 511 01b2 41F27070 		movw	r0, #6000
 512 01b6 FFF7FEFF 		bl	delay
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 513              		.loc 1 541 0
 514 01ba 00BF     		nop
 515              	.L20:
 516              		.loc 1 541 0 is_stmt 0 discriminator 1
 517 01bc 094B     		ldr	r3, .L21+8
 518 01be 1B68     		ldr	r3, [r3]
 519 01c0 03F00403 		and	r3, r3, #4
 520 01c4 002B     		cmp	r3, #0
 521 01c6 F9D0     		beq	.L20
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 522              		.loc 1 546 0 is_stmt 1
 523 01c8 0E4B     		ldr	r3, .L21+40
 524 01ca 0522     		movs	r2, #5
 525 01cc DA60     		str	r2, [r3, #12]
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ENABLE_USBPLL
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* enable USB PLL first */
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON &= ~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* USB PLL uses as clock input the OSC_HP */
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* check and if not already running enable OSC_HP */
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* check if Main PLL is switched on for OSC WDG*/
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* enable PLL first */
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* restart OSC Watchdog */
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* wait till OSC_HP output frequency is usable */
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Setup USB PLL */
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Go to bypass the USB PLL */
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_VCOBYP_Msk;
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* disconnect Oscillator from USB PLL */
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_FINDIS_Msk;
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Setup Divider settings for USB PLL */
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON = ((USB_NDIV << SCU_PLL_USBPLLCON_NDIV_Pos) |
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                         (USB_PDIV << SCU_PLL_USBPLLCON_PDIV_Pos));
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Set OSCDISCDIS */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* connect Oscillator to USB PLL */
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_FINDIS_Msk;
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* restart PLL Lock detection */
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_RESLD_Msk;
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable selected clocks */
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CLKSET = ENABLE_SCUCLK;
 526              		.loc 1 603 0
 527 01ce 094B     		ldr	r3, .L21+24
 528 01d0 0022     		movs	r2, #0
 529 01d2 5A60     		str	r2, [r3, #4]
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ENABLE_EXTCLK == 1
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Configure external clock */
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->EXTCLKCR = EXTCLKDIV;
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if EXTCLK_PIN == EXTCLK_PIN_P1_15
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* P1.15 */
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT1->PDR1 &= ~PORT1_PDR1_PD15_Msk;
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT1->IOCR12 = (PORT1->IOCR12 & ~PORT0_IOCR12_PC15_Msk) | (0x11U << PORT0_IOCR12_PC15_Pos);
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* P0.8 */
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT0->HWSEL &= ~PORT0_HWSEL_HW8_Msk;
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT0->PDR1 &= ~PORT0_PDR1_PD8_Msk;
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif  /* ENABLE_EXTCLK == 1  */
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreClockUpdate();
 530              		.loc 1 622 0
 531 01d4 FFF7FEFF 		bl	SystemCoreClockUpdate
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 532              		.loc 1 623 0
 533 01d8 00BF     		nop
 534 01da 80BD     		pop	{r7, pc}
 535              	.L22:
 536              		.align	2
 537              	.L21:
 538 01dc 00420050 		.word	1342194176
 539 01e0 00440050 		.word	1342194688
 540 01e4 10470050 		.word	1342195472
 541 01e8 00470050 		.word	1342195456
 542 01ec 6BCA5F6B 		.word	1801439851
 543 01f0 004F1301 		.word	18042624
 544 01f4 00460050 		.word	1342195200
 545 01f8 004F0701 		.word	17256192
 546 01fc 004F0401 		.word	17059584
 547 0200 004F0301 		.word	16994048
 548 0204 60410050 		.word	1342194016
 549              		.cfi_endproc
 550              	.LFE126:
 552              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 553              		.align	1
 554              		.weak	SystemCoreClockUpdate
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 558              		.fpu fpv4-sp-d16
 560              	SystemCoreClockUpdate:
 561              	.LFB127:
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK void SystemCoreClockUpdate(void)
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 562              		.loc 1 626 0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 16
 565              		@ frame_needed = 1, uses_anonymous_args = 0
 566 0000 80B5     		push	{r7, lr}
 567              	.LCFI16:
 568              		.cfi_def_cfa_offset 8
 569              		.cfi_offset 7, -8
 570              		.cfi_offset 14, -4
 571 0002 84B0     		sub	sp, sp, #16
 572              	.LCFI17:
 573              		.cfi_def_cfa_offset 24
 574 0004 00AF     		add	r7, sp, #0
 575              	.LCFI18:
 576              		.cfi_def_cfa_register 7
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t pdiv;
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t ndiv;
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t kdiv;
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t temp;
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 577              		.loc 1 632 0
 578 0006 2F4B     		ldr	r3, .L30
 579 0008 DB68     		ldr	r3, [r3, #12]
 580 000a 03F48033 		and	r3, r3, #65536
 581 000e 002B     		cmp	r3, #0
 582 0010 3ED0     		beq	.L24
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* fPLL is clock source for fSYS */
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 583              		.loc 1 635 0
 584 0012 2D4B     		ldr	r3, .L30+4
 585 0014 DB68     		ldr	r3, [r3, #12]
 586 0016 03F00103 		and	r3, r3, #1
 587 001a 002B     		cmp	r3, #0
 588 001c 02D0     		beq	.L25
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* PLL input clock is the backup clock (fOFI) */
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       temp = OFI_FREQUENCY;
 589              		.loc 1 638 0
 590 001e 2B4B     		ldr	r3, .L30+8
 591 0020 FB60     		str	r3, [r7, #12]
 592 0022 02E0     		b	.L26
 593              	.L25:
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     else
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* PLL input clock is the high performance osicllator (fOSCHP) */
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       temp = OSCHP_GetFrequency();
 594              		.loc 1 643 0
 595 0024 FFF7FEFF 		bl	OSCHP_GetFrequency
 596 0028 F860     		str	r0, [r7, #12]
 597              	.L26:
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* check if PLL is locked */
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 598              		.loc 1 647 0
 599 002a 274B     		ldr	r3, .L30+4
 600 002c 1B68     		ldr	r3, [r3]
 601 002e 03F00403 		and	r3, r3, #4
 602 0032 002B     		cmp	r3, #0
 603 0034 20D0     		beq	.L27
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* PLL normal mode */
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* read back divider settings */
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 604              		.loc 1 651 0
 605 0036 244B     		ldr	r3, .L30+4
 606 0038 9B68     		ldr	r3, [r3, #8]
 607 003a 1B0E     		lsrs	r3, r3, #24
 608 003c 03F00F03 		and	r3, r3, #15
 609 0040 0133     		adds	r3, r3, #1
 610 0042 7B60     		str	r3, [r7, #4]
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 611              		.loc 1 652 0
 612 0044 204B     		ldr	r3, .L30+4
 613 0046 9B68     		ldr	r3, [r3, #8]
 614 0048 1B0A     		lsrs	r3, r3, #8
 615 004a 03F07F03 		and	r3, r3, #127
 616 004e 0133     		adds	r3, r3, #1
 617 0050 3B60     		str	r3, [r7]
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 618              		.loc 1 653 0
 619 0052 1D4B     		ldr	r3, .L30+4
 620 0054 9B68     		ldr	r3, [r3, #8]
 621 0056 1B0C     		lsrs	r3, r3, #16
 622 0058 03F07F03 		and	r3, r3, #127
 623 005c 0133     		adds	r3, r3, #1
 624 005e BB60     		str	r3, [r7, #8]
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       temp = (temp / (pdiv * kdiv)) * ndiv;
 625              		.loc 1 655 0
 626 0060 7B68     		ldr	r3, [r7, #4]
 627 0062 BA68     		ldr	r2, [r7, #8]
 628 0064 02FB03F3 		mul	r3, r2, r3
 629 0068 FA68     		ldr	r2, [r7, #12]
 630 006a B2FBF3F2 		udiv	r2, r2, r3
 631 006e 3B68     		ldr	r3, [r7]
 632 0070 02FB03F3 		mul	r3, r2, r3
 633 0074 FB60     		str	r3, [r7, #12]
 634 0076 0DE0     		b	.L29
 635              	.L27:
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     else
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* PLL prescalar mode */
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* read back divider settings */
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 636              		.loc 1 661 0
 637 0078 134B     		ldr	r3, .L30+4
 638 007a 9B68     		ldr	r3, [r3, #8]
 639 007c 03F07F03 		and	r3, r3, #127
 640 0080 0133     		adds	r3, r3, #1
 641 0082 BB60     		str	r3, [r7, #8]
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       temp = (temp / kdiv);
 642              		.loc 1 663 0
 643 0084 FA68     		ldr	r2, [r7, #12]
 644 0086 BB68     		ldr	r3, [r7, #8]
 645 0088 B2FBF3F3 		udiv	r3, r2, r3
 646 008c FB60     		str	r3, [r7, #12]
 647 008e 01E0     		b	.L29
 648              	.L24:
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   else
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* fOFI is clock source for fSYS */    
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     temp = OFI_FREQUENCY;
 649              		.loc 1 669 0
 650 0090 0E4B     		ldr	r3, .L30+8
 651 0092 FB60     		str	r3, [r7, #12]
 652              	.L29:
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 653              		.loc 1 672 0
 654 0094 0B4B     		ldr	r3, .L30
 655 0096 DB68     		ldr	r3, [r3, #12]
 656 0098 DBB2     		uxtb	r3, r3
 657 009a 0133     		adds	r3, r3, #1
 658 009c FA68     		ldr	r2, [r7, #12]
 659 009e B2FBF3F3 		udiv	r3, r2, r3
 660 00a2 FB60     		str	r3, [r7, #12]
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 661              		.loc 1 673 0
 662 00a4 074B     		ldr	r3, .L30
 663 00a6 1B69     		ldr	r3, [r3, #16]
 664 00a8 03F00103 		and	r3, r3, #1
 665 00ac 0133     		adds	r3, r3, #1
 666 00ae FA68     		ldr	r2, [r7, #12]
 667 00b0 B2FBF3F3 		udiv	r3, r2, r3
 668 00b4 FB60     		str	r3, [r7, #12]
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreClock = temp;
 669              		.loc 1 675 0
 670 00b6 064A     		ldr	r2, .L30+12
 671 00b8 FB68     		ldr	r3, [r7, #12]
 672 00ba 1360     		str	r3, [r2]
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 673              		.loc 1 676 0
 674 00bc 00BF     		nop
 675 00be 1037     		adds	r7, r7, #16
 676              	.LCFI19:
 677              		.cfi_def_cfa_offset 8
 678 00c0 BD46     		mov	sp, r7
 679              	.LCFI20:
 680              		.cfi_def_cfa_register 13
 681              		@ sp needed
 682 00c2 80BD     		pop	{r7, pc}
 683              	.L31:
 684              		.align	2
 685              	.L30:
 686 00c4 00460050 		.word	1342195200
 687 00c8 10470050 		.word	1342195472
 688 00cc 00366E01 		.word	24000000
 689 00d0 00000000 		.word	SystemCoreClock
 690              		.cfi_endproc
 691              	.LFE127:
 693              		.section	.text.OSCHP_GetFrequency,"ax",%progbits
 694              		.align	1
 695              		.weak	OSCHP_GetFrequency
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
 699              		.fpu fpv4-sp-d16
 701              	OSCHP_GetFrequency:
 702              	.LFB128:
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 703              		.loc 1 679 0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 1, uses_anonymous_args = 0
 707              		@ link register save eliminated.
 708 0000 80B4     		push	{r7}
 709              	.LCFI21:
 710              		.cfi_def_cfa_offset 4
 711              		.cfi_offset 7, -4
 712 0002 00AF     		add	r7, sp, #0
 713              	.LCFI22:
 714              		.cfi_def_cfa_register 7
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   return OSCHP_FREQUENCY;
 715              		.loc 1 680 0
 716 0004 024B     		ldr	r3, .L34
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 717              		.loc 1 681 0
 718 0006 1846     		mov	r0, r3
 719 0008 BD46     		mov	sp, r7
 720              	.LCFI23:
 721              		.cfi_def_cfa_register 13
 722              		@ sp needed
 723 000a 5DF8047B 		ldr	r7, [sp], #4
 724              	.LCFI24:
 725              		.cfi_restore 7
 726              		.cfi_def_cfa_offset 0
 727 000e 7047     		bx	lr
 728              	.L35:
 729              		.align	2
 730              	.L34:
 731 0010 001BB700 		.word	12000000
 732              		.cfi_endproc
 733              	.LFE128:
 735              		.text
 736              	.Letext0:
 737              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 738              		.file 4 "/usr/arm-none-eabi/include/sys/lock.h"
 739              		.file 5 "/usr/arm-none-eabi/include/sys/_types.h"
 740              		.file 6 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 741              		.file 7 "/usr/arm-none-eabi/include/sys/reent.h"
 742              		.file 8 "/usr/arm-none-eabi/include/sys/_stdint.h"
 743              		.file 9 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
 744              		.file 10 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_
 745              		.file 11 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500
DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_XMC4500.c
     /tmp/ccAvT0gO.s:21     .no_init:0000000000000000 SystemCoreClock
     /tmp/ccAvT0gO.s:18     .no_init:0000000000000000 $d
     /tmp/ccAvT0gO.s:27     .no_init:0000000000000004 g_chipid
     /tmp/ccAvT0gO.s:30     .text.delay:0000000000000000 $t
     /tmp/ccAvT0gO.s:36     .text.delay:0000000000000000 delay
     /tmp/ccAvT0gO.s:95     .text.SystemInit:0000000000000000 $t
     /tmp/ccAvT0gO.s:102    .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccAvT0gO.s:146    .text.SystemCoreSetup:0000000000000000 SystemCoreSetup
     /tmp/ccAvT0gO.s:264    .text.SystemCoreClockSetup:0000000000000000 SystemCoreClockSetup
     /tmp/ccAvT0gO.s:134    .text.SystemInit:0000000000000020 $d
     /tmp/ccAvT0gO.s:139    .text.SystemCoreSetup:0000000000000000 $t
     /tmp/ccAvT0gO.s:250    .text.SystemCoreSetup:0000000000000064 $d
     /tmp/ccAvT0gO.s:257    .text.SystemCoreClockSetup:0000000000000000 $t
     /tmp/ccAvT0gO.s:701    .text.OSCHP_GetFrequency:0000000000000000 OSCHP_GetFrequency
     /tmp/ccAvT0gO.s:560    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccAvT0gO.s:538    .text.SystemCoreClockSetup:00000000000001dc $d
     /tmp/ccAvT0gO.s:553    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccAvT0gO.s:686    .text.SystemCoreClockUpdate:00000000000000c4 $d
     /tmp/ccAvT0gO.s:694    .text.OSCHP_GetFrequency:0000000000000000 $t
     /tmp/ccAvT0gO.s:731    .text.OSCHP_GetFrequency:0000000000000010 $d
                           .group:0000000000000000 wm4.0.7a9f4dea188ccacb7d502cdcabb040c1
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.newlib.h.18.5e5ca3429233af402d406a202f1fc1ac
                           .group:0000000000000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:0000000000000000 wm4.features.h.22.026edb2397769f4ae13f35900dbdb560
                           .group:0000000000000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stddef.h.39.99b5021e28f91cdb161c889e07266673
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:0000000000000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:0000000000000000 wm4.cdefs.h.47.14fad0b327eb9dcf106599b738d85132
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.core_cm4.h.64.5e0cbcf8bebbf5a079d72775fef0c8d7
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a

UNDEFINED SYMBOLS
__Vectors
