// Seed: 3203800800
module module_0;
  always @("") begin : LABEL_0
    disable id_1;
  end
endmodule
program module_1 #(
    parameter id_5 = 32'd11
) (
    input supply0 id_0,
    output tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire _id_5,
    output tri id_6,
    input supply1 id_7,
    input tri1 id_8,
    output uwire id_9
);
  assign id_2 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire [id_5 : -1] id_11;
  assign id_9 = id_5;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output logic [7:0] id_21;
  inout wire id_20;
  output logic [7:0] id_19;
  input wire id_18;
  output wire id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 : (  -1  )  !=  1] id_22;
  assign id_19[-1] = id_3;
  assign id_21[1] = -1;
  assign id_13 = id_15;
  wire id_23;
endmodule
