// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================

#include <systemc>
#include <iostream>
#include <cstdlib>
#include <cstddef>
#include <stdint.h>
#include "SysCFileHandler.h"
#include "ap_int.h"
#include "ap_fixed.h"
#include <complex>
#include <stdbool.h>
#include "autopilot_cbe.h"
#include "ap_stream.h"
#include "hls_stream.h"
#include "hls_half.h"
#include "hls_signal_handler.h"

using namespace std;
using namespace sc_core;
using namespace sc_dt;


// [dump_struct_tree [build_nameSpaceTree] dumpedStructList] ---------->
extern unsigned char state;



// [dump_enumeration [get_enumeration_list]] ---------->


// wrapc file define: "spi_core"
#define AUTOTB_TVOUT_spi_core  "../tv/cdatafile/c.AXI_SPI_DRIVER.autotvout_spi_core.dat"
#define AUTOTB_TVIN_spi_core  "../tv/cdatafile/c.AXI_SPI_DRIVER.autotvin_spi_core.dat"

#define INTER_TCL  "../tv/cdatafile/ref.tcl"

// tvout file define: "spi_core"
#define AUTOTB_TVOUT_PC_spi_core  "../tv/rtldatafile/rtl.AXI_SPI_DRIVER.autotvout_spi_core.dat"

class INTER_TCL_FILE {
	public:
		INTER_TCL_FILE(const char* name) {
			mName = name;
			spi_core_depth = 0;
			trans_num =0;
		}

		~INTER_TCL_FILE() {
			mFile.open(mName);
			if (!mFile.good()) {
				cout << "Failed to open file ref.tcl" << endl;
				exit (1);
			}
			string total_list = get_depth_list();
			mFile << "set depth_list {\n";
			mFile << total_list;
			mFile << "}\n";
			mFile << "set trans_num "<<trans_num<<endl;
			mFile.close();
		}

		string get_depth_list () {
			stringstream total_list;
			total_list << "{spi_core " << spi_core_depth << "}\n";
			return total_list.str();
		}

		void set_num (int num , int* class_num) {
			(*class_num) = (*class_num) > num ? (*class_num) : num;
		}
	public:
		int spi_core_depth;
		int trans_num;

	private:
		ofstream mFile;
		const char* mName;
};

extern void AXI_SPI_DRIVER (
volatile int spi_bus[4096]);

void AESL_WRAP_AXI_SPI_DRIVER (
volatile int spi_bus[4096])
{
	refine_signal_handler();
	fstream wrapc_switch_file_token;
	wrapc_switch_file_token.open(".hls_cosim_wrapc_switch.log");
	int AESL_i;
	if (wrapc_switch_file_token.good())
	{
		CodeState = ENTER_WRAPC_PC;
		static unsigned AESL_transaction_pc = 0;
		string AESL_token;
		string AESL_num;
		static AESL_FILE_HANDLER aesl_fh;


		// output port post check: "spi_core"
		aesl_fh.read(AUTOTB_TVOUT_PC_spi_core, AESL_token); // [[transaction]]
		if (AESL_token != "[[transaction]]")
		{
			exit(1);
		}
		aesl_fh.read(AUTOTB_TVOUT_PC_spi_core, AESL_num); // transaction number

		if (atoi(AESL_num.c_str()) == AESL_transaction_pc)
		{
			aesl_fh.read(AUTOTB_TVOUT_PC_spi_core, AESL_token); // data

			sc_bv<32> *spi_core_pc_buffer = new sc_bv<32>[4096];
			int i = 0;

			while (AESL_token != "[[/transaction]]")
			{
				bool no_x = false;
				bool err = false;

				// search and replace 'X' with "0" from the 1st char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('X');
					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'spi_core', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				no_x = false;

				// search and replace 'x' with "0" from the 3rd char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('x', 2);

					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'spi_core', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				// push token into output port buffer
				if (AESL_token != "")
				{
					spi_core_pc_buffer[i] = AESL_token.c_str();
					i++;
				}

				aesl_fh.read(AUTOTB_TVOUT_PC_spi_core, AESL_token); // data or [[/transaction]]

				if (AESL_token == "[[[/runtime]]]" || aesl_fh.eof(AUTOTB_TVOUT_PC_spi_core))
				{
					exit(1);
				}
			}

			// ***********************************
			if (i > 0)
			{
				// RTL Name: spi_core
				{
					// bitslice(31, 0)
					// {
						// celement: spi_bus(31, 0)
						// {
							sc_lv<32>* spi_bus_lv0_0_4095_1 = new sc_lv<32>[4096];
						// }
					// }

					// bitslice(31, 0)
					{
						int hls_map_index = 0;
						// celement: spi_bus(31, 0)
						{
							// carray: (0) => (4095) @ (1)
							for (int i_0 = 0; i_0 <= 4095; i_0 += 1)
							{
								if (&(spi_bus[0]) != NULL) // check the null address if the c port is array or others
								{
									spi_bus_lv0_0_4095_1[hls_map_index].range(31, 0) = sc_bv<32>(spi_core_pc_buffer[hls_map_index].range(31, 0));
									hls_map_index++;
								}
							}
						}
					}

					// bitslice(31, 0)
					{
						int hls_map_index = 0;
						// celement: spi_bus(31, 0)
						{
							// carray: (0) => (4095) @ (1)
							for (int i_0 = 0; i_0 <= 4095; i_0 += 1)
							{
								// sub                    : i_0
								// ori_name               : spi_bus[i_0]
								// sub_1st_elem           : 0
								// ori_name_1st_elem      : spi_bus[0]
								// output_left_conversion : spi_bus[i_0]
								// output_type_conversion : (spi_bus_lv0_0_4095_1[hls_map_index]).to_uint64()
								if (&(spi_bus[0]) != NULL) // check the null address if the c port is array or others
								{
									spi_bus[i_0] = (spi_bus_lv0_0_4095_1[hls_map_index]).to_uint64();
									hls_map_index++;
								}
							}
						}
					}
				}
			}

			// release memory allocation
			delete [] spi_core_pc_buffer;
		}

		AESL_transaction_pc++;
	}
	else
	{
		CodeState = ENTER_WRAPC;
		static unsigned AESL_transaction;

		static AESL_FILE_HANDLER aesl_fh;

		// "spi_core"
		char* tvin_spi_core = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_spi_core);
		char* tvout_spi_core = new char[50];
		aesl_fh.touch(AUTOTB_TVOUT_spi_core);

		CodeState = DUMP_INPUTS;
		static INTER_TCL_FILE tcl_file(INTER_TCL);
		int leading_zero;

		// [[transaction]]
		sprintf(tvin_spi_core, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_spi_core, tvin_spi_core);

		sc_bv<32>* spi_core_tvin_wrapc_buffer = new sc_bv<32>[4096];

		// RTL Name: spi_core
		{
			// bitslice(31, 0)
			{
				int hls_map_index = 0;
				// celement: spi_bus(31, 0)
				{
					// carray: (0) => (4095) @ (1)
					for (int i_0 = 0; i_0 <= 4095; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : spi_bus[i_0]
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : spi_bus[0]
						// regulate_c_name       : spi_bus
						// input_type_conversion : spi_bus[i_0]
						if (&(spi_bus[0]) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<32> spi_bus_tmp_mem;
							spi_bus_tmp_mem = spi_bus[i_0];
							spi_core_tvin_wrapc_buffer[hls_map_index].range(31, 0) = spi_bus_tmp_mem.range(31, 0);
                                 	       hls_map_index++;
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 4096; i++)
		{
			sprintf(tvin_spi_core, "%s\n", (spi_core_tvin_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_spi_core, tvin_spi_core);
		}

		tcl_file.set_num(4096, &tcl_file.spi_core_depth);
		sprintf(tvin_spi_core, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_spi_core, tvin_spi_core);

		// release memory allocation
		delete [] spi_core_tvin_wrapc_buffer;

// [call_c_dut] ---------->

		CodeState = CALL_C_DUT;
		AXI_SPI_DRIVER(spi_bus);

		CodeState = DUMP_OUTPUTS;

		// [[transaction]]
		sprintf(tvout_spi_core, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVOUT_spi_core, tvout_spi_core);

		sc_bv<32>* spi_core_tvout_wrapc_buffer = new sc_bv<32>[4096];

		// RTL Name: spi_core
		{
			// bitslice(31, 0)
			{
				int hls_map_index = 0;
				// celement: spi_bus(31, 0)
				{
					// carray: (0) => (4095) @ (1)
					for (int i_0 = 0; i_0 <= 4095; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : spi_bus[i_0]
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : spi_bus[0]
						// regulate_c_name       : spi_bus
						// input_type_conversion : spi_bus[i_0]
						if (&(spi_bus[0]) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<32> spi_bus_tmp_mem;
							spi_bus_tmp_mem = spi_bus[i_0];
							spi_core_tvout_wrapc_buffer[hls_map_index].range(31, 0) = spi_bus_tmp_mem.range(31, 0);
                                 	       hls_map_index++;
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 4096; i++)
		{
			sprintf(tvout_spi_core, "%s\n", (spi_core_tvout_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVOUT_spi_core, tvout_spi_core);
		}

		tcl_file.set_num(4096, &tcl_file.spi_core_depth);
		sprintf(tvout_spi_core, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVOUT_spi_core, tvout_spi_core);

		// release memory allocation
		delete [] spi_core_tvout_wrapc_buffer;

		CodeState = DELETE_CHAR_BUFFERS;
		// release memory allocation: "spi_core"
		delete [] tvout_spi_core;
		delete [] tvin_spi_core;

		AESL_transaction++;

		tcl_file.set_num(AESL_transaction , &tcl_file.trans_num);
	}
}

