$date
	Tue Oct 18 14:30:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cargarDato_tb $end
$var wire 8 ! registro [7:0] $end
$var reg 1 " clk $end
$var reg 14 # data [13:0] $end
$var reg 1 $ enable $end
$scope module U0 $end
$var wire 1 " clk $end
$var wire 14 % data [13:0] $end
$var wire 1 $ enable $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b101001010 %
x$
b101001010 #
1"
bx !
$end
#10
1$
0"
#20
b101001111 #
b101001111 %
1"
#30
0"
#40
