Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Mon Dec 22 23:34:10 2025
| Host              : DESKTOP-DI4989O running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/keccak_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_14_4_reg_2802_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.337ns (7.384%)  route 4.227ns (92.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 5.029 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.158 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__3/Q
                         net (fo=118, routed)         4.160     4.318    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_18_4_reg_2470_reg[30]
    SLICE_X50Y120        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221     4.539 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_14_4_reg_2802[32]_i_1/O
                         net (fo=1, routed)           0.067     4.606    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_927
    SLICE_X50Y120        FDRE                                         r  bd_0_i/hls_inst/U0/state_14_4_reg_2802_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     5.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y120        FDRE                                         r  bd_0_i/hls_inst/U0/state_14_4_reg_2802_reg[32]/C
                         clock pessimism              0.000     5.029    
                         clock uncertainty           -0.035     4.994    
    SLICE_X50Y120        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     5.038    bd_0_i/hls_inst/U0/state_14_4_reg_2802_reg[32]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.200ns (4.389%)  route 4.357ns (95.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 5.029 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.159 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/Q
                         net (fo=118, routed)         4.287     4.446    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300_reg[14]
    SLICE_X47Y128        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.529 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_17_4_reg_2553[58]_i_1/O
                         net (fo=1, routed)           0.070     4.599    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_1093
    SLICE_X47Y128        FDRE                                         r  bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     5.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y128        FDRE                                         r  bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[58]/C
                         clock pessimism              0.000     5.029    
                         clock uncertainty           -0.035     4.994    
    SLICE_X47Y128        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     5.038    bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[58]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_21_4_reg_2221_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.333ns (7.325%)  route 4.213ns (92.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y72         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/Q
                         net (fo=118, routed)         4.117     4.272    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_19_4_reg_2387_reg[46]
    SLICE_X43Y129        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     4.492 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_21_4_reg_2221[60]_i_1/O
                         net (fo=1, routed)           0.096     4.588    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_1347
    SLICE_X43Y129        FDRE                                         r  bd_0_i/hls_inst/U0/state_21_4_reg_2221_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X43Y129        FDRE                                         r  bd_0_i/hls_inst/U0/state_21_4_reg_2221_reg[60]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X43Y129        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_21_4_reg_2221_reg[60]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_5_4_reg_3549_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.251ns (5.546%)  route 4.275ns (94.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X48Y59         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.158 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__9/Q
                         net (fo=118, routed)         4.180     4.338    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_6_4_reg_3466_reg[40]
    SLICE_X54Y125        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     4.473 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_5_4_reg_3549[29]_i_1/O
                         net (fo=1, routed)           0.095     4.568    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_354
    SLICE_X54Y125        FDRE                                         r  bd_0_i/hls_inst/U0/state_5_4_reg_3549_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X54Y125        FDRE                                         r  bd_0_i/hls_inst/U0/state_5_4_reg_3549_reg[29]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X54Y125        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_5_4_reg_3549_reg[29]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_23_4_reg_2055_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.333ns (7.363%)  route 4.190ns (92.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y72         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/Q
                         net (fo=118, routed)         4.094     4.249    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_19_4_reg_2387_reg[46]
    SLICE_X54Y59         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     4.469 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_23_4_reg_2055[11]_i_1/O
                         net (fo=1, routed)           0.096     4.565    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_1524
    SLICE_X54Y59         FDRE                                         r  bd_0_i/hls_inst/U0/state_23_4_reg_2055_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X54Y59         FDRE                                         r  bd_0_i/hls_inst/U0/state_23_4_reg_2055_reg[11]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X54Y59         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_23_4_reg_2055_reg[11]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_11_4_reg_3051_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.300ns (6.635%)  route 4.221ns (93.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/Q
                         net (fo=124, routed)         4.126     4.282    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_11_4_reg_3051_reg[17]
    SLICE_X29Y92         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     4.468 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_11_4_reg_3051[48]_i_1/O
                         net (fo=1, routed)           0.095     4.563    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_719
    SLICE_X29Y92         FDRE                                         r  bd_0_i/hls_inst/U0/state_11_4_reg_3051_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y92         FDRE                                         r  bd_0_i/hls_inst/U0/state_11_4_reg_3051_reg[48]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X29Y92         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_11_4_reg_3051_reg[48]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 0.343ns (7.618%)  route 4.160ns (92.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.159 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/Q
                         net (fo=118, routed)         4.087     4.246    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300_reg[14]
    SLICE_X37Y125        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.226     4.472 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300[62]_i_1/O
                         net (fo=1, routed)           0.073     4.545    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_513
    SLICE_X37Y125        FDRE                                         r  bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X37Y125        FDRE                                         r  bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[62]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X37Y125        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     5.039    bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[62]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.266ns (5.924%)  route 4.224ns (94.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.159 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__5/Q
                         net (fo=124, routed)         4.129     4.288    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_9_4_reg_3217_reg[40]
    SLICE_X54Y100        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     4.437 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_17_4_reg_2553[8]_i_1/O
                         net (fo=1, routed)           0.095     4.532    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_1143
    SLICE_X54Y100        FDRE                                         r  bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X54Y100        FDRE                                         r  bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[8]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X54Y100        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[8]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.198ns (4.419%)  route 4.283ns (95.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 5.029 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.159 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/Q
                         net (fo=118, routed)         4.214     4.373    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300_reg[14]
    SLICE_X47Y118        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     4.454 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300[32]_i_1/O
                         net (fo=1, routed)           0.069     4.523    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_543
    SLICE_X47Y118        FDRE                                         r  bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     5.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y118        FDRE                                         r  bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[32]/C
                         clock pessimism              0.000     5.029    
                         clock uncertainty           -0.035     4.994    
    SLICE_X47Y118        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     5.038    bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[32]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_13_4_reg_2885_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.301ns (6.738%)  route 4.166ns (93.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 5.029 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/Q
                         net (fo=124, routed)         4.097     4.253    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_11_4_reg_3051_reg[17]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     4.440 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_13_4_reg_2885[54]_i_1/O
                         net (fo=1, routed)           0.069     4.509    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_841
    SLICE_X30Y131        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_4_reg_2885_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     5.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y131        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_4_reg_2885_reg[54]/C
                         clock pessimism              0.000     5.029    
                         clock uncertainty           -0.035     4.994    
    SLICE_X30Y131        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     5.038    bd_0_i/hls_inst/U0/state_13_4_reg_2885_reg[54]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  0.529    




