
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/uart_tx_14.v" into library work
Parsing module <uart_tx_14>.
Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/uart_rx_13.v" into library work
Parsing module <uart_rx_13>.
Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/spi_slave_12.v" into library work
Parsing module <spi_slave_12>.
Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/cclk_detector_11.v" into library work
Parsing module <cclk_detector_11>.
Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/register_3.v" into library work
Parsing module <register_3>.
Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_11>.

Elaborating module <spi_slave_12>.

Elaborating module <uart_rx_13>.

Elaborating module <uart_tx_14>.
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 74: Assignment to M_avr_new_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 75: Assignment to M_avr_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 76: Assignment to M_avr_sample_channel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 77: Assignment to M_avr_tx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 78: Assignment to M_avr_rx_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 79: Assignment to M_avr_new_rx_data ignored, since the identifier is never used

Elaborating module <register_3>.
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 89: Assignment to M_reg1_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 99: Assignment to M_reg2_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 109: Assignment to M_reg3_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 119: Assignment to M_reg4_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 129: Assignment to M_reg5_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 139: Assignment to M_reg6_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 149: Assignment to M_reg7_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 159: Assignment to M_reg8_out ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 84. All outputs of instance <reg1> of block <register_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 94. All outputs of instance <reg2> of block <register_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 104. All outputs of instance <reg3> of block <register_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 114. All outputs of instance <reg4> of block <register_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 124. All outputs of instance <reg5> of block <register_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 134. All outputs of instance <reg6> of block <register_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 144. All outputs of instance <reg7> of block <register_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 154. All outputs of instance <reg8> of block <register_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 59: Output port <sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 59: Output port <sample_channel> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 59: Output port <rx_data> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 59: Output port <new_sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 59: Output port <tx_busy> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 59: Output port <new_rx_data> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 84: Output port <out> of the instance <reg1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 94: Output port <out> of the instance <reg2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 104: Output port <out> of the instance <reg3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 114: Output port <out> of the instance <reg4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 124: Output port <out> of the instance <reg5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 134: Output port <out> of the instance <reg6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 144: Output port <out> of the instance <reg7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" line 154: Output port <out> of the instance <reg8> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <M_avr_tx_data<0>> created at line 162
    Found 1-bit tristate buffer for signal <M_avr_new_tx_data> created at line 162
    Summary:
	inferred   2 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <avr_interface_2>.
    Related source file is "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/avr_interface_2.v".
    Found 1-bit register for signal <M_busy_q>.
    Found 1-bit register for signal <M_newSampleReg_q>.
    Found 10-bit register for signal <M_sampleReg_q>.
    Found 4-bit register for signal <M_sampleChannelReg_q>.
    Found 2-bit register for signal <M_byteCt_q>.
    Found 4-bit register for signal <M_block_q>.
    Found finite state machine <FSM_0> for signal <M_byteCt_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | n_rdy (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 98
    Found 1-bit tristate buffer for signal <spi_miso> created at line 98
    Found 1-bit tristate buffer for signal <tx> created at line 98
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <avr_interface_2> synthesized.

Synthesizing Unit <cclk_detector_11>.
    Related source file is "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/cclk_detector_11.v".
    Found 14-bit register for signal <M_ctr_q>.
    Found 14-bit adder for signal <M_ctr_q[13]_GND_4_o_add_3_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <cclk_detector_11> synthesized.

Synthesizing Unit <spi_slave_12>.
    Related source file is "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/spi_slave_12.v".
    Found 1-bit register for signal <M_miso_reg_q>.
    Found 2-bit register for signal <M_sck_reg_q>.
    Found 1-bit register for signal <M_ss_reg_q>.
    Found 8-bit register for signal <M_data_out_reg_q>.
    Found 1-bit register for signal <M_done_reg_q>.
    Found 3-bit register for signal <M_bit_ct_q>.
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_mosi_reg_q>.
    Found 3-bit subtractor for signal <M_bit_ct_q[2]_GND_5_o_sub_3_OUT> created at line 61.
    Found 15-bit shifter logical right for signal <n0056> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <spi_slave_12> synthesized.

Synthesizing Unit <uart_rx_13>.
    Related source file is "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/uart_rx_13.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_newData_q>.
    Found 1-bit register for signal <M_rxd_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <M_ctr_q[6]_GND_6_o_add_6_OUT> created at line 69.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_6_o_add_8_OUT> created at line 72.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx_13> synthesized.

Synthesizing Unit <uart_tx_14>.
    Related source file is "C:/Users/Lenovo/Documents/GitHub/PowerRangersCompStruct/Brown Ranger_Aish/Mojo2.0/work/planAhead/Mojo2.0/Mojo2.0.srcs/sources_1/imports/verilog/uart_tx_14.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_txReg_q>.
    Found 1-bit register for signal <M_blockFlag_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_7_o_add_13_OUT> created at line 80.
    Found 7-bit adder for signal <M_ctr_q[6]_GND_7_o_add_19_OUT> created at line 88.
    Found 15-bit shifter logical right for signal <n0050> created at line 76
    Found 7-bit 4-to-1 multiplexer for signal <M_ctr_d> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx_14> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 14-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 7-bit adder                                           : 2
# Registers                                            : 25
 1-bit register                                        : 10
 10-bit register                                       : 1
 14-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 3
 4-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 4
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 15-bit shifter logical right                          : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_11>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <cclk_detector_11> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_12>.
The following registers are absorbed into counter <M_bit_ct_q>: 1 register on signal <M_bit_ct_q>.
Unit <spi_slave_12> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_13>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_rx_13> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx_14>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_tx_14> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 7-bit adder                                           : 2
# Counters                                             : 4
 14-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 2
# Registers                                            : 80
 Flip-Flops                                            : 80
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 21
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 15-bit shifter logical right                          : 2
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <M_data_q_0> in Unit <spi_slave_12> is equivalent to the following 7 FFs/Latches, which will be removed : <M_data_q_1> <M_data_q_2> <M_data_q_3> <M_data_q_4> <M_data_q_5> <M_data_q_6> <M_data_q_7> 
INFO:Xst:2261 - The FF/Latch <M_savedData_q_1> in Unit <uart_tx_14> is equivalent to the following 6 FFs/Latches, which will be removed : <M_savedData_q_2> <M_savedData_q_3> <M_savedData_q_4> <M_savedData_q_5> <M_savedData_q_6> <M_savedData_q_7> 
WARNING:Xst:1426 - The value init of the FF/Latch M_savedData_q_0 hinder the constant cleaning in the block uart_tx_14.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <M_savedData_q_1> has a constant value of 0 in block <uart_tx_14>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/FSM_0> on signal <M_byteCt_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_tx/FSM_2> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_rx/FSM_1> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_newSampleReg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2973 - All outputs of instance <avr/uart_rx> of block <uart_rx_13> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

Optimizing unit <mojo_top_0> ...

Optimizing unit <uart_tx_14> ...

Optimizing unit <spi_slave_12> ...

Optimizing unit <uart_rx_13> ...
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_done_reg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_mosi_reg_q> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 1.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 3-bit shift register for signal <avr/M_block_q_2>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.824ns (Maximum Frequency: 207.297MHz)
   Minimum input arrival time before clock: 3.849ns
   Maximum output required time after clock: 7.434ns
   Maximum combinational path delay: 5.901ns

=========================================================================
