INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:55:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 buffer28/dataReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            fork15/control/generateBlocks[13].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 1.992ns (20.294%)  route 7.824ns (79.706%))
  Logic Levels:           23  (CARRY4=8 LUT3=4 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1647, unset)         0.508     0.508    buffer28/clk
    SLICE_X42Y82         FDRE                                         r  buffer28/dataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer28/dataReg_reg[5]/Q
                         net (fo=7, routed)           0.507     1.247    buffer28/control/Q[5]
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.134     1.381 f  buffer28/control/Memory[0][5]_i_1/O
                         net (fo=2, routed)           0.561     1.942    cmpi1/buffer28_outs[5]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.129     2.071 r  cmpi1/x_loadEn_INST_0_i_48/O
                         net (fo=1, routed)           0.259     2.330    cmpi1/x_loadEn_INST_0_i_48_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.521 r  cmpi1/x_loadEn_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.521    cmpi1/x_loadEn_INST_0_i_30_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.570 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.570    cmpi1/x_loadEn_INST_0_i_13_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.619 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.619    cmpi1/x_loadEn_INST_0_i_4_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.668 f  cmpi1/x_loadEn_INST_0_i_2/CO[3]
                         net (fo=73, routed)          0.412     3.080    buffer39/result[0]
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.043     3.123 f  buffer39/n_ready_INST_0_i_2/O
                         net (fo=14, routed)          0.517     3.640    fork5/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.052     3.692 r  fork5/control/generateBlocks[1].regblock/transmitValue_i_2__69/O
                         net (fo=2, routed)           0.350     4.042    control_merge0/tehb/control/fork5_outs_1_valid
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.129     4.171 r  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=73, routed)          0.316     4.487    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_29
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.043     4.530 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[3]_i_3/O
                         net (fo=5, routed)           0.633     5.162    cmpi0/buffer11_outs[2]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.043     5.205 r  cmpi0/memEnd_valid_i_38/O
                         net (fo=1, routed)           0.000     5.205    cmpi0/memEnd_valid_i_38_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.462 r  cmpi0/memEnd_valid_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.462    cmpi0/memEnd_valid_reg_i_23_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.511 r  cmpi0/memEnd_valid_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.511    cmpi0/memEnd_valid_reg_i_13_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.560 r  cmpi0/memEnd_valid_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.560    cmpi0/memEnd_valid_reg_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.609 r  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=56, routed)          0.782     6.391    init0/control/result[0]
    SLICE_X24Y77         LUT3 (Prop_lut3_I2_O)        0.043     6.434 r  init0/control/transmitValue_i_2__82/O
                         net (fo=19, routed)          0.535     6.969    init0/control/dataReg_reg[0]
    SLICE_X23Y73         LUT6 (Prop_lut6_I5_O)        0.043     7.012 f  init0/control/fullReg_i_4__3/O
                         net (fo=1, routed)           0.297     7.309    fork31/control/generateBlocks[1].regblock/fullReg_reg_0
    SLICE_X23Y75         LUT6 (Prop_lut6_I1_O)        0.043     7.352 f  fork31/control/generateBlocks[1].regblock/fullReg_i_2__11/O
                         net (fo=2, routed)           0.343     7.695    buffer26/transmitValue_reg_0
    SLICE_X20Y75         LUT3 (Prop_lut3_I2_O)        0.049     7.744 r  buffer26/transmitValue_i_2__50/O
                         net (fo=6, routed)           0.448     8.192    buffer38/control/buffer60_outs_ready
    SLICE_X30Y75         LUT6 (Prop_lut6_I4_O)        0.127     8.319 f  buffer38/control/fullReg_i_10/O
                         net (fo=1, routed)           0.299     8.618    fork15/control/generateBlocks[4].regblock/fullReg_i_2__4
    SLICE_X31Y74         LUT6 (Prop_lut6_I1_O)        0.043     8.661 f  fork15/control/generateBlocks[4].regblock/fullReg_i_5__1/O
                         net (fo=1, routed)           0.403     9.064    fork15/control/generateBlocks[7].regblock/transmitValue_reg_3
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.043     9.107 f  fork15/control/generateBlocks[7].regblock/fullReg_i_2__4/O
                         net (fo=23, routed)          0.889     9.996    fork15/control/generateBlocks[13].regblock/transmitValue_reg_2
    SLICE_X17Y76         LUT5 (Prop_lut5_I3_O)        0.054    10.050 r  fork15/control/generateBlocks[13].regblock/transmitValue_i_1__35/O
                         net (fo=1, routed)           0.274    10.324    fork15/control/generateBlocks[13].regblock/transmitValue_i_1__35_n_0
    SLICE_X17Y76         FDSE                                         r  fork15/control/generateBlocks[13].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=1647, unset)         0.483    11.183    fork15/control/generateBlocks[13].regblock/clk
    SLICE_X17Y76         FDSE                                         r  fork15/control/generateBlocks[13].regblock/transmitValue_reg/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X17Y76         FDSE (Setup_fdse_C_D)       -0.103    11.044    fork15/control/generateBlocks[13].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  0.720    




