Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 14 10:24:23 2021
| Host         : PTO0814 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sintesis_MIPSMulticiclo_timing_summary_routed.rpt -pb sintesis_MIPSMulticiclo_timing_summary_routed.pb -rpx sintesis_MIPSMulticiclo_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_MIPSMulticiclo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.719        0.000                      0                 2525        0.087        0.000                      0                 2525        3.000        0.000                       0                  1255  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
reloj/inst/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_100MHz_10MHz  {0.000 50.000}       100.000         10.000          
  clkfbout_DCM_100MHz_10MHz  {0.000 10.000}       20.000          50.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
reloj/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DCM_100MHz_10MHz       87.653        0.000                      0                 2505        0.087        0.000                      0                 2505       49.500        0.000                       0                  1231  
  clkfbout_DCM_100MHz_10MHz                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                        7.719        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  reloj/inst/clk_in1
  To Clock:  reloj/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reloj/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_100MHz_10MHz
  To Clock:  clk_out1_DCM_100MHz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       87.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.653ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 0.828ns (6.966%)  route 11.058ns (93.034%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 97.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          4.352     9.475    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X51Y44         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.452    97.069    MIPs/RD/banco_registros/clk_out1
    SLICE_X51Y44         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][0]/C
                         clock pessimism              0.413    97.482    
                         clock uncertainty           -0.149    97.333    
    SLICE_X51Y44         FDCE (Setup_fdce_C_CE)      -0.205    97.128    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][0]
  -------------------------------------------------------------------
                         required time                         97.128    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 87.653    

Slack (MET) :             87.653ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 0.828ns (6.966%)  route 11.058ns (93.034%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 97.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          4.352     9.475    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X51Y44         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.452    97.069    MIPs/RD/banco_registros/clk_out1
    SLICE_X51Y44         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][4]/C
                         clock pessimism              0.413    97.482    
                         clock uncertainty           -0.149    97.333    
    SLICE_X51Y44         FDCE (Setup_fdce_C_CE)      -0.205    97.128    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][4]
  -------------------------------------------------------------------
                         required time                         97.128    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 87.653    

Slack (MET) :             87.653ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 0.828ns (6.966%)  route 11.058ns (93.034%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 97.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          4.352     9.475    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X51Y44         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.452    97.069    MIPs/RD/banco_registros/clk_out1
    SLICE_X51Y44         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][6]/C
                         clock pessimism              0.413    97.482    
                         clock uncertainty           -0.149    97.333    
    SLICE_X51Y44         FDCE (Setup_fdce_C_CE)      -0.205    97.128    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][6]
  -------------------------------------------------------------------
                         required time                         97.128    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 87.653    

Slack (MET) :             88.108ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.432ns  (logic 0.828ns (7.243%)  route 10.604ns (92.757%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 97.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          3.898     9.021    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X55Y49         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.453    97.070    MIPs/RD/banco_registros/clk_out1
    SLICE_X55Y49         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][2]/C
                         clock pessimism              0.413    97.483    
                         clock uncertainty           -0.149    97.334    
    SLICE_X55Y49         FDCE (Setup_fdce_C_CE)      -0.205    97.129    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][2]
  -------------------------------------------------------------------
                         required time                         97.129    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                 88.108    

Slack (MET) :             88.108ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.432ns  (logic 0.828ns (7.243%)  route 10.604ns (92.757%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 97.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          3.898     9.021    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X55Y49         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.453    97.070    MIPs/RD/banco_registros/clk_out1
    SLICE_X55Y49         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][5]/C
                         clock pessimism              0.413    97.483    
                         clock uncertainty           -0.149    97.334    
    SLICE_X55Y49         FDCE (Setup_fdce_C_CE)      -0.205    97.129    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][5]
  -------------------------------------------------------------------
                         required time                         97.129    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                 88.108    

Slack (MET) :             88.427ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 0.828ns (7.382%)  route 10.388ns (92.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          3.683     8.805    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X54Y52         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.443    97.059    MIPs/RD/banco_registros/clk_out1
    SLICE_X54Y52         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][1]/C
                         clock pessimism              0.491    97.551    
                         clock uncertainty           -0.149    97.401    
    SLICE_X54Y52         FDCE (Setup_fdce_C_CE)      -0.169    97.232    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][1]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                 88.427    

Slack (MET) :             88.570ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.036ns  (logic 0.828ns (7.503%)  route 10.208ns (92.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          3.502     8.625    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X53Y53         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.442    97.058    MIPs/RD/banco_registros/clk_out1
    SLICE_X53Y53         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][12]/C
                         clock pessimism              0.491    97.550    
                         clock uncertainty           -0.149    97.400    
    SLICE_X53Y53         FDCE (Setup_fdce_C_CE)      -0.205    97.195    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][12]
  -------------------------------------------------------------------
                         required time                         97.195    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 88.570    

Slack (MET) :             88.570ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.036ns  (logic 0.828ns (7.503%)  route 10.208ns (92.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          3.502     8.625    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X53Y53         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.442    97.058    MIPs/RD/banco_registros/clk_out1
    SLICE_X53Y53         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][13]/C
                         clock pessimism              0.491    97.550    
                         clock uncertainty           -0.149    97.400    
    SLICE_X53Y53         FDCE (Setup_fdce_C_CE)      -0.205    97.195    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][13]
  -------------------------------------------------------------------
                         required time                         97.195    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 88.570    

Slack (MET) :             88.855ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[4][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.518ns  (logic 0.822ns (7.815%)  route 9.696ns (92.185%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 97.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.266     4.313    MIPs/RD/reg_IR/bancoDeRegistros_reg[20][31]
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.437 r  MIPs/RD/reg_IR/bancoDeRegistros[5][31]_i_2/O
                         net (fo=2, routed)           0.484     4.921    MIPs/RD/reg_IR/bancoDeRegistros[5][31]_i_2_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.118     5.039 r  MIPs/RD/reg_IR/bancoDeRegistros[4][31]_i_1/O
                         net (fo=32, routed)          3.068     8.107    MIPs/RD/banco_registros/bancoDeRegistros_reg[4][31]_0[0]
    SLICE_X54Y46         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.452    97.069    MIPs/RD/banco_registros/clk_out1
    SLICE_X54Y46         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[4][2]/C
                         clock pessimism              0.413    97.482    
                         clock uncertainty           -0.149    97.333    
    SLICE_X54Y46         FDCE (Setup_fdce_C_CE)      -0.371    96.962    MIPs/RD/banco_registros/bancoDeRegistros_reg[4][2]
  -------------------------------------------------------------------
                         required time                         96.962    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 88.855    

Slack (MET) :             89.012ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[9][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.594ns  (logic 0.828ns (7.816%)  route 9.766ns (92.184%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 97.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.559    -2.411    MIPs/RD/reg_IR/clk_out1
    SLICE_X49Y51         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.955 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=273, routed)         4.878     2.923    MIPs/UC/bancoDeRegistros_reg[9][31][8]
    SLICE_X31Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.047 r  MIPs/UC/bancoDeRegistros[24][31]_i_2/O
                         net (fo=5, routed)           1.267     4.314    MIPs/UC/FSM_onehot_currentState_reg[13]_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.438 r  MIPs/UC/bancoDeRegistros[9][31]_i_2/O
                         net (fo=2, routed)           0.560     4.998    MIPs/UC/bancoDeRegistros[9][31]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.122 r  MIPs/UC/bancoDeRegistros[9][31]_i_1/O
                         net (fo=32, routed)          3.060     8.183    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][31]_0[0]
    SLICE_X51Y57         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        1.441    97.057    MIPs/RD/banco_registros/clk_out1
    SLICE_X51Y57         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[9][20]/C
                         clock pessimism              0.491    97.549    
                         clock uncertainty           -0.149    97.399    
    SLICE_X51Y57         FDCE (Setup_fdce_C_CE)      -0.205    97.194    MIPs/RD/banco_registros/bancoDeRegistros_reg[9][20]
  -------------------------------------------------------------------
                         required time                         97.194    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 89.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.583%)  route 0.226ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.564    -0.844    MIPs/UC/clk_out1
    SLICE_X42Y48         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.148    -0.696 r  MIPs/UC/FSM_onehot_currentState_reg[1]/Q
                         net (fo=36, routed)          0.226    -0.470    MIPs/UC/Q[1]
    SLICE_X45Y50         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.833    -1.271    MIPs/UC/clk_out1
    SLICE_X45Y50         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[2]/C
                         clock pessimism              0.696    -0.575    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.018    -0.557    MIPs/UC/FSM_onehot_currentState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.223ns (46.073%)  route 0.261ns (53.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.563    -0.845    MIPs/UC/clk_out1
    SLICE_X45Y50         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.717 r  MIPs/UC/FSM_onehot_currentState_reg[2]/Q
                         net (fo=70, routed)          0.261    -0.456    MIPs/RD/reg_IR/bancoDeRegistros_reg[15][31][1]
    SLICE_X45Y49         LUT5 (Prop_lut5_I2_O)        0.095    -0.361 r  MIPs/RD/reg_IR/FSM_onehot_currentState[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    MIPs/UC/D[3]
    SLICE_X45Y49         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.835    -1.269    MIPs/UC/clk_out1
    SLICE_X45Y49         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[8]/C
                         clock pessimism              0.696    -0.573    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.107    -0.466    MIPs/UC/FSM_onehot_currentState_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.226ns (46.405%)  route 0.261ns (53.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.563    -0.845    MIPs/UC/clk_out1
    SLICE_X45Y50         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.717 r  MIPs/UC/FSM_onehot_currentState_reg[2]/Q
                         net (fo=70, routed)          0.261    -0.456    MIPs/RD/reg_IR/bancoDeRegistros_reg[15][31][1]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.098    -0.358 r  MIPs/RD/reg_IR/FSM_onehot_currentState[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    MIPs/UC/D[2]
    SLICE_X45Y49         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.835    -1.269    MIPs/UC/clk_out1
    SLICE_X45Y49         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[5]/C
                         clock pessimism              0.696    -0.573    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.091    -0.482    MIPs/UC/FSM_onehot_currentState_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[6][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.374%)  route 0.286ns (60.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.565    -0.843    MIPs/UC/clk_out1
    SLICE_X45Y49         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  MIPs/UC/FSM_onehot_currentState_reg[7]/Q
                         net (fo=53, routed)          0.172    -0.529    MIPs/RD/reg_ALUout/bancoDeRegistros_reg[3][0][0]
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.484 r  MIPs/RD/reg_ALUout/bancoDeRegistros[3][11]_i_1/O
                         net (fo=32, routed)          0.114    -0.370    MIPs/RD/banco_registros/bancoDeRegistros_reg[3][31]_0[11]
    SLICE_X43Y50         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.832    -1.272    MIPs/RD/banco_registros/clk_out1
    SLICE_X43Y50         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[6][11]/C
                         clock pessimism              0.696    -0.576    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.066    -0.510    MIPs/RD/banco_registros/bancoDeRegistros_reg[6][11]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_ALUout/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[17][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.717%)  route 0.282ns (60.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.567    -0.841    MIPs/RD/reg_ALUout/clk_out1
    SLICE_X49Y48         FDCE                                         r  MIPs/RD/reg_ALUout/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.700 r  MIPs/RD/reg_ALUout/dout_reg[6]/Q
                         net (fo=3, routed)           0.130    -0.570    MIPs/RD/reg_ALUout/Q[6]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.525 r  MIPs/RD/reg_ALUout/bancoDeRegistros[3][6]_i_1/O
                         net (fo=32, routed)          0.153    -0.372    MIPs/RD/banco_registros/bancoDeRegistros_reg[3][31]_0[6]
    SLICE_X50Y50         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[17][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.835    -1.268    MIPs/RD/banco_registros/clk_out1
    SLICE_X50Y50         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[17][6]/C
                         clock pessimism              0.696    -0.572    
    SLICE_X50Y50         FDCE (Hold_fdce_C_D)         0.053    -0.519    MIPs/RD/banco_registros/bancoDeRegistros_reg[17][6]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_ALUout/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.769%)  route 0.461ns (71.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.564    -0.844    MIPs/RD/reg_ALUout/clk_out1
    SLICE_X43Y48         FDCE                                         r  MIPs/RD/reg_ALUout/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  MIPs/RD/reg_ALUout/dout_reg[9]/Q
                         net (fo=3, routed)           0.126    -0.577    MIPs/RD/reg_PC/ram_reg_0[7]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.532 r  MIPs/RD/reg_PC/ram_reg_i_3/O
                         net (fo=2, routed)           0.334    -0.197    MIPs/RD/mem/mem/ADDRARDADDR[7]
    RAMB18_X1Y20         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.876    -1.228    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y20         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism              0.696    -0.531    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.348    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_IR/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_B/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.069%)  route 0.300ns (58.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.564    -0.844    MIPs/RD/reg_IR/clk_out1
    SLICE_X42Y49         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.680 r  MIPs/RD/reg_IR/dout_reg[19]/Q
                         net (fo=41, routed)          0.300    -0.380    MIPs/RD/banco_registros/Q[3]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.335 r  MIPs/RD/banco_registros/dout[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    MIPs/RD/reg_B/D[19]
    SLICE_X35Y50         FDCE                                         r  MIPs/RD/reg_B/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.829    -1.274    MIPs/RD/reg_B/clk_out1
    SLICE_X35Y50         FDCE                                         r  MIPs/RD/reg_B/dout_reg[19]/C
                         clock pessimism              0.696    -0.578    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.091    -0.487    MIPs/RD/reg_B/dout_reg[19]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.564    -0.844    MIPs/UC/clk_out1
    SLICE_X42Y48         FDPE                                         r  MIPs/UC/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.680 r  MIPs/UC/FSM_onehot_currentState_reg[0]/Q
                         net (fo=4, routed)           0.068    -0.612    MIPs/UC/Q[0]
    SLICE_X42Y48         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.834    -1.270    MIPs/UC/clk_out1
    SLICE_X42Y48         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[1]/C
                         clock pessimism              0.426    -0.844    
    SLICE_X42Y48         FDCE (Hold_fdce_C_D)         0.060    -0.784    MIPs/UC/FSM_onehot_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.388%)  route 0.414ns (74.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.565    -0.843    MIPs/RD/reg_B/clk_out1
    SLICE_X51Y50         FDCE                                         r  MIPs/RD/reg_B/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  MIPs/RD/reg_B/dout_reg[1]/Q
                         net (fo=4, routed)           0.414    -0.287    MIPs/RD/mem/mem/Q[1]
    RAMB18_X1Y20         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.876    -1.228    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y20         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism              0.462    -0.765    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.469    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.025%)  route 0.422ns (74.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.560    -0.848    MIPs/RD/reg_B/clk_out1
    SLICE_X41Y59         FDCE                                         r  MIPs/RD/reg_B/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  MIPs/RD/reg_B/dout_reg[27]/Q
                         net (fo=5, routed)           0.422    -0.284    MIPs/RD/mem/mem/Q[27]
    RAMB18_X1Y20         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1229, routed)        0.877    -1.227    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y20         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKBWRCLK
                         clock pessimism              0.462    -0.764    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    -0.468    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20     MIPs/RD/mem/mem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20     MIPs/RD/mem/mem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X45Y42     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y46     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y50     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X48Y55     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X57Y51     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y46     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y56     MIPs/RD/banco_registros/bancoDeRegistros_reg[13][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[22][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[22][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[22][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y55     MIPs/RD/banco_registros/bancoDeRegistros_reg[6][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[10][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[31][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[31][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y55     MIPs/RD/banco_registros/bancoDeRegistros_reg[6][20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[10][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X48Y55     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X57Y51     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X57Y49     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X48Y55     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y53     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y56     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y54     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y47     MIPs/RD/banco_registros/bancoDeRegistros_reg[13][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y47     MIPs/RD/banco_registros/bancoDeRegistros_reg[13][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_100MHz_10MHz
  To Clock:  clkfbout_DCM_100MHz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.077 r  displays_i/contador_refresco_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.077    displays_i/contador_refresco_reg[16]_i_1_n_6
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.208    12.596    displays_i/clk
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[17]/C
                         clock pessimism              0.174    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.062    12.797    displays_i/contador_refresco_reg[17]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.056 r  displays_i/contador_refresco_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.056    displays_i/contador_refresco_reg[16]_i_1_n_4
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.208    12.596    displays_i/clk
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
                         clock pessimism              0.174    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.062    12.797    displays_i/contador_refresco_reg[19]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.464ns = ( 12.464 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.849 r  displays_i/contador_refresco_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.849    displays_i/contador_refresco_reg[8]_i_1_n_6
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.076    12.464    displays_i/clk
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[9]/C
                         clock pessimism              0.122    12.586    
                         clock uncertainty           -0.035    12.551    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062    12.613    displays_i/contador_refresco_reg[9]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 12.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.963 r  displays_i/contador_refresco_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.963    displays_i/contador_refresco_reg[12]_i_1_n_6
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.194    12.582    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[13]/C
                         clock pessimism              0.122    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062    12.731    displays_i/contador_refresco_reg[13]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.784ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.464ns = ( 12.464 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.828 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.828    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.076    12.464    displays_i/clk
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism              0.122    12.586    
                         clock uncertainty           -0.035    12.551    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062    12.613    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  7.784    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 12.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.942 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.942    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.194    12.582    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism              0.122    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062    12.731    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.982 r  displays_i/contador_refresco_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.982    displays_i/contador_refresco_reg[16]_i_1_n_5
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.208    12.596    displays_i/clk
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[18]/C
                         clock pessimism              0.174    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.062    12.797    displays_i/contador_refresco_reg[18]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  7.814    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.966 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.966    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.208    12.596    displays_i/clk
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism              0.174    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.062    12.797    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.464ns = ( 12.464 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.754 r  displays_i/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.754    displays_i/contador_refresco_reg[8]_i_1_n_5
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.076    12.464    displays_i/clk
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[10]/C
                         clock pessimism              0.122    12.586    
                         clock uncertainty           -0.035    12.551    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062    12.613    displays_i/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 12.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.333     2.791    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.456     3.247 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.727    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.401 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.401    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.868 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.868    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.194    12.582    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism              0.122    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062    12.731    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  7.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.609     0.835    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  displays_i/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.084    displays_i/contador_refresco_reg_n_0_[3]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.192 r  displays_i/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.192    displays_i/contador_refresco_reg[0]_i_1_n_4
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.695     1.109    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
                         clock pessimism             -0.274     0.835    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.105     0.940    displays_i/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.629     0.856    displays_i/clk
    SLICE_X57Y29         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     0.997 r  displays_i/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.105    displays_i/contador_refresco_reg_n_0_[7]
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.213 r  displays_i/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.213    displays_i/contador_refresco_reg[4]_i_1_n_4
    SLICE_X57Y29         FDRE                                         r  displays_i/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.717     1.131    displays_i/clk
    SLICE_X57Y29         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
                         clock pessimism             -0.276     0.856    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.105     0.961    displays_i/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.566     0.792    displays_i/clk
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     0.933 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.041    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.149 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.149    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     1.058    displays_i/clk
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism             -0.266     0.792    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     0.897    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.606     0.833    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  displays_i/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.082    displays_i/contador_refresco_reg_n_0_[15]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.190 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.190    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.692     1.106    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism             -0.274     0.833    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     0.938    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.609     0.835    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     0.976 f  displays_i/contador_refresco_reg[0]/Q
                         net (fo=1, routed)           0.105     1.081    displays_i/contador_refresco_reg_n_0_[0]
    SLICE_X57Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  displays_i/contador_refresco[0]_i_2/O
                         net (fo=1, routed)           0.000     1.126    displays_i/contador_refresco[0]_i_2_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.196 r  displays_i/contador_refresco_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.196    displays_i/contador_refresco_reg[0]_i_1_n_7
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.695     1.109    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
                         clock pessimism             -0.274     0.835    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.105     0.940    displays_i/contador_refresco_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.606     0.833    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  displays_i/contador_refresco_reg[12]/Q
                         net (fo=1, routed)           0.105     1.079    displays_i/contador_refresco_reg_n_0_[12]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.194 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.194    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.692     1.106    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism             -0.274     0.833    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     0.938    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.639     0.865    displays_i/clk
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.006 r  displays_i/contador_refresco_reg[16]/Q
                         net (fo=1, routed)           0.105     1.111    displays_i/contador_refresco_reg_n_0_[16]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.226 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.226    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.727     1.141    displays_i/clk
    SLICE_X57Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism             -0.276     0.865    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.105     0.970    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.629     0.856    displays_i/clk
    SLICE_X57Y29         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     0.997 r  displays_i/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     1.102    displays_i/contador_refresco_reg_n_0_[4]
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.217 r  displays_i/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.217    displays_i/contador_refresco_reg[4]_i_1_n_7
    SLICE_X57Y29         FDRE                                         r  displays_i/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.717     1.131    displays_i/clk
    SLICE_X57Y29         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
                         clock pessimism             -0.276     0.856    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.105     0.961    displays_i/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.566     0.792    displays_i/clk
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     0.933 r  displays_i/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     1.038    displays_i/contador_refresco_reg_n_0_[8]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.153 r  displays_i/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.153    displays_i/contador_refresco_reg[8]_i_1_n_7
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     1.058    displays_i/clk
    SLICE_X57Y30         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
                         clock pessimism             -0.266     0.792    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     0.897    displays_i/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.606     0.833    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  displays_i/contador_refresco_reg[14]/Q
                         net (fo=1, routed)           0.109     1.083    displays_i/contador_refresco_reg_n_0_[14]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.194 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.194    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.692     1.106    displays_i/clk
    SLICE_X57Y31         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism             -0.274     0.833    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     0.938    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28  displays_i/contador_refresco_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30  displays_i/contador_refresco_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30  displays_i/contador_refresco_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31  displays_i/contador_refresco_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31  displays_i/contador_refresco_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31  displays_i/contador_refresco_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31  displays_i/contador_refresco_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y32  displays_i/contador_refresco_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y32  displays_i/contador_refresco_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y32  displays_i/contador_refresco_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y31  displays_i/contador_refresco_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y31  displays_i/contador_refresco_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y31  displays_i/contador_refresco_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y31  displays_i/contador_refresco_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28  displays_i/contador_refresco_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y31  displays_i/contador_refresco_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y31  displays_i/contador_refresco_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y31  displays_i/contador_refresco_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y31  displays_i/contador_refresco_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32  displays_i/contador_refresco_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32  displays_i/contador_refresco_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32  displays_i/contador_refresco_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32  displays_i/contador_refresco_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32  displays_i/contador_refresco_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29  displays_i/contador_refresco_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29  displays_i/contador_refresco_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29  displays_i/contador_refresco_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29  displays_i/contador_refresco_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28  displays_i/contador_refresco_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30  displays_i/contador_refresco_reg[10]/C



