c_counter_binary_1.vhd,vhdl,xil_defaultlib,../../../../final_real.gen/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
