// Seed: 3252200856
module module_0 ();
  logic [1 : -1 'b0] id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    input wor  id_0,
    input wire _id_1
);
  wire id_3;
  wire [1 : ~  id_1  |  -1] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    output supply1 id_12,
    input wire id_13,
    input wor id_14
);
  assign id_1 = id_10;
  module_0 modCall_1 ();
  parameter id_16 = 1 == "";
endmodule
