
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max -0.52

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max -0.05

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.05

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 0.51 fmax = 1943.94

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency dpath.a_reg.out[7]$_DFFE_PP_/CK ^
  -0.07 target latency dpath.b_reg.out[15]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: dpath.a_reg.out[3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.14    0.00    0.00    0.09 ^ req_msg[19] (in)
                                         req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
     1    1.93    0.01    0.02    0.11 ^ input11/Z (BUF_X1)
                                         net11 (net)
                  0.01    0.00    0.11 ^ _850_/B2 (AOI21_X1)
     1    1.59    0.01    0.01    0.12 v _850_/ZN (AOI21_X1)
                                         _371_ (net)
                  0.01    0.00    0.12 v _851_/A1 (NAND2_X1)
     1    1.35    0.01    0.01    0.14 ^ _851_/ZN (NAND2_X1)
                                         _013_ (net)
                  0.01    0.00    0.14 ^ dpath.a_reg.out[3]$_DFFE_PP_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   12.87    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[9] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   12.87    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
     4   16.75    0.04    0.12    0.19 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[3] (net)
                  0.04    0.00    0.19 ^ _546_/B (XNOR2_X2)
     2    8.21    0.03    0.05    0.24 ^ _546_/ZN (XNOR2_X2)
                                         _089_ (net)
                  0.03    0.00    0.24 ^ _566_/A1 (NAND2_X4)
     3   11.12    0.01    0.02    0.26 v _566_/ZN (NAND2_X4)
                                         _107_ (net)
                  0.01    0.00    0.27 v rebuffer80/A (BUF_X1)
     1    4.35    0.01    0.03    0.30 v rebuffer80/Z (BUF_X1)
                                         net80 (net)
                  0.01    0.00    0.30 v _621_/A2 (NOR2_X2)
     1    3.62    0.02    0.03    0.33 ^ _621_/ZN (NOR2_X2)
                                         _158_ (net)
                  0.02    0.00    0.33 ^ _625_/A1 (NAND3_X2)
     2    3.36    0.01    0.02    0.35 v _625_/ZN (NAND3_X2)
                                         _162_ (net)
                  0.01    0.00    0.35 v _642_/A1 (NAND3_X1)
     1    2.49    0.01    0.02    0.37 ^ _642_/ZN (NAND3_X1)
                                         _179_ (net)
                  0.01    0.00    0.37 ^ _643_/A1 (NAND2_X1)
     1    3.68    0.01    0.02    0.38 v _643_/ZN (NAND2_X1)
                                         _180_ (net)
                  0.01    0.00    0.38 v _644_/A2 (NAND2_X2)
     2    4.49    0.01    0.02    0.40 ^ _644_/ZN (NAND2_X2)
                                         net52 (net)
                  0.01    0.00    0.40 ^ output52/A (BUF_X1)
     1    0.25    0.00    0.02    0.42 ^ output52/Z (BUF_X1)
                                         resp_msg[9] (net)
                  0.00    0.00    0.42 ^ resp_msg[9] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[9] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   12.87    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
     4   16.75    0.04    0.12    0.19 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[3] (net)
                  0.04    0.00    0.19 ^ _546_/B (XNOR2_X2)
     2    8.21    0.03    0.05    0.24 ^ _546_/ZN (XNOR2_X2)
                                         _089_ (net)
                  0.03    0.00    0.24 ^ _566_/A1 (NAND2_X4)
     3   11.12    0.01    0.02    0.26 v _566_/ZN (NAND2_X4)
                                         _107_ (net)
                  0.01    0.00    0.27 v rebuffer80/A (BUF_X1)
     1    4.35    0.01    0.03    0.30 v rebuffer80/Z (BUF_X1)
                                         net80 (net)
                  0.01    0.00    0.30 v _621_/A2 (NOR2_X2)
     1    3.62    0.02    0.03    0.33 ^ _621_/ZN (NOR2_X2)
                                         _158_ (net)
                  0.02    0.00    0.33 ^ _625_/A1 (NAND3_X2)
     2    3.36    0.01    0.02    0.35 v _625_/ZN (NAND3_X2)
                                         _162_ (net)
                  0.01    0.00    0.35 v _642_/A1 (NAND3_X1)
     1    2.49    0.01    0.02    0.37 ^ _642_/ZN (NAND3_X1)
                                         _179_ (net)
                  0.01    0.00    0.37 ^ _643_/A1 (NAND2_X1)
     1    3.68    0.01    0.02    0.38 v _643_/ZN (NAND2_X1)
                                         _180_ (net)
                  0.01    0.00    0.38 v _644_/A2 (NAND2_X2)
     2    4.49    0.01    0.02    0.40 ^ _644_/ZN (NAND2_X2)
                                         net52 (net)
                  0.01    0.00    0.40 ^ output52/A (BUF_X1)
     1    0.25    0.00    0.02    0.42 ^ output52/Z (BUF_X1)
                                         resp_msg[9] (net)
                  0.00    0.00    0.42 ^ resp_msg[9] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.11311876773834229

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5698

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
14.092575073242188

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8796

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 23

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ dpath.b_reg.out[7]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.16 v dpath.b_reg.out[7]$_DFFE_PP_/Q (DFF_X1)
   0.02    0.19 ^ _501_/ZN (INV_X2)
   0.02    0.21 v _597_/ZN (NAND2_X1)
   0.03    0.23 ^ _599_/ZN (NAND2_X2)
   0.03    0.26 v _602_/ZN (NAND2_X2)
   0.04    0.30 ^ _603_/ZN (NOR2_X2)
   0.02    0.32 v _604_/ZN (NAND2_X4)
   0.02    0.33 ^ _613_/ZN (NAND2_X4)
   0.03    0.36 ^ rebuffer134/Z (BUF_X2)
   0.02    0.38 v _767_/ZN (NAND2_X4)
   0.02    0.41 ^ _797_/ZN (NAND3_X4)
   0.04    0.45 v _888_/ZN (NAND2_X4)
   0.03    0.48 ^ _944_/ZN (NAND2_X1)
   0.02    0.50 v _945_/ZN (OAI21_X1)
   0.00    0.50 v dpath.b_reg.out[7]$_DFFE_PP_/D (DFF_X1)
           0.50   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.53 ^ dpath.b_reg.out[7]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.53   clock reconvergence pessimism
  -0.04    0.49   library setup time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.50   data arrival time
---------------------------------------------------------
          -0.01   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.16 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.18 ^ _524_/ZN (NAND3_X1)
   0.01    0.19 v _525_/ZN (OAI21_X1)
   0.00    0.19 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0690

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0700

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.4224

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0544

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-12.878788

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.04e-04   1.32e-04   2.80e-06   6.39e-04  15.9%
Combinational          1.54e-03   1.53e-03   1.95e-05   3.09e-03  76.8%
Clock                  1.35e-04   1.60e-04   2.04e-07   2.95e-04   7.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.18e-03   1.82e-03   2.25e-05   4.03e-03 100.0%
                          54.2%      45.3%       0.6%
