*******************************************************************
  Device    [HSSTLP]
  Author    [jhxie]
  Abstract  []
  Revision History:
********************************************************************************/
symbol logsym of HSSTLP // pragma PAP_ARC_COLOR="106:64:128"
{
    // The bounding box
    generate ( 1200 # 57600 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 57600 ]
                                <
//                 _MUX_360_266
                                    CFG_READY_0                     @[ ,48+116+53204],
                                    CFG_RDATA_0[0]                  @[ ,46+116+53204],
                                    CFG_RDATA_0[1]                  @[ ,44+116+53204],
                                    CFG_RDATA_0[2]                  @[ ,42+116+53204],
                                    CFG_RDATA_0[3]                  @[ ,40+116+53204],
                                    CFG_RDATA_0[4]                  @[ ,38+116+53204],
                                    CFG_RDATA_0[5]                  @[ ,36+116+53204],
                                    CFG_RDATA_0[6]                  @[ ,34+116+53204],
                                    CFG_RDATA_0[7]                  @[ ,32+116+53204],
                                    CFG_INT_0                       @[ ,30+116+53204],
                                    PCS_RX_MCB_STATUS[0]            @[ ,28+116+53204],
                                    PCS_LSM_SYNCED[0]               @[ ,26+116+53204],
                                    RDATA_0[0]                      @[ ,24+116+53204],
                                    RDATA_0[1]                      @[ ,22+116+53204],
                                    RDATA_0[2]                      @[ ,20+116+53204],
                                    RDATA_0[3]                      @[ ,18+116+53204],
                                    RDATA_0[4]                      @[ ,16+116+53204],
                                    RDATA_0[5]                      @[ ,14+116+53204],
                                    RDATA_0[6]                      @[ ,12+116+53204],
                                    RDATA_0[7]                      @[ ,10+116+53204],
                                    RDATA_0[8]                      @[ ,8 +116+53204],
                                    RDATA_0[9]                      @[ ,6 +116+53204],
                                    RDATA_0[10]                     @[ ,4 +116+53204],
                                    RDATA_0[11]                     @[ ,2 +116+53204],
//SRB_360_264
                                    TDATA_0[24]                     @[ ,80+53187],
                                    TDATA_0[23]                     @[ ,78+53187],
                                    TDATA_0[22]                     @[ ,76+53187],
                                    TDATA_0[21]                     @[ ,74+53187],
                                    TDATA_0[20]                     @[ ,72+53187],
                                    TDATA_0[19]                     @[ ,70+53187],
                                    TDATA_0[18]                     @[ ,68+53187],
                                    TDATA_0[17]                     @[ ,66+53187],
                                    TDATA_0[16]                     @[ ,64+53187],
                                    TDATA_0[15]                     @[ ,62+53187],
                                    TDATA_0[14]                     @[ ,60+53187],
                                    TDATA_0[13]                     @[ ,58+53187],
                                    TDATA_0[12]                     @[ ,56+53187],
                                    TDATA_0[11]                     @[ ,54+53187],
                                    TDATA_0[10]                     @[ ,52+53187],
                                    TDATA_0[9]                      @[ ,50+53187],
                                    TDATA_0[8]                      @[ ,48+53187],
                                    TDATA_0[7]                      @[ ,46+53187],
                                    TDATA_0[6]                      @[ ,44+53187],
                                    TDATA_0[5]                      @[ ,42+53187],
                                    TDATA_0[4]                      @[ ,40+53187],
                                    TDATA_0[3]                      @[ ,38+53187],
                                    TDATA_0[2]                      @[ ,36+53187],
                                    TDATA_0[1]                      @[ ,34+53187],
                                    TDATA_0[26]                     @[ ,32+53187],
                                    PCS_RX_RST_0                    @[ ,30+53187],
                                    RCLK2_0_FR_CORE                 @[ ,28+53187],
                                    
                                    CFG_WDATA_0[3]                  @[ ,36+36+52966],
                                    CFG_WDATA_0[4]                  @[ ,38+36+52966],
                                    CFG_WDATA_0[5]                  @[ ,40+36+52966],
                                    CFG_WDATA_0[6]                  @[ ,42+36+52966],
                                    CFG_WDATA_0[7]                  @[ ,44+36+52966],
                                    TDATA_0[0]                      @[ ,46+36+52966],
                                    
                                    CFG_ADDR_0[9]                   @[ ,20+36+52946],
                                    CFG_ADDR_0[10]                  @[ ,22+36+52946],
                                    CFG_ADDR_0[11]                  @[ ,24+36+52946],
                                    CFG_WDATA_0[0]                  @[ ,26+36+52946],
                                    CFG_WDATA_0[1]                  @[ ,28+36+52946],
                                    CFG_WDATA_0[2]                  @[ ,30+36+52946],
                                    
                                    CFG_ADDR_0[3]                   @[ ,8 +36+52922],
                                    CFG_ADDR_0[4]                   @[ ,10+36+52922],
                                    CFG_ADDR_0[5]                   @[ ,12+36+52922],
                                    CFG_ADDR_0[6]                   @[ ,14+36+52922],
                                    CFG_ADDR_0[7]                   @[ ,16+36+52922],
                                    CFG_ADDR_0[8]                   @[ ,18+36+52922],
                                    
                                    CFG_PSEL_0                      @[ ,2 +36+52892],
                                    CFG_ENABLE_0                    @[ ,4 +36+52892],
                                    CFG_WRITE_0                     @[ ,6 +36+52892],
                                    CFG_ADDR_0[0]                   @[ ,8 +36+52892],
                                    CFG_ADDR_0[1]                   @[ ,10+36+52892],
                                    CFG_ADDR_0[2]                   @[ ,12+36+52892],
                                    
                                    TDATA_0[25]                     @[ ,4 +36+52866],
                                    PCS_TX_RST_0                    @[ ,2 +36+52866],
                                    RX0_CLK_FR_CORE                 @[ ,0 +36+52866],
//                 _MUX_360_260
                                    RDATA_0[12]                     @[ , 48+116+52004],
                                    RDATA_0[13]                     @[ , 46+116+52004],
                                    RDATA_0[14]                     @[ , 44+116+52004],
                                    RDATA_0[15]                     @[ , 42+116+52004],
                                    RDATA_0[16]                     @[ , 40+116+52004],
                                    RDATA_0[17]                     @[ , 38+116+52004],
                                    RDATA_0[18]                     @[ , 36+116+52004],
                                    RDATA_0[19]                     @[ , 34+116+52004],
                                    RDATA_0[20]                     @[ , 32+116+52004],
                                    RDATA_0[21]                     @[ , 30+116+52004],
                                    RDATA_0[22]                     @[ , 28+116+52004],
                                    RDATA_0[23]                     @[ , 26+116+52004],
                                    RDATA_0[24]                     @[ , 24+116+52004],
                                    RDATA_0[25]                     @[ , 22+116+52004],
                                    RDATA_0[26]                     @[ , 20+116+52004],
                                    RDATA_0[27]                     @[ , 18+116+52004],
                                    RDATA_0[28]                     @[ , 16+116+52004],
                                    RDATA_0[29]                     @[ , 14+116+52004],
                                    RDATA_0[30]                     @[ , 12+116+52004],
                                    RDATA_0[31]                     @[ , 10+116+52004],
                                    RDATA_0[32]                     @[ , 8 +116+52004],
                                    RDATA_0[33]                     @[ , 6 +116+52004],
                                    RDATA_0[34]                     @[ , 4 +116+52004],
                                    RDATA_0[35]                     @[ , 2 +116+52004],
//SRB_360_258
                                    TX_LANE_PD_DRIVER_0             @[ ,80+51979],
                                    TX_LANE_PD_PISO_0               @[ ,78+51979],
                                    TX_LANE_PD_CLKPATH_0            @[ ,76+51979],
                                    TX_MARGIN_0[2]                  @[ ,74+51979],
                                    TX_MARGIN_0[1]                  @[ ,72+51979],
                                    TX_MARGIN_0[0]                  @[ ,70+51979],
                                    TX_BUSWIDTH_0[2]                @[ ,68+51979],
                                    TX_BUSWIDTH_0[1]                @[ ,66+51979],
                                    TX_BUSWIDTH_0[0]                @[ ,64+51979],
                                    TX_RATE_0[2]                    @[ ,62+51979],
                                    TX_RATE_0[1]                    @[ ,60+51979],
                                    TX_RATE_0[0]                    @[ ,58+51979],
                                    TX_RXDET_REQ_0                  @[ ,56+51979],
                                    TX_SWING_0                      @[ ,54+51979],
                                    TX_BEACON_EN_0                  @[ ,52+51979],
                                    TX_LS_DATA_0                    @[ ,50+51979],
                                    TX_DEEMP_0[1]                   @[ ,48+51979],
                                    TX_DEEMP_0[0]                   @[ ,46+51979],
                                    RX_LANE_PD_0                    @[ ,44+51979],
                                    LANE_PD_0                       @[ ,42+51979],
                                    PMA_FAREND_PLOOP[0]             @[ ,40+51979],
                                    PMA_NEAREND_SLOOP[0]            @[ ,38+51979],
                                    PMA_NEAREND_PLOOP[0]            @[ ,36+51979],
                                    PCS_FAREND_LOOP[0]              @[ ,34+51979],
                                    RX_RATE_0[1]                    @[ ,32+51979],
                                    TCLK2_0_FR_CORE                 @[ ,30+51979],

                                    CFG_RST_0                       @[ ,34+66+51750],
                                    PCS_NEAREND_LOOP[0]             @[ ,32+66+51750],
                                    PCS_MCB_EXT_EN[0]               @[ ,30+66+51750],
                                    CEB_ADETECT_EN[0]               @[ ,28+66+51750],
                                    RX_POLARITY_INVERT[0]           @[ ,26+66+51750],
                                    PCS_WORD_ALIGN_EN[0]            @[ ,24+66+51750],
                                    TDATA_0[45]                     @[ ,22+66+51750],
                                    
                                    TDATA_0[44]                     @[ ,52+66+51694],
                                    TDATA_0[43]                     @[ ,50+66+51694],
                                    TDATA_0[42]                     @[ ,48+66+51694],
                                    TDATA_0[41]                     @[ ,46+66+51694],
                                    TDATA_0[40]                     @[ ,44+66+51694],
                                    TDATA_0[39]                     @[ ,42+66+51694],
                                    
                                    TDATA_0[38]                     @[ ,14+66+51696],
                                    TDATA_0[37]                     @[ ,12+66+51696],
                                    TDATA_0[36]                     @[ ,10+66+51696],
                                    TDATA_0[35]                     @[ ,8 +66+51696],
                                    TDATA_0[34]                     @[ ,6 +66+51696],
                                    TDATA_0[33]                     @[ ,4 +66+51696],
                                    
                                    TDATA_0[32]                     @[ ,26+66+51648],
                                    TDATA_0[31]                     @[ ,24+66+51648],
                                    TDATA_0[30]                     @[ ,22+66+51648],
                                    TDATA_0[29]                     @[ ,20+66+51648],
                                    TDATA_0[28]                     @[ ,18+66+51648],
                                    TDATA_0[27]                     @[ ,16+66+51648],
                                    
                                    RX_RATE_0[0]                    @[ ,38+66+51602],
                                    LANE_RST_0                      @[ ,36+66+51602],
                                    TX0_CLK_FR_CORE                 @[ ,34+66+51602],
//                 _MUX_360_254
                                    RDATA_0[36]                     @[ ,44+116+50808],
                                    RDATA_0[37]                     @[ ,42+116+50808],
                                    RDATA_0[38]                     @[ ,40+116+50808],
                                    RDATA_0[39]                     @[ ,38+116+50808],
                                    RDATA_0[40]                     @[ ,36+116+50808],
                                    RDATA_0[41]                     @[ ,34+116+50808],
                                    RDATA_0[42]                     @[ ,32+116+50808],
                                    RDATA_0[43]                     @[ ,30+116+50808],
                                    RDATA_0[44]                     @[ ,28+116+50808],
                                    RDATA_0[45]                     @[ ,26+116+50808],
                                    RDATA_0[46]                     @[ ,24+116+50808],
                                    RCLK2FABRIC[0]                  @[ ,22+116+50808],
                                    TCLK2FABRIC[0]                  @[ ,20+116+50808],
                                    RX_SIGDET_STATUS_0              @[ ,22+116+50804],
                                    RX_SATA_COMINIT_0               @[ ,20+116+50804],
                                    RX_SATA_COMWAKE_0               @[ ,18+116+50804],
                                    RX_LS_DATA_0                    @[ ,16+116+50804],
                                    RX_READY_0                      @[ ,14+116+50804],
                                    TEST_STATUS_0[0]                @[ ,12+116+50804],
                                    TEST_STATUS_0[1]                @[ ,10+116+50804],
                                    TEST_STATUS_0[2]                @[ ,8 +116+50804],
                                    TEST_STATUS_0[3]                @[ ,6 +116+50804],
                                    TEST_STATUS_0[4]                @[ ,4 +116+50804],
                                    TEST_STATUS_0[5]                @[ ,2 +116+50804],
//SRB_360_252
                                    FOR_PMA_TEST_SI_CH0[0]          @[ ,80+50779],
                                    FOR_PMA_TEST_SI_CH0[1]          @[ ,78+50779],
                                    RXGEAR_SLIP_0                   @[ ,76+50779],
                                    CIM_START_ALIGN_TX0             @[ ,74+50779],
                                    TEST_SI2                        @[ ,72+50779],
                                    TEST_SI3                        @[ ,70+50779],
                                    TEST_SI6                        @[ ,68+50779],
                                    TEST_SI8                        @[ ,66+50779],
                                    TEST_SI9                        @[ ,64+50779],
                                    RX_PMA_RST_0                    @[ ,62+50779],
                                    
                                    CIM_CLK_ALIGNER_TX0[5]          @[ ,2 +50636], //50642
                                    CIM_CLK_ALIGNER_TX0[6]          @[ ,4 +50636],
                                    CIM_CLK_ALIGNER_TX0[7]          @[ ,6 +50636],
                                    CIM_DYN_DLY_SEL_RX0             @[ ,8 +50636],
                                    CIM_DYN_DLY_SEL_TX0             @[ ,10+50636],
                                    CIM_START_ALIGN_RX0             @[ ,12+50636],
                                    
                                    CIM_CLK_ALIGNER_RX0[7]          @[ ,2 +50600],
                                    CIM_CLK_ALIGNER_TX0[0]          @[ ,4 +50600],
                                    CIM_CLK_ALIGNER_TX0[1]          @[ ,6 +50600],
                                    CIM_CLK_ALIGNER_TX0[2]          @[ ,8 +50600],
                                    CIM_CLK_ALIGNER_TX0[3]          @[ ,10+50600],
                                    CIM_CLK_ALIGNER_TX0[4]          @[ ,12+50600],
                                    
                                    CIM_CLK_ALIGNER_RX0[1]          @[ ,2 +50564],
                                    CIM_CLK_ALIGNER_RX0[2]          @[ ,4 +50564],
                                    CIM_CLK_ALIGNER_RX0[3]          @[ ,6 +50564],
                                    CIM_CLK_ALIGNER_RX0[4]          @[ ,8 +50564],
                                    CIM_CLK_ALIGNER_RX0[5]          @[ ,10+50564],
                                    CIM_CLK_ALIGNER_RX0[6]          @[ ,12+50564],
                                    
                                    RX_RATE_0[2]                    @[ ,2 +50528],
                                    RX_BUSWIDTH_0[0]                @[ ,4 +50528],
                                    RX_BUSWIDTH_0[1]                @[ ,6 +50528],
                                    RX_BUSWIDTH_0[2]                @[ ,8 +50528],
                                    RX_HIGHZ_0                      @[ ,10+50528],
                                    CIM_CLK_ALIGNER_RX0[0]          @[ ,12+50528],
                                    
                                    CFG_CLK_0                       @[ ,2+50500],
                                    CTLE_ADP_RST_0                  @[ ,4+50500],

//                 _MUX_360_248
                                    TEST_STATUS_0[6]                @[ , 50+116+49602],
                                    TEST_STATUS_0[7]                @[ , 48+116+49602],
                                    TEST_STATUS_0[8]                @[ , 46+116+49602],
                                    TEST_STATUS_0[9]                @[ , 44+116+49602],
                                    TEST_STATUS_0[10]               @[ , 42+116+49602],
                                    TEST_STATUS_0[11]               @[ , 40+116+49602],
                                    TEST_STATUS_0[12]               @[ , 38+116+49602],
                                    TEST_STATUS_0[13]               @[ , 36+116+49602],
                                    TEST_STATUS_0[14]               @[ , 34+116+49602],
                                    TEST_STATUS_0[15]               @[ , 32+116+49602],
                                    TEST_STATUS_0[16]               @[ , 30+116+49602],
                                    TEST_STATUS_0[17]               @[ , 28+116+49602],
                                    TEST_STATUS_0[18]               @[ , 26+116+49602],
                                    TEST_STATUS_0[19]               @[ , 24+116+49602],
                                    TX_RXDET_STATUS_0               @[ , 22+116+49602],
                                    CA_ALIGN_RX[0]                  @[ , 20+116+49602],
                                    CA_ALIGN_TX[0]                  @[ , 18+116+49602],
                                    TEST_SO2                        @[ , 16+116+49602],
                                    TEST_SO3                        @[ , 14+116+49602],
                                    TEST_SO6                        @[ , 12+116+49602],
                                    TEST_SO8                        @[ , 10+116+49602],
                                    TEST_SO9                        @[ , 8 +116+49602],
                                    FOR_PMA_TEST_SO_CH0[0]          @[ , 6 +116+49602],
                                    FOR_PMA_TEST_SO_CH0[1]          @[ , 4 +116+49602],
//SRB_360_246
                                    TX_PMA_RST_0                    @[ ,4  +49562+80],
                                    
                                    PCS_CB_RST_0                    @[ ,6  +49298],
//                 _MUX_360_218
                                    CFG_READY_1                     @[ , 46+116+43606],
                                    CFG_RDATA_1[0]                  @[ , 44+116+43606],
                                    CFG_RDATA_1[1]                  @[ , 42+116+43606],
                                    CFG_RDATA_1[2]                  @[ , 40+116+43606],
                                    CFG_RDATA_1[3]                  @[ , 38+116+43606],
                                    CFG_RDATA_1[4]                  @[ , 36+116+43606],
                                    CFG_RDATA_1[5]                  @[ , 34+116+43606],
                                    CFG_RDATA_1[6]                  @[ , 32+116+43606],
                                    CFG_RDATA_1[7]                  @[ , 30+116+43606],
                                    CFG_INT_1                       @[ , 28+116+43606],
                                    PCS_RX_MCB_STATUS[1]            @[ , 26+116+43606],
                                    PCS_LSM_SYNCED[1]               @[ , 24+116+43606],
                                    RDATA_1[0]                      @[ , 22+116+43606],
                                    RDATA_1[1]                      @[ , 20+116+43606],
                                    RDATA_1[2]                      @[ , 18+116+43606],
                                    RDATA_1[3]                      @[ , 16+116+43606],
                                    RDATA_1[4]                      @[ , 14+116+43606],
                                    RDATA_1[5]                      @[ , 12+116+43606],
                                    RDATA_1[6]                      @[ , 10+116+43606],
                                    RDATA_1[7]                      @[ , 8 +116+43606],
                                    RDATA_1[8]                      @[ , 6 +116+43606],
                                    RDATA_1[9]                      @[ , 4 +116+43606],
                                    RDATA_1[10]                     @[ , 2 +116+43606],
                                    RDATA_1[11]                     @[ , 0 +116+43606],
//SRB_360_216
                                    TDATA_1[24]                     @[ ,80+43587],
                                    TDATA_1[23]                     @[ ,78+43587],
                                    TDATA_1[22]                     @[ ,76+43587],
                                    TDATA_1[21]                     @[ ,74+43587],
                                    TDATA_1[20]                     @[ ,72+43587],
                                    TDATA_1[19]                     @[ ,70+43587],
                                    TDATA_1[18]                     @[ ,68+43587],
                                    TDATA_1[17]                     @[ ,66+43587],
                                    TDATA_1[16]                     @[ ,64+43587],
                                    TDATA_1[15]                     @[ ,62+43587],
                                    TDATA_1[14]                     @[ ,60+43587],
                                    TDATA_1[13]                     @[ ,58+43587],
                                    TDATA_1[12]                     @[ ,56+43587],
                                    TDATA_1[11]                     @[ ,54+43587],
                                    TDATA_1[10]                     @[ ,52+43587],
                                    TDATA_1[9 ]                     @[ ,50+43587],
                                    TDATA_1[8 ]                     @[ ,48+43587],
                                    TDATA_1[7 ]                     @[ ,46+43587],
                                    TDATA_1[6]                      @[ ,44+43587],
                                    TDATA_1[5]                      @[ ,42+43587],
                                    TDATA_1[4]                      @[ ,40+43587],
                                    TDATA_1[3]                      @[ ,38+43587],
                                    TDATA_1[2]                      @[ ,36+43587],
                                    TDATA_1[1]                      @[ ,34+43587],
                                    TDATA_1[26]                     @[ ,32+43587],
                                    PCS_RX_RST_1                    @[ ,30+43587],
                                    RCLK2_1_FR_CORE                 @[ ,28+43587],
                                    
                                    TDATA_1[0]                      @[ ,14+43434],
                                    CFG_WDATA_1[7]                  @[ ,12+43434],
                                    CFG_WDATA_1[6]                  @[ ,10+43434],
                                    CFG_WDATA_1[5]                  @[ ,8 +43434],
                                    CFG_WDATA_1[4]                  @[ ,6 +43434],
                                    CFG_WDATA_1[3]                  @[ ,4 +43434],
                                    
                                    CFG_WDATA_1[2]                  @[ ,40+43372],
                                    CFG_WDATA_1[1]                  @[ ,38+43372],
                                    CFG_WDATA_1[0]                  @[ ,36+43372],
                                    CFG_ADDR_1[11]                  @[ ,34+43372],
                                    CFG_ADDR_1[10]                  @[ ,32+43372],
                                    CFG_ADDR_1[9]                   @[ ,30+43372],
                                    
                                    CFG_ADDR_1[8]                   @[ ,52+43324],
                                    CFG_ADDR_1[7]                   @[ ,50+43324],
                                    CFG_ADDR_1[6]                   @[ ,48+43324],
                                    CFG_ADDR_1[5]                   @[ ,46+43324],
                                    CFG_ADDR_1[4]                   @[ ,44+43324],
                                    CFG_ADDR_1[3]                   @[ ,42+43324],
                                    
                                    CFG_ADDR_1[2]                   @[ ,12+43328],
                                    CFG_ADDR_1[1]                   @[ ,10+43328],
                                    CFG_ADDR_1[0]                   @[ ,8 +43328],
                                    CFG_WRITE_1                     @[ ,6 +43328],
                                    CFG_ENABLE_1                    @[ ,4 +43328],
                                    CFG_PSEL_1                      @[ ,2 +43328],
                                    
                                    TDATA_1[25]                     @[ ,6 +43300],
                                    PCS_TX_RST_1                    @[ ,4 +43300],
                                    RX1_CLK_FR_CORE                 @[ ,2 +43300],
//                 _MUX_360_212
                                    RDATA_1[12]                     @[ , 50+116+42402],
                                    RDATA_1[13]                     @[ , 48+116+42402],
                                    RDATA_1[14]                     @[ , 46+116+42402],
                                    RDATA_1[15]                     @[ , 44+116+42402],
                                    RDATA_1[16]                     @[ , 42+116+42402],
                                    RDATA_1[17]                     @[ , 40+116+42402],
                                    RDATA_1[18]                     @[ , 38+116+42402],
                                    RDATA_1[19]                     @[ , 36+116+42402],
                                    RDATA_1[20]                     @[ , 34+116+42402],
                                    RDATA_1[21]                     @[ , 32+116+42402],
                                    RDATA_1[22]                     @[ , 30+116+42402],
                                    RDATA_1[23]                     @[ , 28+116+42402],
                                    RDATA_1[24]                     @[ , 26+116+42402],
                                    RDATA_1[25]                     @[ , 24+116+42402],
                                    RDATA_1[26]                     @[ , 22+116+42402],
                                    RDATA_1[27]                     @[ , 20+116+42402],
                                    RDATA_1[28]                     @[ , 18+116+42402],
                                    RDATA_1[29]                     @[ , 16+116+42402],
                                    RDATA_1[30]                     @[ , 14+116+42402],
                                    RDATA_1[31]                     @[ , 12+116+42402],
                                    RDATA_1[32]                     @[ , 10+116+42402],
                                    RDATA_1[33]                     @[ , 8 +116+42402],
                                    RDATA_1[34]                     @[ , 6 +116+42402],
                                    RDATA_1[35]                     @[ , 4 +116+42402],
//SRB_360_210
//                                    PCS_WORD_ALIGN_EN[1]            @[ ,58+45950],
                                    TX_LANE_PD_DRIVER_1             @[ ,80+42389],
                                    TX_LANE_PD_PISO_1               @[ ,78+42389],
                                    TX_LANE_PD_CLKPATH_1            @[ ,76+42389],
                                    TX_MARGIN_1[2]                  @[ ,74+42389],
                                    TX_MARGIN_1[1]                  @[ ,72+42389],
                                    TX_MARGIN_1[0]                  @[ ,70+42389],
                                    TX_BUSWIDTH_1[2]                @[ ,68+42389],
                                    TX_BUSWIDTH_1[1]                @[ ,66+42389],
                                    TX_BUSWIDTH_1[0]                @[ ,64+42389],
                                    TX_RATE_1[2]                    @[ ,62+42389],
                                    TX_RATE_1[1]                    @[ ,60+42389],
                                    TX_RATE_1[0]                    @[ ,58+42389],
                                    TX_RXDET_REQ_1                  @[ ,56+42389],
                                    TX_SWING_1                      @[ ,54+42389],
                                    TX_BEACON_EN_1                  @[ ,52+42389],
                                    TX_LS_DATA_1                    @[ ,50+42389],
                                    TX_DEEMP_1[1]                   @[ ,48+42389],
                                    TX_DEEMP_1[0]                   @[ ,46+42389],
                                    RX_LANE_PD_1                    @[ ,44+42389],
                                    LANE_PD_1                       @[ ,42+42389],
                                    PMA_FAREND_PLOOP[1]             @[ ,40+42389],
                                    PMA_NEAREND_SLOOP[1]            @[ ,38+42389],
                                    PMA_NEAREND_PLOOP[1]            @[ ,36+42389],
                                    PCS_FAREND_LOOP[1]              @[ ,34+42389],
                                    RX_RATE_1[1]                    @[ ,32+42389],
                                    CFG_RST_1                       @[ ,30+42389],
                                    TCLK2_1_FR_CORE                 @[ ,28+42389],
                                    
                                    PCS_NEAREND_LOOP[1]             @[ ,40+42208],
                                    PCS_MCB_EXT_EN[1]               @[ ,38+42208],
                                    CEB_ADETECT_EN[1]               @[ ,36+42208],
                                    RX_POLARITY_INVERT[1]           @[ ,34+42208],
                                    PCS_WORD_ALIGN_EN[1]            @[ ,32+42208],
                                    TDATA_1[45]                     @[ ,30+42208],
                                    
                                    TDATA_1[44]                     @[ ,12+42200],
                                    TDATA_1[43]                     @[ ,10+42200],
                                    TDATA_1[42]                     @[ , 8+42200],
                                    TDATA_1[41]                     @[ , 6+42200],
                                    TDATA_1[40]                     @[ , 4+42200],
                                    TDATA_1[39]                     @[ , 2+42200],
                                    
                                    TDATA_1[38]                     @[ ,14+42162],
                                    TDATA_1[37]                     @[ ,12+42162],
                                    TDATA_1[36]                     @[ ,10+42162],
                                    TDATA_1[35]                     @[ ,8 +42162],
                                    TDATA_1[34]                     @[ ,6 +42162],
                                    TDATA_1[33]                     @[ ,4 +42162],
                                    
                                    TDATA_1[32]                     @[ ,26+42114],
                                    TDATA_1[31]                     @[ ,24+42114],
                                    TDATA_1[30]                     @[ ,22+42114],
                                    TDATA_1[29]                     @[ ,20+42114],
                                    TDATA_1[28]                     @[ ,18+42114],
                                    TDATA_1[27]                     @[ ,16+42114],
                                    
                                    RX_RATE_1[0]                    @[ ,8 +42098],
                                    LANE_RST_1                      @[ ,6 +42098],
                                    TX1_CLK_FR_CORE                 @[ ,4 +42098],
//                 _MUX_360_206
                                    RDATA_1[36]                     @[ , 44+116+41208],
                                    RDATA_1[37]                     @[ , 42+116+41208],
                                    RDATA_1[38]                     @[ , 40+116+41208],
                                    RDATA_1[39]                     @[ , 38+116+41208],
                                    RDATA_1[40]                     @[ , 36+116+41208],
                                    RDATA_1[41]                     @[ , 34+116+41208],
                                    RDATA_1[42]                     @[ , 32+116+41208],
                                    RDATA_1[43]                     @[ , 30+116+41208],
                                    RDATA_1[44]                     @[ , 28+116+41208],
                                    RDATA_1[45]                     @[ , 26+116+41208],
                                    RDATA_1[46]                     @[ , 24+116+41208],
                                    RCLK2FABRIC[1]                  @[ , 22+116+41208],
                                    TCLK2FABRIC[1]                  @[ , 20+116+41208],
                                    RX_SIGDET_STATUS_1              @[ , 22+116+41204],
                                    RX_SATA_COMINIT_1               @[ , 20+116+41204],
                                    RX_SATA_COMWAKE_1               @[ , 18+116+41204],
                                    RX_LS_DATA_1                    @[ , 16+116+41204],
                                    RX_READY_1                      @[ , 14+116+41204],
                                    TEST_STATUS_1[0]                @[ , 12+116+41204],
                                    TEST_STATUS_1[1]                @[ , 10+116+41204],
                                    TEST_STATUS_1[2]                @[ , 8 +116+41204],
                                    TEST_STATUS_1[3]                @[ , 6 +116+41204],
                                    TEST_STATUS_1[4]                @[ , 4 +116+41204],
                                    TEST_STATUS_1[5]                @[ , 2 +116+41204],
//SRB_360_204
                                    RXGEAR_SLIP_1                   @[ ,80+41187],
                                    TEST_MODE_N                     @[ ,78+41187],
                                    TEST_SE_N                       @[ ,76+41187],
                                    FOR_PMA_TEST_SI_CH1[1]          @[ ,74+41187],
                                    FOR_PMA_TEST_SI_CH1[0]          @[ ,72+41187],
                                    TEST_SI13                       @[ ,70+41187],
                                    TEST_SI12                       @[ ,68+41187],
                                    TEST_SI11                       @[ ,66+41187],
                                    TEST_SI10                       @[ ,64+41187],
                                    TEST_SI7                        @[ ,62+41187],
                                    CIM_START_ALIGN_TX1             @[ ,60+41187],
                                    RX_PMA_RST_1                    @[ ,58+41187],
                                    
                                    CIM_START_ALIGN_RX1             @[ ,12+41036],
                                    CIM_DYN_DLY_SEL_TX1             @[ ,10+41036],
                                    CIM_DYN_DLY_SEL_RX1             @[ ,8 +41036],
                                    CIM_CLK_ALIGNER_TX1[7]          @[ ,6 +41036],
                                    CIM_CLK_ALIGNER_TX1[6]          @[ ,4 +41036],
                                    CIM_CLK_ALIGNER_TX1[5]          @[ ,2 +41036],
                                    CIM_CLK_ALIGNER_TX1[4]          @[ ,12+41000],
                                    CIM_CLK_ALIGNER_TX1[3]          @[ ,10+41000],
                                    CIM_CLK_ALIGNER_TX1[2]          @[ ,8 +41000],
                                    CIM_CLK_ALIGNER_TX1[1]          @[ ,6 +41000],
                                    CIM_CLK_ALIGNER_TX1[0]          @[ ,4 +41000],
                                    CIM_CLK_ALIGNER_RX1[7]          @[ ,2 +41000],
                                    
                                    CIM_CLK_ALIGNER_RX1[6]          @[ ,12+40964],
                                    CIM_CLK_ALIGNER_RX1[5]          @[ ,10+40964],
                                    CIM_CLK_ALIGNER_RX1[4]          @[ ,8 +40964],
                                    CIM_CLK_ALIGNER_RX1[3]          @[ ,6 +40964],
                                    CIM_CLK_ALIGNER_RX1[2]          @[ ,4 +40964],
                                    CIM_CLK_ALIGNER_RX1[1]          @[ ,2 +40964],
                                    
                                    CIM_CLK_ALIGNER_RX1[0]          @[ ,12+40928],
                                    RX_HIGHZ_1                      @[ ,10+40928],
                                    RX_BUSWIDTH_1[2]                @[ ,8 +40928],
                                    RX_BUSWIDTH_1[1]                @[ ,6 +40928],
                                    RX_BUSWIDTH_1[0]                @[ ,4 +40928],
                                    RX_RATE_1[2]                    @[ ,2 +40928],
                                    
                                    CTLE_ADP_RST_1                  @[ ,4 +40900],
                                    CFG_CLK_1                       @[ ,2 +40900],
//                 _MUX_360_200
                                    TEST_STATUS_1[6]                @[ ,48+116+40004],
                                    TEST_STATUS_1[7]                @[ ,46+116+40004],
                                    TEST_STATUS_1[8]                @[ ,44+116+40004],
                                    TEST_STATUS_1[9]                @[ ,42+116+40004],
                                    TEST_STATUS_1[10]               @[ ,40+116+40004],
                                    TEST_STATUS_1[11]               @[ ,38+116+40004],
                                    TEST_STATUS_1[12]               @[ ,36+116+40004],
                                    TEST_STATUS_1[13]               @[ ,34+116+40004],
                                    TEST_STATUS_1[14]               @[ ,32+116+40004],
                                    TEST_STATUS_1[15]               @[ ,30+116+40004],
                                    TEST_STATUS_1[16]               @[ ,28+116+40004],
                                    TEST_STATUS_1[17]               @[ ,26+116+40004],
                                    TEST_STATUS_1[18]               @[ ,24+116+40004],
                                    TEST_STATUS_1[19]               @[ ,22+116+40004],
                                    TX_RXDET_STATUS_1               @[ ,20+116+40004],
                                    CA_ALIGN_RX[1]                  @[ ,18+116+40004],
                                    CA_ALIGN_TX[1]                  @[ ,16+116+40004],
                                    TEST_SO7                        @[ ,14+116+40004],
                                    TEST_SO10                       @[ ,12+116+40004],
                                    TEST_SO11                       @[ ,10+116+40004],
                                    TEST_SO12                       @[ ,8 +116+40004],
                                    TEST_SO13                       @[ ,6 +116+40004],
                                    FOR_PMA_TEST_SO_CH1[0]          @[ ,4 +116+40004],
                                    FOR_PMA_TEST_SO_CH1[1]          @[ ,2 +116+40004],
//SRB_360_198
                                    TX_PMA_RST_1                    @[ ,2 +39960+90],
                                    
                                    HSST_RST                        @[ ,0 +39704],
//SRB_360_192
                                    TEST_RSTN                       @[ ,2 +38850],
                                    
                                    PCS_CB_RST_1                    @[ ,4 +38500],
//SRB_360_174
                                    FOR_PMA_TEST_SI_PLL0            @[ ,80+35187],
                                    TEST_SI1                        @[ ,78+35187],
                                    RATE_CHANGE_TCLK_ON_0           @[ ,76+35187],
                                    LANE_SYNC_0                     @[ ,74+35187],
                                    PLLPOWERDOWN_0                  @[ ,72+35187],
                                    RESCAL_I_CODE_I_0[5]            @[ ,70+35187],
                                    RESCAL_I_CODE_I_0[4]            @[ ,68+35187],
                                    RESCAL_I_CODE_I_0[3]            @[ ,66+35187],
                                    RESCAL_I_CODE_I_0[2]            @[ ,64+35187],
                                    RESCAL_I_CODE_I_0[1]            @[ ,62+35187],
                                    CFG_RST_PLL_0                   @[ ,60+35187],
                                    PLL_REF_CLK_0                   @[ ,58+35187],
                                    
                                    RESCAL_I_CODE_I_0[0]            @[ ,40+35008],
                                    CFG_WDATA_PLL_0[7]              @[ ,38+35008],
                                    CFG_WDATA_PLL_0[6]              @[ ,36+35008],
                                    CFG_WDATA_PLL_0[5]              @[ ,34+35008],
                                    CFG_WDATA_PLL_0[4]              @[ ,32+35008],
                                    CFG_WDATA_PLL_0[3]              @[ ,30+35008],
                                    
                                    CFG_WDATA_PLL_0[2]              @[ ,40+34972],
                                    CFG_WDATA_PLL_0[1]              @[ ,38+34972],
                                    CFG_WDATA_PLL_0[0]              @[ ,36+34972],
                                    CFG_ADDR_PLL_0[11]              @[ ,34+34972],
                                    CFG_ADDR_PLL_0[10]              @[ ,32+34972],
                                    CFG_ADDR_PLL_0[9]               @[ ,30+34972],
                                    
                                    CFG_ADDR_PLL_0[8]               @[ ,40+34936],
                                    CFG_ADDR_PLL_0[7]               @[ ,38+34936],
                                    CFG_ADDR_PLL_0[6]               @[ ,36+34936],
                                    CFG_ADDR_PLL_0[5]               @[ ,34+34936],
                                    CFG_ADDR_PLL_0[4]               @[ ,32+34936],
                                    CFG_ADDR_PLL_0[3]               @[ ,30+34936],
                                    
                                    CFG_ADDR_PLL_0[2]               @[ ,40+34900],
                                    CFG_ADDR_PLL_0[1]               @[ ,38+34900],
                                    CFG_ADDR_PLL_0[0]               @[ ,36+34900],
                                    CFG_WRITE_PLL_0                 @[ ,34+34900],
                                    CFG_ENABLE_PLL_0                @[ ,32+34900],
                                    CFG_PSEL_PLL_0                  @[ ,30+34900],
                                    
                                    RESCAL_RST_I_0                  @[ ,2 +34902],
                                    CFG_CLK_PLL_0                   @[ ,0 +34902],
//                 _MUX_360_170
                                    CFG_READY_PLL_0                 @[ , 24+116+34028],
                                    CFG_RDATA_PLL_0[0]              @[ , 22+116+34028],
                                    CFG_RDATA_PLL_0[1]              @[ , 20+116+34028],
                                    CFG_RDATA_PLL_0[2]              @[ , 18+116+34028],
                                    CFG_RDATA_PLL_0[3]              @[ , 16+116+34028],
                                    CFG_RDATA_PLL_0[4]              @[ , 14+116+34028],
                                    CFG_RDATA_PLL_0[5]              @[ , 12+116+34028],
                                    CFG_RDATA_PLL_0[6]              @[ , 10+116+34028],
                                    CFG_RDATA_PLL_0[7]              @[ , 8 +116+34028],
                                    CFG_INT_PLL_0                   @[ , 6 +116+34028],
                                    REFCK2CORE_0                    @[ , 4 +116+34028],
                                    PLL_READY_0                     @[ , 2 +116+34028],
                                    TEST_SO1                        @[ , 0 +116+34028],
                                    FOR_PMA_TEST_SO_PLL0            @[ , 16+116+34010],
                                    RESCAL_I_CODE_O_0[0]            @[ , 14+116+34010],
                                    RESCAL_I_CODE_O_0[1]            @[ , 12+116+34010],
                                    RESCAL_I_CODE_O_0[2]            @[ , 10+116+34010],
                                    RESCAL_I_CODE_O_0[3]            @[ , 8 +116+34010],
                                    RESCAL_I_CODE_O_0[4]            @[ , 6 +116+34010],
                                    RESCAL_I_CODE_O_0[5]            @[ , 4 +116+34010],
//SRB_360_168
                                    PLL_LOCKDET_RST_I_0             @[ ,18+34040],
                                    
                                    PLL_RST_0                       @[ ,16+33688],
//SRB_360_144
                                    FOR_PMA_TEST_SI_PLL1            @[ ,80+29187],
                                    TEST_SI0                        @[ ,78+29187],
                                    RATE_CHANGE_TCLK_ON_1           @[ ,76+29187],
                                    LANE_SYNC_1                     @[ ,74+29187],
                                    PLLPOWERDOWN_1                  @[ ,72+29187],
                                    RESCAL_I_CODE_I_1[5]            @[ ,70+29187],
                                    RESCAL_I_CODE_I_1[4]            @[ ,68+29187],
                                    RESCAL_I_CODE_I_1[3]            @[ ,66+29187],
                                    RESCAL_I_CODE_I_1[2]            @[ ,64+29187],
                                    RESCAL_I_CODE_I_1[1]            @[ ,62+29187],
                                    CFG_RST_PLL_1                   @[ ,60+29187],
                                    PLL_REF_CLK_1                   @[ ,58+29187],
                                    
                                    RESCAL_I_CODE_I_1[0]            @[ ,12+29036],
                                    CFG_WDATA_PLL_1[7]              @[ ,10+29036],
                                    CFG_WDATA_PLL_1[6]              @[ ,8 +29036],
                                    CFG_WDATA_PLL_1[5]              @[ ,6 +29036],
                                    CFG_WDATA_PLL_1[4]              @[ ,4 +29036],
                                    CFG_WDATA_PLL_1[3]              @[ ,2 +29036],
                                    
                                    CFG_WDATA_PLL_1[2]              @[ ,12+29000],
                                    CFG_WDATA_PLL_1[1]              @[ ,10+29000],
                                    CFG_WDATA_PLL_1[0]              @[ ,8 +29000],
                                    CFG_ADDR_PLL_1[11]              @[ ,6 +29000],
                                    CFG_ADDR_PLL_1[10]              @[ ,4 +29000],
                                    CFG_ADDR_PLL_1[9]               @[ ,2 +29000],
                                    
                                    CFG_ADDR_PLL_1[8]               @[ ,20+28956],
                                    CFG_ADDR_PLL_1[7]               @[ ,18+28956],
                                    CFG_ADDR_PLL_1[6]               @[ ,16+28956],
                                    CFG_ADDR_PLL_1[5]               @[ ,14+28956],
                                    CFG_ADDR_PLL_1[4]               @[ ,12+28956],
                                    CFG_ADDR_PLL_1[3]               @[ ,10+28956],
                                    
                                    CFG_ADDR_PLL_1[2]               @[ ,12+28928],
                                    CFG_ADDR_PLL_1[1]               @[ ,10+28928],
                                    CFG_ADDR_PLL_1[0]               @[ ,8 +28928],
                                    CFG_WRITE_PLL_1                 @[ ,6 +28928],
                                    CFG_ENABLE_PLL_1                @[ ,4 +28928],
                                    CFG_PSEL_PLL_1                  @[ ,2 +28928],
                                    
                                    CFG_CLK_PLL_1                   @[ ,2 +28900],
                                    RESCAL_RST_I_1                  @[ ,4 +28900],
 //                 _MUX_360_140
                                    CFG_READY_PLL_1                 @[ , 36+116+28016],
                                    CFG_RDATA_PLL_1[0]              @[ , 34+116+28016],
                                    CFG_RDATA_PLL_1[1]              @[ , 32+116+28016],
                                    CFG_RDATA_PLL_1[2]              @[ , 30+116+28016],
                                    CFG_RDATA_PLL_1[3]              @[ , 28+116+28016],
                                    CFG_RDATA_PLL_1[4]              @[ , 26+116+28016],
                                    CFG_RDATA_PLL_1[5]              @[ , 24+116+28016],
                                    CFG_RDATA_PLL_1[6]              @[ , 22+116+28016],
                                    CFG_RDATA_PLL_1[7]              @[ , 20+116+28016],
                                    CFG_INT_PLL_1                   @[ , 18+116+28016],
                                    REFCK2CORE_1                    @[ , 16+116+28016],
                                    PLL_READY_1                     @[ , 14+116+28016],
                                    TEST_SO0                        @[ , 12+116+28016],
                                    FOR_PMA_TEST_SO_PLL1            @[ , 10+116+28016],
                                    RESCAL_I_CODE_O_1[0]            @[ , 12+116+28012],
                                    RESCAL_I_CODE_O_1[1]            @[ , 10+116+28012],
                                    RESCAL_I_CODE_O_1[2]            @[ , 8 +116+28012],
                                    RESCAL_I_CODE_O_1[3]            @[ , 6 +116+28012],
                                    RESCAL_I_CODE_O_1[4]            @[ , 4 +116+28012],
                                    RESCAL_I_CODE_O_1[5]            @[ , 2 +116+28012],

//SRB_360_138
                                    PLL_LOCKDET_RST_I_1             @[ ,4  +27900+150],
                                    
                                    PLL_RST_1                       @[ ,2  +27702],
//                 _MUX_360_116
                                    CFG_READY_2                     @[ , 48+116+23204],
                                    CFG_RDATA_2[0]                  @[ , 46+116+23204],
                                    CFG_RDATA_2[1]                  @[ , 44+116+23204],
                                    CFG_RDATA_2[2]                  @[ , 42+116+23204],
                                    CFG_RDATA_2[3]                  @[ , 40+116+23204],
                                    CFG_RDATA_2[4]                  @[ , 38+116+23204],
                                    CFG_RDATA_2[5]                  @[ , 36+116+23204],
                                    CFG_RDATA_2[6]                  @[ , 34+116+23204],
                                    CFG_RDATA_2[7]                  @[ , 32+116+23204],
                                    CFG_INT_2                       @[ , 30+116+23204],
                                    PCS_RX_MCB_STATUS[2]            @[ , 28+116+23204],
                                    PCS_LSM_SYNCED[2]               @[ , 26+116+23204],
                                    RDATA_2[0]                      @[ , 24+116+23204],
                                    RDATA_2[1]                      @[ , 22+116+23204],
                                    RDATA_2[2]                      @[ , 20+116+23204],
                                    RDATA_2[3]                      @[ , 18+116+23204],
                                    RDATA_2[4]                      @[ , 16+116+23204],
                                    RDATA_2[5]                      @[ , 14+116+23204],
                                    RDATA_2[6]                      @[ , 12+116+23204],
                                    RDATA_2[7]                      @[ , 10+116+23204],
                                    RDATA_2[8]                      @[ , 8 +116+23204],
                                    RDATA_2[9]                      @[ , 6 +116+23204],
                                    RDATA_2[10]                     @[ , 4 +116+23204],
                                    RDATA_2[11]                     @[ , 2 +116+23204],
//SRB_360_114
                                    TDATA_2[24]                     @[ ,80+23187],
                                    TDATA_2[23]                     @[ ,78+23187],
                                    TDATA_2[22]                     @[ ,76+23187],
                                    TDATA_2[21]                     @[ ,74+23187],
                                    TDATA_2[20]                     @[ ,72+23187],
                                    TDATA_2[19]                     @[ ,70+23187],
                                    TDATA_2[18]                     @[ ,68+23187],
                                    TDATA_2[17]                     @[ ,66+23187],
                                    TDATA_2[16]                     @[ ,64+23187],
                                    TDATA_2[15]                     @[ ,62+23187],
                                    TDATA_2[14]                     @[ ,60+23187],
                                    TDATA_2[13]                     @[ ,58+23187],
                                    TDATA_2[12]                     @[ ,56+23187],
                                    TDATA_2[11]                     @[ ,54+23187],
                                    TDATA_2[10]                     @[ ,52+23187],
                                    TDATA_2[9]                      @[ ,50+23187],
                                    TDATA_2[8]                      @[ ,48+23187],
                                    TDATA_2[7]                      @[ ,46+23187],
                                    TDATA_2[6]                      @[ ,44+23187],
                                    TDATA_2[5]                      @[ ,42+23187],
                                    TDATA_2[4]                      @[ ,40+23187],
                                    TDATA_2[3]                      @[ ,38+23187],
                                    TDATA_2[2]                      @[ ,36+23187],
                                    TDATA_2[1]                      @[ ,34+23187],
                                    TDATA_2[26]                     @[ ,32+23187],
                                    PCS_RX_RST_2                    @[ ,30+23187],
                                    RCLK2_2_FR_CORE                 @[ ,28+23187],
                                    
                                    TDATA_2[0]                      @[ ,12+22990+46],
                                    CFG_WDATA_2[7]                  @[ ,10+22990+46],
                                    CFG_WDATA_2[6]                  @[ ,8 +22990+46],
                                    CFG_WDATA_2[5]                  @[ ,6 +22990+46],
                                    CFG_WDATA_2[4]                  @[ ,4 +22990+46],
                                    CFG_WDATA_2[3]                  @[ ,2 +22990+46],
                                    
                                    CFG_WDATA_2[2]                  @[ ,12+23000],
                                    CFG_WDATA_2[1]                  @[ ,10+23000],
                                    CFG_WDATA_2[0]                  @[ ,8 +23000],
                                    CFG_ADDR_2[11]                  @[ ,6 +23000],
                                    CFG_ADDR_2[10]                  @[ ,4 +23000],
                                    CFG_ADDR_2[9]                   @[ ,2 +23000],
                                    
                                    CFG_ADDR_2[8]                   @[ ,12+22964],
                                    CFG_ADDR_2[7]                   @[ ,10+22964],
                                    CFG_ADDR_2[6]                   @[ ,8 +22964],
                                    CFG_ADDR_2[5]                   @[ ,6 +22964],
                                    CFG_ADDR_2[4]                   @[ ,4 +22964],
                                    CFG_ADDR_2[3]                   @[ ,2 +22964],
                                    
                                    CFG_ADDR_2[2]                   @[ ,12+22894+34],
                                    CFG_ADDR_2[1]                   @[ ,10+22894+34],
                                    CFG_ADDR_2[0]                   @[ ,8 +22894+34],
                                    CFG_WRITE_2                     @[ ,6 +22894+34],
                                    CFG_ENABLE_2                    @[ ,4 +22894+34],
                                    CFG_PSEL_2                      @[ ,2 +22894+34],
                                    
                                    TDATA_2[25]                     @[ ,6 +22900],
                                    PCS_TX_RST_2                    @[ ,4 +22900],
                                    RX2_CLK_FR_CORE                 @[ ,2 +22900],
//                 _MUX_360_110
                                    RDATA_2[12]                     @[ ,48+116+22004],
                                    RDATA_2[13]                     @[ ,46+116+22004],
                                    RDATA_2[14]                     @[ ,44+116+22004],
                                    RDATA_2[15]                     @[ ,42+116+22004],
                                    RDATA_2[16]                     @[ ,40+116+22004],
                                    RDATA_2[17]                     @[ ,38+116+22004],
                                    RDATA_2[18]                     @[ ,36+116+22004],
                                    RDATA_2[19]                     @[ ,34+116+22004],
                                    RDATA_2[20]                     @[ ,32+116+22004],
                                    RDATA_2[21]                     @[ ,30+116+22004],
                                    RDATA_2[22]                     @[ ,28+116+22004],
                                    RDATA_2[23]                     @[ ,26+116+22004],
                                    RDATA_2[24]                     @[ ,24+116+22004],
                                    RDATA_2[25]                     @[ ,22+116+22004],
                                    RDATA_2[26]                     @[ ,20+116+22004],
                                    RDATA_2[27]                     @[ ,18+116+22004],
                                    RDATA_2[28]                     @[ ,16+116+22004],
                                    RDATA_2[29]                     @[ ,14+116+22004],
                                    RDATA_2[30]                     @[ ,12+116+22004],
                                    RDATA_2[31]                     @[ ,10+116+22004],
                                    RDATA_2[32]                     @[ ,8 +116+22004],
                                    RDATA_2[33]                     @[ ,6 +116+22004],
                                    RDATA_2[34]                     @[ ,4 +116+22004],
                                    RDATA_2[35]                     @[ ,2 +116+22004],
//SRB_360_108
                                    TX_LANE_PD_DRIVER_2             @[ ,80+21987],
                                    TX_LANE_PD_PISO_2               @[ ,78+21987],
                                    TX_LANE_PD_CLKPATH_2            @[ ,76+21987],
                                    TX_MARGIN_2[2]                  @[ ,74+21987],
                                    TX_MARGIN_2[1]                  @[ ,72+21987],
                                    TX_MARGIN_2[0]                  @[ ,70+21987],
                                    TX_BUSWIDTH_2[2]                @[ ,68+21987],
                                    TX_BUSWIDTH_2[1]                @[ ,66+21987],
                                    TX_BUSWIDTH_2[0]                @[ ,64+21987],
                                    TX_RATE_2[2]                    @[ ,62+21987],
                                    TX_RATE_2[1]                    @[ ,60+21987],
                                    TX_RATE_2[0]                    @[ ,58+21987],
                                    TX_RXDET_REQ_2                  @[ ,56+21987],
                                    TX_SWING_2                      @[ ,54+21987],
                                    TX_BEACON_EN_2                  @[ ,52+21987],
                                    TX_LS_DATA_2                    @[ ,50+21987],
                                    TX_DEEMP_2[1]                   @[ ,48+21987],
                                    TX_DEEMP_2[0]                   @[ ,46+21987],
                                    RX_LANE_PD_2                    @[ ,44+21987],
                                    LANE_PD_2                       @[ ,42+21987],
                                    PMA_FAREND_PLOOP[2]             @[ ,40+21987],
                                    PMA_NEAREND_SLOOP[2]            @[ ,38+21987],
                                    PMA_NEAREND_PLOOP[2]            @[ ,36+21987],
                                    PCS_FAREND_LOOP[2]              @[ ,34+21987],
                                    RX_RATE_2[1]                    @[ ,32+21987],
                                    CFG_RST_2                       @[ ,30+21987],
                                    TCLK2_2_FR_CORE                 @[ ,28+21987],
                                    
                                    PCS_NEAREND_LOOP[2]             @[ ,12+21836],
                                    PCS_MCB_EXT_EN[2]               @[ ,10+21836],
                                    CEB_ADETECT_EN[2]               @[ ,8 +21836],
                                    RX_POLARITY_INVERT[2]           @[ ,6 +21836],
                                    PCS_WORD_ALIGN_EN[2]            @[ ,4 +21836],
                                    TDATA_2[45]                     @[ ,2 +21836],
                                    
                                    TDATA_2[44]                     @[ ,12+21800],
                                    TDATA_2[43]                     @[ ,10+21800],
                                    TDATA_2[42]                     @[ ,8 +21800],
                                    TDATA_2[41]                     @[ ,6 +21800],
                                    TDATA_2[40]                     @[ ,4 +21800],
                                    TDATA_2[39]                     @[ ,2 +21800],
                                    
                                    TDATA_2[38]                     @[ ,12+21764],
                                    TDATA_2[37]                     @[ ,10+21764],
                                    TDATA_2[36]                     @[ ,8 +21764],
                                    TDATA_2[35]                     @[ ,6 +21764],
                                    TDATA_2[34]                     @[ ,4 +21764],
                                    TDATA_2[33]                     @[ ,2 +21764],
                                    
                                    TDATA_2[32]                     @[ ,12+21728],
                                    TDATA_2[31]                     @[ ,10+21728],
                                    TDATA_2[30]                     @[ ,8 +21728],
                                    TDATA_2[29]                     @[ ,6 +21728],
                                    TDATA_2[28]                     @[ ,4 +21728],
                                    TDATA_2[27]                     @[ ,2 +21728],
                                    
                                    RX_RATE_2[0]                    @[ ,6 +21700],
                                    LANE_RST_2                      @[ ,4 +21700],
                                    TX2_CLK_FR_CORE                 @[ ,2 +21700],
//                 _MUX_360_104
                                    RDATA_2[36]                     @[ , 48+116+20804],
                                    RDATA_2[37]                     @[ , 46+116+20804],
                                    RDATA_2[38]                     @[ , 44+116+20804],
                                    RDATA_2[39]                     @[ , 42+116+20804],
                                    RDATA_2[40]                     @[ , 40+116+20804],
                                    RDATA_2[41]                     @[ , 38+116+20804],
                                    RDATA_2[42]                     @[ , 36+116+20804],
                                    RDATA_2[43]                     @[ , 34+116+20804],
                                    RDATA_2[44]                     @[ , 32+116+20804],
                                    RDATA_2[45]                     @[ , 30+116+20804],
                                    RDATA_2[46]                     @[ , 28+116+20804],
                                    RCLK2FABRIC[2]                  @[ , 26+116+20804],
                                    TCLK2FABRIC[2]                  @[ , 24+116+20804],
                                    RX_SIGDET_STATUS_2              @[ , 22+116+20804],
                                    RX_SATA_COMINIT_2               @[ , 20+116+20804],
                                    RX_SATA_COMWAKE_2               @[ , 18+116+20804],
                                    RX_LS_DATA_2                    @[ , 16+116+20804],
                                    RX_READY_2                      @[ , 14+116+20804],
                                    TEST_STATUS_2[0]                @[ , 12+116+20804],
                                    TEST_STATUS_2[1]                @[ , 10+116+20804],
                                    TEST_STATUS_2[2]                @[ , 8 +116+20804],
                                    TEST_STATUS_2[3]                @[ , 6 +116+20804],
                                    TEST_STATUS_2[4]                @[ , 4 +116+20804],
                                    TEST_STATUS_2[5]                @[ , 2 +116+20804],
//SRB_360_102
                                    RXGEAR_SLIP_2                   @[ ,80+20787],
                                    FOR_PMA_TEST_SE_N[2]            @[ ,78+20787],
                                    FOR_PMA_TEST_SE_N[1]            @[ ,76+20787],
                                    FOR_PMA_TEST_SE_N[0]            @[ ,74+20787],
                                    FOR_PMA_TEST_MODE_N             @[ ,72+20787],
                                    TEST_SI17                       @[ ,66+20787],
                                    TEST_SI16                       @[ ,64+20787],
                                    TEST_SI15                       @[ ,62+20787],
                                    TEST_SI14                       @[ ,60+20787],
                                    TEST_SI4                        @[ ,58+20787],
                                    CIM_START_ALIGN_TX2             @[ ,56+20787],
                                    FOR_PMA_TEST_CLK[0]             @[ ,54+20787],
                                    RX_PMA_RST_2                    @[ ,52+20787],

                                    FOR_PMA_TEST_SI_CH2[1]          @[ ,41+20787],
                                    FOR_PMA_TEST_SI_CH2[0]          @[ ,39+20787],
                                    
                                    CIM_START_ALIGN_RX2             @[ ,12+20636],
                                    CIM_DYN_DLY_SEL_TX2             @[ ,10+20636],
                                    CIM_DYN_DLY_SEL_RX2             @[ ,8 +20636],
                                    CIM_CLK_ALIGNER_TX2[7]          @[ ,6 +20636],
                                    CIM_CLK_ALIGNER_TX2[6]          @[ ,4 +20636],
                                    CIM_CLK_ALIGNER_TX2[5]          @[ ,2 +20636],
                                    
                                    CIM_CLK_ALIGNER_TX2[4]          @[ ,12+20600],
                                    CIM_CLK_ALIGNER_TX2[3]          @[ ,10+20600],
                                    CIM_CLK_ALIGNER_TX2[2]          @[ ,8 +20600],
                                    CIM_CLK_ALIGNER_TX2[1]          @[ ,6 +20600],
                                    CIM_CLK_ALIGNER_TX2[0]          @[ ,4 +20600],
                                    CIM_CLK_ALIGNER_RX2[7]          @[ ,2 +20600],
                                    
                                    CIM_CLK_ALIGNER_RX2[6]          @[ ,12+20564],
                                    CIM_CLK_ALIGNER_RX2[5]          @[ ,10+20564],
                                    CIM_CLK_ALIGNER_RX2[4]          @[ ,8 +20564],
                                    CIM_CLK_ALIGNER_RX2[3]          @[ ,6 +20564],
                                    CIM_CLK_ALIGNER_RX2[2]          @[ ,4 +20564],
                                    CIM_CLK_ALIGNER_RX2[1]          @[ ,2 +20564],
                                    
                                    CIM_CLK_ALIGNER_RX2[0]          @[ ,12+20528],
                                    RX_HIGHZ_2                      @[ ,10+20528],
                                    RX_BUSWIDTH_2[2]                @[ ,8 +20528],
                                    RX_BUSWIDTH_2[1]                @[ ,6 +20528],
                                    RX_BUSWIDTH_2[0]                @[ ,4 +20528],
                                    RX_RATE_2[2]                    @[ ,2 +20528],
                                    
                                    CTLE_ADP_RST_2                  @[ ,4 +20500],
                                    CFG_CLK_2                       @[ ,2 +20500],
//                 _MUX_360_98
                                    TEST_STATUS_2[6]                @[ , 46+116+19606],
                                    TEST_STATUS_2[7]                @[ , 44+116+19606],
                                    TEST_STATUS_2[8]                @[ , 42+116+19606],
                                    TEST_STATUS_2[9]                @[ , 40+116+19606],
                                    TEST_STATUS_2[10]               @[ , 38+116+19606],
                                    TEST_STATUS_2[11]               @[ , 36+116+19606],
                                    TEST_STATUS_2[12]               @[ , 34+116+19606],
                                    TEST_STATUS_2[13]               @[ , 32+116+19606],
                                    TEST_STATUS_2[14]               @[ , 30+116+19606],
                                    TEST_STATUS_2[15]               @[ , 28+116+19606],
                                    TEST_STATUS_2[16]               @[ , 26+116+19606],
                                    TEST_STATUS_2[17]               @[ , 24+116+19606],
                                    TEST_STATUS_2[18]               @[ , 22+116+19606],
                                    TEST_STATUS_2[19]               @[ , 20+116+19606],
                                    TX_RXDET_STATUS_2               @[ , 18+116+19606],
                                    CA_ALIGN_RX[2]                  @[ , 16+116+19606],
                                    CA_ALIGN_TX[2]                  @[ , 14+116+19606],
                                    TEST_SO4                        @[ , 12+116+19606],
                                    TEST_SO14                       @[ , 10+116+19606],
                                    TEST_SO15                       @[ , 8 +116+19606],
                                    TEST_SO16                       @[ , 6 +116+19606],
                                    TEST_SO17                       @[ , 4 +116+19606],
                                    FOR_PMA_TEST_SO_CH2[0]          @[ , 2 +116+19606],
                                    FOR_PMA_TEST_SO_CH2[1]          @[ , 0 +116+19606],
//SRB_360_96
                                    TX_PMA_RST_2                    @[ ,8 +19558+90],
                                    FOR_PMA_TEST_CLK[2]             @[ ,6 +19558+90],
                                    
                                    FOR_PMA_TEST_RSTN[0]            @[ ,4 +19300],
                                    FOR_PMA_TEST_CLK[1]             @[ ,2 +19300],
//SRB_360_90
                                    FOR_PMA_TEST_RSTN[1]            @[ ,4 ++50+18360],
                                    
                                    FOR_PMA_TEST_RSTN[2]            @[ ,2 +18102],
//SRB_360_84
                                    PCS_CB_RST_2                    @[ ,2 ++50+17162],
//                 _MUX_360_68
                                    CFG_READY_3                     @[ ,50+116+13602],
                                    CFG_RDATA_3[0]                  @[ ,48+116+13602],
                                    CFG_RDATA_3[1]                  @[ ,46+116+13602],
                                    CFG_RDATA_3[2]                  @[ ,44+116+13602],
                                    CFG_RDATA_3[3]                  @[ ,42+116+13602],
                                    CFG_RDATA_3[4]                  @[ ,40+116+13602],
                                    CFG_RDATA_3[5]                  @[ ,38+116+13602],
                                    CFG_RDATA_3[6]                  @[ ,36+116+13602],
                                    CFG_RDATA_3[7]                  @[ ,34+116+13602],
                                    CFG_INT_3                       @[ ,32+116+13602],
                                    PCS_RX_MCB_STATUS[3]            @[ ,30+116+13602],
                                    PCS_LSM_SYNCED[3]               @[ ,28+116+13602],
                                    RDATA_3[0]                      @[ ,26+116+13602],
                                    RDATA_3[1]                      @[ ,24+116+13602],
                                    RDATA_3[2]                      @[ ,22+116+13602],
                                    RDATA_3[3]                      @[ ,20+116+13602],
                                    RDATA_3[4]                      @[ ,18+116+13602],
                                    RDATA_3[5]                      @[ ,16+116+13602],
                                    RDATA_3[6]                      @[ ,14+116+13602],
                                    RDATA_3[7]                      @[ ,12+116+13602],
                                    RDATA_3[8]                      @[ ,10+116+13602],
                                    RDATA_3[9]                      @[ ,8 +116+13602],
                                    RDATA_3[10]                     @[ ,6 +116+13602],
                                    RDATA_3[11]                     @[ ,4 +116+13602],
//SRB_360_66
                                    TDATA_3[24]                     @[ ,58 +13610],
                                    TDATA_3[23]                     @[ ,56 +13610],
                                    TDATA_3[22]                     @[ ,54 +13610],
                                    TDATA_3[21]                     @[ ,52 +13610],
                                    TDATA_3[20]                     @[ ,50 +13610],
                                    TDATA_3[19]                     @[ ,48 +13610],
                                    TDATA_3[18]                     @[ ,46 +13610],
                                    TDATA_3[17]                     @[ ,44 +13610],
                                    TDATA_3[16]                     @[ ,42 +13610],
                                    TDATA_3[15]                     @[ ,40 +13610],
                                    TDATA_3[14]                     @[ ,38 +13610],
                                    TDATA_3[13]                     @[ ,36 +13610],
                                    TDATA_3[12]                     @[ ,34 +13610],
                                    TDATA_3[11]                     @[ ,32 +13610],
                                    TDATA_3[10]                     @[ ,30 +13610],
                                    TDATA_3[9]                      @[ ,28 +13610],
                                    TDATA_3[8]                      @[ ,26 +13610],
                                    TDATA_3[7]                      @[ ,24 +13610],
                                    TDATA_3[6]                      @[ ,22 +13610],
                                    TDATA_3[5]                      @[ ,20 +13610],
                                    TDATA_3[4]                      @[ ,18 +13610],
                                    TDATA_3[3]                      @[ ,16 +13610],
                                    TDATA_3[2]                      @[ ,14 +13610],
                                    TDATA_3[1]                      @[ ,12 +13610],
                                    TDATA_3[26]                     @[ ,10 +13610],
                                    PCS_RX_RST_3                    @[ ,8 +13610],
                                    RCLK2_3_FR_CORE                 @[ ,6 +13610],
                                    
                                    TDATA_3[0]                      @[ ,12 +13436],
                                    CFG_WDATA_3[7]                  @[ ,10 +13436],
                                    CFG_WDATA_3[6]                  @[ ,8  +13436],
                                    CFG_WDATA_3[5]                  @[ ,6  +13436],
                                    CFG_WDATA_3[4]                  @[ ,4  +13436],
                                    CFG_WDATA_3[3]                  @[ ,2  +13436],
                                    CFG_WDATA_3[2]                  @[ ,12 +13400],
                                    CFG_WDATA_3[1]                  @[ ,10 +13400],
                                    CFG_WDATA_3[0]                  @[ ,8  +13400],
                                    CFG_ADDR_3[11]                  @[ ,6  +13400],
                                    CFG_ADDR_3[10]                  @[ ,4  +13400],
                                    CFG_ADDR_3[9]                   @[ ,2  +13400],
                                    
                                    CFG_ADDR_3[8]                   @[ ,12 +13364],
                                    CFG_ADDR_3[7]                   @[ ,10 +13364],
                                    CFG_ADDR_3[6]                   @[ ,8  +13364],
                                    CFG_ADDR_3[5]                   @[ ,6  +13364],
                                    CFG_ADDR_3[4]                   @[ ,4  +13364],
                                    CFG_ADDR_3[3]                   @[ ,2  +13364],
                                    
                                    CFG_ADDR_3[2]                   @[ ,12 +13328],
                                    CFG_ADDR_3[1]                   @[ ,10 +13328],
                                    CFG_ADDR_3[0]                   @[ ,8  +13328],
                                    CFG_WRITE_3                     @[ ,6  +13328],
                                    CFG_ENABLE_3                    @[ ,4  +13328],
                                    CFG_PSEL_3                      @[ ,2  +13328],
                                    
                                    TDATA_3[25]                     @[ ,6  +13300],
                                    PCS_TX_RST_3                    @[ ,4  +13300],
                                    RX3_CLK_FR_CORE                 @[ ,2  +13300],
//                 _MUX_360_62
                                    RDATA_3[12]                     @[ , 50+116+12402],
                                    RDATA_3[13]                     @[ , 48+116+12402],
                                    RDATA_3[14]                     @[ , 46+116+12402],
                                    RDATA_3[15]                     @[ , 44+116+12402],
                                    RDATA_3[16]                     @[ , 42+116+12402],
                                    RDATA_3[17]                     @[ , 40+116+12402],
                                    RDATA_3[18]                     @[ , 38+116+12402],
                                    RDATA_3[19]                     @[ , 36+116+12402],
                                    RDATA_3[20]                     @[ , 34+116+12402],
                                    RDATA_3[21]                     @[ , 32+116+12402],
                                    RDATA_3[22]                     @[ , 30+116+12402],
                                    RDATA_3[23]                     @[ , 28+116+12402],
                                    RDATA_3[24]                     @[ , 26+116+12402],
                                    RDATA_3[25]                     @[ , 24+116+12402],
                                    RDATA_3[26]                     @[ , 22+116+12402],
                                    RDATA_3[27]                     @[ , 20+116+12402],
                                    RDATA_3[28]                     @[ , 18+116+12402],
                                    RDATA_3[29]                     @[ , 16+116+12402],
                                    RDATA_3[30]                     @[ , 14+116+12402],
                                    RDATA_3[31]                     @[ , 12+116+12402],
                                    RDATA_3[32]                     @[ , 10+116+12402],
                                    RDATA_3[33]                     @[ , 8 +116+12402],
                                    RDATA_3[34]                     @[ , 6 +116+12402],
                                    RDATA_3[35]                     @[ , 4 +116+12402],
//SRB_360_60
                                    TX_LANE_PD_DRIVER_3             @[ ,57 +12410],
                                    TX_LANE_PD_PISO_3               @[ ,55 +12410],
                                    TX_LANE_PD_CLKPATH_3            @[ ,53  +12410],
                                    TX_MARGIN_3[2]                  @[ ,51  +12410],
                                    TX_MARGIN_3[1]                  @[ ,49 +12410],
                                    TX_MARGIN_3[0]                  @[ ,47 +12410],
                                    TX_BUSWIDTH_3[2]                @[ ,45 +12410],
                                    TX_BUSWIDTH_3[1]                @[ ,43 +12410],
                                    TX_BUSWIDTH_3[0]                @[ ,41 +12410],
                                    TX_RATE_3[2]                    @[ ,39 +12410],
                                    TX_RATE_3[1]                    @[ ,37 +12410],
                                    TX_RATE_3[0]                    @[ ,35 +12410],
                                    TX_RXDET_REQ_3                  @[ ,33 +12410],
                                    TX_SWING_3                      @[ ,31 +12410],
                                    TX_BEACON_EN_3                  @[ ,29 +12410],
                                    TX_LS_DATA_3                    @[ ,27 +12410],
                                    TX_DEEMP_3[1]                   @[ ,25 +12410],
                                    TX_DEEMP_3[0]                   @[ ,23 +12410],
                                    RX_LANE_PD_3                    @[ ,21 +12410],
                                    LANE_PD_3                       @[ ,19 +12410],
                                    PMA_FAREND_PLOOP[3]             @[ ,17 +12410],
                                    PMA_NEAREND_SLOOP[3]            @[ ,15 +12410],
                                    PMA_NEAREND_PLOOP[3]            @[ ,13 +12410],
                                    PCS_FAREND_LOOP[3]              @[ ,11 +12410],
                                    RX_RATE_3[1]                    @[ ,9 +12410],
                                    CFG_RST_3                       @[ ,7 +12410],
                                    TCLK2_3_FR_CORE                 @[ ,5 +12410],
                                    
                                    PCS_NEAREND_LOOP[3]             @[ ,12+12236],
                                    PCS_MCB_EXT_EN[3]               @[ ,10+12236],
                                    CEB_ADETECT_EN[3]               @[ ,8 +12236],
                                    RX_POLARITY_INVERT[3]           @[ ,6 +12236],
                                    PCS_WORD_ALIGN_EN[3]            @[ ,4 +12236],
                                    TDATA_3[45]                     @[ ,2 +12236],
                                    
                                    TDATA_3[44]                     @[ ,12 +12200],
                                    TDATA_3[43]                     @[ ,10 +12200],
                                    TDATA_3[42]                     @[ ,8  +12200],
                                    TDATA_3[41]                     @[ ,6  +12200],
                                    TDATA_3[40]                     @[ ,4  +12200],
                                    TDATA_3[39]                     @[ ,2  +12200],
                                    
                                    TDATA_3[38]                     @[ ,12 +12090+74],
                                    TDATA_3[37]                     @[ ,10 +12090+74],
                                    TDATA_3[36]                     @[ ,8  +12090+74],
                                    TDATA_3[35]                     @[ ,6  +12090+74],
                                    TDATA_3[34]                     @[ ,4  +12090+74],
                                    TDATA_3[33]                     @[ ,2  +12090+74],
                                    
                                    TDATA_3[32]                     @[ ,12 +12066+62],
                                    TDATA_3[31]                     @[ ,10 +12066+62],
                                    TDATA_3[30]                     @[ ,8  +12066+62],
                                    TDATA_3[29]                     @[ ,6  +12066+62],
                                    TDATA_3[28]                     @[ ,4  +12066+62],
                                    TDATA_3[27]                     @[ ,2  +12066+62],
                                    
                                    RX_RATE_3[0]                    @[ ,6 +12038+62],
                                    LANE_RST_3                      @[ ,4 +12038+62],
                                    TX3_CLK_FR_CORE                 @[ ,2 +12038+62],
//                 _MUX_360_56
                                    RDATA_3[36]                     @[ , 44+116+11208],
                                    RDATA_3[37]                     @[ , 42+116+11208],
                                    RDATA_3[38]                     @[ , 40+116+11208],
                                    RDATA_3[39]                     @[ , 38+116+11208],
                                    RDATA_3[40]                     @[ , 36+116+11208],
                                    RDATA_3[41]                     @[ , 34+116+11208],
                                    RDATA_3[42]                     @[ , 32+116+11208],
                                    RDATA_3[43]                     @[ , 30+116+11208],
                                    RDATA_3[44]                     @[ , 28+116+11208],
                                    RDATA_3[45]                     @[ , 26+116+11208],
                                    RDATA_3[46]                     @[ , 24+116+11208],
                                    RCLK2FABRIC[3]                  @[ , 22+116+11208],
                                    TCLK2FABRIC[3]                  @[ , 20+116+11208],
                                    RX_SIGDET_STATUS_3              @[ , 18+116+11208],
                                    RX_SATA_COMINIT_3               @[ , 16+116+11208],
                                    RX_SATA_COMWAKE_3               @[ , 14+116+11208],
                                    RX_LS_DATA_3                    @[ , 12+116+11208],
                                    RX_READY_3                      @[ , 10+116+11208],
                                    TEST_STATUS_3[0]                @[ , 10+116+11206],
                                    TEST_STATUS_3[1]                @[ , 8 +116+11206],
                                    TEST_STATUS_3[2]                @[ , 6 +116+11206],
                                    TEST_STATUS_3[3]                @[ , 4 +116+11206],
                                    TEST_STATUS_3[4]                @[ , 2 +116+11206],
                                    TEST_STATUS_3[5]                @[ , 0 +116+11206],
//SRB_360_54
                                    RXGEAR_SLIP_3                   @[ ,36 +11224],
                                    FOR_PMA_TEST_SI_CH3[1]          @[ ,34 +11224],
                                    FOR_PMA_TEST_SI_CH3[0]          @[ ,32 +11224],
                                    TEST_SI21                       @[ ,30 +11224],
                                    TEST_SI19                       @[ ,28 +11224],
                                    TEST_SI18                       @[ ,26 +11224],
                                    TEST_SI20                       @[ ,24 +11224],
                                    TEST_SI5                        @[ ,22 +11224],
                                    CIM_START_ALIGN_TX3             @[ ,20 +11224],
                                    RX_PMA_RST_3                    @[ ,18 +11224],
                                    
                                    CIM_START_ALIGN_RX3             @[ ,12+11036],
                                    CIM_DYN_DLY_SEL_TX3             @[ ,10+11036],
                                    CIM_DYN_DLY_SEL_RX3             @[ ,8 +11036],
                                    CIM_CLK_ALIGNER_TX3[7]          @[ ,6 +11036],
                                    CIM_CLK_ALIGNER_TX3[6]          @[ ,4 +11036],
                                    CIM_CLK_ALIGNER_TX3[5]          @[ ,2 +11036],
                                    
                                    CIM_CLK_ALIGNER_TX3[4]          @[ ,12+11000],
                                    CIM_CLK_ALIGNER_TX3[3]          @[ ,10+11000],
                                    CIM_CLK_ALIGNER_TX3[2]          @[ ,8 +11000],
                                    CIM_CLK_ALIGNER_TX3[1]          @[ ,6 +11000],
                                    CIM_CLK_ALIGNER_TX3[0]          @[ ,4 +11000],
                                    CIM_CLK_ALIGNER_RX3[7]          @[ ,2 +11000],
                                    
                                    CIM_CLK_ALIGNER_RX3[6]          @[ ,14+10962],
                                    CIM_CLK_ALIGNER_RX3[5]          @[ ,12+10962],
                                    CIM_CLK_ALIGNER_RX3[4]          @[ ,10+10962],
                                    CIM_CLK_ALIGNER_RX3[3]          @[ ,8 +10962],
                                    CIM_CLK_ALIGNER_RX3[2]          @[ ,6 +10962],
                                    CIM_CLK_ALIGNER_RX3[1]          @[ ,4 +10962],
                                    
                                    CIM_CLK_ALIGNER_RX3[0]          @[ ,12+10928],
                                    RX_HIGHZ_3                      @[ ,10+10928],
                                    RX_BUSWIDTH_3[2]                @[ ,8 +10928],
                                    RX_BUSWIDTH_3[1]                @[ ,6 +10928],
                                    RX_BUSWIDTH_3[0]                @[ ,4 +10928],
                                    RX_RATE_3[2]                    @[ ,2 +10928],
                                    
                                    CTLE_ADP_RST_3                  @[ ,2 +10902],
                                    CFG_CLK_3                       @[ ,0 +10902],
 //                 _MUX_360_50
                                    TEST_STATUS_3[6]                @[ , 48+116+10004],
                                    TEST_STATUS_3[7]                @[ , 46+116+10004],
                                    TEST_STATUS_3[8]                @[ , 44+116+10004],
                                    TEST_STATUS_3[9]                @[ , 42+116+10004],
                                    TEST_STATUS_3[10]               @[ , 40+116+10004],
                                    TEST_STATUS_3[11]               @[ , 38+116+10004],
                                    TEST_STATUS_3[12]               @[ , 36+116+10004],
                                    TEST_STATUS_3[13]               @[ , 34+116+10004],
                                    TEST_STATUS_3[14]               @[ , 32+116+10004],
                                    TEST_STATUS_3[15]               @[ , 30+116+10004],
                                    TEST_STATUS_3[16]               @[ , 28+116+10004],
                                    TEST_STATUS_3[17]               @[ , 26+116+10004],
                                    TEST_STATUS_3[18]               @[ , 24+116+10004],
                                    TEST_STATUS_3[19]               @[ , 22+116+10004],
                                    TX_RXDET_STATUS_3               @[ , 20+116+10004],
                                    CA_ALIGN_RX[3]                  @[ , 18+116+10004],
                                    CA_ALIGN_TX[3]                  @[ , 16+116+10004],
                                    TEST_SO5                        @[ , 14+116+10004],
                                    TEST_SO18                       @[ , 12+116+10004],
                                    TEST_SO19                       @[ , 10+116+10004],
                                    TEST_SO20                       @[ , 8 +116+10004],
                                    TEST_SO21                       @[ , 6 +116+10004],
                                    FOR_PMA_TEST_SO_CH3[0]          @[ , 4 +116+10004],
                                    FOR_PMA_TEST_SO_CH3[1]          @[ , 2 +116+10004],
 ///SRB_360_48
                                    TX_PMA_RST_3                    @[ , 66 +10000],
                                    PCS_CB_RST_3                    @[ , 0 + 9970-266],
                                    
                                    CLK_TXP_0                       @[ ,2  ],
                                    CLK_TXN_0                       @[ ,4  ],
                                    CLK_RX0_0                       @[ ,6  ],
                                    CLK_RX180_0                     @[ ,8  ],
                                    CLK_RX90_0                      @[ ,10 ],
                                    CLK_RX270_0                     @[ ,12 ],
                                    CLK_TXP_1                       @[ ,14 ],
                                    CLK_TXN_1                       @[ ,16 ],
                                    CLK_RX0_1                       @[ ,18 ],
                                    CLK_RX180_1                     @[ ,20 ],
                                    CLK_RX90_1                      @[ ,22 ],
                                    CLK_RX270_1                     @[ ,24 ],
                                    CLK_TXP_2                       @[ ,26 ],
                                    CLK_TXN_2                       @[ ,28 ],
                                    CLK_RX0_2                       @[ ,30 ],
                                    CLK_RX180_2                     @[ ,32 ],
                                    CLK_RX90_2                      @[ ,34 ],
                                    CLK_RX270_2                     @[ ,36 ],
                                    CLK_TXP_3                       @[ ,38 ],
                                    CLK_TXN_3                       @[ ,40 ],
                                    CLK_RX0_3                       @[ ,42 ],
                                    CLK_RX180_3                     @[ ,44 ],
                                    CLK_RX90_3                      @[ ,46 ],
                                    CLK_RX270_3                     @[ ,48 ],
                                    SYNC_CH0                        @[ ,50 ],
                                    SYNC_CH1                        @[ ,52 ],
                                    SYNC_CH2                        @[ ,54 ],
                                    SYNC_CH3                        @[ ,56 ],
                                    TXPCLK_PLL_SELECTED_0           @[ ,58 ],
                                    TXPCLK_PLL_SELECTED_1           @[ ,60 ],
                                    RATE_CHANGE_CH0                 @[ ,62 ],
                                    RATE_CHANGE_CH1                 @[ ,64 ],
                                    RATE_CHANGE_CH2                 @[ ,66 ],
                                    RATE_CHANGE_CH3                 @[ ,68 ],
                                    PLL_PD_I_0                      @[ ,70 ],
                                    PLL_PD_I_1                      @[ ,72 ],
                                    PLL_PD_I_2                      @[ ,74 ],
                                    PLL_PD_I_3                      @[ ,76 ],
                                    PLL_RESET_I_0                   @[ ,78 ],
                                    PLL_RESET_I_1                   @[ ,80 ],
                                    PLL_RESET_I_2                   @[ ,82 ],
                                    PLL_RESET_I_3                   @[ ,84 ],
                                    PLL_LOCK_SEL_0                  @[ ,86 ],
                                    PLL_LOCK_SEL_1                  @[ ,88 ],
                                    PLL_LOCK_SEL_2                  @[ ,90 ],
                                    PLL_LOCK_SEL_3                  @[ ,92 ],
                                    PLL_REFCLK_I_0                  @[ ,94 ],
                                    PLL_REFCLK_I_1                  @[ ,96 ],
                                    PLL_REFCLK_I_2                  @[ ,98 ],
                                    PLL_REFCLK_I_3                  @[ ,100],
                                    REFCLK_CML_P_0                  @[ ,102],
                                    REFCLK_CML_N_0                  @[ ,104],
                                    REFCLK_CML_P_1                  @[ ,106],
                                    REFCLK_CML_N_1                  @[ ,108],
                                    PLL_CLK0_0                      @[ ,110+23],
                                    PLL_CLK0_1                      @[ ,112+23],
                                    PLL_CLK90_0                     @[ ,114+23],
                                    PLL_CLK90_1                     @[ ,116+23],
                                    PLL_CLK180_0                    @[ ,118+23],
                                    PLL_CLK180_1                    @[ ,120+23],
                                    PLL_CLK270_0                    @[ ,122+23],
                                    PLL_CLK270_1                    @[ ,124+23],
                                    PLL_PD_O_0                      @[ ,126+23],
                                    PLL_PD_O_1                      @[ ,128+23],
                                    PLL_REFCLK_LANE_L_0             @[ ,130+23],
                                    PLL_REFCLK_LANE_L_1             @[ ,132+23],
                                    PLL_RST_O_0                     @[ ,134+23],
                                    PLL_RST_O_1                     @[ ,136+23],
                                    PMA_PLL_READY_O_0               @[ ,138+23],
                                    PMA_PLL_READY_O_1               @[ ,140+23],
                                    RATE_CHANGE_PLL_0               @[ ,142+23],
                                    RATE_CHANGE_PLL_1               @[ ,144+23],
                                    SYNC_PLL_0                      @[ ,146+23],
                                    SYNC_PLL_1                      @[ ,148+23],
                                    TXPCLK_PLL_0                    @[ ,150+23],
                                    TXPCLK_PLL_1                    @[ ,152+23],
                                    TXPCLK_PLL_2                    @[ ,154+23],
                                    TXPCLK_PLL_3                    @[ ,156+23]
                                >
              ->  [ 1200, ]
              ->  [ ,0 ]
                                <




                                    PAD_RX_SDN0                     @[ ,8 +1300],
                                    PAD_RX_SDN1                     @[ ,6 +1300],
                                    PAD_RX_SDN2                     @[ ,4 +1300],
                                    PAD_RX_SDN3                     @[ ,2 +1300],
                                    PAD_RX_SDP0                     @[ ,8 +1200],
                                    PAD_RX_SDP1                     @[ ,6 +1200],
                                    PAD_RX_SDP2                     @[ ,4 +1200],
                                    PAD_RX_SDP3                     @[ ,2 +1200],
                                    PAD_TX_SDN0                     @[ ,8 +1100],
                                    PAD_TX_SDN1                     @[ ,6 +1100],
                                    PAD_TX_SDN2                     @[ ,4 +1100],
                                    PAD_TX_SDN3                     @[ ,2 +1100],
                                    PAD_TX_SDP0                     @[ ,8 +1000],
                                    PAD_TX_SDP1                     @[ ,6 +1000],
                                    PAD_TX_SDP2                     @[ ,4 +1000],
                                    PAD_TX_SDP3                     @[ ,2 +1000]
                                >
              ->  [ 0, ];
}; // symbol logsym of HSSTLP
/*******************************************************************************
  Device    [HSSTLP]
  Author    []
  Abstract  []
  Revision History:
********************************************************************************/
symbol fpsym of HSSTLP // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 100 # 3000 );
    //
    // Poloygon declaration
    //
    shape
    [0, 0]  ->  [0, 3000]
            ->  [100, 3000]
            ->  [100, 0]
            ->  [0, 0] ;
     "HSSTLP" @ [50,1500];
}; // symbol fpsym of HSSTLP

schematic schm of HSSTLP
{
    generate ( 160 # 320 * 36 );
    
    unsigned int XU_HSSTLP_X = 30;  
    unsigned int XU_HSSTLP_Y = 320;
    
    unsigned int XU0_HSSTLP_LANE_X = XU_HSSTLP_X;
    unsigned int XU0_HSSTLP_LANE_Y = XU_HSSTLP_Y;
    //MUX0 u4_mux_2to1
    unsigned int Xu4_mux_2to1_X = XU_HSSTLP_X + 20 +160*5;
    unsigned int Xu4_mux_2to1_Y = XU_HSSTLP_Y + 600;
    
    unsigned int XU1_HSSTLP_LANE_X = XU_HSSTLP_X;
    unsigned int XU1_HSSTLP_LANE_Y = XU_HSSTLP_Y * 7;
    //MUX1 u5_mux_2to1
    unsigned int Xu5_mux_2to1_X = XU_HSSTLP_X + 20+160*5;
    unsigned int Xu5_mux_2to1_Y = XU_HSSTLP_Y * 7 + 600;
    
    unsigned int XU2_HSSTLP_LANE_X = XU_HSSTLP_X;
    unsigned int XU2_HSSTLP_LANE_Y = XU_HSSTLP_Y * 13;
    //MUX2 u6_mux_2to1
    unsigned int Xu6_mux_2to1_X = XU_HSSTLP_X + 20+160*5;
    unsigned int Xu6_mux_2to1_Y = XU_HSSTLP_Y * 13 + 600;
    
    unsigned int XU3_HSSTLP_LANE_X = XU_HSSTLP_X;
    unsigned int XU3_HSSTLP_LANE_Y = XU_HSSTLP_Y * 19;
    //MUX3 u7_mux_2to1
    unsigned int Xu7_mux_2to1_X = XU_HSSTLP_X + 20+160*5;
    unsigned int Xu7_mux_2to1_Y = XU_HSSTLP_Y * 19 + 600;
    
    unsigned int XU0_HSSTLP_PLL_X = XU_HSSTLP_X;
    unsigned int XU0_HSSTLP_PLL_Y = XU_HSSTLP_Y * 25;
    
    unsigned int XU1_HSSTLP_PLL_X = XU_HSSTLP_X;
    unsigned int XU1_HSSTLP_PLL_Y = XU_HSSTLP_Y * 30;
    
    device HSSTLP_LANE (symbol fpsym_U0) U0_HSSTLP_LANE
        @[XU0_HSSTLP_LANE_X, XU0_HSSTLP_LANE_Y];
    device MUX_2TO1 (symbol logsym) u4_mux_2to1
        @[Xu4_mux_2to1_X, Xu4_mux_2to1_Y];
        
    device HSSTLP_LANE (symbol fpsym_U1) U1_HSSTLP_LANE
        @[XU1_HSSTLP_LANE_X, XU1_HSSTLP_LANE_Y];
    device MUX_2TO1 (symbol logsym) u5_mux_2to1
        @[Xu5_mux_2to1_X, Xu5_mux_2to1_Y];
        
    device HSSTLP_LANE (symbol fpsym_U2) U2_HSSTLP_LANE
        @[XU2_HSSTLP_LANE_X, XU2_HSSTLP_LANE_Y];
    device MUX_2TO1 (symbol logsym) u6_mux_2to1
        @[Xu6_mux_2to1_X, Xu6_mux_2to1_Y];
        
    device HSSTLP_LANE (symbol fpsym_U3) U3_HSSTLP_LANE
        @[XU3_HSSTLP_LANE_X, XU3_HSSTLP_LANE_Y];
    device MUX_2TO1 (symbol logsym) u7_mux_2to1
        @[Xu7_mux_2to1_X, Xu7_mux_2to1_Y];
        
    device HSSTLP_PLL (symbol fpsym_U0) U0_HSSTLP_PLL
        @[XU0_HSSTLP_PLL_X, XU0_HSSTLP_PLL_Y];
    device HSSTLP_PLL (symbol fpsym_U1) U1_HSSTLP_PLL
        @[XU1_HSSTLP_PLL_X, XU1_HSSTLP_PLL_Y];
    
    unsigned int PORT_LEFT = 50+160*5;
    unsigned int PORT_RIGHT = 100+160*5;
    
    map (
    <instance U0_HSSTLP_LANE> => <instance U0_HSSTLP_LANE of device HSSTLP(structure netlist)>, 
    <instance u4_mux_2to1>    => <instance u4_mux_2to1 of device HSSTLP(structure netlist)>,
    <instance U1_HSSTLP_LANE> => <instance U1_HSSTLP_LANE of device HSSTLP(structure netlist)>,
    <instance u5_mux_2to1>    => <instance u5_mux_2to1 of device HSSTLP(structure netlist)>, 
    <instance U2_HSSTLP_LANE> => <instance U2_HSSTLP_LANE of device HSSTLP(structure netlist)>, 
    <instance u6_mux_2to1>    => <instance u6_mux_2to1 of device HSSTLP(structure netlist)>,
    <instance U3_HSSTLP_LANE> => <instance U3_HSSTLP_LANE of device HSSTLP(structure netlist)>, 
    <instance u7_mux_2to1>    => <instance u7_mux_2to1 of device HSSTLP(structure netlist)>,
    <instance U0_HSSTLP_PLL>  => <instance U0_HSSTLP_PLL  of device HSSTLP(structure netlist)>, 
    <instance U1_HSSTLP_PLL>  => <instance U1_HSSTLP_PLL  of device HSSTLP(structure netlist)>  
    );
    
  //  port SIG_IN0                  @[PORT_LEFT, <pin SIG_IN0              of <instance u4_mux_2to1>>#-];
  //  port SIG_IN0                  @[PORT_LEFT, <pin SIG_IN1              of <instance u5_mux_2to1>>#-];
  //  port SIG_IN0                  @[PORT_LEFT, <pin SIG_IN1              of <instance u6_mux_2to1>>#-];
  //  port SIG_IN2                  @[PORT_LEFT, <pin SIG_IN0              of <instance u6_mux_2to1>>#-];
  //  port SIG_IN0                  @[PORT_LEFT, <pin SIG_IN1              of <instance u7_mux_2to1>>#-];
  //  port SIG_IN2                  @[PORT_LEFT, <pin SIG_IN0              of <instance u7_mux_2to1>>#-];
  //  
  //  port SIG_OUT0                 @[PORT_RIGHT, <pin SIG_OUT             of<instance u4_mux_2to1>>#-]; 
  //  port SIG_OUT1                 @[PORT_RIGHT, <pin SIG_OUT             of<instance u5_mux_2to1>>#-]; 
  //  port SIG_OUT2                 @[PORT_RIGHT, <pin SIG_OUT             of<instance u6_mux_2to1>>#-]; 
  //  port SIG_OUT3                 @[PORT_RIGHT, <pin SIG_OUT             of<instance u7_mux_2to1>>#-]; 
    
};

floorplan
schematic floorplan_view of HSSTLP // pragma PAP_ARC_SHOW_BOUNDING_BOX  PAP_ARC_COLOR="160:164:160"
{
        // The bounding box
    generate ( 160 # 320 * 36 );

    //
    // Layout symbols that will be shown in the floorplan view
    // 
    device HSSTLP_LANE ( symbol fpsym_U0  ) U0_HSSTLP_LANE
        @[30,320*1];
    device HSSTLP_LANE ( symbol fpsym_U1  ) U1_HSSTLP_LANE
        @[30,320*7];        
    device HSSTLP_LANE ( symbol fpsym_U2  ) U2_HSSTLP_LANE
        @[30,320*13];     
    device HSSTLP_LANE ( symbol fpsym_U3  ) U3_HSSTLP_LANE
        @[30,320*19];                       
    device HSSTLP_PLL ( symbol fpsym_U0  ) U0_HSSTLP_PLL
        @[30,320*25];  
    device HSSTLP_PLL ( symbol fpsym_U1  ) U1_HSSTLP_PLL
        @[30,320*30];          

    map 
    (
        <instance U0_HSSTLP_LANE>        => <instance U0_HSSTLP_LANE       of device HSSTLP (structure fp_struct)> ,
        <instance U1_HSSTLP_LANE>        => <instance U1_HSSTLP_LANE       of device HSSTLP (structure fp_struct)> ,
        <instance U2_HSSTLP_LANE>        => <instance U2_HSSTLP_LANE       of device HSSTLP (structure fp_struct)> ,
        <instance U3_HSSTLP_LANE>        => <instance U3_HSSTLP_LANE       of device HSSTLP (structure fp_struct)> ,
        <instance U0_HSSTLP_PLL>         => <instance U0_HSSTLP_PLL        of device HSSTLP (structure fp_struct)> ,
        <instance U1_HSSTLP_PLL>         => <instance U1_HSSTLP_PLL        of device HSSTLP (structure fp_struct)>                                       
        
    );

};

