// Seed: 568234746
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  initial {id_1, -1} = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_8
  );
  inout wire id_8;
  input wire id_7;
  output reg id_6;
  or primCall (id_6, id_8, id_9, id_7);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(-1) begin : LABEL_0
    id_6 <= 1'b0 - -1;
  end
endmodule
