\subsection{europa Architecture Reference}
\label{classddr2__example__top_1_1europa}\index{europa@{europa}}


Collaboration diagram for europa\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=196pt]{de/d79/classddr2__example__top_1_1europa__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2}  {\bfseries }  
\item 
{\bf ddr2\+\_\+example\+\_\+driver}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf cs\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+ba} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+cke} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+dm} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+odt} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+we\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+pnf} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+pnf\+\_\+per\+\_\+byte} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+test\+\_\+complete} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+test\+\_\+status} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+burstbegin\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+col\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+cs\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+rdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+read\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+ready} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+size} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+wdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+local\+\_\+write\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf phy\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+phy\+\_\+clk\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf tie\+\_\+high} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf tie\+\_\+low} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 66} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!cs\+\_\+n@{cs\+\_\+n}}
\index{cs\+\_\+n@{cs\+\_\+n}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cs\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a8bd2d1c6d1173f70ab361aab516e9845}


Definition at line {\bf 127} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!ddr2@{ddr2}}
\index{ddr2@{ddr2}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{ddr2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__example__top_1_1europa_a95bbaaa9a174d50ff53e4940bebf6605}


Definition at line {\bf 67} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{ddr2\+\_\+example\+\_\+driver}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+example\+\_\+driver} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__example__top_1_1europa_a1278427fdc544b0d96b839e2a9d1c931}


Definition at line {\bf 104} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+mem\+\_\+addr@{internal\+\_\+mem\+\_\+addr}}
\index{internal\+\_\+mem\+\_\+addr@{internal\+\_\+mem\+\_\+addr}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a1211e6d6df0aa90edb8f89fcbe54de2c}


Definition at line {\bf 128} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+mem\+\_\+ba@{internal\+\_\+mem\+\_\+ba}}
\index{internal\+\_\+mem\+\_\+ba@{internal\+\_\+mem\+\_\+ba}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+ba} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_acc7a77a544cc470f551b43ece8880d8a}


Definition at line {\bf 129} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+mem\+\_\+cas\+\_\+n@{internal\+\_\+mem\+\_\+cas\+\_\+n}}
\index{internal\+\_\+mem\+\_\+cas\+\_\+n@{internal\+\_\+mem\+\_\+cas\+\_\+n}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_afc15a3f69285721d95038166b3fce2d2}


Definition at line {\bf 130} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+mem\+\_\+cke@{internal\+\_\+mem\+\_\+cke}}
\index{internal\+\_\+mem\+\_\+cke@{internal\+\_\+mem\+\_\+cke}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+cke} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ae04d859fc9a50a517e80237d5fd09367}


Definition at line {\bf 131} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+mem\+\_\+dm@{internal\+\_\+mem\+\_\+dm}}
\index{internal\+\_\+mem\+\_\+dm@{internal\+\_\+mem\+\_\+dm}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+dm} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_abf0dce87836361cd7cedd4e0728a0de8}


Definition at line {\bf 132} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+mem\+\_\+odt@{internal\+\_\+mem\+\_\+odt}}
\index{internal\+\_\+mem\+\_\+odt@{internal\+\_\+mem\+\_\+odt}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+odt} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a8642f99935520e1cfcb0bc454a95e7bd}


Definition at line {\bf 133} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+mem\+\_\+ras\+\_\+n@{internal\+\_\+mem\+\_\+ras\+\_\+n}}
\index{internal\+\_\+mem\+\_\+ras\+\_\+n@{internal\+\_\+mem\+\_\+ras\+\_\+n}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a8fce93c8ff31f54a9305cd3991acf043}


Definition at line {\bf 134} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+mem\+\_\+we\+\_\+n@{internal\+\_\+mem\+\_\+we\+\_\+n}}
\index{internal\+\_\+mem\+\_\+we\+\_\+n@{internal\+\_\+mem\+\_\+we\+\_\+n}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+we\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a87c9f94d01e3a9946eb37d7ea9dc8dcf}


Definition at line {\bf 135} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+pnf@{internal\+\_\+pnf}}
\index{internal\+\_\+pnf@{internal\+\_\+pnf}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+pnf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+pnf} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a42e2f9a2502eef5c8f32e62208382f9b}


Definition at line {\bf 136} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+pnf\+\_\+per\+\_\+byte@{internal\+\_\+pnf\+\_\+per\+\_\+byte}}
\index{internal\+\_\+pnf\+\_\+per\+\_\+byte@{internal\+\_\+pnf\+\_\+per\+\_\+byte}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+pnf\+\_\+per\+\_\+byte}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+pnf\+\_\+per\+\_\+byte} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ab718a71c724d8dfdb37a0e7f2837445f}


Definition at line {\bf 137} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+test\+\_\+complete@{internal\+\_\+test\+\_\+complete}}
\index{internal\+\_\+test\+\_\+complete@{internal\+\_\+test\+\_\+complete}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+test\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+test\+\_\+complete} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ac992eb49c6a8dd731a0c31974a0a2d71}


Definition at line {\bf 138} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!internal\+\_\+test\+\_\+status@{internal\+\_\+test\+\_\+status}}
\index{internal\+\_\+test\+\_\+status@{internal\+\_\+test\+\_\+status}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{internal\+\_\+test\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+test\+\_\+status} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_aab5d8930dd03b7e6a60c1018e09969e6}


Definition at line {\bf 139} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!local\+\_\+burstbegin\+\_\+sig@{local\+\_\+burstbegin\+\_\+sig}}
\index{local\+\_\+burstbegin\+\_\+sig@{local\+\_\+burstbegin\+\_\+sig}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{local\+\_\+burstbegin\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+burstbegin\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a2bbb1b87a9327ecdf1f32cd4ccae69c0}


Definition at line {\bf 140} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk@{mem\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk}}
\index{mem\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk@{mem\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ad6d18d77e9f45fdac6a71f85836deef8}


Definition at line {\bf 141} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk@{mem\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk}}
\index{mem\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk@{mem\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a21df63abb9ab93d6c551da808074ce06}


Definition at line {\bf 142} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+addr@{mem\+\_\+local\+\_\+addr}}
\index{mem\+\_\+local\+\_\+addr@{mem\+\_\+local\+\_\+addr}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ab397ac82cb26add1007ae1919a36cbfb}


Definition at line {\bf 143} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+be@{mem\+\_\+local\+\_\+be}}
\index{mem\+\_\+local\+\_\+be@{mem\+\_\+local\+\_\+be}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+be} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a006ca7494e99b6c25eab8230738765df}


Definition at line {\bf 144} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+col\+\_\+addr@{mem\+\_\+local\+\_\+col\+\_\+addr}}
\index{mem\+\_\+local\+\_\+col\+\_\+addr@{mem\+\_\+local\+\_\+col\+\_\+addr}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+col\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+col\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ac8c2894412d3112c99fa6f1f027a5be5}


Definition at line {\bf 145} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+cs\+\_\+addr@{mem\+\_\+local\+\_\+cs\+\_\+addr}}
\index{mem\+\_\+local\+\_\+cs\+\_\+addr@{mem\+\_\+local\+\_\+cs\+\_\+addr}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+cs\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+cs\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ab0dec5ecac81b504aa936f58be83c076}


Definition at line {\bf 146} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+rdata@{mem\+\_\+local\+\_\+rdata}}
\index{mem\+\_\+local\+\_\+rdata@{mem\+\_\+local\+\_\+rdata}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+rdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a93b74fa4fb194dc496a236aba2161d1e}


Definition at line {\bf 147} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+rdata\+\_\+valid@{mem\+\_\+local\+\_\+rdata\+\_\+valid}}
\index{mem\+\_\+local\+\_\+rdata\+\_\+valid@{mem\+\_\+local\+\_\+rdata\+\_\+valid}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ab664c107639f144f0d3b1d88d5c0ba28}


Definition at line {\bf 148} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+read\+\_\+req@{mem\+\_\+local\+\_\+read\+\_\+req}}
\index{mem\+\_\+local\+\_\+read\+\_\+req@{mem\+\_\+local\+\_\+read\+\_\+req}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+read\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+read\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a108d453d4f96d9578c22a19bc9c2a703}


Definition at line {\bf 149} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+ready@{mem\+\_\+local\+\_\+ready}}
\index{mem\+\_\+local\+\_\+ready@{mem\+\_\+local\+\_\+ready}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+ready} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a83583606d2d0beb9b1a0f5a3b3591457}


Definition at line {\bf 150} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+size@{mem\+\_\+local\+\_\+size}}
\index{mem\+\_\+local\+\_\+size@{mem\+\_\+local\+\_\+size}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+size} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a80edcadb97fdcce8197229de1cabac38}


Definition at line {\bf 151} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+wdata@{mem\+\_\+local\+\_\+wdata}}
\index{mem\+\_\+local\+\_\+wdata@{mem\+\_\+local\+\_\+wdata}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+wdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a064002f52d8665b07f5eeb8d5b598970}


Definition at line {\bf 152} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!mem\+\_\+local\+\_\+write\+\_\+req@{mem\+\_\+local\+\_\+write\+\_\+req}}
\index{mem\+\_\+local\+\_\+write\+\_\+req@{mem\+\_\+local\+\_\+write\+\_\+req}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{mem\+\_\+local\+\_\+write\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+local\+\_\+write\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ac47608e16382a3c0921acf2c75d897df}


Definition at line {\bf 153} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!phy\+\_\+clk@{phy\+\_\+clk}}
\index{phy\+\_\+clk@{phy\+\_\+clk}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{phy\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phy\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ab926c01320cd2f4cae05dd30bccf92eb}


Definition at line {\bf 154} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!reset\+\_\+phy\+\_\+clk\+\_\+n@{reset\+\_\+phy\+\_\+clk\+\_\+n}}
\index{reset\+\_\+phy\+\_\+clk\+\_\+n@{reset\+\_\+phy\+\_\+clk\+\_\+n}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{reset\+\_\+phy\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+phy\+\_\+clk\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a5719aeff2f8d4bc525056f0c9a2bad97}


Definition at line {\bf 155} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!tie\+\_\+high@{tie\+\_\+high}}
\index{tie\+\_\+high@{tie\+\_\+high}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{tie\+\_\+high}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tie\+\_\+high} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_ac3813e3e32f9b4c943a84f012fdbab4c}


Definition at line {\bf 156} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}!tie\+\_\+low@{tie\+\_\+low}}
\index{tie\+\_\+low@{tie\+\_\+low}!ddr2\+\_\+example\+\_\+top\+::europa@{ddr2\+\_\+example\+\_\+top\+::europa}}
\paragraph[{tie\+\_\+low}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tie\+\_\+low} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__example__top_1_1europa_a8a9910d4d93b8b6893f2d67b9f9caec3}


Definition at line {\bf 157} of file {\bf ddr2\+\_\+example\+\_\+top.\+vhd}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+top.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+top\+\_\+1.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+top\+\_\+2.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+top\+\_\+3.\+vhd}\end{DoxyCompactItemize}
