{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746485183688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746485183691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  5 18:46:23 2025 " "Processing started: Mon May  5 18:46:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746485183691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485183691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALCTEST4 -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALCTEST4 -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485183691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746485184020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746485184020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746485190622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485190622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiply.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746485190625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485190625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_control " "Found entity 1: input_control" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746485190628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485190628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencon_defs.sv 0 0 " "Found 0 design units, including 0 entities, in source file gencon_defs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485190630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencon.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencon " "Found entity 1: gencon" {  } { { "gencon.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746485190633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485190633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculator_top " "Found entity 1: calculator_top" {  } { { "calculator_top.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/calculator_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746485190636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485190636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition.sv 3 3 " "Found 3 design units, including 3 entities, in source file addition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "addition.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746485190639 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder15 " "Found entity 2: adder15" {  } { { "addition.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746485190639 ""} { "Info" "ISGN_ENTITY_NAME" "3 addition " "Found entity 3: addition" {  } { { "addition.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746485190639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485190639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746485190827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wrapper.sv(33) " "Verilog HDL assignment warning at wrapper.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746485190828 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] wrapper.sv(7) " "Output port \"LEDR\[17..16\]\" at wrapper.sv(7) has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746485190828 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3..1\] wrapper.sv(9) " "Output port \"LEDG\[3..1\]\" at wrapper.sv(9) has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746485190828 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator_top calculator_top:DUT " "Elaborating entity \"calculator_top\" for hierarchy \"calculator_top:DUT\"" {  } { { "wrapper.sv" "DUT" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746485190830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_control calculator_top:DUT\|input_control:input_ctrl_inst " "Elaborating entity \"input_control\" for hierarchy \"calculator_top:DUT\|input_control:input_ctrl_inst\"" {  } { { "calculator_top.sv" "input_ctrl_inst" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/calculator_top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746485190832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 input_control.sv(83) " "Verilog HDL assignment warning at input_control.sv(83): truncated value with size 32 to match size of target (2)" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746485190833 "|wrapper|calculator_top:DUT|input_control:input_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 input_control.sv(86) " "Verilog HDL assignment warning at input_control.sv(86): truncated value with size 32 to match size of target (20)" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746485190833 "|wrapper|calculator_top:DUT|input_control:input_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 input_control.sv(91) " "Verilog HDL assignment warning at input_control.sv(91): truncated value with size 32 to match size of target (19)" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746485190833 "|wrapper|calculator_top:DUT|input_control:input_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gencon calculator_top:DUT\|gencon:gencon_inst " "Elaborating entity \"gencon\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\"" {  } { { "calculator_top.sv" "gencon_inst" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/calculator_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746485190834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "getting_op1 gencon.sv(35) " "Verilog HDL or VHDL warning at gencon.sv(35): object \"getting_op1\" assigned a value but never read" {  } { { "gencon.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746485190837 "|wrapper|calculator_top:DUT|gencon:gencon_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "getting_op2 gencon.sv(35) " "Verilog HDL or VHDL warning at gencon.sv(35): object \"getting_op2\" assigned a value but never read" {  } { { "gencon.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746485190837 "|wrapper|calculator_top:DUT|gencon:gencon_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc " "Elaborating entity \"addition\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\"" {  } { { "gencon.sv" "add_calc" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746485190837 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "addition.sv(143) " "Verilog HDL Case Statement information at addition.sv(143): all case item expressions in this case statement are onehot" {  } { { "addition.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 143 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746485190839 "|wrapper|calculator_top:DUT|gencon:gencon_inst|addition:add_calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder15 calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\|adder15:main " "Elaborating entity \"adder15\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\|adder15:main\"" {  } { { "addition.sv" "main" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746485190840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\|adder15:main\|adder:a0 " "Elaborating entity \"adder\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\|adder15:main\|adder:a0\"" {  } { { "addition.sv" "a0" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746485190841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply calculator_top:DUT\|gencon:gencon_inst\|multiply:mult_calc " "Elaborating entity \"multiply\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|multiply:mult_calc\"" {  } { { "gencon.sv" "mult_calc" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746485190851 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply.sv(133) " "Verilog HDL Case Statement information at multiply.sv(133): all case item expressions in this case statement are onehot" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746485190854 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1746485191463 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1746485191463 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1746485191463 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1746485191463 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746485191466 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746485191466 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485191657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485191657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485191657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485191657 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1746485191657 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746485191657 "|wrapper|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746485191657 "|wrapper|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746485191657 "|wrapper|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746485191657 "|wrapper|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746485191657 "|wrapper|LEDG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746485191657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746485191706 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746485192116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746485192343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746485192343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746485192495 "|wrapper|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746485192495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "667 " "Implemented 667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746485192495 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746485192495 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1746485192495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "583 " "Implemented 583 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746485192495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746485192495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746485192516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  5 18:46:32 2025 " "Processing ended: Mon May  5 18:46:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746485192516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746485192516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746485192516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746485192516 ""}
