begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 1997, Stefan Esser<se@freebsd.org>  * Copyright (c) 2000, Michael Smith<msmith@freebsd.org>  * Copyright (c) 2000, BSDi  * Copyright (c) 2004, Scott Long<scottl@freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice unmodified, this list of conditions, and the following  *    disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_xbox.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/queue.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcivar.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcireg.h>
end_include

begin_include
include|#
directive|include
file|<machine/pci_cfgreg.h>
end_include

begin_include
include|#
directive|include
file|<machine/pc/bios.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_param.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_kern.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_extern.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_include
include|#
directive|include
file|<machine/pmap.h>
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|XBOX
end_ifdef

begin_include
include|#
directive|include
file|<machine/xbox.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_define
define|#
directive|define
name|PRVERB
parameter_list|(
name|a
parameter_list|)
value|do {							\ 	if (bootverbose)						\ 		printf a ;						\ } while(0)
end_define

begin_define
define|#
directive|define
name|PCIE_CACHE
value|8
end_define

begin_struct
struct|struct
name|pcie_cfg_elem
block|{
name|TAILQ_ENTRY
argument_list|(
argument|pcie_cfg_elem
argument_list|)
name|elem
expr_stmt|;
name|vm_offset_t
name|vapage
decl_stmt|;
name|vm_paddr_t
name|papage
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
block|{
name|CFGMECH_NONE
init|=
literal|0
block|,
name|CFGMECH_1
block|,
name|CFGMECH_2
block|,
name|CFGMECH_PCIE
block|, }
enum|;
end_enum

begin_expr_stmt
name|SYSCTL_DECL
argument_list|(
name|_hw_pci
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
specifier|static
name|TAILQ_HEAD
argument_list|(
argument|pcie_cfg_list
argument_list|,
argument|pcie_cfg_elem
argument_list|)
name|pcie_list
index|[
name|MAXCPU
index|]
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|uint64_t
name|pcie_base
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|pcie_minbus
decl_stmt|,
name|pcie_maxbus
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint32_t
name|pcie_badslots
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|cfgmech
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|devmax
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|mtx
name|pcicfg_mtx
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|mcfg_enable
init|=
literal|1
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_pci
argument_list|,
name|OID_AUTO
argument_list|,
name|mcfg
argument_list|,
name|CTLFLAG_RDTUN
argument_list|,
operator|&
name|mcfg_enable
argument_list|,
literal|0
argument_list|,
literal|"Enable support for PCI-e memory mapped config access"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function_decl
specifier|static
name|uint32_t
name|pci_docfgregread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|pcireg_cfgread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|pcireg_cfgwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|data
parameter_list|,
name|int
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|pcireg_cfgopen
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|pciereg_cfgread
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|,
name|unsigned
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|pciereg_cfgwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|,
name|int
name|data
parameter_list|,
name|unsigned
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/*  * Some BIOS writers seem to want to ignore the spec and put  * 0 in the intline rather than 255 to indicate none.  Some use  * numbers in the range 128-254 to indicate something strange and  * apparently undocumented anywhere.  Assume these are completely bogus  * and map them to 255, which means "none".  */
end_comment

begin_function
specifier|static
name|__inline
name|int
name|pci_i386_map_intline
parameter_list|(
name|int
name|line
parameter_list|)
block|{
if|if
condition|(
name|line
operator|==
literal|0
operator|||
name|line
operator|>=
literal|128
condition|)
return|return
operator|(
name|PCI_INVALID_IRQ
operator|)
return|;
return|return
operator|(
name|line
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|u_int16_t
name|pcibios_get_version
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|bios_regs
name|args
decl_stmt|;
if|if
condition|(
name|PCIbios
operator|.
name|ventry
operator|==
literal|0
condition|)
block|{
name|PRVERB
argument_list|(
operator|(
literal|"pcibios: No call entry point\n"
operator|)
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
name|args
operator|.
name|eax
operator|=
name|PCIBIOS_BIOS_PRESENT
expr_stmt|;
if|if
condition|(
name|bios32
argument_list|(
operator|&
name|args
argument_list|,
name|PCIbios
operator|.
name|ventry
argument_list|,
name|GSEL
argument_list|(
name|GCODE_SEL
argument_list|,
name|SEL_KPL
argument_list|)
argument_list|)
condition|)
block|{
name|PRVERB
argument_list|(
operator|(
literal|"pcibios: BIOS_PRESENT call failed\n"
operator|)
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
if|if
condition|(
name|args
operator|.
name|edx
operator|!=
literal|0x20494350
condition|)
block|{
name|PRVERB
argument_list|(
operator|(
literal|"pcibios: BIOS_PRESENT didn't return 'PCI ' in edx\n"
operator|)
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
return|return
operator|(
name|args
operator|.
name|ebx
operator|&
literal|0xffff
operator|)
return|;
block|}
end_function

begin_comment
comment|/*   * Initialise access to PCI configuration space   */
end_comment

begin_function
name|int
name|pci_cfgregopen
parameter_list|(
name|void
parameter_list|)
block|{
specifier|static
name|int
name|opened
init|=
literal|0
decl_stmt|;
name|uint64_t
name|pciebar
decl_stmt|;
name|u_int16_t
name|vid
decl_stmt|,
name|did
decl_stmt|;
name|u_int16_t
name|v
decl_stmt|;
if|if
condition|(
name|opened
condition|)
return|return
operator|(
literal|1
operator|)
return|;
if|if
condition|(
name|cfgmech
operator|==
name|CFGMECH_NONE
operator|&&
name|pcireg_cfgopen
argument_list|()
operator|==
literal|0
condition|)
return|return
operator|(
literal|0
operator|)
return|;
name|v
operator|=
name|pcibios_get_version
argument_list|()
expr_stmt|;
if|if
condition|(
name|v
operator|>
literal|0
condition|)
name|PRVERB
argument_list|(
operator|(
literal|"pcibios: BIOS version %x.%02x\n"
operator|,
operator|(
name|v
operator|&
literal|0xff00
operator|)
operator|>>
literal|8
operator|,
name|v
operator|&
literal|0xff
operator|)
argument_list|)
expr_stmt|;
name|mtx_init
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|,
literal|"pcicfg"
argument_list|,
name|NULL
argument_list|,
name|MTX_SPIN
argument_list|)
expr_stmt|;
name|opened
operator|=
literal|1
expr_stmt|;
comment|/* $PIR requires PCI BIOS 2.10 or greater. */
if|if
condition|(
name|v
operator|>=
literal|0x0210
condition|)
name|pci_pir_open
argument_list|()
expr_stmt|;
if|if
condition|(
name|cfgmech
operator|==
name|CFGMECH_PCIE
condition|)
return|return
operator|(
literal|1
operator|)
return|;
comment|/* 	 * Grope around in the PCI config space to see if this is a 	 * chipset that is capable of doing memory-mapped config cycles. 	 * This also implies that it can do PCIe extended config cycles. 	 */
comment|/* Check for supported chipsets */
name|vid
operator|=
name|pci_cfgregread
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|PCIR_VENDOR
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|did
operator|=
name|pci_cfgregread
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|PCIR_DEVICE
argument_list|,
literal|2
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|vid
condition|)
block|{
case|case
literal|0x8086
case|:
switch|switch
condition|(
name|did
condition|)
block|{
case|case
literal|0x3590
case|:
case|case
literal|0x3592
case|:
comment|/* Intel 7520 or 7320 */
name|pciebar
operator|=
name|pci_cfgregread
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0xce
argument_list|,
literal|2
argument_list|)
operator|<<
literal|16
expr_stmt|;
name|pcie_cfgregopen
argument_list|(
name|pciebar
argument_list|,
literal|0
argument_list|,
literal|255
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x2580
case|:
case|case
literal|0x2584
case|:
case|case
literal|0x2590
case|:
comment|/* Intel 915, 925, or 915GM */
name|pciebar
operator|=
name|pci_cfgregread
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0x48
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|pcie_cfgregopen
argument_list|(
name|pciebar
argument_list|,
literal|0
argument_list|,
literal|255
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
return|return
operator|(
literal|1
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|pci_docfgregread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
if|if
condition|(
name|cfgmech
operator|==
name|CFGMECH_PCIE
operator|&&
operator|(
name|bus
operator|>=
name|pcie_minbus
operator|&&
name|bus
operator|<=
name|pcie_maxbus
operator|)
operator|&&
operator|(
name|bus
operator|!=
literal|0
operator|||
operator|!
operator|(
literal|1
operator|<<
name|slot
operator|&
name|pcie_badslots
operator|)
operator|)
condition|)
return|return
operator|(
name|pciereg_cfgread
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
operator|)
return|;
else|else
return|return
operator|(
name|pcireg_cfgread
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/*   * Read configuration space register  */
end_comment

begin_function
name|u_int32_t
name|pci_cfgregread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|uint32_t
name|line
decl_stmt|;
comment|/* 	 * Some BIOS writers seem to want to ignore the spec and put 	 * 0 in the intline rather than 255 to indicate none.  The rest of 	 * the code uses 255 as an invalid IRQ. 	 */
if|if
condition|(
name|reg
operator|==
name|PCIR_INTLINE
operator|&&
name|bytes
operator|==
literal|1
condition|)
block|{
name|line
operator|=
name|pci_docfgregread
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|PCIR_INTLINE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
return|return
operator|(
name|pci_i386_map_intline
argument_list|(
name|line
argument_list|)
operator|)
return|;
block|}
return|return
operator|(
name|pci_docfgregread
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/*   * Write configuration space register   */
end_comment

begin_function
name|void
name|pci_cfgregwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
name|data
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
if|if
condition|(
name|cfgmech
operator|==
name|CFGMECH_PCIE
operator|&&
operator|(
name|bus
operator|>=
name|pcie_minbus
operator|&&
name|bus
operator|<=
name|pcie_maxbus
operator|)
operator|&&
operator|(
name|bus
operator|!=
literal|0
operator|||
operator|!
operator|(
literal|1
operator|<<
name|slot
operator|&
name|pcie_badslots
operator|)
operator|)
condition|)
name|pciereg_cfgwrite
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|data
argument_list|,
name|bytes
argument_list|)
expr_stmt|;
else|else
name|pcireg_cfgwrite
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|data
argument_list|,
name|bytes
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*   * Configuration space access using direct register operations  */
end_comment

begin_comment
comment|/* enable configuration space accesses and return data port address */
end_comment

begin_function
specifier|static
name|int
name|pci_cfgenable
parameter_list|(
name|unsigned
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|int
name|dataport
init|=
literal|0
decl_stmt|;
ifdef|#
directive|ifdef
name|XBOX
if|if
condition|(
name|arch_i386_is_xbox
condition|)
block|{
comment|/* 		 * The Xbox MCPX chipset is a derivative of the nForce 1 		 * chipset. It almost has the same bus layout; some devices 		 * cannot be used, because they have been removed. 		 */
comment|/* 		 * Devices 00:00.1 and 00:00.2 used to be memory controllers on 		 * the nForce chipset, but on the Xbox, using them will lockup 		 * the chipset. 		 */
if|if
condition|(
name|bus
operator|==
literal|0
operator|&&
name|slot
operator|==
literal|0
operator|&&
operator|(
name|func
operator|==
literal|1
operator|||
name|func
operator|==
literal|2
operator|)
condition|)
return|return
name|dataport
return|;
comment|/* 		 * Bus 1 only contains a VGA controller at 01:00.0. When you try 		 * to probe beyond that device, you only get garbage, which 		 * could cause lockups. 		 */
if|if
condition|(
name|bus
operator|==
literal|1
operator|&&
operator|(
name|slot
operator|!=
literal|0
operator|||
name|func
operator|!=
literal|0
operator|)
condition|)
return|return
name|dataport
return|;
comment|/* 		 * Bus 2 used to contain the AGP controller, but the Xbox MCPX 		 * doesn't have one. Probing it can cause lockups. 		 */
if|if
condition|(
name|bus
operator|>=
literal|2
condition|)
return|return
name|dataport
return|;
block|}
endif|#
directive|endif
if|if
condition|(
name|bus
operator|<=
name|PCI_BUSMAX
operator|&&
name|slot
operator|<
name|devmax
operator|&&
name|func
operator|<=
name|PCI_FUNCMAX
operator|&&
operator|(
name|unsigned
operator|)
name|reg
operator|<=
name|PCI_REGMAX
operator|&&
name|bytes
operator|!=
literal|3
operator|&&
operator|(
name|unsigned
operator|)
name|bytes
operator|<=
literal|4
operator|&&
operator|(
name|reg
operator|&
operator|(
name|bytes
operator|-
literal|1
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
switch|switch
condition|(
name|cfgmech
condition|)
block|{
case|case
name|CFGMECH_PCIE
case|:
case|case
name|CFGMECH_1
case|:
name|outl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|,
operator|(
literal|1U
operator|<<
literal|31
operator|)
operator||
operator|(
name|bus
operator|<<
literal|16
operator|)
operator||
operator|(
name|slot
operator|<<
literal|11
operator|)
operator||
operator|(
name|func
operator|<<
literal|8
operator|)
operator||
operator|(
name|reg
operator|&
operator|~
literal|0x03
operator|)
argument_list|)
expr_stmt|;
name|dataport
operator|=
name|CONF1_DATA_PORT
operator|+
operator|(
name|reg
operator|&
literal|0x03
operator|)
expr_stmt|;
break|break;
case|case
name|CFGMECH_2
case|:
name|outb
argument_list|(
name|CONF2_ENABLE_PORT
argument_list|,
literal|0xf0
operator||
operator|(
name|func
operator|<<
literal|1
operator|)
argument_list|)
expr_stmt|;
name|outb
argument_list|(
name|CONF2_FORWARD_PORT
argument_list|,
name|bus
argument_list|)
expr_stmt|;
name|dataport
operator|=
literal|0xc000
operator||
operator|(
name|slot
operator|<<
literal|8
operator|)
operator||
name|reg
expr_stmt|;
break|break;
block|}
block|}
return|return
operator|(
name|dataport
operator|)
return|;
block|}
end_function

begin_comment
comment|/* disable configuration space accesses */
end_comment

begin_function
specifier|static
name|void
name|pci_cfgdisable
parameter_list|(
name|void
parameter_list|)
block|{
switch|switch
condition|(
name|cfgmech
condition|)
block|{
case|case
name|CFGMECH_PCIE
case|:
case|case
name|CFGMECH_1
case|:
comment|/* 		 * Do nothing for the config mechanism 1 case. 		 * Writing a 0 to the address port can apparently 		 * confuse some bridges and cause spurious 		 * access failures. 		 */
break|break;
case|case
name|CFGMECH_2
case|:
name|outb
argument_list|(
name|CONF2_ENABLE_PORT
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|pcireg_cfgread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|int
name|data
init|=
operator|-
literal|1
decl_stmt|;
name|int
name|port
decl_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|)
expr_stmt|;
name|port
operator|=
name|pci_cfgenable
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
expr_stmt|;
if|if
condition|(
name|port
operator|!=
literal|0
condition|)
block|{
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|1
case|:
name|data
operator|=
name|inb
argument_list|(
name|port
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|data
operator|=
name|inw
argument_list|(
name|port
argument_list|)
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|data
operator|=
name|inl
argument_list|(
name|port
argument_list|)
expr_stmt|;
break|break;
block|}
name|pci_cfgdisable
argument_list|()
expr_stmt|;
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|data
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|pcireg_cfgwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|data
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|int
name|port
decl_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|)
expr_stmt|;
name|port
operator|=
name|pci_cfgenable
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
expr_stmt|;
if|if
condition|(
name|port
operator|!=
literal|0
condition|)
block|{
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|1
case|:
name|outb
argument_list|(
name|port
argument_list|,
name|data
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|outw
argument_list|(
name|port
argument_list|,
name|data
argument_list|)
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|outl
argument_list|(
name|port
argument_list|,
name|data
argument_list|)
expr_stmt|;
break|break;
block|}
name|pci_cfgdisable
argument_list|()
expr_stmt|;
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* check whether the configuration mechanism has been correctly identified */
end_comment

begin_function
specifier|static
name|int
name|pci_cfgcheck
parameter_list|(
name|int
name|maxdev
parameter_list|)
block|{
name|uint32_t
name|id
decl_stmt|,
name|class
decl_stmt|;
name|uint8_t
name|header
decl_stmt|;
name|uint8_t
name|device
decl_stmt|;
name|int
name|port
decl_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"pci_cfgcheck:\tdevice "
argument_list|)
expr_stmt|;
for|for
control|(
name|device
operator|=
literal|0
init|;
name|device
operator|<
name|maxdev
condition|;
name|device
operator|++
control|)
block|{
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"%d "
argument_list|,
name|device
argument_list|)
expr_stmt|;
name|port
operator|=
name|pci_cfgenable
argument_list|(
literal|0
argument_list|,
name|device
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|id
operator|=
name|inl
argument_list|(
name|port
argument_list|)
expr_stmt|;
if|if
condition|(
name|id
operator|==
literal|0
operator|||
name|id
operator|==
literal|0xffffffff
condition|)
continue|continue;
name|port
operator|=
name|pci_cfgenable
argument_list|(
literal|0
argument_list|,
name|device
argument_list|,
literal|0
argument_list|,
literal|8
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|class
operator|=
name|inl
argument_list|(
name|port
argument_list|)
operator|>>
literal|8
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"[class=%06x] "
argument_list|,
name|class
argument_list|)
expr_stmt|;
if|if
condition|(
name|class
operator|==
literal|0
operator|||
operator|(
name|class
operator|&
literal|0xf870ff
operator|)
operator|!=
literal|0
condition|)
continue|continue;
name|port
operator|=
name|pci_cfgenable
argument_list|(
literal|0
argument_list|,
name|device
argument_list|,
literal|0
argument_list|,
literal|14
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|header
operator|=
name|inb
argument_list|(
name|port
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"[hdr=%02x] "
argument_list|,
name|header
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|header
operator|&
literal|0x7e
operator|)
operator|!=
literal|0
condition|)
continue|continue;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"is there (id=%08x)\n"
argument_list|,
name|id
argument_list|)
expr_stmt|;
name|pci_cfgdisable
argument_list|()
expr_stmt|;
return|return
operator|(
literal|1
operator|)
return|;
block|}
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"-- nothing found\n"
argument_list|)
expr_stmt|;
name|pci_cfgdisable
argument_list|()
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|pcireg_cfgopen
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|mode1res
decl_stmt|,
name|oldval1
decl_stmt|;
name|uint8_t
name|mode2res
decl_stmt|,
name|oldval2
decl_stmt|;
comment|/* Check for type #1 first. */
name|oldval1
operator|=
name|inl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
block|{
name|printf
argument_list|(
literal|"pci_open(1):\tmode 1 addr port (0x0cf8) is 0x%08x\n"
argument_list|,
name|oldval1
argument_list|)
expr_stmt|;
block|}
name|cfgmech
operator|=
name|CFGMECH_1
expr_stmt|;
name|devmax
operator|=
literal|32
expr_stmt|;
name|outl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|,
name|CONF1_ENABLE_CHK
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
name|mode1res
operator|=
name|inl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|)
expr_stmt|;
name|outl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|,
name|oldval1
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"pci_open(1a):\tmode1res=0x%08x (0x%08lx)\n"
argument_list|,
name|mode1res
argument_list|,
name|CONF1_ENABLE_CHK
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode1res
condition|)
block|{
if|if
condition|(
name|pci_cfgcheck
argument_list|(
literal|32
argument_list|)
condition|)
return|return
operator|(
name|cfgmech
operator|)
return|;
block|}
name|outl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|,
name|CONF1_ENABLE_CHK1
argument_list|)
expr_stmt|;
name|mode1res
operator|=
name|inl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|)
expr_stmt|;
name|outl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|,
name|oldval1
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"pci_open(1b):\tmode1res=0x%08x (0x%08lx)\n"
argument_list|,
name|mode1res
argument_list|,
name|CONF1_ENABLE_CHK1
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|mode1res
operator|&
name|CONF1_ENABLE_MSK1
operator|)
operator|==
name|CONF1_ENABLE_RES1
condition|)
block|{
if|if
condition|(
name|pci_cfgcheck
argument_list|(
literal|32
argument_list|)
condition|)
return|return
operator|(
name|cfgmech
operator|)
return|;
block|}
comment|/* Type #1 didn't work, so try type #2. */
name|oldval2
operator|=
name|inb
argument_list|(
name|CONF2_ENABLE_PORT
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
block|{
name|printf
argument_list|(
literal|"pci_open(2):\tmode 2 enable port (0x0cf8) is 0x%02x\n"
argument_list|,
name|oldval2
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
operator|(
name|oldval2
operator|&
literal|0xf0
operator|)
operator|==
literal|0
condition|)
block|{
name|cfgmech
operator|=
name|CFGMECH_2
expr_stmt|;
name|devmax
operator|=
literal|16
expr_stmt|;
name|outb
argument_list|(
name|CONF2_ENABLE_PORT
argument_list|,
name|CONF2_ENABLE_CHK
argument_list|)
expr_stmt|;
name|mode2res
operator|=
name|inb
argument_list|(
name|CONF2_ENABLE_PORT
argument_list|)
expr_stmt|;
name|outb
argument_list|(
name|CONF2_ENABLE_PORT
argument_list|,
name|oldval2
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"pci_open(2a):\tmode2res=0x%02x (0x%02x)\n"
argument_list|,
name|mode2res
argument_list|,
name|CONF2_ENABLE_CHK
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode2res
operator|==
name|CONF2_ENABLE_RES
condition|)
block|{
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"pci_open(2a):\tnow trying mechanism 2\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|pci_cfgcheck
argument_list|(
literal|16
argument_list|)
condition|)
return|return
operator|(
name|cfgmech
operator|)
return|;
block|}
block|}
comment|/* Nothing worked, so punt. */
name|cfgmech
operator|=
name|CFGMECH_NONE
expr_stmt|;
name|devmax
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|cfgmech
operator|)
return|;
block|}
end_function

begin_function
name|int
name|pcie_cfgregopen
parameter_list|(
name|uint64_t
name|base
parameter_list|,
name|uint8_t
name|minbus
parameter_list|,
name|uint8_t
name|maxbus
parameter_list|)
block|{
name|struct
name|pcie_cfg_list
modifier|*
name|pcielist
decl_stmt|;
name|struct
name|pcie_cfg_elem
modifier|*
name|pcie_array
decl_stmt|,
modifier|*
name|elem
decl_stmt|;
ifdef|#
directive|ifdef
name|SMP
name|struct
name|pcpu
modifier|*
name|pc
decl_stmt|;
endif|#
directive|endif
name|vm_offset_t
name|va
decl_stmt|;
name|uint32_t
name|val1
decl_stmt|,
name|val2
decl_stmt|;
name|int
name|i
decl_stmt|,
name|slot
decl_stmt|;
if|if
condition|(
operator|!
name|mcfg_enable
condition|)
return|return
operator|(
literal|0
operator|)
return|;
if|if
condition|(
name|minbus
operator|!=
literal|0
condition|)
return|return
operator|(
literal|0
operator|)
return|;
ifndef|#
directive|ifndef
name|PAE
if|if
condition|(
name|base
operator|>=
literal|0x100000000
condition|)
block|{
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"PCI: Memory Mapped PCI configuration area base 0x%jx too high\n"
argument_list|,
operator|(
name|uintmax_t
operator|)
name|base
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
endif|#
directive|endif
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"PCIe: Memory Mapped configuration base @ 0x%jx\n"
argument_list|,
operator|(
name|uintmax_t
operator|)
name|base
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|SMP
name|STAILQ_FOREACH
argument_list|(
argument|pc
argument_list|,
argument|&cpuhead
argument_list|,
argument|pc_allcpu
argument_list|)
endif|#
directive|endif
block|{
name|pcie_array
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|pcie_cfg_elem
argument_list|)
operator|*
name|PCIE_CACHE
argument_list|,
name|M_DEVBUF
argument_list|,
name|M_NOWAIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|pcie_array
operator|==
name|NULL
condition|)
return|return
operator|(
literal|0
operator|)
return|;
name|va
operator|=
name|kva_alloc
argument_list|(
name|PCIE_CACHE
operator|*
name|PAGE_SIZE
argument_list|)
expr_stmt|;
if|if
condition|(
name|va
operator|==
literal|0
condition|)
block|{
name|free
argument_list|(
name|pcie_array
argument_list|,
name|M_DEVBUF
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
ifdef|#
directive|ifdef
name|SMP
name|pcielist
operator|=
operator|&
name|pcie_list
index|[
name|pc
operator|->
name|pc_cpuid
index|]
expr_stmt|;
else|#
directive|else
name|pcielist
operator|=
operator|&
name|pcie_list
index|[
literal|0
index|]
expr_stmt|;
endif|#
directive|endif
name|TAILQ_INIT
argument_list|(
name|pcielist
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|PCIE_CACHE
condition|;
name|i
operator|++
control|)
block|{
name|elem
operator|=
operator|&
name|pcie_array
index|[
name|i
index|]
expr_stmt|;
name|elem
operator|->
name|vapage
operator|=
name|va
operator|+
operator|(
name|i
operator|*
name|PAGE_SIZE
operator|)
expr_stmt|;
name|elem
operator|->
name|papage
operator|=
literal|0
expr_stmt|;
name|TAILQ_INSERT_HEAD
argument_list|(
name|pcielist
argument_list|,
name|elem
argument_list|,
name|elem
argument_list|)
expr_stmt|;
block|}
block|}
name|pcie_base
operator|=
name|base
expr_stmt|;
name|pcie_minbus
operator|=
name|minbus
expr_stmt|;
name|pcie_maxbus
operator|=
name|maxbus
expr_stmt|;
name|cfgmech
operator|=
name|CFGMECH_PCIE
expr_stmt|;
name|devmax
operator|=
literal|32
expr_stmt|;
comment|/* 	 * On some AMD systems, some of the devices on bus 0 are 	 * inaccessible using memory-mapped PCI config access.  Walk 	 * bus 0 looking for such devices.  For these devices, we will 	 * fall back to using type 1 config access instead. 	 */
if|if
condition|(
name|pci_cfgregopen
argument_list|()
operator|!=
literal|0
condition|)
block|{
for|for
control|(
name|slot
operator|=
literal|0
init|;
name|slot
operator|<=
name|PCI_SLOTMAX
condition|;
name|slot
operator|++
control|)
block|{
name|val1
operator|=
name|pcireg_cfgread
argument_list|(
literal|0
argument_list|,
name|slot
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|val1
operator|==
literal|0xffffffff
condition|)
continue|continue;
name|val2
operator|=
name|pciereg_cfgread
argument_list|(
literal|0
argument_list|,
name|slot
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|val2
operator|!=
name|val1
condition|)
name|pcie_badslots
operator||=
operator|(
literal|1
operator|<<
name|slot
operator|)
expr_stmt|;
block|}
block|}
return|return
operator|(
literal|1
operator|)
return|;
block|}
end_function

begin_define
define|#
directive|define
name|PCIE_PADDR
parameter_list|(
name|base
parameter_list|,
name|reg
parameter_list|,
name|bus
parameter_list|,
name|slot
parameter_list|,
name|func
parameter_list|)
define|\
value|((base)				+	\ 	((((bus)& 0xff)<< 20)		|	\ 	(((slot)& 0x1f)<< 15)		|	\ 	(((func)& 0x7)<< 12)		|	\ 	((reg)& 0xfff)))
end_define

begin_function
specifier|static
name|__inline
name|vm_offset_t
name|pciereg_findaddr
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|)
block|{
name|struct
name|pcie_cfg_list
modifier|*
name|pcielist
decl_stmt|;
name|struct
name|pcie_cfg_elem
modifier|*
name|elem
decl_stmt|;
name|vm_paddr_t
name|pa
decl_stmt|,
name|papage
decl_stmt|;
name|pa
operator|=
name|PCIE_PADDR
argument_list|(
name|pcie_base
argument_list|,
name|reg
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|)
expr_stmt|;
name|papage
operator|=
name|pa
operator|&
operator|~
name|PAGE_MASK
expr_stmt|;
comment|/* 	 * Find an element in the cache that matches the physical page desired, 	 * or create a new mapping from the least recently used element. 	 * A very simple LRU algorithm is used here, does it need to be more 	 * efficient? 	 */
name|pcielist
operator|=
operator|&
name|pcie_list
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
expr_stmt|;
name|TAILQ_FOREACH
argument_list|(
argument|elem
argument_list|,
argument|pcielist
argument_list|,
argument|elem
argument_list|)
block|{
if|if
condition|(
name|elem
operator|->
name|papage
operator|==
name|papage
condition|)
break|break;
block|}
if|if
condition|(
name|elem
operator|==
name|NULL
condition|)
block|{
name|elem
operator|=
name|TAILQ_LAST
argument_list|(
name|pcielist
argument_list|,
name|pcie_cfg_list
argument_list|)
expr_stmt|;
if|if
condition|(
name|elem
operator|->
name|papage
operator|!=
literal|0
condition|)
block|{
name|pmap_kremove
argument_list|(
name|elem
operator|->
name|vapage
argument_list|)
expr_stmt|;
name|invlpg
argument_list|(
name|elem
operator|->
name|vapage
argument_list|)
expr_stmt|;
block|}
name|pmap_kenter
argument_list|(
name|elem
operator|->
name|vapage
argument_list|,
name|papage
argument_list|)
expr_stmt|;
name|elem
operator|->
name|papage
operator|=
name|papage
expr_stmt|;
block|}
if|if
condition|(
name|elem
operator|!=
name|TAILQ_FIRST
argument_list|(
name|pcielist
argument_list|)
condition|)
block|{
name|TAILQ_REMOVE
argument_list|(
name|pcielist
argument_list|,
name|elem
argument_list|,
name|elem
argument_list|)
expr_stmt|;
name|TAILQ_INSERT_HEAD
argument_list|(
name|pcielist
argument_list|,
name|elem
argument_list|,
name|elem
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|elem
operator|->
name|vapage
operator||
operator|(
name|pa
operator|&
name|PAGE_MASK
operator|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * AMD BIOS And Kernel Developer's Guides for CPU families starting with 10h  * have a requirement that all accesses to the memory mapped PCI configuration  * space are done using AX class of registers.  * Since other vendors do not currently have any contradicting requirements  * the AMD access pattern is applied universally.  */
end_comment

begin_function
specifier|static
name|int
name|pciereg_cfgread
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|,
name|unsigned
name|bytes
parameter_list|)
block|{
name|vm_offset_t
name|va
decl_stmt|;
name|int
name|data
init|=
operator|-
literal|1
decl_stmt|;
if|if
condition|(
name|bus
operator|<
name|pcie_minbus
operator|||
name|bus
operator|>
name|pcie_maxbus
operator|||
name|slot
operator|>
name|PCI_SLOTMAX
operator|||
name|func
operator|>
name|PCI_FUNCMAX
operator|||
name|reg
operator|>
name|PCIE_REGMAX
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|critical_enter
argument_list|()
expr_stmt|;
name|va
operator|=
name|pciereg_findaddr
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|4
case|:
asm|__asm("movl %1, %0" : "=a" (data)
block|:
literal|"m"
operator|(
operator|*
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
name|va
operator|)
block|)
empty_stmt|;
break|break;
case|case
literal|2
case|:
asm|__asm("movzwl %1, %0" : "=a" (data)
block|:
literal|"m"
operator|(
operator|*
operator|(
specifier|volatile
name|uint16_t
operator|*
operator|)
name|va
operator|)
block|)
function|;
end_function

begin_break
break|break;
end_break

begin_case
case|case
literal|1
case|:
end_case

begin_asm
asm|__asm("movzbl %1, %0" : "=a" (data)
end_asm

begin_expr_stmt
unit|:
literal|"m"
operator|(
operator|*
operator|(
specifier|volatile
name|uint8_t
operator|*
operator|)
name|va
operator|)
end_expr_stmt

begin_empty_stmt
unit|)
empty_stmt|;
end_empty_stmt

begin_break
break|break;
end_break

begin_expr_stmt
unit|}  	critical_exit
operator|(
operator|)
expr_stmt|;
end_expr_stmt

begin_return
return|return
operator|(
name|data
operator|)
return|;
end_return

begin_function
unit|}  static
name|void
name|pciereg_cfgwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|,
name|int
name|data
parameter_list|,
name|unsigned
name|bytes
parameter_list|)
block|{
name|vm_offset_t
name|va
decl_stmt|;
if|if
condition|(
name|bus
operator|<
name|pcie_minbus
operator|||
name|bus
operator|>
name|pcie_maxbus
operator|||
name|slot
operator|>
name|PCI_SLOTMAX
operator|||
name|func
operator|>
name|PCI_FUNCMAX
operator|||
name|reg
operator|>
name|PCIE_REGMAX
condition|)
return|return;
name|critical_enter
argument_list|()
expr_stmt|;
name|va
operator|=
name|pciereg_findaddr
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|4
case|:
asm|__asm("movl %1, %0" : "=m" (*(volatile uint32_t *)va)
block|:
literal|"a"
operator|(
name|data
operator|)
block|)
empty_stmt|;
break|break;
case|case
literal|2
case|:
asm|__asm("movw %1, %0" : "=m" (*(volatile uint16_t *)va)
block|:
literal|"a"
operator|(
operator|(
name|uint16_t
operator|)
name|data
operator|)
block|)
function|;
end_function

begin_break
break|break;
end_break

begin_case
case|case
literal|1
case|:
end_case

begin_asm
asm|__asm("movb %1, %0" : "=m" (*(volatile uint8_t *)va)
end_asm

begin_expr_stmt
unit|:
literal|"a"
operator|(
operator|(
name|uint8_t
operator|)
name|data
operator|)
end_expr_stmt

begin_empty_stmt
unit|)
empty_stmt|;
end_empty_stmt

begin_break
break|break;
end_break

begin_expr_stmt
unit|}  	critical_exit
operator|(
operator|)
expr_stmt|;
end_expr_stmt

unit|}
end_unit

