// Seed: 2007923090
module module_0;
  logic id_1;
  ;
  wire id_2;
  assign module_1.id_8 = 0;
  integer id_3;
  ;
  assign id_3 = id_3;
  wire [1 : -1 'b0 -  1] id_4;
  logic id_5;
  assign id_5 = -1;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input wire id_2,
    output tri id_3,
    output wire id_4,
    input wire id_5,
    output tri1 id_6,
    output uwire id_7,
    output supply1 id_8
);
  genvar id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  supply0 id_0,
    output logic   id_1
);
  assign id_1 = id_0;
  parameter id_3 = -1;
  assign id_1 = id_0;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  always id_1 <= -1;
endmodule
