---
name: CH32V00x Series
mcu_type: 0x11
device_type: 0x21
support_net: false
support_usb: false
support_serial: true
description: CH32V00x (RISC-V2A/V2C) Series
config_registers:
  # Ref: section 16.5 (CH32V003) & 18.5 (CH32V00x) "User Option Bytes" of RM manual
  - offset: 0x00
    name: RDPR_USER
    description: RDPR, nRDPR, USER, nUSER
    reset: 0x08F75AA5
    type: u32
    fields:
      - bit_range: [7, 0]
        name: RDPR
        description: Read Protection. 0xA5 for unprotected, otherwise read-protected (ignoring WRPR)
        explaination:
          0xa5: Unprotected
          _: Protected
      - bit_range: [16, 16]
        name: IWDG_SW
        description: Independent watchdog (IWDG) hardware enable
        explaination:
          1: IWDG enabled by software, and not enabled by hardware
          0: IWDG enabled by hardware (along with the LSI clock)
      - bit_range: [18, 18]
        name: STANDBY_RST
        description: System reset control under the standby mode
        explaination:
          1: Disabled, entering standby-mode without RST
          0: Enabled
      - bit_range: [20, 19]
        name: RST_MODE
        description: External pin PD7 reset mode
        explaination:
          0b00: Ignoring pin states within 128us after turning on the multiplexing function
          0b01: Ignoring pin states within 1ms after turning on the multiplexing function
          0b10: Ignoring pin states within 12ms after turning on the multiplexing function
          0b11: Multiplexing function off, PD7 for I/O function
      - bit_range: [21, 21]
        name: START_MODE
        description: Power-on startup mode
        explaination:
          1: Start from BOOT area
          0: Start from user CODE area
  - offset: 0x04
    name: DATA
    description: Customizable 2 byte data, DATA0, nDATA0, DATA1, nDATA1
    reset: 0xFF00FF00
    type: u32
    fields:
      - bit_range: [7, 0]
        name: DATA0
      - bit_range: [23, 16]
        name: DATA1
  - offset: 0x08
    name: WRPR
    # Each bit is used to control the write-protect status of sectors as follows:
    #   CH32V003: 1 sector (1K/sector), max 16K (WRPR3/4 reserved)
    #   CH32V002/004/005/006/007: 2 sectors (1K/sector), max 64K
    description: Flash memory write protection status
    type: u32
    reset: 0xFFFFFFFF
    explaination:
      0xFFFFFFFF: Unprotected
      _: Some 1K sections are protected
variants:
  - name: CH32V002A4M6
    chip_id: 0x22
    flash_size: 16K
  - name: CH32V002D4U6
    chip_id: 0x23
    flash_size: 16K
  - name: CH32V002F4P6
    chip_id: 0x20
    flash_size: 16K
  - name: CH32V002F4U6
    chip_id: 0x21
    flash_size: 16K
  - name: CH32V002J4M6
    chip_id: 0x24
    flash_size: 16K
  - name: CH32V003A4M6
    chip_id: 0x32
    flash_size: 16K
  - name: CH32V003F4P6
    chip_id: 0x30
    flash_size: 16K
  - name: CH32V003F4U6
    chip_id: 0x31
    flash_size: 16K
  - name: CH32V003J4M6
    chip_id: 0x33
    flash_size: 16K
  - name: CH32V004F6P1
    chip_id: 0x40
    flash_size: 32K
  - name: CH32V004F6U1
    chip_id: 0x41
    flash_size: 32K
  - name: CH32V005D6U6
    chip_id: 0x53
    flash_size: 32K
  - name: CH32V005E6R6
    chip_id: 0x50
    flash_size: 32K
  - name: CH32V005F6P6
    chip_id: 0x52
    flash_size: 32K
  - name: CH32V005F6U6
    chip_id: 0x51
    flash_size: 32K
  - name: CH32V006E8R6
    chip_id: 0x61
    flash_size: 62K
  - name: CH32V006F8P6
    chip_id: 0x63
    flash_size: 62K
  - name: CH32V006F8U6
    chip_id: 0x62
    flash_size: 62K
  - name: CH32V006K8U6
    chip_id: 0x60
    flash_size: 62K
  - name: CH32V007E8R6
    chip_id: 0x71
    flash_size: 62K
  - name: CH32V007K8U6
    chip_id: 0x72
    flash_size: 62K
