Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 1.28 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.28 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: PIC24.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PIC24.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PIC24"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : PIC24
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : No
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : PIC24.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/PIC24 is now defined in a different file.  It was defined in "Y:/Florea_Julia_PIC24/PIC24/PIC24.vhf", and is now defined in "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/PIC24.vhf".
WARNING:HDLParsers:3607 - Unit work/PIC24/BEHAVIORAL is now defined in a different file.  It was defined in "Y:/Florea_Julia_PIC24/PIC24/PIC24.vhf", and is now defined in "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/PIC24.vhf".
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/DataMem.vhd" in Library work.
Architecture behavioral of Entity datamem is up to date.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/MUX2V4.vhd" in Library work.
Architecture behavioral of Entity mux2v4 is up to date.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/MUX2V16.vhd" in Library work.
Architecture behavioral of Entity mux2v16 is up to date.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/PC_Update.vhd" in Library work.
Architecture behavioral of Entity pc_update is up to date.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/ProgCnt.vhd" in Library work.
Entity <progcnt> compiled.
Entity <progcnt> (Architecture <behavioral>) compiled.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/ctrl.vhd" in Library work.
Architecture behavioral of Entity ctrl is up to date.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/ROM32x24ZFlag.vhd" in Library work.
Architecture behavioral of Entity rom32x24zflag is up to date.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/File_Regs.vhd" in Library work.
Architecture behavioral of Entity file_regs is up to date.
Compiling vhdl file "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/PIC24.vhf" in Library work.
Architecture behavioral of Entity pic24 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PIC24> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DataMem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2V4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2V16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_Update> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgCnt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM32x24ZFlag> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <File_Regs> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PIC24> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/PIC24.vhf" line 223: Unconnected output port 'RdData2' of component 'File_Regs'.
Entity <PIC24> analyzed. Unit <PIC24> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <DataMem> in library <work> (Architecture <behavioral>).
Entity <DataMem> analyzed. Unit <DataMem> generated.

Analyzing Entity <MUX2V4> in library <work> (Architecture <behavioral>).
Entity <MUX2V4> analyzed. Unit <MUX2V4> generated.

Analyzing Entity <MUX2V16> in library <work> (Architecture <behavioral>).
Entity <MUX2V16> analyzed. Unit <MUX2V16> generated.

Analyzing Entity <PC_Update> in library <work> (Architecture <behavioral>).
Entity <PC_Update> analyzed. Unit <PC_Update> generated.

Analyzing Entity <ProgCnt> in library <work> (Architecture <behavioral>).
Entity <ProgCnt> analyzed. Unit <ProgCnt> generated.

Analyzing Entity <ctrl> in library <work> (Architecture <behavioral>).
Entity <ctrl> analyzed. Unit <ctrl> generated.

Analyzing Entity <ROM32x24ZFlag> in library <work> (Architecture <behavioral>).
Entity <ROM32x24ZFlag> analyzed. Unit <ROM32x24ZFlag> generated.

Analyzing Entity <File_Regs> in library <work> (Architecture <behavioral>).
Entity <File_Regs> analyzed. Unit <File_Regs> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/ALU.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <C>.
    Found 1-bit register for signal <N>.
    Found 1-bit register for signal <Z>.
    Found 1-bit register for signal <OV>.
    Found 1-bit xor2 for signal <overflow$xor0000> created at line 101.
    Found 1-bit xor2 for signal <overflow$xor0001> created at line 101.
    Found 1-bit xor2 for signal <overflow$xor0002> created at line 101.
    Found 1-bit xor2 for signal <overflow$xor0003> created at line 101.
    Found 17-bit 8-to-1 multiplexer for signal <result>.
    Found 17-bit adder carry in for signal <result$addsub0000>.
    Found 16-bit shifter logical right for signal <result$mux0000> created at line 75.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  17 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <DataMem>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/DataMem.vhd".
    Found 16x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <OUTW0>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <DataMem> synthesized.


Synthesizing Unit <MUX2V4>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/MUX2V4.vhd".
Unit <MUX2V4> synthesized.


Synthesizing Unit <MUX2V16>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/MUX2V16.vhd".
Unit <MUX2V16> synthesized.


Synthesizing Unit <PC_Update>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/PC_Update.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 6-bit adder for signal <New_PC$addsub0000> created at line 50.
    Found 6-bit adder for signal <PC_temp>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <PC_Update> synthesized.


Synthesizing Unit <ProgCnt>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/ProgCnt.vhd".
    Found 6-bit register for signal <PC>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ProgCnt> synthesized.


Synthesizing Unit <ctrl>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/ctrl.vhd".
Unit <ctrl> synthesized.


Synthesizing Unit <ROM32x24ZFlag>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/ROM32x24ZFlag.vhd".
    Found 24-bit 32-to-1 multiplexer for signal <Data>.
    Summary:
	inferred  24 Multiplexer(s).
Unit <ROM32x24ZFlag> synthesized.


Synthesizing Unit <File_Regs>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/File_Regs.vhd".
    Found 16x16-bit dual-port RAM <Mram_s16Regs16> for signal <s16Regs16>.
    Found 16x16-bit dual-port RAM <Mram_s16Regs16_ren> for signal <s16Regs16>.
    Summary:
	inferred   2 RAM(s).
Unit <File_Regs> synthesized.


Synthesizing Unit <PIC24>.
    Related source file is "//vboxsvr/d_drive/Florea_Julia_PIC24/PIC24/PIC24.vhf".
WARNING:Xst:646 - Signal <Instr<11>> is assigned but never used.
WARNING:Xst:653 - Signal <RdData2> is used but never assigned. Tied to value 0000000000000000.
Unit <PIC24> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port RAM                               : 2
 16x16-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 3
 17-bit adder carry in                                 : 1
 6-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 4
 16-bit register                                       : 1
 6-bit register                                        : 1
# Multiplexers                                         : 2
 17-bit 8-to-1 multiplexer                             : 1
 24-bit 32-to-1 multiplexer                            : 1
# Logic shifters                                       : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s400.nph' in environment C:\Xilinx92i.
INFO:Xst:2664 - HDL ADVISOR - Unit <DataMem> : The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <Addr>          |          |
    |     diA            | connected to signal <DataIn>        |          |
    |     doA            | connected to signal <MemData>       |          |
    -----------------------------------------------------------------------
INFO:Xst:2664 - HDL ADVISOR - Unit <File_Regs> : The RAM <Mram_s16Regs16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WrEn>          | high     |
    |     addrA          | connected to signal <WrReg>         |          |
    |     diA            | connected to signal <WRData>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <RdReg1>        |          |
    |     doB            | connected to signal <RdData1>       |          |
    -----------------------------------------------------------------------
INFO:Xst:2664 - HDL ADVISOR - Unit <File_Regs> : The RAM <Mram_s16Regs16_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WrEn>          | high     |
    |     addrA          | connected to signal <WrReg>         |          |
    |     diA            | connected to signal <WRData>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <RdReg2>        |          |
    |     doB            | connected to signal <RdData2>       |          |
    -----------------------------------------------------------------------
WARNING:Xst:1710 - FF/Latch  <OUTW0_0> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_1> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_2> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_3> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_4> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_5> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_6> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_7> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_8> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_9> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_10> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_11> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_12> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_13> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_14> (without init value) has a constant value of 0 in block <U_DataMem>.
WARNING:Xst:1710 - FF/Latch  <OUTW0_15> (without init value) has a constant value of 0 in block <U_DataMem>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port distributed RAM                   : 2
 16x16-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 3
 17-bit adder carry in                                 : 1
 6-bit adder                                           : 2
# Registers                                            : 26
 Flip-Flops                                            : 26
# Multiplexers                                         : 2
 17-bit 8-to-1 multiplexer                             : 1
 24-bit 32-to-1 multiplexer                            : 1
# Logic shifters                                       : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <OUTW0_0> in Unit <DataMem> is equivalent to the following 15 FFs/Latches, which will be removed : <OUTW0_1> <OUTW0_2> <OUTW0_3> <OUTW0_4> <OUTW0_5> <OUTW0_6> <OUTW0_7> <OUTW0_8> <OUTW0_9> <OUTW0_10> <OUTW0_11> <OUTW0_12> <OUTW0_13> <OUTW0_14> <OUTW0_15> 
WARNING:Xst:1710 - FF/Latch  <OUTW0_0> (without init value) has a constant value of 0 in block <DataMem>.
WARNING:Xst:2677 - Node <U_PC/PC_0> of sequential type is unconnected in block <PIC24>.

Optimizing unit <PIC24> ...

Optimizing unit <ALU> ...

Optimizing unit <DataMem> ...
WARNING:Xst:2677 - Node <U_PC/PC_5> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_PC/PC_4> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_PC/PC_3> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_PC/PC_2> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_PC/PC_1> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem3> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem1> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem2> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem4> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem5> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem8> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem6> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem7> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem9> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem10> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem13> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem11> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem12> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem14> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <inst_Mram_mem15> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_ALU/N> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_ALU/OV> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_ALU/C> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_ALU/Z> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem15> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem14> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem13> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem12> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem11> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem10> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem9> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem8> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem7> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem6> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem5> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem4> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem3> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem2> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem1> of sequential type is unconnected in block <PIC24>.
WARNING:Xst:2677 - Node <U_DataMem/inst_Mram_mem> of sequential type is unconnected in block <PIC24>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PIC24, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PIC24.ngr
Top Level Output File Name         : PIC24
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 49

Cell Usage :
# BELS                             : 1
#      GND                         : 1
# IO Buffers                       : 16
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                       0  out of   3584     0%  
 Number of IOs:                         49
 Number of bonded IOBs:                 16  out of    173     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
CPU : 124.59 / 126.06 s | Elapsed : 125.00 / 126.00 s
 
--> 

Total memory usage is 197348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :    5 (   0 filtered)

