$date
	Tue Nov 19 07:15:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module TwoOneMux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module iTwoOneMux $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' sel $end
$var reg 1 ( out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1(
1!
1#
1&
#200
0(
0!
0#
0&
1"
1%
#300
1(
1!
1#
1&
#400
0(
0!
1$
1'
0#
0&
0"
0%
#500
1#
1&
#600
1(
1!
0#
0&
1"
1%
#700
1#
1&
#800
