Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 16 13:55:42 2022
| Host         : DESKTOP-OFVEEAG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file square_wave_gen_timing_summary_routed.rpt -pb square_wave_gen_timing_summary_routed.pb -rpx square_wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : square_wave_gen
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.970        0.000                      0                   19        0.240        0.000                      0                   19        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.970        0.000                      0                   19        0.240        0.000                      0                   19        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.463ns (42.617%)  route 1.970ns (57.383%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.697     8.752    count[8]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.463ns (42.617%)  route 1.970ns (57.383%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.697     8.752    count[8]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.463ns (42.617%)  route 1.970ns (57.383%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.697     8.752    count[8]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.463ns (44.408%)  route 1.831ns (55.592%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.559     8.613    count[8]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.720    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.463ns (44.408%)  route 1.831ns (55.592%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.559     8.613    count[8]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.720    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.463ns (44.408%)  route 1.831ns (55.592%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.559     8.613    count[8]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.720    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.463ns (44.408%)  route 1.831ns (55.592%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.559     8.613    count[8]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.720    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.463ns (44.408%)  route 1.831ns (55.592%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.559     8.613    count[8]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.720    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 total_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.463ns (44.408%)  route 1.831ns (55.592%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  total_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  total_time_reg[3]/Q
                         net (fo=1, routed)           0.962     6.737    total_time[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     6.861    count[8]_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.431 r  count_reg[8]_i_3/CO[2]
                         net (fo=1, routed)           0.311     7.741    count_reg[8]_i_3_n_1
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.313     8.054 r  count[8]_i_1/O
                         net (fo=9, routed)           0.559     8.613    count[8]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.720    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.766ns (28.978%)  route 1.877ns (71.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.717     5.320    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  count_reg[0]/Q
                         net (fo=9, routed)           0.993     6.830    count_reg[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.954 r  count[8]_i_4/O
                         net (fo=3, routed)           0.885     7.839    count[8]_i_4_n_0
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.963 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.963    p_0_in__0[7]
    SLICE_X2Y84          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.077    15.338    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  7.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.247ns (68.347%)  route 0.114ns (31.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  count_reg[4]/Q
                         net (fo=6, routed)           0.114     1.781    count_reg[4]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.099     1.880 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.880    p_0_in__0[5]
    SLICE_X2Y83          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.639    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.963%)  route 0.181ns (46.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  count_reg[6]/Q
                         net (fo=6, routed)           0.181     1.864    count_reg[6]
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.048     1.912 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.912    p_0_in__0[8]
    SLICE_X2Y84          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.131     1.650    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.609%)  route 0.181ns (46.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  count_reg[6]/Q
                         net (fo=6, routed)           0.181     1.864    count_reg[6]
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.045     1.909 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.909    p_0_in__0[7]
    SLICE_X2Y84          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.639    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.838%)  route 0.208ns (50.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  count_reg[1]/Q
                         net (fo=9, routed)           0.208     1.891    count_reg[1]
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.043     1.934 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    p_0_in__0[2]
    SLICE_X2Y83          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.131     1.649    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.838%)  route 0.208ns (50.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  count_reg[1]/Q
                         net (fo=9, routed)           0.208     1.891    count_reg[1]
    SLICE_X2Y83          LUT5 (Prop_lut5_I2_O)        0.043     1.934 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.934    p_0_in__0[4]
    SLICE_X2Y83          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.131     1.649    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.079%)  route 0.208ns (49.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  count_reg[1]/Q
                         net (fo=9, routed)           0.208     1.891    count_reg[1]
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.045     1.936 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.936    p_0_in__0[3]
    SLICE_X2Y83          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.639    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.079%)  route 0.208ns (49.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  count_reg[1]/Q
                         net (fo=9, routed)           0.208     1.891    count_reg[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.936 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.936    p_0_in__0[1]
    SLICE_X2Y83          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120     1.638    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.249%)  route 0.243ns (53.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  count_reg[6]/Q
                         net (fo=6, routed)           0.243     1.926    count_reg[6]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.971    p_0_in__0[6]
    SLICE_X2Y84          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     1.640    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.962%)  route 0.266ns (56.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  count_reg[0]/Q
                         net (fo=9, routed)           0.266     1.949    count_reg[0]
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.994 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.994    count[0]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.639    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.381ns (69.859%)  route 0.164ns (30.141%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  count_reg[6]/Q
                         net (fo=6, routed)           0.164     1.848    count_reg[6]
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.049     1.897 r  wave_i_4/O
                         net (fo=1, routed)           0.000     1.897    wave_i_4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.989 r  wave_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.989    wave_reg_i_2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.065 r  wave_reg_i_1/CO[0]
                         net (fo=1, routed)           0.000     2.065    p_0_in
    SLICE_X3Y85          FDRE                                         r  wave_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  wave_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.100     1.634    wave_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     m_max_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     m_max_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     m_max_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     m_max_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     m_max_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     m_max_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     m_max_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     m_max_reg[1]/C



