-- Simulation setup for running a HDL simulation in ORPSOC 
-- Board              :  Atlys Spartan-6 FPGA
-- Vendor             :  Xilinx
-- Design environment :  Design Suite 13.2
-- HDL simulator      :  ISim
-- Date               :  2012-03-12
-- More information   :  http://www.rte.se/blog/blogg-modesty-corex/simulating-orpsoc-using-isim


verilog work $ORPSOC_HOME/rtl/verilog/cfi_ctrl/cfi_ctrl.v
verilog work $ORPSOC_HOME/rtl/verilog/dbg_if/dbg_cpu_registers.v
verilog work $ORPSOC_HOME/rtl/verilog/dbg_if/dbg_cpu.v
verilog work $ORPSOC_HOME/rtl/verilog/dbg_if/dbg_crc32_d1.v
verilog work $ORPSOC_HOME/rtl/verilog/dbg_if/dbg_if.v
verilog work $ORPSOC_HOME/rtl/verilog/dbg_if/dbg_register.v
verilog work $ORPSOC_HOME/rtl/verilog/dbg_if/dbg_wb.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_clockgen.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_crc.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_fifo.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_maccontrol.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_macstatus.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/ethmac.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_miim.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_outputcontrol.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_random.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_receivecontrol.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_registers.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_register.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_rxaddrcheck.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_rxcounters.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_rxethmac.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_rxstatem.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_shiftreg.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_spram_256x32.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_transmitcontrol.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_txcounters.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_txethmac.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_txstatem.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/eth_wishbone.v
verilog work $ORPSOC_HOME/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v
verilog work $ORPSOC_HOME/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v
verilog work $ORPSOC_HOME/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v
verilog work $ORPSOC_HOME/rtl/verilog/i2c_master_slave/i2c_master_slave.v
verilog work $ORPSOC_HOME/rtl/verilog/intgen/intgen.v
verilog work $ORPSOC_HOME/rtl/verilog/jtag_tap/jtag_tap.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_alu.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_amultp2_32x32.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_cfgr.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_cpu.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_ctrl.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dc_fsm.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dc_ram.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dc_tag.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dc_top.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dmmu_tlb.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dmmu_top.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dpram_256x32.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dpram_32x32.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dpram.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_du.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_except.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_addsub.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_arith.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_div.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_fcmp.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_mul.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_post_norm_div.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_fpu.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_freeze.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_genpc.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_gmultp2_32x32.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_ic_fsm.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_ic_ram.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_ic_tag.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_ic_top.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_if.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_immu_tlb.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_immu_top.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_iwb_biu.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_lsu.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_mem2reg.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_mult_mac.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_operandmuxes.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_pic.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_pm.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_qmem_top.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_reg2mem.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_rfram_generic.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_rf.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_sb_fifo.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_sb.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_1024x32_bw.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_1024x32.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_1024x8.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_128x32.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_2048x32_bw.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_2048x32.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_2048x8.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_256x21.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_32_bw.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_32x24.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_512x20.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_64x14.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_64x22.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram_64x24.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_spram.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_sprs.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_top.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_tpram_32x32.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_tt.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_wb_biu.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_wbmux.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_xcv_ram32x8d.v
verilog work $ORPSOC_HOME/rtl/verilog/or1200/or1200_dfi.v
verilog work $ORPSOC_HOME/rtl/verilog/ram_wb/ram_wb_b3.v
verilog work $ORPSOC_HOME/rtl/verilog/ram_wb/ram_wb.v
verilog work $ORPSOC_HOME/rtl/verilog/rom/rom.v
verilog work $ORPSOC_HOME/rtl/verilog/simple_spi/fifo4.v
verilog work $ORPSOC_HOME/rtl/verilog/simple_spi/simple_spi.v
verilog work $ORPSOC_HOME/rtl/verilog/smii/smii_if.v
verilog work $ORPSOC_HOME/rtl/verilog/smii/smii_sync.v
verilog work $ORPSOC_HOME/rtl/verilog/smii/smii.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/raminfr.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart16550.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart_debug_if.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart_receiver.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart_regs.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart_rfifo.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart_sync_flops.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart_tfifo.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart_transmitter.v
verilog work $ORPSOC_HOME/rtl/verilog/uart16550/uart_wb.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/directControl.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/dpMem_dc.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/endpMux.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/fifoMux.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/fifoRTL.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/getPacket.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/HCTxPortArbiter.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/hostcontroller.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/hostSlaveMuxBI.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/hostSlaveMux.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/lineControlUpdate.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/processRxBit.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/processRxByte.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/processTxByte.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/readUSBWireData.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/RxfifoBI.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/RxFifo.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/rxStatusMonitor.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/SCTxPortArbiter.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/sendPacketArbiter.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/sendPacket.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/SIEReceiver.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/SIETransmitter.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/slavecontroller.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/slaveDirectControl.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/slaveGetPacket.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/slaveSendPacket.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/SOFController.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/SOFTransmit.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/speedCtrlMux.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/TxfifoBI.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/TxFifo.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/updateCRC16.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/updateCRC5.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/USBHostControlBI.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/usbHostControl.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/usbhostslave.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/usbhost.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/USBSlaveControlBI.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/usbSlaveControl.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/usbslave.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/USBTxWireArbiter.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/wishBoneBI.v
verilog work $ORPSOC_HOME/rtl/verilog/usbhostslave/writeUSBWireData.v
verilog work $ORPSOC_HOME/rtl/verilog/wb_ram_b3/wb_ram_b3.v
verilog work $ORPSOC_HOME/rtl/verilog/wb_switch_b3/wb_switch_b3.v
verilog work $ORPSOC_HOME/bench/verilog/AT26DFxxx.v
verilog work $ORPSOC_HOME/bench/verilog/eth_phy.v
verilog work $ORPSOC_HOME/bench/verilog/mt48lc16m16a2.v
verilog work $ORPSOC_HOME/bench/verilog/smii_phy.v
verilog work $ORPSOC_HOME/bench/verilog/uart_decoder.v
verilog work $ORPSOC_HOME/bench/verilog/uart_stim.v
verilog work $ORPSOC_HOME/bench/verilog/wiredelay.v
verilog work $ORPSOC_HOME/bench/verilog/x28fxxxp30.v
verilog work $ORPSOC_HOME/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v
verilog work $ATLYS_HOME/rtl/verilog/arbiter/arbiter_bytebus.v
verilog work $ATLYS_HOME/rtl/verilog/arbiter/arbiter_dbus.v
verilog work $ATLYS_HOME/rtl/verilog/arbiter/arbiter_ibus.v
verilog work $ATLYS_HOME/rtl/verilog/clkgen/clkgen.v
verilog work $ATLYS_HOME/rtl/verilog/gpio/gpio.v
verilog work $ATLYS_HOME/rtl/verilog/lfsr/lfsr.v
verilog work $ATLYS_HOME/rtl/verilog/orpsoc_top/orpsoc_top.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/ddr2_mig.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/infrastructure.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/iodrp_controller.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/iodrp_mcb_controller.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/mcb_raw_wrapper.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/mcb_soft_calibration_top.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/mcb_soft_calibration.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/mcb_ui_top.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/memc_wrapper.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if_cache.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if.v
verilog work $ATLYS_HOME/rtl/verilog/xilinx_ddr2/xilinx_ddr2.v
verilog work $ATLYS_HOME/bench/verilog/ddr2_model.v
verilog work $ATLYS_HOME/bench/verilog/or1200_monitor.v
verilog work $ATLYS_HOME/bench/verilog/orpsoc_testbench.v


