
*** Running vivado
    with args -log On_Off.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source On_Off.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source On_Off.tcl -notrace
Command: link_design -top On_Off -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/runge/Subjects/Embedded/code/LEDButtonTest/LEDButtonTest.srcs/constrs_1/new/const_1.xdc]
Finished Parsing XDC File [/home/runge/Subjects/Embedded/code/LEDButtonTest/LEDButtonTest.srcs/constrs_1/new/const_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1492.258 ; gain = 0.000 ; free physical = 4656 ; free virtual = 16082
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1529.273 ; gain = 33.016 ; free physical = 4654 ; free virtual = 16080

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13df9f31b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.836 ; gain = 392.562 ; free physical = 4277 ; free virtual = 15703

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13df9f31b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15635
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13df9f31b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15635
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13df9f31b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15635
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13df9f31b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15635
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13df9f31b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13df9f31b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634
Ending Logic Optimization Task | Checksum: 13df9f31b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13df9f31b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13df9f31b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634
Ending Netlist Obfuscation Task | Checksum: 13df9f31b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.836 ; gain = 503.578 ; free physical = 4208 ; free virtual = 15634
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.836 ; gain = 0.000 ; free physical = 4208 ; free virtual = 15634
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.852 ; gain = 0.000 ; free physical = 4205 ; free virtual = 15632
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.852 ; gain = 0.000 ; free physical = 4204 ; free virtual = 15632
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/code/LEDButtonTest/LEDButtonTest.runs/impl_1/On_Off_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file On_Off_drc_opted.rpt -pb On_Off_drc_opted.pb -rpx On_Off_drc_opted.rpx
Command: report_drc -file On_Off_drc_opted.rpt -pb On_Off_drc_opted.pb -rpx On_Off_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/runge/Subjects/Embedded/code/LEDButtonTest/LEDButtonTest.runs/impl_1/On_Off_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4174 ; free virtual = 15600
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 124774c7b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4174 ; free virtual = 15600
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4174 ; free virtual = 15600

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 124774c7b

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4169 ; free virtual = 15595

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21e6ee6ea

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4168 ; free virtual = 15595

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21e6ee6ea

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4168 ; free virtual = 15595
Phase 1 Placer Initialization | Checksum: 21e6ee6ea

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4168 ; free virtual = 15595

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4168 ; free virtual = 15595
Phase 2 Final Placement Cleanup | Checksum: 21e6ee6ea

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4168 ; free virtual = 15595
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 124774c7b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4170 ; free virtual = 15597
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4170 ; free virtual = 15597
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.191 ; gain = 0.000 ; free physical = 4171 ; free virtual = 15598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.379 ; gain = 0.000 ; free physical = 4169 ; free virtual = 15597
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/code/LEDButtonTest/LEDButtonTest.runs/impl_1/On_Off_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file On_Off_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2076.379 ; gain = 4.000 ; free physical = 4160 ; free virtual = 15587
INFO: [runtcl-4] Executing : report_utilization -file On_Off_utilization_placed.rpt -pb On_Off_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file On_Off_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.379 ; gain = 0.000 ; free physical = 4168 ; free virtual = 15595
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 30c20002 ConstDB: 0 ShapeSum: f3b54c79 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fc60607a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2208.055 ; gain = 129.676 ; free physical = 4033 ; free virtual = 15460
Post Restoration Checksum: NetGraph: 7f5a6fb3 NumContArr: 7d05f0c7 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fc60607a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.051 ; gain = 136.672 ; free physical = 4018 ; free virtual = 15445

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fc60607a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2215.051 ; gain = 136.672 ; free physical = 4018 ; free virtual = 15445
Phase 2 Router Initialization | Checksum: fc60607a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2221.105 ; gain = 142.727 ; free physical = 4015 ; free virtual = 15442

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.473 ; gain = 148.094 ; free physical = 4013 ; free virtual = 15440

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.473 ; gain = 148.094 ; free physical = 4013 ; free virtual = 15440
Phase 4 Rip-up And Reroute | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.473 ; gain = 148.094 ; free physical = 4013 ; free virtual = 15440

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.473 ; gain = 148.094 ; free physical = 4013 ; free virtual = 15440

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.473 ; gain = 148.094 ; free physical = 4013 ; free virtual = 15440
Phase 6 Post Hold Fix | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.473 ; gain = 148.094 ; free physical = 4013 ; free virtual = 15440

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00284768 %
  Global Horizontal Routing Utilization  = 0.000169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.473 ; gain = 148.094 ; free physical = 4013 ; free virtual = 15440

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2228.473 ; gain = 150.094 ; free physical = 4012 ; free virtual = 15439

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 581147ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2228.473 ; gain = 150.094 ; free physical = 4012 ; free virtual = 15439
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2228.473 ; gain = 150.094 ; free physical = 4030 ; free virtual = 15457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2228.473 ; gain = 152.094 ; free physical = 4030 ; free virtual = 15457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.473 ; gain = 0.000 ; free physical = 4030 ; free virtual = 15457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2228.473 ; gain = 0.000 ; free physical = 4030 ; free virtual = 15458
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.473 ; gain = 0.000 ; free physical = 4029 ; free virtual = 15458
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/code/LEDButtonTest/LEDButtonTest.runs/impl_1/On_Off_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file On_Off_drc_routed.rpt -pb On_Off_drc_routed.pb -rpx On_Off_drc_routed.rpx
Command: report_drc -file On_Off_drc_routed.rpt -pb On_Off_drc_routed.pb -rpx On_Off_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/runge/Subjects/Embedded/code/LEDButtonTest/LEDButtonTest.runs/impl_1/On_Off_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file On_Off_methodology_drc_routed.rpt -pb On_Off_methodology_drc_routed.pb -rpx On_Off_methodology_drc_routed.rpx
Command: report_methodology -file On_Off_methodology_drc_routed.rpt -pb On_Off_methodology_drc_routed.pb -rpx On_Off_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/runge/Subjects/Embedded/code/LEDButtonTest/LEDButtonTest.runs/impl_1/On_Off_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file On_Off_power_routed.rpt -pb On_Off_power_summary_routed.pb -rpx On_Off_power_routed.rpx
Command: report_power -file On_Off_power_routed.rpt -pb On_Off_power_summary_routed.pb -rpx On_Off_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file On_Off_route_status.rpt -pb On_Off_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file On_Off_timing_summary_routed.rpt -pb On_Off_timing_summary_routed.pb -rpx On_Off_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file On_Off_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file On_Off_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file On_Off_bus_skew_routed.rpt -pb On_Off_bus_skew_routed.pb -rpx On_Off_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force On_Off.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./On_Off.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:02:19 . Memory (MB): peak = 2614.297 ; gain = 353.809 ; free physical = 3981 ; free virtual = 15420
INFO: [Common 17-206] Exiting Vivado at Tue Sep 15 10:20:08 2020...

*** Running vivado
    with args -log On_Off.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source On_Off.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source On_Off.tcl -notrace
Command: open_checkpoint On_Off_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1349.668 ; gain = 0.000 ; free physical = 4359 ; free virtual = 15939
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1926.027 ; gain = 0.000 ; free physical = 3679 ; free virtual = 15254
Restored from archive | CPU: 0.150000 secs | Memory: 0.991104 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1926.027 ; gain = 0.000 ; free physical = 3679 ; free virtual = 15254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.027 ; gain = 0.000 ; free physical = 3680 ; free virtual = 15256
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1926.027 ; gain = 576.359 ; free physical = 3680 ; free virtual = 15255
Command: write_bitstream -force On_Off.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./On_Off.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:02:20 . Memory (MB): peak = 2376.859 ; gain = 450.832 ; free physical = 3630 ; free virtual = 15209
INFO: [Common 17-206] Exiting Vivado at Tue Sep 15 10:36:24 2020...
