# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Project2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SignExtension.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DPRF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DPRF
# 
# Top level modules:
# 	DPRF
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SevenSeg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SevenSeg
# 
# Top level modules:
# 	SevenSeg
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/instmemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  controller_testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps controller_testbench 
# Loading work.controller_testbench
# Loading work.Controller
# Loading work.SignExtension
# ** Warning: (vsim-3015) C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v(10): [PCDPC] - Port size (6 or 6) does not match connection size (1) for port 'selALUop'. The port definition is at: C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v(10).
# 
#         Region: /controller_testbench/controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 100000	pcOut:         64	instWord: 3236954296	selRegRead1:          0	selRegRead2:         14	selRegWrite:         12	imm: 4294963200	pcNext: 1	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 00
# 200000	pcOut:         64	instWord:          0	selRegRead1:          0	selRegRead2:         14	selRegWrite:         12	imm: 4294963200	pcNext: 1	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 00
# 205000	pcOut:         64	instWord:          0	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 10
# 300000	pcOut:         64	instWord:          8	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 10
# 305000	pcOut:         64	instWord:          8	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 00
# 400000	pcOut:         64	instWord:          9	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 00
# 405000	pcOut:         64	instWord:          9	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 01
# 500000	pcOut:         64	instWord:          5	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 01
# 505000	pcOut:         64	instWord:          5	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 0	aluSrcIsReg: 1	memToReg: 00
# 600000	pcOut:         64	instWord:          2	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 0	aluSrcIsReg: 1	memToReg: 00
# 605000	pcOut:         64	instWord:          2	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 10
# 700000	pcOut:         64	instWord:         10	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 10
# 705000	pcOut:         64	instWord:         10	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 00
# 800000	pcOut:         64	instWord:          6	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 00
# 805000	pcOut:         64	instWord:          6	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 1	enMemWrite: 0	aluSrcIsReg: 0	memToReg: 00
# 900000	pcOut:         64	instWord:         11	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 1	enMemWrite: 0	aluSrcIsReg: 0	memToReg: 00
# 905000	pcOut:         64	instWord:         11	selRegRead1:          0	selRegRead2:          0	selRegWrite:          0	imm:          0	pcNext: 0	enBranch:         68	enRegWrite: 0	enMemWrite: 1	aluSrcIsReg: 0	memToReg: 00
# ** Note: $finish    : C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v(41)
#    Time: 1 us  Iteration: 0  Instance: /controller_testbench
# 1
# Break in Module controller_testbench at C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v line 41
# Simulation Breakpoint: 1
# Break in Module controller_testbench at C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/controller_testbench.v line 41
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 26
