

================================================================
== Vitis HLS Report for 'radix'
================================================================
* Date:           Fri Dec  2 13:12:28 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163  |radix_Pipeline_VITIS_LOOP_68_1  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172   |radix_Pipeline_VITIS_LOOP_9_1   |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        |grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179  |radix_Pipeline_VITIS_LOOP_20_1  |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
        |grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187  |radix_Pipeline_VITIS_LOOP_26_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193  |radix_Pipeline_VITIS_LOOP_30_3  |       89|       89|  0.890 us|  0.890 us|   89|   89|       no|
        |grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200  |radix_Pipeline_VITIS_LOOP_34_4  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206  |radix_Pipeline_VITIS_LOOP_38_5  |       89|       89|  0.890 us|  0.890 us|   89|   89|       no|
        |grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214  |radix_Pipeline_VITIS_LOOP_43_6  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       70|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|    15871|    12897|    0|
|Memory               |        0|     -|      112|        9|    0|
|Multiplexer          |        -|     -|        -|     1082|    -|
|Register             |        -|     -|      311|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    16294|    14058|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                            |control_s_axi                   |        0|   0|    64|    72|    0|
    |grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179  |radix_Pipeline_VITIS_LOOP_20_1  |        0|   0|  4855|  4044|    0|
    |grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187  |radix_Pipeline_VITIS_LOOP_26_2  |        0|   0|     5|    57|    0|
    |grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193  |radix_Pipeline_VITIS_LOOP_30_3  |        0|   0|  4763|  3727|    0|
    |grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200  |radix_Pipeline_VITIS_LOOP_34_4  |        0|   0|    42|   107|    0|
    |grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206  |radix_Pipeline_VITIS_LOOP_38_5  |        0|   0|  4859|  3750|    0|
    |grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214  |radix_Pipeline_VITIS_LOOP_43_6  |        0|   0|    28|   156|    0|
    |grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163  |radix_Pipeline_VITIS_LOOP_68_1  |        0|   0|    14|    81|    0|
    |grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172   |radix_Pipeline_VITIS_LOOP_9_1   |        0|   0|    59|   189|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U33             |sdiv_32ns_32ns_32_36_seq_1      |        0|   0|   394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U34             |sdiv_32ns_32ns_32_36_seq_1      |        0|   0|   394|   238|    0|
    |srem_32ns_5ns_5_36_seq_1_U35               |srem_32ns_5ns_5_36_seq_1        |        0|   0|   394|   238|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|   0| 15871| 12897|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |count_U   |count_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |output_U  |output_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |vla13_U   |vla13_RAM_AUTO_1R1W   |        0|  16|   1|    0|     8|    8|     1|           64|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0| 112|   9|    0|    23|   72|     3|          544|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |place_fu_278_p2      |         +|   0|  0|  39|          32|          32|
    |icmp_ln53_fu_262_p2  |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln71_fu_228_p2  |      icmp|   0|  0|  11|           8|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  70|          72|          39|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  683|        130|    1|        130|
    |count_address0   |   31|          6|    3|         18|
    |count_ce0        |   31|          6|    1|          6|
    |count_ce1        |    9|          2|    1|          2|
    |count_d0         |   26|          5|   32|        160|
    |count_we0        |   26|          5|    1|          5|
    |output_address0  |   14|          3|    4|         12|
    |output_ce0       |   14|          3|    1|          3|
    |output_we0       |    9|          2|    1|          2|
    |place_1_fu_72    |    9|          2|   32|         64|
    |vla13_address0   |   59|         11|    3|         33|
    |vla13_address1   |   54|         10|    3|         30|
    |vla13_ce0        |   43|          8|    1|          8|
    |vla13_ce1        |   37|          7|    1|          7|
    |vla13_d0         |   14|          3|    8|         24|
    |vla13_we0        |   14|          3|    1|          3|
    |vla13_we1        |    9|          2|    1|          2|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 1082|        208|   95|        509|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                               |  129|   0|  129|          0|
    |count_load_reg_422                                      |   32|   0|   32|          0|
    |grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172_ap_start_reg   |    1|   0|    1|          0|
    |icmp_ln71_reg_345                                       |    1|   0|    1|          0|
    |input_r_read_reg_340                                    |    8|   0|    8|          0|
    |max_reg_380                                             |   32|   0|   32|          0|
    |place_1_fu_72                                           |   32|   0|   32|          0|
    |place_2_reg_393                                         |   32|   0|   32|          0|
    |reg_220                                                 |    8|   0|    8|          0|
    |reg_224                                                 |    8|   0|    8|          0|
    |trunc_ln18_reg_414                                      |    5|   0|    5|          0|
    |vla13_load_2_reg_370                                    |    8|   0|    8|          0|
    |vla13_load_3_reg_375                                    |    8|   0|    8|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   |  311|   0|  311|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         radix|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         radix|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         radix|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

