// This code snippet is a frequency divider circuit using a D flip-flop
module frequency_divider(
    input clk, //input clock signal
    output reg[3:0] div_out //output divided clock signal
);

reg[3:0] counter; //counter for counting the clock cycles

always @(posedge clk) begin //trigger on positive edge of the clock
    if(counter == 4'd7) begin //when counter reaches 7 (divide by 8)
        counter <= 4'd0; //reset the counter
        div_out <= ~div_out; //toggle the divided clock signal
    end else begin
        counter <= counter + 1; //increment counter by 1
    end
end

endmodule