Loading plugins phase: Elapsed time ==> 0s.296ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Design02.cyprj -d CY8C4247AZI-M485 -s D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.231ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.055ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design02.v
Program  :   D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Design02.cyprj -dcpsoc3 Design02.v -verilog
======================================================================

======================================================================
Compiling:  Design02.v
Program  :   D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Design02.cyprj -dcpsoc3 Design02.v -verilog
======================================================================

======================================================================
Compiling:  Design02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Design02.cyprj -dcpsoc3 -verilog Design02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 10 14:20:02 2021


======================================================================
Compiling:  Design02.v
Program  :   vpp
Options  :    -yv2 -q10 Design02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 10 14:20:02 2021

Flattening file 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design02.ctl'.
D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  Design02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Design02.cyprj -dcpsoc3 -verilog Design02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 10 14:20:03 2021

Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\codegentemp\Design02.ctl'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\codegentemp\Design02.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Design02.cyprj -dcpsoc3 -verilog Design02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 10 14:20:03 2021

Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\codegentemp\Design02.ctl'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\codegentemp\Design02.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\FreqDiv_1:MODULE_1:b_31\
	\FreqDiv_1:MODULE_1:b_30\
	\FreqDiv_1:MODULE_1:b_29\
	\FreqDiv_1:MODULE_1:b_28\
	\FreqDiv_1:MODULE_1:b_27\
	\FreqDiv_1:MODULE_1:b_26\
	\FreqDiv_1:MODULE_1:b_25\
	\FreqDiv_1:MODULE_1:b_24\
	\FreqDiv_1:MODULE_1:b_23\
	\FreqDiv_1:MODULE_1:b_22\
	\FreqDiv_1:MODULE_1:b_21\
	\FreqDiv_1:MODULE_1:b_20\
	\FreqDiv_1:MODULE_1:b_19\
	\FreqDiv_1:MODULE_1:b_18\
	\FreqDiv_1:MODULE_1:b_17\
	\FreqDiv_1:MODULE_1:b_16\
	\FreqDiv_1:MODULE_1:b_15\
	\FreqDiv_1:MODULE_1:b_14\
	\FreqDiv_1:MODULE_1:b_13\
	\FreqDiv_1:MODULE_1:b_12\
	\FreqDiv_1:MODULE_1:b_11\
	\FreqDiv_1:MODULE_1:b_10\
	\FreqDiv_1:MODULE_1:b_9\
	\FreqDiv_1:MODULE_1:b_8\
	\FreqDiv_1:MODULE_1:b_7\
	\FreqDiv_1:MODULE_1:b_6\
	\FreqDiv_1:MODULE_1:b_5\
	\FreqDiv_1:MODULE_1:b_4\
	\FreqDiv_1:MODULE_1:b_3\
	\FreqDiv_1:MODULE_1:b_2\
	\FreqDiv_1:MODULE_1:b_1\
	\FreqDiv_1:MODULE_1:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:a_31\
	\FreqDiv_1:MODULE_1:g2:a0:a_30\
	\FreqDiv_1:MODULE_1:g2:a0:a_29\
	\FreqDiv_1:MODULE_1:g2:a0:a_28\
	\FreqDiv_1:MODULE_1:g2:a0:a_27\
	\FreqDiv_1:MODULE_1:g2:a0:a_26\
	\FreqDiv_1:MODULE_1:g2:a0:a_25\
	\FreqDiv_1:MODULE_1:g2:a0:a_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_31\
	\FreqDiv_1:MODULE_1:g2:a0:b_30\
	\FreqDiv_1:MODULE_1:g2:a0:b_29\
	\FreqDiv_1:MODULE_1:g2:a0:b_28\
	\FreqDiv_1:MODULE_1:g2:a0:b_27\
	\FreqDiv_1:MODULE_1:g2:a0:b_26\
	\FreqDiv_1:MODULE_1:g2:a0:b_25\
	\FreqDiv_1:MODULE_1:g2:a0:b_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_23\
	\FreqDiv_1:MODULE_1:g2:a0:b_22\
	\FreqDiv_1:MODULE_1:g2:a0:b_21\
	\FreqDiv_1:MODULE_1:g2:a0:b_20\
	\FreqDiv_1:MODULE_1:g2:a0:b_19\
	\FreqDiv_1:MODULE_1:g2:a0:b_18\
	\FreqDiv_1:MODULE_1:g2:a0:b_17\
	\FreqDiv_1:MODULE_1:g2:a0:b_16\
	\FreqDiv_1:MODULE_1:g2:a0:b_15\
	\FreqDiv_1:MODULE_1:g2:a0:b_14\
	\FreqDiv_1:MODULE_1:g2:a0:b_13\
	\FreqDiv_1:MODULE_1:g2:a0:b_12\
	\FreqDiv_1:MODULE_1:g2:a0:b_11\
	\FreqDiv_1:MODULE_1:g2:a0:b_10\
	\FreqDiv_1:MODULE_1:g2:a0:b_9\
	\FreqDiv_1:MODULE_1:g2:a0:b_8\
	\FreqDiv_1:MODULE_1:g2:a0:b_7\
	\FreqDiv_1:MODULE_1:g2:a0:b_6\
	\FreqDiv_1:MODULE_1:g2:a0:b_5\
	\FreqDiv_1:MODULE_1:g2:a0:b_4\
	\FreqDiv_1:MODULE_1:g2:a0:b_3\
	\FreqDiv_1:MODULE_1:g2:a0:b_2\
	\FreqDiv_1:MODULE_1:g2:a0:b_1\
	\FreqDiv_1:MODULE_1:g2:a0:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:s_31\
	\FreqDiv_1:MODULE_1:g2:a0:s_30\
	\FreqDiv_1:MODULE_1:g2:a0:s_29\
	\FreqDiv_1:MODULE_1:g2:a0:s_28\
	\FreqDiv_1:MODULE_1:g2:a0:s_27\
	\FreqDiv_1:MODULE_1:g2:a0:s_26\
	\FreqDiv_1:MODULE_1:g2:a0:s_25\
	\FreqDiv_1:MODULE_1:g2:a0:s_24\
	\FreqDiv_1:MODULE_1:g2:a0:s_23\
	\FreqDiv_1:MODULE_1:g2:a0:s_22\
	\FreqDiv_1:MODULE_1:g2:a0:s_21\
	\FreqDiv_1:MODULE_1:g2:a0:s_20\
	\FreqDiv_1:MODULE_1:g2:a0:s_19\
	\FreqDiv_1:MODULE_1:g2:a0:s_18\
	\FreqDiv_1:MODULE_1:g2:a0:s_17\
	\FreqDiv_1:MODULE_1:g2:a0:s_16\
	\FreqDiv_1:MODULE_1:g2:a0:s_15\
	\FreqDiv_1:MODULE_1:g2:a0:s_14\
	\FreqDiv_1:MODULE_1:g2:a0:s_13\
	\FreqDiv_1:MODULE_1:g2:a0:s_12\
	\FreqDiv_1:MODULE_1:g2:a0:s_11\
	\FreqDiv_1:MODULE_1:g2:a0:s_10\
	\FreqDiv_1:MODULE_1:g2:a0:s_9\
	\FreqDiv_1:MODULE_1:g2:a0:s_8\
	\FreqDiv_1:MODULE_1:g2:a0:s_7\
	\FreqDiv_1:MODULE_1:g2:a0:s_6\
	\FreqDiv_1:MODULE_1:g2:a0:s_5\
	\FreqDiv_1:MODULE_1:g2:a0:s_4\
	\FreqDiv_1:MODULE_1:g2:a0:s_3\
	\FreqDiv_1:MODULE_1:g2:a0:s_2\
	\FreqDiv_1:MODULE_1:g2:a0:s_1\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_1_31\
	\FreqDiv_1:add_vi_vv_MODGEN_1_30\
	\FreqDiv_1:add_vi_vv_MODGEN_1_29\
	\FreqDiv_1:add_vi_vv_MODGEN_1_28\
	\FreqDiv_1:add_vi_vv_MODGEN_1_27\
	\FreqDiv_1:add_vi_vv_MODGEN_1_26\
	\FreqDiv_1:add_vi_vv_MODGEN_1_25\
	\FreqDiv_1:add_vi_vv_MODGEN_1_24\
	\FreqDiv_1:add_vi_vv_MODGEN_1_23\
	\FreqDiv_1:add_vi_vv_MODGEN_1_22\
	\FreqDiv_1:add_vi_vv_MODGEN_1_21\
	\FreqDiv_1:add_vi_vv_MODGEN_1_20\
	\FreqDiv_1:add_vi_vv_MODGEN_1_19\
	\FreqDiv_1:add_vi_vv_MODGEN_1_18\
	\FreqDiv_1:add_vi_vv_MODGEN_1_17\
	\FreqDiv_1:add_vi_vv_MODGEN_1_16\
	\FreqDiv_1:add_vi_vv_MODGEN_1_15\
	\FreqDiv_1:add_vi_vv_MODGEN_1_14\
	\FreqDiv_1:add_vi_vv_MODGEN_1_13\
	\FreqDiv_1:add_vi_vv_MODGEN_1_12\
	\FreqDiv_1:add_vi_vv_MODGEN_1_11\
	\FreqDiv_1:add_vi_vv_MODGEN_1_10\
	\FreqDiv_1:add_vi_vv_MODGEN_1_9\
	\FreqDiv_1:add_vi_vv_MODGEN_1_8\
	\FreqDiv_1:add_vi_vv_MODGEN_1_7\
	\FreqDiv_1:add_vi_vv_MODGEN_1_6\
	\FreqDiv_1:add_vi_vv_MODGEN_1_5\
	\FreqDiv_1:add_vi_vv_MODGEN_1_4\
	\FreqDiv_1:add_vi_vv_MODGEN_1_3\
	\FreqDiv_1:add_vi_vv_MODGEN_1_2\
	\FreqDiv_1:add_vi_vv_MODGEN_1_1\

Deleted 110 User equations/components.
Deleted 31 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__B1_net_0
Aliasing tmpOE__B_net_0 to tmpOE__B1_net_0
Aliasing tmpOE__A1_net_0 to tmpOE__B1_net_0
Aliasing tmpOE__A_net_0 to tmpOE__B1_net_0
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_3\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_2\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_1\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__B1_net_0
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__B1_net_0
Removing Lhs of wire one[7] = tmpOE__B1_net_0[1]
Removing Lhs of wire tmpOE__B_net_0[10] = tmpOE__B1_net_0[1]
Removing Lhs of wire tmpOE__A1_net_0[17] = tmpOE__B1_net_0[1]
Removing Lhs of wire tmpOE__A_net_0[24] = tmpOE__B1_net_0[1]
Removing Rhs of wire Net_29[31] = cydff_2[39]
Removing Rhs of wire Net_27[33] = cydff_1[40]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_0\[45] = \FreqDiv_1:MODULE_1:g2:a0:s_0\[205]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_23\[86] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_22\[87] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_21\[88] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_20\[89] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_19\[90] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_18\[91] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_17\[92] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_16\[93] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_15\[94] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_14\[95] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_13\[96] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_12\[97] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_11\[98] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_10\[99] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_9\[100] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_8\[101] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_7\[102] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_6\[103] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_5\[104] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_4\[105] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_3\[106] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_2\[107] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_1\[108] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_0\[109] = \FreqDiv_1:MODIN1_0\[110]
Removing Lhs of wire \FreqDiv_1:MODIN1_0\[110] = \FreqDiv_1:count_0\[44]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[243] = tmpOE__B1_net_0[1]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[244] = tmpOE__B1_net_0[1]
Removing Lhs of wire cydff_2D[246] = Net_27[33]
Removing Lhs of wire cydff_1D[247] = Net_30[30]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[248] = tmpOE__B1_net_0[1]

------------------------------------------------------
Aliased 0 equations, 37 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__B1_net_0' (cost = 0):
tmpOE__B1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_23' (cost = 2):
Net_23 <= ((Net_29 and Net_27));

Note:  Expanding virtual equation for 'Net_30' (cost = 0):
Net_30 <= (not Net_29);

Note:  Expanding virtual equation for 'Net_17' (cost = 0):
Net_17 <= (not Net_27);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_25' (cost = 2):
Net_25 <= ((not Net_29 and not Net_27));

Note:  Expanding virtual equation for 'Net_21' (cost = 2):
Net_21 <= ((not Net_27 and Net_29));

Note:  Expanding virtual equation for 'Net_19' (cost = 2):
Net_19 <= ((not Net_29 and Net_27));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 30 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[214] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[224] = zero[6]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[234] = zero[6]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Design02.cyprj -dcpsoc3 Design02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.659ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 10 April 2021 14:20:03
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC\Projects\Stepper_Ctrl\Design02.cydsn\Design02.cyprj -d CY8C4247AZI-M485 Design02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clock'. Fanout=3, Signal=Net_57_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_1:macrocell.q
        Effective Clock: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0
        Enable Signal: Net_1:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = B1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => B1(0)__PA ,
            pin_input => Net_34 ,
            pad => B1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            pin_input => Net_33 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => A1(0)__PA ,
            pin_input => Net_32 ,
            pad => A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            pin_input => Net_31 ,
            pad => A(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_34, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_29 * !Net_27
        );
        Output = Net_34 (fanout=1)

    MacroCell: Name=Net_33, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_29 * Net_27
        );
        Output = Net_33 (fanout=1)

    MacroCell: Name=Net_32, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_29 * !Net_27
        );
        Output = Net_32 (fanout=1)

    MacroCell: Name=Net_31, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_29 * Net_27
        );
        Output = Net_31 (fanout=1)

    MacroCell: Name=Net_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = Net_1 (fanout=2)

    MacroCell: Name=Net_29, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: PosEdge(Net_1)
        Main Equation            : 1 pterm
        (
              Net_27
        );
        Output = Net_29 (fanout=5)

    MacroCell: Name=Net_27, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: PosEdge(Net_1)
        Main Equation            : 1 pterm
        (
              !Net_29
        );
        Output = Net_27 (fanout=5)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    6 :   45 :   51 : 11.76 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    0 :    4 :    4 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    9 :   23 :   32 : 28.13 %
  Unique P-terms              :    8 :   56 :   64 : 12.50 %
  Total P-terms               :    8 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.098ms
Tech Mapping phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
B1(0)                               : [IOP=(0)][IoId=(0)]                
B(0)                                : [IOP=(0)][IoId=(3)]                
A1(0)                               : [IOP=(0)][IoId=(1)]                
A(0)                                : [IOP=(0)][IoId=(2)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.8037445s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.433ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0023745 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :    5 :    8 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            2.67
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       2.00 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = Net_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_33, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_29 * Net_27
        );
        Output = Net_33 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_34, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_29 * !Net_27
        );
        Output = Net_34 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=2, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_27, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: PosEdge(Net_1)
        Main Equation            : 1 pterm
        (
              !Net_29
        );
        Output = Net_27 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_29, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: PosEdge(Net_1)
        Main Equation            : 1 pterm
        (
              Net_27
        );
        Output = Net_29 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_31, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_29 * Net_27
        );
        Output = Net_31 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_32, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_29 * !Net_27
        );
        Output = Net_32 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = B1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => B1(0)__PA ,
        pin_input => Net_34 ,
        pad => B1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => A1(0)__PA ,
        pin_input => Net_32 ,
        pad => A1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        pin_input => Net_31 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        pin_input => Net_33 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_57_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |       | 
Port | Pin | Fixed |      Type |       Drive Mode |  Name | Connections
-----+-----+-------+-----------+------------------+-------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT | B1(0) | In(Net_34)
     |   1 |     * |      NONE |         CMOS_OUT | A1(0) | In(Net_32)
     |   2 |     * |      NONE |         CMOS_OUT |  A(0) | In(Net_31)
     |   3 |     * |      NONE |         CMOS_OUT |  B(0) | In(Net_33)
-----------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.029ms
Digital Placement phase: Elapsed time ==> 1s.646ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\PSoC\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\PSoC\PSoC Creator\4.4\PSoC Creator\dev\psoc4/4/route_arch-rrg.cydata" --vh2-path "Design02_r.vh2" --pcf-path "Design02.pco" --des-name "Design02" --dsf-path "Design02.dsf" --sdc-path "Design02.sdc" --lib-path "Design02_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.921ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.373ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design02_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.796ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.469ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.946ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.947ms
API generation phase: Elapsed time ==> 9s.894ms
Dependency generation phase: Elapsed time ==> 0s.107ms
Cleanup phase: Elapsed time ==> 0s.001ms
