#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Jun  4 11:16:17 2022
# Process ID: 1602240
# Current directory: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado
# Command line: vivado
# Log file: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/vivado.log
# Journal file: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/vivado.jou
# Running On: alfred-rog, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 12, Host memory: 33561 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd}
Reading block design file </home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:fir:1.0 - fir_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system> from block design file </home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd>
ipx::edit_ip_in_project -upgrade true -name fir_v1_0_project -directory /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.tmp/fir_v1_0_project /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: fir
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9479.461 ; gain = 0.000 ; free physical = 12190 ; free virtual = 22637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir_mul_32s_10ns_32_2_1' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_10ns_32_2_1.vhd:10' bound to instance 'mul_32s_10ns_32_2_1_U1' of component 'fir_mul_32s_10ns_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:226]
INFO: [Synth 8-638] synthesizing module 'fir_mul_32s_10ns_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_10ns_32_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_mul_32s_10ns_32_2_1' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_10ns_32_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir_mul_32s_10ns_32_2_1' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_10ns_32_2_1.vhd:10' bound to instance 'mul_32s_10ns_32_2_1_U2' of component 'fir_mul_32s_10ns_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:241]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir_mul_32s_8s_32_2_1' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_8s_32_2_1.vhd:10' bound to instance 'mul_32s_8s_32_2_1_U3' of component 'fir_mul_32s_8s_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:256]
INFO: [Synth 8-638] synthesizing module 'fir_mul_32s_8s_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_8s_32_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_mul_32s_8s_32_2_1' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_8s_32_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir_mul_32s_7ns_32_2_1' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_7ns_32_2_1.vhd:10' bound to instance 'mul_32s_7ns_32_2_1_U4' of component 'fir_mul_32s_7ns_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:271]
INFO: [Synth 8-638] synthesizing module 'fir_mul_32s_7ns_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_7ns_32_2_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_mul_32s_7ns_32_2_1' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_mul_32s_7ns_32_2_1.vhd:26]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir_regslice_both' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:10' bound to instance 'regslice_both_y_V_data_V_U' of component 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:286]
INFO: [Synth 8-638] synthesizing module 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:25]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_regslice_both' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:25]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_regslice_both' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:10' bound to instance 'regslice_both_y_V_keep_V_U' of component 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:300]
INFO: [Synth 8-638] synthesizing module 'fir_regslice_both__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:25]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_regslice_both__parameterized1' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:25]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_regslice_both' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:10' bound to instance 'regslice_both_y_V_strb_V_U' of component 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:314]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_regslice_both' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:10' bound to instance 'regslice_both_y_V_last_V_U' of component 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:328]
INFO: [Synth 8-638] synthesizing module 'fir_regslice_both__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:25]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_regslice_both__parameterized3' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:25]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir_regslice_both' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:10' bound to instance 'regslice_both_x_V_data_V_U' of component 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:342]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_regslice_both' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:10' bound to instance 'regslice_both_x_V_keep_V_U' of component 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:356]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_regslice_both' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:10' bound to instance 'regslice_both_x_V_strb_V_U' of component 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:370]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_regslice_both' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir_regslice_both.vhd:10' bound to instance 'regslice_both_x_V_last_V_U' of component 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'fir' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP/hdl/vhdl/fir.vhd:33]
WARNING: [Synth 8-3917] design fir has port ap_local_block driven by constant 0
WARNING: [Synth 8-3917] design fir has port ap_local_deadlock driven by constant 0
WARNING: [Synth 8-7129] Port reset in module fir_mul_32s_7ns_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_32s_8s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_32s_10ns_32_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9479.461 ; gain = 0.000 ; free physical = 12243 ; free virtual = 22690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9491.258 ; gain = 11.797 ; free physical = 12234 ; free virtual = 22681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9491.258 ; gain = 11.797 ; free physical = 12234 ; free virtual = 22681
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9491.258 ; gain = 0.000 ; free physical = 12228 ; free virtual = 22675
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9624.992 ; gain = 0.000 ; free physical = 12148 ; free virtual = 22595
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9736.195 ; gain = 256.734 ; free physical = 12069 ; free virtual = 22516
29 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9736.195 ; gain = 256.734 ; free physical = 12069 ; free virtual = 22516
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  4 13:40:54 2022...
