Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU8051_tb_behav xil_defaultlib.CPU8051_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cpu_fsm
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.CPU8051
Compiling module xil_defaultlib.CPU8051_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU8051_tb_behav
