Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/student/Documents/IL2206/hardware/ --output-directory=/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk/ --report-file=bsf:/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk.qsys
Progress: Loading hardware/nios2_ht18_Eriksson_keyserlingk.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2_ht18_Eriksson_keyserlingk [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_ht18_Eriksson_keyserlingk
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding sram [altera_up_avalon_sram 13.0]
Progress: Parameterizing module sram
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding p_counter [altera_avalon_performance_counter 13.0.1.99.2]
Progress: Parameterizing module p_counter
Progress: Adding ht18_Eriksson_keyserlingk [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module ht18_Eriksson_keyserlingk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_ht18_Eriksson_keyserlingk.ht18_Eriksson_keyserlingk: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_ht18_Eriksson_keyserlingk.ht18_Eriksson_keyserlingk: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/student/Documents/IL2206/hardware/ --output-directory=/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk.sopcinfo --report-file=html:/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk.html --report-file=qip:/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk/synthesis/nios2_ht18_Eriksson_keyserlingk.qip --report-file=cmp:/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk.qsys --language=VHDL
Progress: Loading hardware/nios2_ht18_Eriksson_keyserlingk.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2_ht18_Eriksson_keyserlingk [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_ht18_Eriksson_keyserlingk
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding sram [altera_up_avalon_sram 13.0]
Progress: Parameterizing module sram
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding p_counter [altera_avalon_performance_counter 13.0.1.99.2]
Progress: Parameterizing module p_counter
Progress: Adding ht18_Eriksson_keyserlingk [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module ht18_Eriksson_keyserlingk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_ht18_Eriksson_keyserlingk.ht18_Eriksson_keyserlingk: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_ht18_Eriksson_keyserlingk.ht18_Eriksson_keyserlingk: Time stamp will be automatically updated when this component is generated.
Info: nios2_ht18_Eriksson_keyserlingk: Generating nios2_ht18_Eriksson_keyserlingk "nios2_ht18_Eriksson_keyserlingk" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 21 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 45 connections
Info: merlin_domain_transform: After transform: 22 modules, 116 connections
Info: merlin_router_transform: After transform: 28 modules, 140 connections
Info: reset_adaptation_transform: After transform: 29 modules, 111 connections
Info: merlin_network_to_switch_transform: After transform: 40 modules, 137 connections
Info: merlin_mm_transform: After transform: 40 modules, 137 connections
Info: merlin_interrupt_mapper_transform: After transform: 41 modules, 140 connections
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios2_ht18_Eriksson_keyserlingk: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_ht18_Eriksson_keyserlingk: Starting RTL generation for module 'nios2_ht18_Eriksson_keyserlingk_nios2_ht18_Eriksson_keyserlingk'
Info: nios2_ht18_Eriksson_keyserlingk:   Generation command is [exec /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_ht18_Eriksson_keyserlingk_nios2_ht18_Eriksson_keyserlingk --dir=/tmp/alt7788_1069721479415480031.dir/0022_nios2_ht18_Eriksson_keyserlingk_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt7788_1069721479415480031.dir/0022_nios2_ht18_Eriksson_keyserlingk_gen//nios2_ht18_Eriksson_keyserlingk_nios2_ht18_Eriksson_keyserlingk_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:13 (*) Starting Nios II generation
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:13 (*)   Checking for plaintext license.
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:14 (*)   Couldn't query license setup in Quartus directory /opt/altera/13.0sp1/quartus
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:14 (*)   Plaintext license not found.
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:14 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:14 (*)   Elaborating CPU configuration settings
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:14 (*)   Creating all objects for CPU
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:15 (*)   Generating RTL from CPU objects
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:15 (*)   Creating plain-text RTL
Info: nios2_ht18_Eriksson_keyserlingk: # 2018.09.14 15:10:17 (*) Done Nios II generation
Info: nios2_ht18_Eriksson_keyserlingk: Done RTL generation for module 'nios2_ht18_Eriksson_keyserlingk_nios2_ht18_Eriksson_keyserlingk'
Info: nios2_ht18_Eriksson_keyserlingk: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_nios2_qsys "nios2_ht18_Eriksson_keyserlingk"
Info: jtag_uart_0: Starting RTL generation for module 'nios2_ht18_Eriksson_keyserlingk_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_ht18_Eriksson_keyserlingk_jtag_uart_0 --dir=/tmp/alt7788_1069721479415480031.dir/0023_jtag_uart_0_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt7788_1069721479415480031.dir/0023_jtag_uart_0_gen//nios2_ht18_Eriksson_keyserlingk_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios2_ht18_Eriksson_keyserlingk_jtag_uart_0'
Info: jtag_uart_0: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory: Starting RTL generation for module 'nios2_ht18_Eriksson_keyserlingk_onchip_memory'
Info: onchip_memory:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_ht18_Eriksson_keyserlingk_onchip_memory --dir=/tmp/alt7788_1069721479415480031.dir/0024_onchip_memory_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt7788_1069721479415480031.dir/0024_onchip_memory_gen//nios2_ht18_Eriksson_keyserlingk_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios2_ht18_Eriksson_keyserlingk_onchip_memory'
Info: onchip_memory: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: ht18_Eriksson_keyserlingk: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_avalon_sysid_qsys "ht18_Eriksson_keyserlingk"
Info: nios2_ht18_Eriksson_keyserlingk_instruction_master_translator: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_master_translator "nios2_ht18_Eriksson_keyserlingk_instruction_master_translator"
Info: nios2_ht18_Eriksson_keyserlingk_jtag_debug_module_translator: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_slave_translator "nios2_ht18_Eriksson_keyserlingk_jtag_debug_module_translator"
Info: nios2_ht18_Eriksson_keyserlingk_instruction_master_translator_avalon_universal_master_0_agent: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_master_agent "nios2_ht18_Eriksson_keyserlingk_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_ht18_Eriksson_keyserlingk_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_slave_agent "nios2_ht18_Eriksson_keyserlingk_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_ht18_Eriksson_keyserlingk_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_avalon_sc_fifo "nios2_ht18_Eriksson_keyserlingk_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_router "id_router"
Info: id_router_003: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_router "id_router_003"
Info: rst_controller: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/student/Documents/IL2206/hardware/nios2_ht18_Eriksson_keyserlingk/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios2_ht18_Eriksson_keyserlingk" instantiated altera_irq_mapper "irq_mapper"
Info: nios2_ht18_Eriksson_keyserlingk: Done nios2_ht18_Eriksson_keyserlingk" with 23 modules, 71 files, 1424357 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
