Module-level comment: The `altera_reset_synchronizer` module synchronizes asynchronous reset signals to a specified clock domain (`clk`) to avoid metastability. It uses a shift register (`altera_reset_synchronizer_int_chain`) controlled by `DEPTH` for staging the reset signal across multiple clock cycles. The module handles resets based on the `ASYNC_RESET` configuration, either asynchronously setting all stages on `reset_in` or synchronously shifting the reset through the register array, stabilizing and outputting through `reset_out`.