SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx16
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatSquareBracketNotRipped
SET_PREFERENCE outputdirectory /media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4/
SET_PREFERENCE workingdirectory /media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4/tmp/
SET_PREFERENCE subworkingdirectory /media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4/tmp/_cg/
SET_PREFERENCE transientdirectory /media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_4/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_CORE_NAME Video Timing Controller
SET_CORE_VERSION 5.01.a
SET_CORE_VLNV xilinx.com:ip:v_tc:5.01.a
SET_CORE_CLASS com.xilinx.ip.v_tc_v5_01_a.v_tc_v5_01_a
SET_CORE_PATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_tc_v5_01_a
SET_CORE_GUIPATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_tc_v5_01_a/gui/v_tc_v5_01_a.tcl
SET_CORE_DATASHEET http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
SET_CORE_LICENSE_KEY v_tc@2012.10
ADD_CORE_DOCUMENT <http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf><ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_tc_v5_01_a/doc/v_tc_v5_01_a_vinfo.html><v_tc_v5_01_a_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_tc_v5_01_a/doc/v_tc_v5_01_a_readme.txt><v_tc_v5_01_a_readme.txt>
