-- -------------------------------------------------------------
-- 
-- File Name: hdlsrc\control_path_sim\Avalon_Data_Processing.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Avalon_Data_Processing
-- Source Path: control_path_sim/dataplane/Avalon Data Processing
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Avalon_Data_Processing IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_1024_0                      :   IN    std_logic;
        enb                               :   IN    std_logic;
        enb_1_1024_1                      :   IN    std_logic;
        Sink_Data                         :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        Source_Data                       :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END Avalon_Data_Processing;


ARCHITECTURE rtl OF Avalon_Data_Processing IS

  -- Component Declarations
  COMPONENT nfp_convert_sfix_32_En28_to_single
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_1024_0                    :   IN    std_logic;
          nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT control_path
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_1024_0                    :   IN    std_logic;
          enb                             :   IN    std_logic;
          enb_1_1024_1                    :   IN    std_logic;
          control_path_in                 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          rsigma                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : nfp_convert_sfix_32_En28_to_single
    USE ENTITY work.nfp_convert_sfix_32_En28_to_single(rtl);

  FOR ALL : control_path
    USE ENTITY work.control_path_control_path(rtl);

  -- Signals
  SIGNAL Data_Type_Conversion_out1        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Subsystem_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_control_path_sim_dataplane_Avalon_Data_Processing_nfp_convert_sfix_32_En28_to_single : nfp_convert_sfix_32_En28_to_single
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_1024_0 => enb_1_1024_0,
              nfp_in => Sink_Data,  -- sfix32_En28
              nfp_out => Data_Type_Conversion_out1  -- single
              );

  u_Subsystem : control_path
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_1024_0 => enb_1_1024_0,
              enb => enb,
              enb_1_1024_1 => enb_1_1024_1,
              control_path_in => Data_Type_Conversion_out1,  -- single
              rsigma => Subsystem_out1  -- single
              );

  Source_Data <= Subsystem_out1;

END rtl;

