#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Feb  2 11:25:31 2024
# Process ID: 5248
# Current directory: C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1\vivado.jou
# Running On: DESKTOP-3C6QEMK, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 16869 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/ips/accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10100
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.500 ; gain = 405.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/.Xil/Vivado-5248-DESKTOP-3C6QEMK/realtime/design_1_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/.Xil/Vivado-5248-DESKTOP-3C6QEMK/realtime/design_1_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/.Xil/Vivado-5248-DESKTOP-3C6QEMK/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' (0#1) [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/.Xil/Vivado-5248-DESKTOP-3C6QEMK/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vip_0_0' [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/.Xil/Vivado-5248-DESKTOP-3C6QEMK/realtime/design_1_axi_vip_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vip_0_0' (0#1) [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/.Xil/Vivado-5248-DESKTOP-3C6QEMK/realtime/design_1_axi_vip_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_axi_vip_0_0' is unconnected for instance 'axi_vip_0' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:141]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_axi_vip_0_0' is unconnected for instance 'axi_vip_0' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:141]
WARNING: [Synth 8-7023] instance 'axi_vip_0' of module 'design_1_axi_vip_0_0' has 21 connections declared, but only 19 given [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:141]
INFO: [Synth 8-6157] synthesizing module 'design_1_matprod_0_0' [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/.Xil/Vivado-5248-DESKTOP-3C6QEMK/realtime/design_1_matprod_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matprod_0_0' (0#1) [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/.Xil/Vivado-5248-DESKTOP-3C6QEMK/realtime/design_1_matprod_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_matprod_0_0' is unconnected for instance 'matprod_0' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'design_1_matprod_0_0' is unconnected for instance 'matprod_0' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWQOS' of module 'design_1_matprod_0_0' is unconnected for instance 'matprod_0' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WID' of module 'design_1_matprod_0_0' is unconnected for instance 'matprod_0' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'design_1_matprod_0_0' is unconnected for instance 'matprod_0' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARQOS' of module 'design_1_matprod_0_0' is unconnected for instance 'matprod_0' [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7023] instance 'matprod_0' of module 'design_1_matprod_0_0' has 60 connections declared, but only 54 given [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:161]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1327.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ip/design_1_matprod_0_0/design_1_matprod_0_0/design_1_matprod_0_0_in_context.xdc] for cell 'design_1_i/matprod_0'
Finished Parsing XDC File [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ip/design_1_matprod_0_0/design_1_matprod_0_0/design_1_matprod_0_0_in_context.xdc] for cell 'design_1_i/matprod_0'
Parsing XDC File [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0/design_1_axi_vip_0_0_in_context.xdc] for cell 'design_1_i/axi_vip_0'
Finished Parsing XDC File [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0/design_1_axi_vip_0_0_in_context.xdc] for cell 'design_1_i/axi_vip_0'
Parsing XDC File [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1327.016 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/matprod_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1327.016 ; gain = 499.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1333.230 ; gain = 505.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1337.996 ; gain = 510.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1337.996 ; gain = 510.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1337.996 ; gain = 510.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1337.996 ; gain = 510.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1337.996 ; gain = 510.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1337.996 ; gain = 510.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0      |         1|
|2     |design_1_axi_bram_ctrl_0_bram_0 |         1|
|3     |design_1_axi_vip_0_0            |         1|
|4     |design_1_matprod_0_0            |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_bram_ctrl_0      |     1|
|2     |design_1_axi_bram_ctrl_0_bram |     1|
|3     |design_1_axi_vip_0            |     1|
|4     |design_1_matprod_0            |     1|
|5     |IBUF                          |     2|
|6     |OBUF                          |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1337.996 ; gain = 510.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1337.996 ; gain = 510.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1337.996 ; gain = 510.164
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1350.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3975736b
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1359.668 ; gain = 932.703
INFO: [Common 17-1381] The checkpoint 'C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  2 11:26:21 2024...
