--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4953 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.583ns.
--------------------------------------------------------------------------------

Paths for end point peri1/uartSender/TX (SLICE_X35Y42.A5), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartSender/count_1 (FF)
  Destination:          peri1/uartSender/TX (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartSender/count_1 to peri1/uartSender/TX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.BQ      Tcko                  0.408   peri1/uartSender/count<3>
                                                       peri1/uartSender/count_1
    SLICE_X34Y46.C1      net (fanout=5)        0.888   peri1/uartSender/count<1>
    SLICE_X34Y46.C       Tilo                  0.204   peri1/uartSender/n00043
                                                       peri1/uartSender/n000431
    SLICE_X34Y46.B4      net (fanout=5)        0.269   peri1/uartSender/n00043
    SLICE_X34Y46.B       Tilo                  0.203   peri1/uartSender/n00043
                                                       peri1/uartSender/n001621
    SLICE_X34Y46.A4      net (fanout=1)        0.442   peri1/uartSender/n00162
    SLICE_X34Y46.A       Tilo                  0.203   peri1/uartSender/n00043
                                                       peri1/uartSender/n001622
    SLICE_X37Y41.B6      net (fanout=1)        0.548   peri1/uartSender/n001621
    SLICE_X37Y41.B       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
                                                       peri1/uartSender/n001623
    SLICE_X37Y41.C1      net (fanout=1)        0.580   peri1/uartSender/n0016
    SLICE_X37Y41.C       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
    SLICE_X35Y41.B4      net (fanout=1)        0.513   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
    SLICE_X35Y41.B       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o32
    SLICE_X35Y41.A5      net (fanout=1)        0.187   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
    SLICE_X35Y41.A       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o33
    SLICE_X35Y42.B6      net (fanout=1)        0.279   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o32
    SLICE_X35Y42.B       Tilo                  0.259   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot_SW0
    SLICE_X35Y42.A5      net (fanout=1)        0.187   N927
    SLICE_X35Y42.CLK     Tas                   0.322   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot
                                                       peri1/uartSender/TX
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (2.635ns logic, 3.893ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartSender/count_3 (FF)
  Destination:          peri1/uartSender/TX (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartSender/count_3 to peri1/uartSender/TX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.DQ      Tcko                  0.408   peri1/uartSender/count<3>
                                                       peri1/uartSender/count_3
    SLICE_X34Y46.C2      net (fanout=5)        0.810   peri1/uartSender/count<3>
    SLICE_X34Y46.C       Tilo                  0.204   peri1/uartSender/n00043
                                                       peri1/uartSender/n000431
    SLICE_X34Y46.B4      net (fanout=5)        0.269   peri1/uartSender/n00043
    SLICE_X34Y46.B       Tilo                  0.203   peri1/uartSender/n00043
                                                       peri1/uartSender/n001621
    SLICE_X34Y46.A4      net (fanout=1)        0.442   peri1/uartSender/n00162
    SLICE_X34Y46.A       Tilo                  0.203   peri1/uartSender/n00043
                                                       peri1/uartSender/n001622
    SLICE_X37Y41.B6      net (fanout=1)        0.548   peri1/uartSender/n001621
    SLICE_X37Y41.B       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
                                                       peri1/uartSender/n001623
    SLICE_X37Y41.C1      net (fanout=1)        0.580   peri1/uartSender/n0016
    SLICE_X37Y41.C       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
    SLICE_X35Y41.B4      net (fanout=1)        0.513   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
    SLICE_X35Y41.B       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o32
    SLICE_X35Y41.A5      net (fanout=1)        0.187   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
    SLICE_X35Y41.A       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o33
    SLICE_X35Y42.B6      net (fanout=1)        0.279   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o32
    SLICE_X35Y42.B       Tilo                  0.259   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot_SW0
    SLICE_X35Y42.A5      net (fanout=1)        0.187   N927
    SLICE_X35Y42.CLK     Tas                   0.322   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot
                                                       peri1/uartSender/TX
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (2.635ns logic, 3.815ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartSender/count_2 (FF)
  Destination:          peri1/uartSender/TX (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartSender/count_2 to peri1/uartSender/TX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.CQ      Tcko                  0.408   peri1/uartSender/count<3>
                                                       peri1/uartSender/count_2
    SLICE_X34Y46.C3      net (fanout=5)        0.738   peri1/uartSender/count<2>
    SLICE_X34Y46.C       Tilo                  0.204   peri1/uartSender/n00043
                                                       peri1/uartSender/n000431
    SLICE_X34Y46.B4      net (fanout=5)        0.269   peri1/uartSender/n00043
    SLICE_X34Y46.B       Tilo                  0.203   peri1/uartSender/n00043
                                                       peri1/uartSender/n001621
    SLICE_X34Y46.A4      net (fanout=1)        0.442   peri1/uartSender/n00162
    SLICE_X34Y46.A       Tilo                  0.203   peri1/uartSender/n00043
                                                       peri1/uartSender/n001622
    SLICE_X37Y41.B6      net (fanout=1)        0.548   peri1/uartSender/n001621
    SLICE_X37Y41.B       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
                                                       peri1/uartSender/n001623
    SLICE_X37Y41.C1      net (fanout=1)        0.580   peri1/uartSender/n0016
    SLICE_X37Y41.C       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
    SLICE_X35Y41.B4      net (fanout=1)        0.513   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o3
    SLICE_X35Y41.B       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o32
    SLICE_X35Y41.A5      net (fanout=1)        0.187   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
    SLICE_X35Y41.A       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o31
                                                       peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o33
    SLICE_X35Y42.B6      net (fanout=1)        0.279   peri1/uartSender/Mmux_TX_GND_6_o_MUX_520_o32
    SLICE_X35Y42.B       Tilo                  0.259   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot_SW0
    SLICE_X35Y42.A5      net (fanout=1)        0.187   N927
    SLICE_X35Y42.CLK     Tas                   0.322   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot
                                                       peri1/uartSender/TX
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (2.635ns logic, 3.743ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/count_14 (SLICE_X37Y17.C4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartReceiver/count_2 (FF)
  Destination:          peri1/uartReceiver/count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.218ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.384 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartReceiver/count_2 to peri1/uartReceiver/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.CQ      Tcko                  0.391   peri1/uartReceiver/count<3>
                                                       peri1/uartReceiver/count_2
    SLICE_X35Y14.B4      net (fanout=2)        0.519   peri1/uartReceiver/count<2>
    SLICE_X35Y14.B       Tilo                  0.259   peri1/uartReceiver/GND_5_o_GND_5_o_equal_9_o
                                                       peri1/uartReceiver/n000331
    SLICE_X31Y15.B5      net (fanout=5)        0.816   peri1/uartReceiver/n00033
    SLICE_X31Y15.B       Tilo                  0.259   N929
                                                       peri1/uartReceiver/n000323_SW0
    SLICE_X31Y14.A3      net (fanout=1)        0.452   N929
    SLICE_X31Y14.A       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000323
    SLICE_X31Y14.B6      net (fanout=2)        0.124   peri1/uartReceiver/n000322
    SLICE_X31Y14.B       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000324
    SLICE_X37Y17.C4      net (fanout=18)       1.558   peri1/uartReceiver/n0003
    SLICE_X37Y17.CLK     Tas                   0.322   peri1/uartReceiver/count<15>
                                                       peri1/uartReceiver/Mmux_GND_5_o_GND_5_o_mux_25_OUT61
                                                       peri1/uartReceiver/count_14
    -------------------------------------------------  ---------------------------
    Total                                      5.218ns (1.749ns logic, 3.469ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartReceiver/count_0 (FF)
  Destination:          peri1/uartReceiver/count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.384 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartReceiver/count_0 to peri1/uartReceiver/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.AQ      Tcko                  0.391   peri1/uartReceiver/count<3>
                                                       peri1/uartReceiver/count_0
    SLICE_X35Y14.B3      net (fanout=2)        0.494   peri1/uartReceiver/count<0>
    SLICE_X35Y14.B       Tilo                  0.259   peri1/uartReceiver/GND_5_o_GND_5_o_equal_9_o
                                                       peri1/uartReceiver/n000331
    SLICE_X31Y15.B5      net (fanout=5)        0.816   peri1/uartReceiver/n00033
    SLICE_X31Y15.B       Tilo                  0.259   N929
                                                       peri1/uartReceiver/n000323_SW0
    SLICE_X31Y14.A3      net (fanout=1)        0.452   N929
    SLICE_X31Y14.A       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000323
    SLICE_X31Y14.B6      net (fanout=2)        0.124   peri1/uartReceiver/n000322
    SLICE_X31Y14.B       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000324
    SLICE_X37Y17.C4      net (fanout=18)       1.558   peri1/uartReceiver/n0003
    SLICE_X37Y17.CLK     Tas                   0.322   peri1/uartReceiver/count<15>
                                                       peri1/uartReceiver/Mmux_GND_5_o_GND_5_o_mux_25_OUT61
                                                       peri1/uartReceiver/count_14
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.749ns logic, 3.444ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartReceiver/count_1 (FF)
  Destination:          peri1/uartReceiver/count_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.384 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartReceiver/count_1 to peri1/uartReceiver/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.BQ      Tcko                  0.391   peri1/uartReceiver/count<3>
                                                       peri1/uartReceiver/count_1
    SLICE_X35Y14.B5      net (fanout=2)        0.383   peri1/uartReceiver/count<1>
    SLICE_X35Y14.B       Tilo                  0.259   peri1/uartReceiver/GND_5_o_GND_5_o_equal_9_o
                                                       peri1/uartReceiver/n000331
    SLICE_X31Y15.B5      net (fanout=5)        0.816   peri1/uartReceiver/n00033
    SLICE_X31Y15.B       Tilo                  0.259   N929
                                                       peri1/uartReceiver/n000323_SW0
    SLICE_X31Y14.A3      net (fanout=1)        0.452   N929
    SLICE_X31Y14.A       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000323
    SLICE_X31Y14.B6      net (fanout=2)        0.124   peri1/uartReceiver/n000322
    SLICE_X31Y14.B       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000324
    SLICE_X37Y17.C4      net (fanout=18)       1.558   peri1/uartReceiver/n0003
    SLICE_X37Y17.CLK     Tas                   0.322   peri1/uartReceiver/count<15>
                                                       peri1/uartReceiver/Mmux_GND_5_o_GND_5_o_mux_25_OUT61
                                                       peri1/uartReceiver/count_14
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (1.749ns logic, 3.333ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/count_15 (SLICE_X37Y17.D4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartReceiver/count_2 (FF)
  Destination:          peri1/uartReceiver/count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.158ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.384 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartReceiver/count_2 to peri1/uartReceiver/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.CQ      Tcko                  0.391   peri1/uartReceiver/count<3>
                                                       peri1/uartReceiver/count_2
    SLICE_X35Y14.B4      net (fanout=2)        0.519   peri1/uartReceiver/count<2>
    SLICE_X35Y14.B       Tilo                  0.259   peri1/uartReceiver/GND_5_o_GND_5_o_equal_9_o
                                                       peri1/uartReceiver/n000331
    SLICE_X31Y15.B5      net (fanout=5)        0.816   peri1/uartReceiver/n00033
    SLICE_X31Y15.B       Tilo                  0.259   N929
                                                       peri1/uartReceiver/n000323_SW0
    SLICE_X31Y14.A3      net (fanout=1)        0.452   N929
    SLICE_X31Y14.A       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000323
    SLICE_X31Y14.B6      net (fanout=2)        0.124   peri1/uartReceiver/n000322
    SLICE_X31Y14.B       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000324
    SLICE_X37Y17.D4      net (fanout=18)       1.498   peri1/uartReceiver/n0003
    SLICE_X37Y17.CLK     Tas                   0.322   peri1/uartReceiver/count<15>
                                                       peri1/uartReceiver/Mmux_GND_5_o_GND_5_o_mux_25_OUT71
                                                       peri1/uartReceiver/count_15
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (1.749ns logic, 3.409ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartReceiver/count_0 (FF)
  Destination:          peri1/uartReceiver/count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.133ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.384 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartReceiver/count_0 to peri1/uartReceiver/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.AQ      Tcko                  0.391   peri1/uartReceiver/count<3>
                                                       peri1/uartReceiver/count_0
    SLICE_X35Y14.B3      net (fanout=2)        0.494   peri1/uartReceiver/count<0>
    SLICE_X35Y14.B       Tilo                  0.259   peri1/uartReceiver/GND_5_o_GND_5_o_equal_9_o
                                                       peri1/uartReceiver/n000331
    SLICE_X31Y15.B5      net (fanout=5)        0.816   peri1/uartReceiver/n00033
    SLICE_X31Y15.B       Tilo                  0.259   N929
                                                       peri1/uartReceiver/n000323_SW0
    SLICE_X31Y14.A3      net (fanout=1)        0.452   N929
    SLICE_X31Y14.A       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000323
    SLICE_X31Y14.B6      net (fanout=2)        0.124   peri1/uartReceiver/n000322
    SLICE_X31Y14.B       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000324
    SLICE_X37Y17.D4      net (fanout=18)       1.498   peri1/uartReceiver/n0003
    SLICE_X37Y17.CLK     Tas                   0.322   peri1/uartReceiver/count<15>
                                                       peri1/uartReceiver/Mmux_GND_5_o_GND_5_o_mux_25_OUT71
                                                       peri1/uartReceiver/count_15
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (1.749ns logic, 3.384ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartReceiver/count_1 (FF)
  Destination:          peri1/uartReceiver/count_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.384 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartReceiver/count_1 to peri1/uartReceiver/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.BQ      Tcko                  0.391   peri1/uartReceiver/count<3>
                                                       peri1/uartReceiver/count_1
    SLICE_X35Y14.B5      net (fanout=2)        0.383   peri1/uartReceiver/count<1>
    SLICE_X35Y14.B       Tilo                  0.259   peri1/uartReceiver/GND_5_o_GND_5_o_equal_9_o
                                                       peri1/uartReceiver/n000331
    SLICE_X31Y15.B5      net (fanout=5)        0.816   peri1/uartReceiver/n00033
    SLICE_X31Y15.B       Tilo                  0.259   N929
                                                       peri1/uartReceiver/n000323_SW0
    SLICE_X31Y14.A3      net (fanout=1)        0.452   N929
    SLICE_X31Y14.A       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000323
    SLICE_X31Y14.B6      net (fanout=2)        0.124   peri1/uartReceiver/n000322
    SLICE_X31Y14.B       Tilo                  0.259   peri1/uartReceiver/n0003
                                                       peri1/uartReceiver/n000324
    SLICE_X37Y17.D4      net (fanout=18)       1.498   peri1/uartReceiver/n0003
    SLICE_X37Y17.CLK     Tas                   0.322   peri1/uartReceiver/count<15>
                                                       peri1/uartReceiver/Mmux_GND_5_o_GND_5_o_mux_25_OUT71
                                                       peri1/uartReceiver/count_15
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (1.749ns logic, 3.273ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/RX_DATA_7 (SLICE_X34Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/uartReceiver/RX_DATA_7 (FF)
  Destination:          peri1/uartReceiver/RX_DATA_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/uartReceiver/RX_DATA_7 to peri1/uartReceiver/RX_DATA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y14.AQ      Tcko                  0.234   peri1/uartReceiver/RX_DATA<7>
                                                       peri1/uartReceiver/RX_DATA_7
    SLICE_X34Y14.A6      net (fanout=2)        0.022   peri1/uartReceiver/RX_DATA<7>
    SLICE_X34Y14.CLK     Tah         (-Th)    -0.197   peri1/uartReceiver/RX_DATA<7>
                                                       peri1/uartReceiver/mux72
                                                       peri1/uartReceiver/RX_DATA_7
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.431ns logic, 0.022ns route)
                                                       (95.1% logic, 4.9% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/RX_DATA_4 (SLICE_X35Y13.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/uartReceiver/RX_DATA_4 (FF)
  Destination:          peri1/uartReceiver/RX_DATA_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/uartReceiver/RX_DATA_4 to peri1/uartReceiver/RX_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.CQ      Tcko                  0.198   peri1/uartReceiver/RX_DATA<4>
                                                       peri1/uartReceiver/RX_DATA_4
    SLICE_X35Y13.C5      net (fanout=2)        0.056   peri1/uartReceiver/RX_DATA<4>
    SLICE_X35Y13.CLK     Tah         (-Th)    -0.215   peri1/uartReceiver/RX_DATA<4>
                                                       peri1/uartReceiver/mux412
                                                       peri1/uartReceiver/RX_DATA_4
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.413ns logic, 0.056ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/RX_DATA_3 (SLICE_X35Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/uartReceiver/RX_DATA_3 (FF)
  Destination:          peri1/uartReceiver/RX_DATA_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/uartReceiver/RX_DATA_3 to peri1/uartReceiver/RX_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.BQ      Tcko                  0.198   peri1/uartReceiver/RX_DATA<4>
                                                       peri1/uartReceiver/RX_DATA_3
    SLICE_X35Y13.B5      net (fanout=2)        0.077   peri1/uartReceiver/RX_DATA<3>
    SLICE_X35Y13.CLK     Tah         (-Th)    -0.215   peri1/uartReceiver/RX_DATA<4>
                                                       peri1/uartReceiver/mux311
                                                       peri1/uartReceiver/RX_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.413ns logic, 0.077ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: d1/key_i_t2/CLK
  Logical resource: d1/Mshreg_key_i_t2/CLK
  Location pin: SLICE_X10Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: peri1/uartReceiver/count<16>/CLK
  Logical resource: peri1/uartReceiver/count_16/CK
  Location pin: SLICE_X32Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.583|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4953 paths, 0 nets, and 748 connections

Design statistics:
   Minimum period:   6.583ns{1}   (Maximum frequency: 151.906MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 22 13:59:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 265 MB



