#
# Test to check serialized loads.  The first load is not serialized and causes a
# linefill.  The second, serialized load should occur when the linefill has
# issued all requests and the critical word has returned, thus allowing the
# second load to complete sooner than if it waited for the entire linefill to
# complete.
#
= asm

	lwz r1,0x1000(r0)
	lwz r2,0x0(r10)

= /asm

# <GEN>
MD n=Mem ra=0x00000000 d=0x80201000	#	lwz r1,0x1000(r0)
MD n=Mem ra=0x00000004 d=0x804A0000	#	lwz r2,0x0(r10)
# </GEN>

CORE n=:P

RD n=NIA    d=0x0
RD n=CCR    d=0xc0000000
RD n=HDBCR0 d=0x80000000

RD n=GPR i=10  d=0x10004

MD n=Mem ra=0x1000  d=0xdeadbeef
MD n=Mem ra=0x10004 d=0x12345678

# ea=0x0000 ra=0x0000  cache is enabled.
TD n=TlbCam set=0 way=0 V=1 TID=0 SIZE=1 TS=0 RPN=0x0 WIMG=0x0 E=0 SX=1 SR=1 SW=1 EPN=0x0

# ea=0x1000 ra=0x1000  cache is enabled.
TD n=TlbCam set=0 way=1 V=1 TID=0 SIZE=1 TS=0 RPN=0x4 WIMG=0x0 E=0 SX=1 SR=1 SW=1 EPN=0x4

# ea=0x10000 ra=0x10000  cache is enabled.
TD n=TlbCam set=0 way=2 V=1 TID=0 SIZE=1 TS=0 RPN=0x40 WIMG=0x4 E=0 SX=1 SR=1 SW=1 EPN=0x40

TRACE

I ea=0x0 id=1
R n=LittleEndian d=0x00000000
R n=CacheInhibited d=0x00000000
C n=L1i a=miss t=ifetch set=0 way=0 lm=0x7f ra=0x0
T n=TlbCam t=instr set=0 way=0 ea=0x0 ra=0x0  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x1 SW=0x1 SX=0x1 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x1 WIMG=0x0
M n=Mem t=ifetch ea=0x0 ra=0x0 d=0x80201000
INSTR op=0x80201000					asm="lwz r1,4096(r0)"
D n=Mem t=read ea=0x1000 nb=4
T n=TlbCam t=load set=0 way=1 ea=0x1000 ra=0x1000  E=0x0 EPN=0x4 RPN=0x4 SIZE=0x1 SR=0x1 SW=0x1 SX=0x1 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x1 WIMG=0x0
R n=LittleEndian d=0x00000000
R n=CacheInhibited d=0x00000000
M n=Mem t=read ea=0x1000 ra=0x1000 d=0xdeadbeef
R n=GPR i=1 d=0xdeadbeef
ITIME t=4
C n=L1i a=hit t=ifetch set=0 way=0 lm=0x7f ra=0x0
CTIME t=10

I ea=0x4 id=2
T n=TlbCam t=instr set=0 way=0 ea=0x4 ra=0x4  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x1 SW=0x1 SX=0x1 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x1 WIMG=0x0
M n=Mem t=ifetch ea=0x4 ra=0x4 d=0x804a0000
INSTR op=0x804a0000					asm="lwz r2,0(r10)"
D n=Mem t=read ea=0x10004 nb=4
T n=TlbCam t=load set=0 way=2 ea=0x10004 ra=0x10004  E=0x0 EPN=0x40 RPN=0x40 SIZE=0x1 SR=0x1 SW=0x1 SX=0x1 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x1 WIMG=0x4
R n=LittleEndian d=0x00000000
R n=CacheInhibited d=0x40000000
M n=Mem t=read ea=0x10004 ra=0x10004 d=0x12345678
R n=GPR i=2 d=0x12345678
ITIME t=5
CTIME t=26

I ea=0x8 id=3
C n=L1d a=miss t=read set=32 way=0 lm=0x7f ra=0x1000
C n=L1i a=hit t=ifetch set=0 way=0 lm=0x7f ra=0x0
T n=TlbCam t=instr set=0 way=0 ea=0x8 ra=0x8  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x1 SW=0x1 SX=0x1 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x1 WIMG=0x0
M n=Mem t=ifetch ea=0x8 ra=0x8 d=0x00000000
INSTR op=0x00000000					asm="halt "
ITIME t=6
CTIME t=27

RESULTS

RD n=GPR i=1 d=0xdeadbeef
RD n=GPR i=2 d=0x12345678
