Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  5 17:21:33 2025
| Host         : LAPTOP-PGUMC0OJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file debug_module_wrapper_control_sets_placed.rpt
| Design       : debug_module_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           13 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           10 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                          Enable Signal                          |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  debug_module_i/echo_analyzer_0/U0/counter_reset_reg_i_2_n_0 |                                                                 |                                                      |                1 |              1 |         1.00 |
|  debug_module_i/Clock_div_0/U0/clk_out_1MHz_BUFG             |                                                                 |                                                      |                1 |              1 |         1.00 |
|  debug_module_i/clk_wiz_0/inst/clk_out1                      |                                                                 | nrst_IBUF                                            |                2 |              2 |         1.00 |
|  debug_module_i/Clock_div_0/U0/clk_out_400Hz                 |                                                                 |                                                      |                1 |              2 |         2.00 |
|  debug_module_i/Clock_div_0/U0/clk_out_400Hz                 |                                                                 | debug_module_i/seg_buff_0/U0/counter_0[2]            |                1 |              3 |         3.00 |
|  debug_module_i/Clock_div_0/U0/clk_out_1MHz_BUFG             | debug_module_i/trigger_pulse_gen_1_0/U0/cntval_pulse[3]_i_1_n_0 | debug_module_i/trigger_pulse_gen_1_0/U0/temp         |                1 |              4 |         4.00 |
|  debug_module_i/clk_wiz_0/inst/clk_out1                      | debug_module_i/Clock_div_0/U0/cntval_1MHz_0                     | nrst_IBUF                                            |                2 |              7 |         3.50 |
|  debug_module_i/Clock_div_0/U0/clk_out_1MHz_BUFG             | debug_module_i/echo_analyzer_0/U0/delay[8]_i_1_n_0              | debug_module_i/echo_analyzer_0/U0/delay[8]_i_3_n_0   |                3 |              9 |         3.00 |
|  debug_module_i/clk_wiz_0/inst/clk_out1                      | debug_module_i/Clock_div_0/U0/cntval[15]_i_1_n_0                | nrst_IBUF                                            |                5 |             16 |         3.20 |
|  debug_module_i/echo_analyzer_0/U0/reg                       |                                                                 |                                                      |                5 |             16 |         3.20 |
|  debug_module_i/seg_buff_0/U0/counter_0[2]                   |                                                                 |                                                      |                5 |             16 |         3.20 |
|  debug_module_i/Clock_div_0/U0/clk_out_1MHz_BUFG             |                                                                 | debug_module_i/echo_analyzer_0/U0/counter[0]_i_2_n_0 |                4 |             16 |         4.00 |
|  debug_module_i/Clock_div_0/U0/clk_out_1MHz_BUFG             | debug_module_i/trigger_pulse_gen_1_0/U0/sel                     | debug_module_i/trigger_pulse_gen_1_0/U0/temp         |                5 |             17 |         3.40 |
+--------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


