
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8se_7A2 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8se_7A2.v)]  [[C](add8se_7A2.c)] |
| add8se_7C9 | 0.039 | 0.39 | 12.50 | 1.00 | 0.5 |  [[Verilog](add8se_7C9.v)]  [[C](add8se_7C9.c)] |
| add8se_76K | 0.098 | 0.20 | 50.00 | 2.28 | 0.5 |  [[Verilog](add8se_76K.v)]  [[C](add8se_76K.c)] |
| add8se_7LN | 0.23 | 0.59 | 62.50 | 4.89 | 2.8 |  [[Verilog](add8se_7LN.v)]  [[C](add8se_7LN.c)] |
| add8se_7J7 | 0.41 | 1.37 | 84.38 | 8.19 | 7.2 |  [[Verilog](add8se_7J7.v)]  [[C](add8se_7J7.c)] |
| add8se_76P | 1.11 | 3.71 | 93.75 | 18.02 | 50 |  [[Verilog](add8se_76P.v)]  [[C](add8se_76P.c)] |
| add8se_7JG | 3.26 | 11.52 | 98.13 | 39.43 | 431 |  [[Verilog](add8se_7JG.v)]  [[C](add8se_7JG.c)] |
| add8se_7N1 | 8.32 | 25.00 | 99.22 | 75.00 | 2723 |  [[Verilog](add8se_7N1.v)]  [[C](add8se_7N1.c)] |
| add8se_7NX | 12.46 | 25.00 | 99.98 | 250.03 | 4749 |  [[Verilog](add8se_7NX.v)]  [[C](add8se_7NX.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             