Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Apr 19 21:05:40 2021
| Host         : DESKTOP-M4EM02O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BOARD_JK_timing_summary_routed.rpt -pb BOARD_JK_timing_summary_routed.pb -rpx BOARD_JK_timing_summary_routed.rpx -warn_on_violation
| Design       : BOARD_JK
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: one_hz/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.924        0.000                      0                   48        0.263        0.000                      0                   48       41.166        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.924        0.000                      0                   48        0.263        0.000                      0                   48       41.166        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.924ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.704ns (17.977%)  route 3.212ns (82.023%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.178 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.398     9.062    one_hz/out_clk
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.498    88.178    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[21]/C
                         clock pessimism              0.272    88.450    
                         clock uncertainty           -0.035    88.415    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.429    87.986    one_hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         87.986    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 78.924    

Slack (MET) :             78.924ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.704ns (17.977%)  route 3.212ns (82.023%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.178 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.398     9.062    one_hz/out_clk
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.498    88.178    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[22]/C
                         clock pessimism              0.272    88.450    
                         clock uncertainty           -0.035    88.415    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.429    87.986    one_hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         87.986    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 78.924    

Slack (MET) :             78.924ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.704ns (17.977%)  route 3.212ns (82.023%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.178 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.398     9.062    one_hz/out_clk
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.498    88.178    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[23]/C
                         clock pessimism              0.272    88.450    
                         clock uncertainty           -0.035    88.415    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.429    87.986    one_hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         87.986    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 78.924    

Slack (MET) :             79.072ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.704ns (18.681%)  route 3.065ns (81.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.250     8.915    one_hz/out_clk
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    88.179    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[17]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    87.987    one_hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         87.987    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                 79.072    

Slack (MET) :             79.072ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.704ns (18.681%)  route 3.065ns (81.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.250     8.915    one_hz/out_clk
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    88.179    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[18]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    87.987    one_hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         87.987    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                 79.072    

Slack (MET) :             79.072ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.704ns (18.681%)  route 3.065ns (81.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.250     8.915    one_hz/out_clk
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    88.179    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[19]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    87.987    one_hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         87.987    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                 79.072    

Slack (MET) :             79.072ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.704ns (18.681%)  route 3.065ns (81.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.250     8.915    one_hz/out_clk
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    88.179    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[20]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    87.987    one_hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         87.987    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                 79.072    

Slack (MET) :             79.221ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.704ns (19.446%)  route 2.916ns (80.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.102     8.766    one_hz/out_clk
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    88.180    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[13]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    one_hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 79.221    

Slack (MET) :             79.221ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.704ns (19.446%)  route 2.916ns (80.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.102     8.766    one_hz/out_clk
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    88.180    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[14]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    one_hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 79.221    

Slack (MET) :             79.221ns  (required time - arrival time)
  Source:                 one_hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.704ns (19.446%)  route 2.916ns (80.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.146    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  one_hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.459    one_hz/counter[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     6.583 f  one_hz/counter[23]_i_8/O
                         net (fo=1, routed)           0.958     7.540    one_hz/counter[23]_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  one_hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.102     8.766    one_hz/out_clk
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    88.180    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[15]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    one_hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 79.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.474    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  one_hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.800    one_hz/counter[0]
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.042     1.842 r  one_hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    one_hz/counter_0[0]
    SLICE_X0Y62          FDRE                                         r  one_hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.989    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  one_hz/counter_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.579    one_hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  one_hz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.735    one_hz/counter[12]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  one_hz/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.843    one_hz/data0[12]
    SLICE_X1Y64          FDRE                                         r  one_hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  one_hz/counter_reg[12]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  one_hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.735    one_hz/counter[8]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  one_hz/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.843    one_hz/data0[8]
    SLICE_X1Y63          FDRE                                         r  one_hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  one_hz/counter_reg[8]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.735    one_hz/counter[16]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  one_hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.843    one_hz/data0[16]
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.987    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[16]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.472    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  one_hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.734    one_hz/counter[20]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  one_hz/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.842    one_hz/data0[20]
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.986    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  one_hz/counter_reg[20]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.577    one_hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.474    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  one_hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.736    one_hz/counter[4]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  one_hz/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.844    one_hz/data0[4]
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.989    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  one_hz/counter_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.579    one_hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  one_hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.731    one_hz/counter[5]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  one_hz/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.846    one_hz/data0[5]
    SLICE_X1Y63          FDRE                                         r  one_hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  one_hz/counter_reg[5]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  one_hz/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[9]/Q
                         net (fo=2, routed)           0.116     1.731    one_hz/counter[9]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  one_hz/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.846    one_hz/data0[9]
    SLICE_X1Y64          FDRE                                         r  one_hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  one_hz/counter_reg[9]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  one_hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.116     1.731    one_hz/counter[13]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  one_hz/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.846    one_hz/data0[13]
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.987    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  one_hz/counter_reg[13]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.578    one_hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 one_hz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            one_hz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.471    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  one_hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.116     1.729    one_hz/counter[21]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  one_hz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.844    one_hz/data0[21]
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.985    one_hz/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  one_hz/counter_reg[21]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.576    one_hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y62     one_hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y64     one_hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y64     one_hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y64     one_hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y65     one_hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y65     one_hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y65     one_hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y65     one_hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y66     one_hz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y66     one_hz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y66     one_hz/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y66     one_hz/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y66     one_hz/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     one_hz/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     one_hz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     one_hz/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     one_hz/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     one_hz/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     one_hz/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     one_hz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     one_hz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y64     one_hz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y64     one_hz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y64     one_hz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     one_hz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     one_hz/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     one_hz/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     one_hz/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y66     one_hz/counter_reg[17]/C



