// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that adds two numbers
module add_two( input a, input b, output result );
// add result to a and b

// Design a module that adds two numbers
module add_three( input a, input b, input c, output result );
// add result to a, b and c

// Design a module that adds two numbers
module add_four( input a, input b, input c, input d, output result );
// add result to a, b, c and d

// Design a module that adds two numbers
module add_five( input a, input b, input c, input d, input e, output result );
// add result to a, b, c, d, e

// Design a module that adds two numbers
module add_six( input a, input b, input c, input d, input e, input f, output result );
//endmodule
