Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Jan 30 15:40:05 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cva6_zybo_z7_20_timing_summary_routed.rpt -pb cva6_zybo_z7_20_timing_summary_routed.pb -rpx cva6_zybo_z7_20_timing_summary_routed.rpx
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
LUTAR-1    Warning           LUT drives async reset alert                    4           
SYNTH-10   Warning           Wide multiplier                                 4           
TIMING-10  Warning           Missing property on synchronizer                1           
TIMING-16  Warning           Large setup violation                           1000        
TIMING-18  Warning           Missing input or output delay                   3           
TIMING-20  Warning           Non-clocked latch                               36          
XDCH-2     Warning           Same min and max delay values on IO port        3           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (548)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (548)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/i_frontend/icache_vaddr_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.760    -3378.297                   2808                41263        0.030        0.000                      0                41227        2.000        0.000                       0                 14019  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_sys                  {0.000 4.000}        8.000           125.000         
  clk_out1_xlnx_clk_gen  {0.000 6.250}        12.500          80.000          
  clkfbout_xlnx_clk_gen  {0.000 4.000}        8.000           125.000         
tck                      {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_xlnx_clk_gen       -2.760    -3378.297                   2808                30623        0.030        0.000                      0                30623        5.000        0.000                       0                 13756  
  clkfbout_xlnx_clk_gen                                                                                                                                                    5.845        0.000                       0                     3  
tck                            0.660        0.000                      0                  453        0.064        0.000                      0                  453       49.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tck                    clk_out1_xlnx_clk_gen        1.625        0.000                      0                   43        2.835        0.000                      0                   43  
clk_out1_xlnx_clk_gen  tck                         18.512        0.000                      0                   36                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen        9.071        0.000                      0                10108        0.539        0.000                      0                10108  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen  
(none)                                        tck                    
(none)                 clk_out1_xlnx_clk_gen  tck                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_xlnx_clk_gen                         
(none)                 clkfbout_xlnx_clk_gen                         
(none)                                        clk_out1_xlnx_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :         2808  Failing Endpoints,  Worst Slack       -2.760ns,  Total Violation    -3378.297ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.760ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.827ns  (logic 6.395ns (43.130%)  route 8.432ns (56.870%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 10.833 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.677    13.803    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X34Y60         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.478    10.833    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X34Y60         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[9]/C
                         clock pessimism              0.453    11.285    
                         clock uncertainty           -0.074    11.212    
    SLICE_X34Y60         FDRE (Setup_fdre_C_CE)      -0.169    11.043    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[9]
  -------------------------------------------------------------------
                         required time                         11.043    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                 -2.760    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.799ns  (logic 6.395ns (43.213%)  route 8.404ns (56.787%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 10.833 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.648    13.774    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X36Y58         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.478    10.833    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X36Y58         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[10]/C
                         clock pessimism              0.453    11.285    
                         clock uncertainty           -0.074    11.212    
    SLICE_X36Y58         FDRE (Setup_fdre_C_CE)      -0.169    11.043    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[10]
  -------------------------------------------------------------------
                         required time                         11.043    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.799ns  (logic 6.395ns (43.213%)  route 8.404ns (56.787%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 10.833 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.648    13.774    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X36Y58         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.478    10.833    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X36Y58         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[17]/C
                         clock pessimism              0.453    11.285    
                         clock uncertainty           -0.074    11.212    
    SLICE_X36Y58         FDRE (Setup_fdre_C_CE)      -0.169    11.043    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[17]
  -------------------------------------------------------------------
                         required time                         11.043    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.799ns  (logic 6.395ns (43.213%)  route 8.404ns (56.787%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 10.833 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.648    13.774    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X36Y58         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.478    10.833    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X36Y58         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[7]/C
                         clock pessimism              0.453    11.285    
                         clock uncertainty           -0.074    11.212    
    SLICE_X36Y58         FDRE (Setup_fdre_C_CE)      -0.169    11.043    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[7]
  -------------------------------------------------------------------
                         required time                         11.043    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.705ns  (logic 6.395ns (43.488%)  route 8.310ns (56.512%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 10.832 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.555    13.681    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X36Y59         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.477    10.832    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X36Y59         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[11]/C
                         clock pessimism              0.453    11.284    
                         clock uncertainty           -0.074    11.211    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.169    11.042    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[11]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                 -2.639    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.705ns  (logic 6.395ns (43.488%)  route 8.310ns (56.512%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 10.832 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.555    13.681    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X36Y59         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.477    10.832    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X36Y59         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[12]/C
                         clock pessimism              0.453    11.284    
                         clock uncertainty           -0.074    11.211    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.169    11.042    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[12]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                 -2.639    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.705ns  (logic 6.395ns (43.488%)  route 8.310ns (56.512%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 10.832 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.555    13.681    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X36Y59         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.477    10.832    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X36Y59         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[15]/C
                         clock pessimism              0.453    11.284    
                         clock uncertainty           -0.074    11.211    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.169    11.042    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[15]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                 -2.639    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.next_address_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.705ns  (logic 6.395ns (43.488%)  route 8.310ns (56.512%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 10.832 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.555    13.681    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X36Y59         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.next_address_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.477    10.832    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X36Y59         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.next_address_r_reg[2]/C
                         clock pessimism              0.453    11.284    
                         clock uncertainty           -0.074    11.211    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.169    11.042    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.next_address_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                 -2.639    

Slack (VIOLATED) :        -2.637ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.667ns  (logic 6.395ns (43.600%)  route 8.272ns (56.400%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 10.832 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.517    13.643    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X37Y60         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.477    10.832    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X37Y60         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[3]/C
                         clock pessimism              0.453    11.284    
                         clock uncertainty           -0.074    11.211    
    SLICE_X37Y60         FDRE (Setup_fdre_C_CE)      -0.205    11.006    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                 -2.637    

Slack (VIOLATED) :        -2.637ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        14.667ns  (logic 6.395ns (43.600%)  route 8.272ns (56.400%))
  Logic Levels:           35  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 10.832 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.668    -1.024    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X42Y45         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=1, routed)           0.798     0.292    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.124     0.416 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[2]_i_1/O
                         net (fo=11, routed)          0.871     1.287    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][2]_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.411 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, routed)           0.000     1.411    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.787 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     1.787    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000     1.904    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000     2.021    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.138    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000     2.255    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.578 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/O[1]
                         net (fo=1, routed)           0.568     3.146    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_0[1]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.306     3.452 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141/O
                         net (fo=1, routed)           0.000     3.452    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_i_141_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.002 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000     4.002    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_120_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104/CO[3]
                         net (fo=1, routed)           0.001     4.117    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_104_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000     4.231    i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_90_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.345    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_0[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.459    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_66_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.573    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_54_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.687    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.801    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_30_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.915    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_18_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.029    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_8_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.763     5.906    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, routed)           0.277     6.307    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.431 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, routed)           0.494     6.925    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.124     7.049 r  i_axi_riscv_atomics/i_atomics/i_lrsc/FSM_sequential_w_state_q[2]_i_4__2/O
                         net (fo=38, routed)          0.486     7.535    i_axi_riscv_atomics/i_atomics/i_amos/art_check_req
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.659 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_ready_i_32/O
                         net (fo=34, routed)          1.307     8.966    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     9.090 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105/O
                         net (fo=1, routed)           0.477     9.567    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_105_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.691 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51/O
                         net (fo=1, routed)           0.000     9.691    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_51_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.223 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.223    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.337 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.337    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.451 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, routed)           0.001    10.452    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.566    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.680    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.837 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, routed)           0.647    11.484    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.329    11.813 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, routed)           0.348    12.161    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1_comp/O
                         net (fo=34, routed)          0.717    13.002    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.next_address_r[3]_i_1/O
                         net (fo=19, routed)          0.517    13.643    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_5
    SLICE_X37Y60         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.477    10.832    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X37Y60         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[4]/C
                         clock pessimism              0.453    11.284    
                         clock uncertainty           -0.074    11.211    
    SLICE_X37Y60         FDRE (Setup_fdre_C_CE)      -0.205    11.006    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[4]
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                 -2.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.557    -0.651    i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X50Y8          FDRE                                         r  i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/Q
                         net (fo=1, routed)           0.208    -0.278    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/slv_req_i[w][data][54]
    SLICE_X49Y9          FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.828    -0.887    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X49Y9          FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][54]/C
                         clock pessimism              0.503    -0.384    
    SLICE_X49Y9          FDCE (Hold_fdce_C_D)         0.076    -0.308    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][54]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.744%)  route 0.223ns (61.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.556    -0.652    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X49Y33         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][5]/Q
                         net (fo=2, routed)           0.223    -0.288    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][5]
    SLICE_X51Y32         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.817    -0.898    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X51Y32         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][5]/C
                         clock pessimism              0.503    -0.395    
    SLICE_X51Y32         FDCE (Hold_fdce_C_D)         0.075    -0.320    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][5]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.554    -0.654    i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X51Y36         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][7]/Q
                         net (fo=2, routed)           0.228    -0.284    i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][7]
    SLICE_X48Y34         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.823    -0.892    i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y34         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][7]/C
                         clock pessimism              0.503    -0.389    
    SLICE_X48Y34         FDCE (Hold_fdce_C_D)         0.070    -0.319    i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.322%)  route 0.172ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.554    -0.654    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X50Y14         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDCE (Prop_fdce_C_Q)         0.148    -0.506 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][9]/Q
                         net (fo=2, routed)           0.172    -0.334    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data_n_0_][9]
    SLICE_X48Y15         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.823    -0.892    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y15         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][9]/C
                         clock pessimism              0.503    -0.389    
    SLICE_X48Y15         FDCE (Hold_fdce_C_D)         0.019    -0.370    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.611    -0.597    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X93Y40         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218    -0.237    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD0
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.881    -0.834    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
                         clock pessimism              0.251    -0.584    
    SLICE_X92Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.274    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.611    -0.597    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X93Y40         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218    -0.237    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD0
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.881    -0.834    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
                         clock pessimism              0.251    -0.584    
    SLICE_X92Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.274    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.611    -0.597    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X93Y40         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218    -0.237    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD0
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.881    -0.834    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/CLK
                         clock pessimism              0.251    -0.584    
    SLICE_X92Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.274    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.611    -0.597    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X93Y40         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218    -0.237    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD0
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.881    -0.834    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/CLK
                         clock pessimism              0.251    -0.584    
    SLICE_X92Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.274    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.611    -0.597    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X93Y40         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218    -0.237    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD0
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.881    -0.834    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/CLK
                         clock pessimism              0.251    -0.584    
    SLICE_X92Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.274    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.611    -0.597    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X93Y40         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218    -0.237    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD0
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.881    -0.834    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X92Y40         RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/CLK
                         clock pessimism              0.251    -0.584    
    SLICE_X92Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.274    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlnx_clk_gen
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y15     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y15     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y16     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y16     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y15     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y15     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y18     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y18     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y17     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y17     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y82     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y82     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y82     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y82     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y83     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y82     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y82     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y82     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X62Y82     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  clkfbout_xlnx_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlnx_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   i_xlnx_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.801ns  (logic 4.015ns (59.043%)  route 2.785ns (40.957%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.777     7.037    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X93Y82         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y82         FDCE (Prop_fdce_C_Q)         0.459     7.496 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.785    10.282    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.838 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.838    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             14.846ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.100ns  (logic 0.558ns (26.577%)  route 1.542ns (73.423%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.542     7.044    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X92Y67         LUT2 (Prop_lut2_I1_O)        0.056     7.100 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000     7.100    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X92Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602    22.412    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C
                         clock pessimism              0.000    22.412    
                         clock uncertainty           -0.501    21.911    
    SLICE_X92Y67         FDCE (Setup_fdce_C_D)        0.035    21.946    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         21.946    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                 14.846    

Slack (MET) :             14.866ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.100ns  (logic 0.558ns (26.577%)  route 1.542ns (73.423%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.542     7.044    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X92Y67         LUT4 (Prop_lut4_I3_O)        0.056     7.100 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.100    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_0
    SLICE_X92Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602    22.412    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C
                         clock pessimism              0.000    22.412    
                         clock uncertainty           -0.501    21.911    
    SLICE_X92Y67         FDCE (Setup_fdce_C_D)        0.055    21.966    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.966    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                 14.866    

Slack (MET) :             14.922ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.023ns  (logic 0.558ns (27.588%)  route 1.465ns (72.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.465     6.967    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X92Y68         LUT2 (Prop_lut2_I1_O)        0.056     7.023 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1/O
                         net (fo=1, routed)           0.000     7.023    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1_n_0
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.601    22.411    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/C
                         clock pessimism              0.000    22.411    
                         clock uncertainty           -0.501    21.910    
    SLICE_X92Y68         FDCE (Setup_fdce_C_D)        0.035    21.945    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                 14.922    

Slack (MET) :             14.973ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.971ns  (logic 0.558ns (28.313%)  route 1.413ns (71.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.413     6.915    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X92Y68         LUT3 (Prop_lut3_I1_O)        0.056     6.971 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1/O
                         net (fo=1, routed)           0.000     6.971    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1_n_0
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.601    22.411    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/C
                         clock pessimism              0.000    22.411    
                         clock uncertainty           -0.501    21.910    
    SLICE_X92Y68         FDCE (Setup_fdce_C_D)        0.035    21.945    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                 14.973    

Slack (MET) :             14.988ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.936ns  (logic 0.558ns (28.823%)  route 1.378ns (71.177%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.378     6.880    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X91Y67         LUT3 (Prop_lut3_I1_O)        0.056     6.936 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.936    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1_n_0
    SLICE_X91Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602    22.412    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X91Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
                         clock pessimism              0.000    22.412    
                         clock uncertainty           -0.501    21.911    
    SLICE_X91Y67         FDCE (Setup_fdce_C_D)        0.014    21.925    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.925    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                 14.988    

Slack (MET) :             14.990ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.933ns  (logic 0.558ns (28.868%)  route 1.375ns (71.132%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.375     6.877    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.056     6.933 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000     6.933    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_0
    SLICE_X91Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602    22.412    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X91Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C
                         clock pessimism              0.000    22.412    
                         clock uncertainty           -0.501    21.911    
    SLICE_X91Y67         FDCE (Setup_fdce_C_D)        0.013    21.924    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                 14.990    

Slack (MET) :             14.991ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.973ns  (logic 0.560ns (28.386%)  route 1.413ns (71.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.413     6.915    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X92Y68         LUT3 (Prop_lut3_I1_O)        0.058     6.973 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1/O
                         net (fo=1, routed)           0.000     6.973    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1_n_0
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.601    22.411    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/C
                         clock pessimism              0.000    22.411    
                         clock uncertainty           -0.501    21.910    
    SLICE_X92Y68         FDCE (Setup_fdce_C_D)        0.055    21.965    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                         21.965    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 14.991    

Slack (MET) :             15.005ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.940ns  (logic 0.558ns (28.767%)  route 1.382ns (71.233%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.382     6.884    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X92Y67         LUT4 (Prop_lut4_I2_O)        0.056     6.940 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000     6.940    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_0
    SLICE_X92Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602    22.412    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000    22.412    
                         clock uncertainty           -0.501    21.911    
    SLICE_X92Y67         FDCE (Setup_fdce_C_D)        0.034    21.945    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                 15.005    

Slack (MET) :             15.013ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.933ns  (logic 0.555ns (28.713%)  route 1.378ns (71.287%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.378     6.880    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.053     6.933 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.933    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
    SLICE_X91Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602    22.412    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X91Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C
                         clock pessimism              0.000    22.412    
                         clock uncertainty           -0.501    21.911    
    SLICE_X91Y67         FDCE (Setup_fdce_C_D)        0.036    21.947    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         21.947    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                 15.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_dmi_jtag/address_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.856%)  route 0.264ns (65.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.586     2.396    i_dmi_jtag/CLK
    SLICE_X88Y50         FDCE                                         r  i_dmi_jtag/address_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.141     2.537 r  i_dmi_jtag/address_q_reg[6]/Q
                         net (fo=2, routed)           0.264     2.800    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_0[6]
    SLICE_X84Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.856     3.103    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X84Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                         clock pessimism             -0.437     2.666    
    SLICE_X84Y46         FDCE (Hold_fdce_C_D)         0.070     2.736    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.576     2.386    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X89Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     2.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/Q
                         net (fo=1, routed)           0.056     2.583    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q
    SLICE_X89Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.841     3.088    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X89Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/C
                         clock pessimism             -0.702     2.386    
    SLICE_X89Y23         FDCE (Hold_fdce_C_D)         0.075     2.461    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.577     2.387    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X84Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y21         FDCE (Prop_fdce_C_Q)         0.141     2.528 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/Q
                         net (fo=1, routed)           0.051     2.579    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][2]
    SLICE_X85Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.624 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.624    i_dmi_jtag/i_dmi_cdc_n_258
    SLICE_X85Y21         FDCE                                         r  i_dmi_jtag/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.844     3.091    i_dmi_jtag/CLK
    SLICE_X85Y21         FDCE                                         r  i_dmi_jtag/data_q_reg[2]/C
                         clock pessimism             -0.691     2.400    
    SLICE_X85Y21         FDCE (Hold_fdce_C_D)         0.092     2.492    i_dmi_jtag/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.577     2.387    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y21         FDCE (Prop_fdce_C_Q)         0.141     2.528 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/Q
                         net (fo=1, routed)           0.058     2.586    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][21]
    SLICE_X80Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.631 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[21]_i_1/O
                         net (fo=1, routed)           0.000     2.631    i_dmi_jtag/i_dmi_cdc_n_239
    SLICE_X80Y21         FDCE                                         r  i_dmi_jtag/data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.843     3.090    i_dmi_jtag/CLK
    SLICE_X80Y21         FDCE                                         r  i_dmi_jtag/data_q_reg[21]/C
                         clock pessimism             -0.690     2.400    
    SLICE_X80Y21         FDCE (Hold_fdce_C_D)         0.091     2.491    i_dmi_jtag/data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/dr_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.578     2.388    i_dmi_jtag/CLK
    SLICE_X80Y20         FDCE                                         r  i_dmi_jtag/data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDCE (Prop_fdce_C_Q)         0.141     2.529 r  i_dmi_jtag/data_q_reg[18]/Q
                         net (fo=2, routed)           0.063     2.592    i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[33][18]
    SLICE_X81Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.637 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[20]_i_1/O
                         net (fo=1, routed)           0.000     2.637    i_dmi_jtag/dr_d[20]
    SLICE_X81Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.844     3.091    i_dmi_jtag/CLK
    SLICE_X81Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[20]/C
                         clock pessimism             -0.690     2.401    
    SLICE_X81Y20         FDCE (Hold_fdce_C_D)         0.092     2.493    i_dmi_jtag/dr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.577     2.387    i_dmi_jtag/CLK
    SLICE_X80Y22         FDCE                                         r  i_dmi_jtag/dr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDCE (Prop_fdce_C_Q)         0.141     2.528 r  i_dmi_jtag/dr_q_reg[26]/Q
                         net (fo=2, routed)           0.064     2.592    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][26]
    SLICE_X81Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.637 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[24]_i_1/O
                         net (fo=1, routed)           0.000     2.637    i_dmi_jtag/i_dmi_cdc_n_236
    SLICE_X81Y22         FDCE                                         r  i_dmi_jtag/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.842     3.089    i_dmi_jtag/CLK
    SLICE_X81Y22         FDCE                                         r  i_dmi_jtag/data_q_reg[24]/C
                         clock pessimism             -0.689     2.400    
    SLICE_X81Y22         FDCE (Hold_fdce_C_D)         0.092     2.492    i_dmi_jtag/data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/dr_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.772%)  route 0.066ns (26.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.578     2.388    i_dmi_jtag/CLK
    SLICE_X84Y20         FDCE                                         r  i_dmi_jtag/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDCE (Prop_fdce_C_Q)         0.141     2.529 r  i_dmi_jtag/data_q_reg[5]/Q
                         net (fo=2, routed)           0.066     2.595    i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[33][5]
    SLICE_X85Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.640 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.640    i_dmi_jtag/dr_d[7]
    SLICE_X85Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.845     3.092    i_dmi_jtag/CLK
    SLICE_X85Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[7]/C
                         clock pessimism             -0.691     2.401    
    SLICE_X85Y20         FDCE (Hold_fdce_C_D)         0.092     2.493    i_dmi_jtag/dr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.605     2.415    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X95Y63         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y63         FDCE (Prop_fdce_C_Q)         0.141     2.556 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[15]/Q
                         net (fo=1, routed)           0.100     2.656    i_dmi_jtag/i_dmi_jtag_tap/idcode_q[15]
    SLICE_X96Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.701 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.701    i_dmi_jtag/i_dmi_jtag_tap/idcode_d[14]
    SLICE_X96Y63         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.874     3.121    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X96Y63         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/C
                         clock pessimism             -0.691     2.430    
    SLICE_X96Y63         FDCE (Hold_fdce_C_D)         0.121     2.551    i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.578     2.388    i_dmi_jtag/CLK
    SLICE_X81Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y20         FDCE (Prop_fdce_C_Q)         0.141     2.529 r  i_dmi_jtag/dr_q_reg[20]/Q
                         net (fo=2, routed)           0.070     2.598    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][20]
    SLICE_X80Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[18]_i_1/O
                         net (fo=1, routed)           0.000     2.643    i_dmi_jtag/i_dmi_cdc_n_242
    SLICE_X80Y20         FDCE                                         r  i_dmi_jtag/data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.844     3.091    i_dmi_jtag/CLK
    SLICE_X80Y20         FDCE                                         r  i_dmi_jtag/data_q_reg[18]/C
                         clock pessimism             -0.690     2.401    
    SLICE_X80Y20         FDCE (Hold_fdce_C_D)         0.092     2.493    i_dmi_jtag/data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.578     2.388    i_dmi_jtag/CLK
    SLICE_X85Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y20         FDCE (Prop_fdce_C_Q)         0.141     2.529 r  i_dmi_jtag/dr_q_reg[15]/Q
                         net (fo=2, routed)           0.069     2.598    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][15]
    SLICE_X84Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.643    i_dmi_jtag/i_dmi_cdc_n_247
    SLICE_X84Y20         FDCE                                         r  i_dmi_jtag/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.845     3.092    i_dmi_jtag/CLK
    SLICE_X84Y20         FDCE                                         r  i_dmi_jtag/data_q_reg[13]/C
                         clock pessimism             -0.691     2.401    
    SLICE_X84Y20         FDCE (Hold_fdce_C_D)         0.091     2.492    i_dmi_jtag/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X90Y53   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X86Y25   i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X89Y25   i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X89Y25   i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X89Y25   i_dmi_jtag/address_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X89Y25   i_dmi_jtag/address_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X88Y26   i_dmi_jtag/address_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y53   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y53   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X86Y25   i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X86Y25   i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X89Y25   i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X89Y25   i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y53   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y53   i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X90Y52   i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X86Y25   i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X86Y25   i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X89Y25   i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X89Y25   i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.835ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.676%)  route 1.192ns (72.324%))
  Logic Levels:           0  
  Clock Path Skew:        -8.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 10.902 - 12.500 ) 
    Source Clock Delay      (SCD):    6.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.736     6.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X84Y46         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDCE (Prop_fdce_C_Q)         0.456     7.452 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           1.192     8.644    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[6]
    SLICE_X82Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.547    10.902    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X82Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000    10.902    
                         clock uncertainty           -0.602    10.300    
    SLICE_X82Y23         FDCE (Setup_fdce_C_D)       -0.031    10.269    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.478ns (41.779%)  route 0.666ns (58.221%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 10.902 - 12.500 ) 
    Source Clock Delay      (SCD):    6.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.722     6.982    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X86Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y21         FDCE (Prop_fdce_C_Q)         0.478     7.460 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.666     8.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[7]
    SLICE_X78Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.547    10.902    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000    10.902    
                         clock uncertainty           -0.602    10.300    
    SLICE_X78Y22         FDCE (Setup_fdce_C_D)       -0.229    10.071    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.456ns (35.440%)  route 0.831ns (64.560%))
  Logic Levels:           0  
  Clock Path Skew:        -8.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 10.907 - 12.500 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.716     6.976    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y24         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y24         FDCE (Prop_fdce_C_Q)         0.456     7.432 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.831     8.263    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[2]
    SLICE_X86Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.552    10.907    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000    10.907    
                         clock uncertainty           -0.602    10.305    
    SLICE_X86Y19         FDCE (Setup_fdce_C_D)       -0.047    10.258    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.478ns (43.476%)  route 0.621ns (56.524%))
  Logic Levels:           0  
  Clock Path Skew:        -8.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 10.907 - 12.500 ) 
    Source Clock Delay      (SCD):    6.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.722     6.982    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X86Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y21         FDCE (Prop_fdce_C_Q)         0.478     7.460 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.621     8.082    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[9]
    SLICE_X86Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.552    10.907    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000    10.907    
                         clock uncertainty           -0.602    10.305    
    SLICE_X86Y19         FDCE (Setup_fdce_C_D)       -0.202    10.103    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                         10.103    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.497%)  route 0.616ns (59.503%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 10.906 - 12.500 ) 
    Source Clock Delay      (SCD):    6.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.724     6.984    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X85Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y19         FDCE (Prop_fdce_C_Q)         0.419     7.403 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.616     8.019    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[6]
    SLICE_X84Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.551    10.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X84Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000    10.906    
                         clock uncertainty           -0.602    10.304    
    SLICE_X84Y19         FDCE (Setup_fdce_C_D)       -0.237    10.067    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                         10.067    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.627%)  route 0.725ns (61.373%))
  Logic Levels:           0  
  Clock Path Skew:        -8.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 10.906 - 12.500 ) 
    Source Clock Delay      (SCD):    6.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.718     6.978    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X85Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y23         FDCE (Prop_fdce_C_Q)         0.456     7.434 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.725     8.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[28]
    SLICE_X84Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.551    10.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X84Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000    10.906    
                         clock uncertainty           -0.602    10.304    
    SLICE_X84Y19         FDCE (Setup_fdce_C_D)       -0.093    10.211    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                         10.211    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.518ns (43.812%)  route 0.664ns (56.189%))
  Logic Levels:           0  
  Clock Path Skew:        -8.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 10.905 - 12.500 ) 
    Source Clock Delay      (SCD):    6.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.722     6.982    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X86Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y21         FDCE (Prop_fdce_C_Q)         0.518     7.500 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.664     8.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[4]
    SLICE_X77Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.550    10.905    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty           -0.602    10.303    
    SLICE_X77Y20         FDCE (Setup_fdce_C_D)       -0.062    10.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.450%)  route 0.617ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        -8.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 10.907 - 12.500 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.716     6.976    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y24         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y24         FDCE (Prop_fdce_C_Q)         0.419     7.395 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.617     8.012    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[4]
    SLICE_X86Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.552    10.907    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000    10.907    
                         clock uncertainty           -0.602    10.305    
    SLICE_X86Y19         FDCE (Setup_fdce_C_D)       -0.203    10.102    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.518ns (44.319%)  route 0.651ns (55.681%))
  Logic Levels:           0  
  Clock Path Skew:        -8.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 10.906 - 12.500 ) 
    Source Clock Delay      (SCD):    6.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.722     6.982    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X86Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y21         FDCE (Prop_fdce_C_Q)         0.518     7.500 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.651     8.151    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[2]
    SLICE_X84Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.551    10.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X84Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000    10.906    
                         clock uncertainty           -0.602    10.304    
    SLICE_X84Y19         FDCE (Setup_fdce_C_D)       -0.047    10.257    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - tck rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.456ns (39.543%)  route 0.697ns (60.457%))
  Logic Levels:           0  
  Clock Path Skew:        -8.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 10.907 - 12.500 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.716     6.976    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y24         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y24         FDCE (Prop_fdce_C_Q)         0.456     7.432 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.697     8.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[3]
    SLICE_X86Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.552    10.907    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X86Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000    10.907    
                         clock uncertainty           -0.602    10.305    
    SLICE_X86Y19         FDCE (Setup_fdce_C_D)       -0.043    10.262    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  2.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.835ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.576     2.386    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.141     2.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.118     2.645    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[22]
    SLICE_X78Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.847    -0.868    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.602    -0.266    
    SLICE_X78Y19         FDCE (Hold_fdce_C_D)         0.076    -0.190    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.836ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -3.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.575     2.385    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y24         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y24         FDCE (Prop_fdce_C_Q)         0.141     2.526 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.110     2.636    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[0]
    SLICE_X87Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.843    -0.872    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X87Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000    -0.872    
                         clock uncertainty            0.602    -0.270    
    SLICE_X87Y23         FDCE (Hold_fdce_C_D)         0.070    -0.200    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.840ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -3.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.575     2.385    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y24         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y24         FDCE (Prop_fdce_C_Q)         0.141     2.526 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.110     2.636    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[1]
    SLICE_X87Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.843    -0.872    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X87Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000    -0.872    
                         clock uncertainty            0.602    -0.270    
    SLICE_X87Y23         FDCE (Hold_fdce_C_D)         0.066    -0.204    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.841ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        -3.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.576     2.386    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.141     2.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.116     2.642    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[14]
    SLICE_X79Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.844    -0.871    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X79Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.602    -0.269    
    SLICE_X79Y22         FDCE (Hold_fdce_C_D)         0.070    -0.199    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.844ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        -3.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.576     2.386    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.141     2.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.114     2.641    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[21]
    SLICE_X79Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.844    -0.871    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X79Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.602    -0.269    
    SLICE_X79Y22         FDCE (Hold_fdce_C_D)         0.066    -0.203    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.868ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.578     2.388    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X79Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDCE (Prop_fdce_C_Q)         0.141     2.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.120     2.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[17]
    SLICE_X78Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.847    -0.868    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.602    -0.266    
    SLICE_X78Y19         FDCE (Hold_fdce_C_D)         0.047    -0.219    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.868ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.442%)  route 0.103ns (44.558%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.576     2.386    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.128     2.514 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.103     2.617    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[24]
    SLICE_X77Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.846    -0.869    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.602    -0.267    
    SLICE_X77Y20         FDCE (Hold_fdce_C_D)         0.016    -0.251    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.869ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.337%)  route 0.108ns (45.663%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.576     2.386    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.128     2.514 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.108     2.621    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[26]
    SLICE_X77Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.846    -0.869    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X77Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.602    -0.267    
    SLICE_X77Y20         FDCE (Hold_fdce_C_D)         0.019    -0.248    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.877ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.859%)  route 0.154ns (52.141%))
  Logic Levels:           0  
  Clock Path Skew:        -3.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.575     2.385    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X89Y24         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y24         FDCE (Prop_fdce_C_Q)         0.141     2.526 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.154     2.679    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X88Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.843    -0.872    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X88Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000    -0.872    
                         clock uncertainty            0.602    -0.270    
    SLICE_X88Y23         FDCE (Hold_fdce_C_D)         0.072    -0.198    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.895ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.087%)  route 0.172ns (54.913%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.577     2.387    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y20         FDCE (Prop_fdce_C_Q)         0.141     2.528 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.172     2.699    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[19]
    SLICE_X78Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.847    -0.868    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X78Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.602    -0.266    
    SLICE_X78Y19         FDCE (Hold_fdce_C_D)         0.071    -0.195    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  2.895    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       18.512ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.512ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.222ns  (logic 0.478ns (39.130%)  route 0.744ns (60.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
    SLICE_X82Y20         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.744     1.222    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[18]
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X81Y21         FDCE (Setup_fdce_C_D)       -0.266    19.734    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 18.512    

Slack (MET) :             18.547ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.211ns  (logic 0.419ns (34.608%)  route 0.792ns (65.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
    SLICE_X89Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=1, routed)           0.792     1.211    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[0]
    SLICE_X89Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X89Y21         FDCE (Setup_fdce_C_D)       -0.242    19.758    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 18.547    

Slack (MET) :             18.640ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.374%)  route 0.624ns (56.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y18                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
    SLICE_X82Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.624     1.102    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[2]
    SLICE_X84Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X84Y21         FDCE (Setup_fdce_C_D)       -0.258    19.742    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                         19.742    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 18.640    

Slack (MET) :             18.658ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.109ns  (logic 0.478ns (43.084%)  route 0.631ns (56.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y18                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
    SLICE_X82Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.631     1.109    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[4]
    SLICE_X87Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y19         FDCE (Setup_fdce_C_D)       -0.233    19.767    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                         19.767    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                 18.658    

Slack (MET) :             18.659ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.280ns  (logic 0.518ns (40.468%)  route 0.762ns (59.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y18                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/C
    SLICE_X82Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.762     1.280    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[1]
    SLICE_X87Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y21         FDCE (Setup_fdce_C_D)       -0.061    19.939    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 18.659    

Slack (MET) :             18.667ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.347%)  route 0.625ns (56.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
    SLICE_X82Y20         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.625     1.103    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[22]
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X81Y21         FDCE (Setup_fdce_C_D)       -0.230    19.770    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 18.667    

Slack (MET) :             18.673ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.057ns  (logic 0.478ns (45.214%)  route 0.579ns (54.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y19                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
    SLICE_X82Y19         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.579     1.057    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[14]
    SLICE_X83Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y19         FDCE (Setup_fdce_C_D)       -0.270    19.730    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 18.673    

Slack (MET) :             18.676ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.109%)  route 0.582ns (54.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y19                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
    SLICE_X82Y19         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.582     1.060    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[16]
    SLICE_X83Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y19         FDCE (Setup_fdce_C_D)       -0.264    19.736    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 18.676    

Slack (MET) :             18.677ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.195%)  route 0.580ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y18                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
    SLICE_X86Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.580     1.058    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[10]
    SLICE_X87Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y21         FDCE (Setup_fdce_C_D)       -0.265    19.735    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 18.677    

Slack (MET) :             18.703ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.230ns  (logic 0.518ns (42.121%)  route 0.712ns (57.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
    SLICE_X82Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.712     1.230    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[23]
    SLICE_X83Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y22         FDCE (Setup_fdce_C_D)       -0.067    19.933    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                 18.703    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        9.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.580ns (20.068%)  route 2.310ns (79.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 10.910 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.730    -0.962    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X83Y17         FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.549     1.042    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X82Y34         LUT2 (Prop_lut2_I1_O)        0.124     1.166 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2/O
                         net (fo=4, routed)           0.762     1.928    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X77Y34         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.555    10.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/C
                         clock pessimism              0.567    11.478    
                         clock uncertainty           -0.074    11.404    
    SLICE_X77Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.999    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.580ns (20.068%)  route 2.310ns (79.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 10.910 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.730    -0.962    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X83Y17         FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.549     1.042    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X82Y34         LUT2 (Prop_lut2_I1_O)        0.124     1.166 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2/O
                         net (fo=4, routed)           0.762     1.928    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X77Y34         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.555    10.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/C
                         clock pessimism              0.567    11.478    
                         clock uncertainty           -0.074    11.404    
    SLICE_X77Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.999    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.580ns (20.068%)  route 2.310ns (79.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 10.910 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.730    -0.962    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X83Y17         FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.549     1.042    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X82Y34         LUT2 (Prop_lut2_I1_O)        0.124     1.166 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2/O
                         net (fo=4, routed)           0.762     1.928    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X77Y34         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.555    10.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/C
                         clock pessimism              0.567    11.478    
                         clock uncertainty           -0.074    11.404    
    SLICE_X77Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.999    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.580ns (20.068%)  route 2.310ns (79.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 10.910 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.730    -0.962    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X83Y17         FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.506 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.549     1.042    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X82Y34         LUT2 (Prop_lut2_I1_O)        0.124     1.166 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2/O
                         net (fo=4, routed)           0.762     1.928    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X77Y34         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.555    10.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.567    11.478    
                         clock uncertainty           -0.074    11.404    
    SLICE_X77Y34         FDCE (Recov_fdce_C_CLR)     -0.405    10.999    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.377ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.773ns (29.471%)  route 1.850ns (70.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 10.972 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.791    -0.901    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y32         FDPE (Prop_fdpe_C_Q)         0.478    -0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.873     0.450    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X91Y32         LUT3 (Prop_lut3_I2_O)        0.295     0.745 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.976     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X91Y35         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.617    10.972    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X91Y35         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.605    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X91Y35         FDCE (Recov_fdce_C_CLR)     -0.405    11.099    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  9.377    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.773ns (29.471%)  route 1.850ns (70.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 10.972 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.791    -0.901    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y32         FDPE (Prop_fdpe_C_Q)         0.478    -0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.873     0.450    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X91Y32         LUT3 (Prop_lut3_I2_O)        0.295     0.745 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.976     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X90Y35         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.617    10.972    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X90Y35         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.605    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X90Y35         FDCE (Recov_fdce_C_CLR)     -0.361    11.143    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.773ns (29.471%)  route 1.850ns (70.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 10.972 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.791    -0.901    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y32         FDPE (Prop_fdpe_C_Q)         0.478    -0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.873     0.450    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X91Y32         LUT3 (Prop_lut3_I2_O)        0.295     0.745 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.976     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X90Y35         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.617    10.972    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X90Y35         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.605    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X90Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    11.143    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.773ns (29.471%)  route 1.850ns (70.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 10.972 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.791    -0.901    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y32         FDPE (Prop_fdpe_C_Q)         0.478    -0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.873     0.450    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X91Y32         LUT3 (Prop_lut3_I2_O)        0.295     0.745 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.976     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X90Y35         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.617    10.972    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X90Y35         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.605    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X90Y35         FDCE (Recov_fdce_C_CLR)     -0.361    11.143    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.463ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.773ns (29.471%)  route 1.850ns (70.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 10.972 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.791    -0.901    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y32         FDPE (Prop_fdpe_C_Q)         0.478    -0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.873     0.450    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X91Y32         LUT3 (Prop_lut3_I2_O)        0.295     0.745 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.976     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X90Y35         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.617    10.972    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X90Y35         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.605    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X90Y35         FDCE (Recov_fdce_C_CLR)     -0.319    11.185    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  9.463    

Slack (MET) :             9.463ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.773ns (29.471%)  route 1.850ns (70.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 10.972 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.791    -0.901    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y32         FDPE (Prop_fdpe_C_Q)         0.478    -0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.873     0.450    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X91Y32         LUT3 (Prop_lut3_I2_O)        0.295     0.745 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.976     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X90Y35         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.066    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     7.252 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.264    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.355 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.617    10.972    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X90Y35         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.605    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X90Y35         FDCE (Recov_fdce_C_CLR)     -0.319    11.185    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  9.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.662%)  route 0.321ns (63.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y32         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.290    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X91Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.151    -0.094    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X92Y32         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.874    -0.841    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X92Y32         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X92Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.662%)  route 0.321ns (63.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y32         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.290    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X91Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.151    -0.094    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X92Y32         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.874    -0.841    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X92Y32         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X92Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.662%)  route 0.321ns (63.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y32         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.290    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X91Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.151    -0.094    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X92Y32         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.874    -0.841    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X92Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X92Y32         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.638    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.662%)  route 0.321ns (63.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y32         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.290    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X91Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.151    -0.094    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X92Y32         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.874    -0.841    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X92Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X92Y32         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.638    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.896%)  route 0.318ns (63.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.582    -0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y30         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.314    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X87Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.269 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148    -0.121    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X84Y30         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.848    -0.867    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y30         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.275    -0.593    
    SLICE_X84Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.896%)  route 0.318ns (63.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.582    -0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y30         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.314    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X87Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.269 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148    -0.121    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X84Y30         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.848    -0.867    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y30         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.593    
    SLICE_X84Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.896%)  route 0.318ns (63.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.582    -0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y30         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.314    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X87Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.269 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148    -0.121    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X84Y30         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.848    -0.867    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y30         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.275    -0.593    
    SLICE_X84Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.896%)  route 0.318ns (63.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.582    -0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y30         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.314    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X87Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.269 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148    -0.121    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X84Y30         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.848    -0.867    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y30         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.275    -0.593    
    SLICE_X84Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.685    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.896%)  route 0.318ns (63.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.582    -0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X87Y30         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.314    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X87Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.269 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148    -0.121    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X84Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.848    -0.867    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.275    -0.593    
    SLICE_X84Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.688    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.662%)  route 0.321ns (63.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y32         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.290    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X91Y32         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.151    -0.094    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y32         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.874    -0.841    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X93Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X93Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.662    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.567    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 0.580ns (9.658%)  route 5.426ns (90.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.621     1.113    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         3.804     5.041    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X90Y32         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.614    -1.531    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 0.580ns (9.658%)  route 5.426ns (90.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.621     1.113    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         3.804     5.041    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X90Y32         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.614    -1.531    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 0.580ns (16.723%)  route 2.888ns (83.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.621     1.113    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.267     2.504    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X89Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.552    -1.593    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X89Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 0.580ns (16.723%)  route 2.888ns (83.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.621     1.113    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.267     2.504    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X89Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.552    -1.593    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X89Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.165%)  route 2.160ns (78.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.621     1.113    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.539     1.776    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X91Y39         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.620    -1.525    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X91Y39         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.165%)  route 2.160ns (78.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.621     1.113    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.539     1.776    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X91Y39         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.620    -1.525    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X91Y39         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.028%)  route 0.906ns (82.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.584    -0.624    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.674     0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.232     0.469    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X91Y39         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.879    -0.836    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X91Y39         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.028%)  route 0.906ns (82.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.584    -0.624    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.674     0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.232     0.469    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X91Y39         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.879    -0.836    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X91Y39         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.198%)  route 1.223ns (86.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.584    -0.624    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.674     0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.549     0.786    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X89Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.848    -0.867    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X89Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.198%)  route 1.223ns (86.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.584    -0.624    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.674     0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         0.549     0.786    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X89Y30         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.848    -0.867    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X89Y30         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.564ns  (logic 0.186ns (7.256%)  route 2.378ns (92.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.584    -0.624    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.674     0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.703     1.940    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X90Y32         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.873    -0.842    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.564ns  (logic 0.186ns (7.256%)  route 2.378ns (92.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.584    -0.624    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X77Y34         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.674     0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X90Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.237 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.703     1.940    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X90Y32         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.873    -0.842    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y32         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 1.694ns (18.988%)  route 7.228ns (81.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.741     8.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X78Y21         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 1.694ns (18.988%)  route 7.228ns (81.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.741     8.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X78Y21         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 1.694ns (18.988%)  route 7.228ns (81.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.741     8.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X78Y21         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 1.694ns (18.988%)  route 7.228ns (81.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.741     8.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X78Y21         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 1.694ns (18.988%)  route 7.228ns (81.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.741     8.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X78Y21         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 1.694ns (18.988%)  route 7.228ns (81.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.741     8.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X78Y21         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 1.694ns (18.988%)  route 7.228ns (81.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.741     8.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X78Y21         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X78Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[22]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.918ns  (logic 1.694ns (18.997%)  route 7.224ns (81.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.736     8.918    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X79Y21         FDCE                                         f  i_dmi_jtag/dr_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/CLK
    SLICE_X79Y21         FDCE                                         r  i_dmi_jtag/dr_q_reg[22]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[23]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.918ns  (logic 1.694ns (18.997%)  route 7.224ns (81.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.736     8.918    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X79Y21         FDCE                                         f  i_dmi_jtag/dr_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/CLK
    SLICE_X79Y21         FDCE                                         r  i_dmi_jtag/dr_q_reg[23]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[27]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.918ns  (logic 1.694ns (18.997%)  route 7.224ns (81.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.487     3.057    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.124     3.181 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.736     8.918    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X79Y21         FDCE                                         f  i_dmi_jtag/dr_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.546     6.187    i_dmi_jtag/CLK
    SLICE_X79Y21         FDCE                                         r  i_dmi_jtag/dr_q_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.382ns (27.743%)  route 0.995ns (72.257%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 53.117 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.405     1.377    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X93Y82         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)       50.000    50.000 f  
    H15                                               0.000    50.000 f  tck (IN)
                         net (fo=0)                   0.000    50.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456    50.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762    52.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.870    53.117    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X93Y82         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.382ns (22.534%)  route 1.313ns (77.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.723     1.696    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X92Y68         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.869     3.116    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.382ns (22.534%)  route 1.313ns (77.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.723     1.696    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X92Y68         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.869     3.116    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.382ns (22.534%)  route 1.313ns (77.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.723     1.696    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X92Y68         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.869     3.116    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.382ns (22.534%)  route 1.313ns (77.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.723     1.696    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X92Y68         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.869     3.116    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.382ns (22.534%)  route 1.313ns (77.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.723     1.696    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X92Y68         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.869     3.116    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y68         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[0]/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.382ns (22.330%)  route 1.329ns (77.670%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.739     1.711    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X94Y65         FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.873     3.120    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X94Y65         FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[0]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[1]/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.382ns (22.330%)  route 1.329ns (77.670%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.739     1.711    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X94Y65         FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.873     3.120    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X94Y65         FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[1]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.382ns (21.711%)  route 1.378ns (78.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.788     1.760    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X92Y67         FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.870     3.117    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y67         FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.382ns (21.711%)  route 1.378ns (78.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.927    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.788     1.760    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X92Y67         FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.870     3.117    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X92Y67         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Max Delay             0 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.418ns (76.965%)  route 0.125ns (23.035%))
  Logic Levels:           0  
  Clock Path Skew:        8.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.551    -1.594    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y19         FDCE (Prop_fdce_C_Q)         0.418    -1.176 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.125    -1.050    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[15]
    SLICE_X83Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.724     6.984    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        8.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.549    -1.596    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X89Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDCE (Prop_fdce_C_Q)         0.367    -1.229 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/Q
                         net (fo=1, routed)           0.277    -0.951    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[1]
    SLICE_X89Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.722     6.982    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X89Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.385ns (58.486%)  route 0.273ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        8.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.551    -1.594    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20         FDCE (Prop_fdce_C_Q)         0.385    -1.209 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.273    -0.935    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[20]
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.721     6.981    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.418ns (62.841%)  route 0.247ns (37.159%))
  Logic Levels:           0  
  Clock Path Skew:        8.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.551    -1.594    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y19         FDCE (Prop_fdce_C_Q)         0.418    -1.176 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.247    -0.928    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[13]
    SLICE_X83Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.724     6.984    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.418ns (62.841%)  route 0.247ns (37.159%))
  Logic Levels:           0  
  Clock Path Skew:        8.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.553    -1.592    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X86Y18         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y18         FDCE (Prop_fdce_C_Q)         0.418    -1.174 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.247    -0.926    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[11]
    SLICE_X87Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.724     6.984    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X87Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.676ns  (logic 0.385ns (56.913%)  route 0.291ns (43.087%))
  Logic Levels:           0  
  Clock Path Skew:        8.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.550    -1.595    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y21         FDCE (Prop_fdce_C_Q)         0.385    -1.210 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.291    -0.918    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[26]
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.721     6.981    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.418ns (61.267%)  route 0.264ns (38.733%))
  Logic Levels:           0  
  Clock Path Skew:        8.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.551    -1.594    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20         FDCE (Prop_fdce_C_Q)         0.418    -1.176 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.264    -0.911    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[21]
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.721     6.981    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X81Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.069%)  route 0.278ns (39.931%))
  Logic Levels:           0  
  Clock Path Skew:        8.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.550    -1.595    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y21         FDCE (Prop_fdce_C_Q)         0.418    -1.177 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.278    -0.899    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[29]
    SLICE_X84Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.722     6.982    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X84Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        8.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.550    -1.595    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y21         FDCE (Prop_fdce_C_Q)         0.418    -1.177 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.278    -0.898    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[27]
    SLICE_X83Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.719     6.979    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        8.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.551    -1.594    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20         FDCE (Prop_fdce_C_Q)         0.418    -1.176 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.278    -0.897    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[19]
    SLICE_X83Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.724     6.984    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y19         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.512ns  (logic 3.479ns (17.830%)  route 16.033ns (82.170%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.372    17.424    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X95Y93         LUT4 (Prop_lut4_I1_O)        0.124    17.548 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT4_12/O
                         net (fo=1, routed)           0.967    18.515    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]_i_1_n_0
    SLICE_X95Y101        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.420ns  (logic 3.501ns (18.028%)  route 15.919ns (81.972%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.498    17.550    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X96Y94         LUT3 (Prop_lut3_I2_O)        0.146    17.696 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]_i_1/O
                         net (fo=1, routed)           0.726    18.423    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]_i_1_n_0
    SLICE_X98Y99         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.314ns  (logic 3.479ns (18.013%)  route 15.835ns (81.987%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.498    17.550    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X96Y94         LUT5 (Prop_lut5_I0_O)        0.124    17.674 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]_i_1/O
                         net (fo=1, routed)           0.642    18.316    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]_i_1_n_0
    SLICE_X96Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.278ns  (logic 3.507ns (18.192%)  route 15.771ns (81.808%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.362    17.414    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X95Y93         LUT3 (Prop_lut3_I2_O)        0.152    17.566 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]_i_1/O
                         net (fo=1, routed)           0.715    18.280    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]_i_1_n_0
    SLICE_X94Y98         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.246ns  (logic 3.507ns (18.222%)  route 15.739ns (81.778%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.552    17.604    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X94Y93         LUT3 (Prop_lut3_I2_O)        0.152    17.756 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]_i_1/O
                         net (fo=1, routed)           0.493    18.249    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]_i_1_n_0
    SLICE_X94Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.206ns  (logic 3.479ns (18.114%)  route 15.727ns (81.886%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.168    17.220    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X94Y93         LUT6 (Prop_lut6_I2_O)        0.124    17.344 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_19/O
                         net (fo=1, routed)           0.865    18.209    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]_i_1_n_0
    SLICE_X94Y102        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.178ns  (logic 3.471ns (18.099%)  route 15.707ns (81.901%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.157    17.209    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X94Y94         LUT3 (Prop_lut3_I2_O)        0.116    17.325 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.856    18.181    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]_i_1_n_0
    SLICE_X94Y102        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.177ns  (logic 3.505ns (18.278%)  route 15.672ns (81.722%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.158    17.210    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X94Y93         LUT3 (Prop_lut3_I2_O)        0.150    17.360 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]_i_1/O
                         net (fo=1, routed)           0.819    18.179    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]_i_1_n_0
    SLICE_X94Y103        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.152ns  (logic 3.479ns (18.165%)  route 15.673ns (81.835%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.362    17.414    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X95Y93         LUT5 (Prop_lut5_I0_O)        0.124    17.538 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]_i_1/O
                         net (fo=1, routed)           0.617    18.155    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]_i_1_n_0
    SLICE_X97Y97         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.148ns  (logic 3.479ns (18.169%)  route 15.669ns (81.831%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.695    -0.997    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X67Y74         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.541 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=13, routed)          2.127     1.586    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_0[1]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.738 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_3/O
                         net (fo=20, routed)          0.865     2.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/p_37_in
    SLICE_X84Y82         LUT4 (Prop_lut4_I3_O)        0.360     2.963 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=104, routed)         3.202     6.165    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y72        LUT3 (Prop_lut3_I2_O)        0.348     6.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32/O
                         net (fo=2, routed)           0.976     7.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_32_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.328     7.816 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11/O
                         net (fo=1, routed)           0.000     7.816    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_11_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_4_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.594 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___140_i_2/CO[2]
                         net (fo=2, routed)           1.223     9.817    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___140_0[0]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.313    10.130 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_261/O
                         net (fo=37, routed)          0.929    11.059    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_6
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_37/O
                         net (fo=4, routed)           0.846    12.029    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_352
    SLICE_X97Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/wt_cache_subsys_LUT4_17/O
                         net (fo=8, routed)           1.358    13.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[8]_i_2_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124    13.635 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_292/O
                         net (fo=4, routed)           1.526    15.161    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88]
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.285 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.643    15.928    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_26
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_18/O
                         net (fo=24, routed)          1.318    17.370    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_28
    SLICE_X94Y95         LUT4 (Prop_lut4_I1_O)        0.124    17.494 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT4_9/O
                         net (fo=1, routed)           0.656    18.150    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]_i_1_n_0
    SLICE_X94Y98         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.456ns  (logic 1.059ns (72.751%)  route 0.397ns (27.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.533    -1.612    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X62Y83         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.553 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.397    -0.157    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[0]
    SLICE_X61Y83         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.505ns  (logic 1.059ns (70.344%)  route 0.446ns (29.656%))
  Logic Levels:           0  
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.535    -1.610    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X62Y85         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.551 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.446    -0.105    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[3]
    SLICE_X63Y84         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.386ns (64.024%)  route 0.217ns (35.976%))
  Logic Levels:           0  
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.575    -0.633    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X62Y84         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.247 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.217    -0.030    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[2]
    SLICE_X59Y84         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][valid]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.386ns (55.397%)  route 0.311ns (44.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.573    -0.635    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X62Y82         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.249 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.311     0.062    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[1]
    SLICE_X53Y83         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.231ns (32.705%)  route 0.475ns (67.295%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.604    -0.604    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X97Y87         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][27]/Q
                         net (fo=10, routed)          0.092    -0.370    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_data[1][data][27]
    SLICE_X96Y87         LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_283/O
                         net (fo=4, routed)           0.213    -0.113    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][27]_0
    SLICE_X97Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_28/O
                         net (fo=1, routed)           0.170     0.103    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][3]
    SLICE_X97Y91         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.254ns (35.118%)  route 0.469ns (64.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X96Y91         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=5, routed)           0.124    -0.313    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X95Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.268 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_25/O
                         net (fo=8, routed)           0.229    -0.039    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_41
    SLICE_X94Y93         LUT5 (Prop_lut5_I4_O)        0.045     0.006 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]_i_1/O
                         net (fo=1, routed)           0.116     0.122    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]_i_1_n_0
    SLICE_X94Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.231ns (31.262%)  route 0.508ns (68.738%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.605    -0.603    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X97Y88         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][data][1]/Q
                         net (fo=11, routed)          0.108    -0.354    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_data[1][data][1]
    SLICE_X94Y87         LUT5 (Prop_lut5_I3_O)        0.045    -0.309 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_280/O
                         net (fo=1, routed)           0.168    -0.141    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_14
    SLICE_X94Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.096 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_26/O
                         net (fo=1, routed)           0.232     0.136    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][1]
    SLICE_X94Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.299ns (37.759%)  route 0.493ns (62.241%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X94Y90         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.438 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/Q
                         net (fo=3, routed)           0.162    -0.276    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]
    SLICE_X95Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.231 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_21/O
                         net (fo=4, routed)           0.128    -0.103    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[3]
    SLICE_X96Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.058 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_5/O
                         net (fo=8, routed)           0.203     0.145    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_29
    SLICE_X96Y95         LUT4 (Prop_lut4_I2_O)        0.045     0.190 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT4_10/O
                         net (fo=1, routed)           0.000     0.190    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_1_n_0
    SLICE_X96Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.271ns (33.244%)  route 0.544ns (66.756%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X99Y88         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][15]/Q
                         net (fo=10, routed)          0.158    -0.315    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_data[0][data][15]
    SLICE_X98Y88         LUT5 (Prop_lut5_I2_O)        0.098    -0.217 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_267/O
                         net (fo=3, routed)           0.271     0.053    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][data][15]_0
    SLICE_X98Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.098 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_32/O
                         net (fo=1, routed)           0.115     0.214    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][7]
    SLICE_X97Y91         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.254ns (31.011%)  route 0.565ns (68.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.606    -0.602    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X96Y91         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=5, routed)           0.124    -0.313    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X95Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.268 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_25/O
                         net (fo=8, routed)           0.244    -0.024    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_41
    SLICE_X95Y94         LUT5 (Prop_lut5_I4_O)        0.045     0.021 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]_i_1/O
                         net (fo=1, routed)           0.197     0.218    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]_i_1_n_0
    SLICE_X95Y101        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay          1959 Endpoints
Min Delay          1959 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.235ns  (logic 2.611ns (23.240%)  route 8.624ns (76.760%))
  Logic Levels:           12  (LDCE=1 LUT2=1 LUT3=2 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          1.493     8.484    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.636 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_4/O
                         net (fo=7, routed)           0.604     9.240    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/icache_dreq_if_cache[kill_s1]
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.326     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/FSM_sequential_state_q[1]_i_3__6/O
                         net (fo=2, routed)           0.365     9.931    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[1]_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cva6_icache_LUT6_5/O
                         net (fo=1, routed)           0.502    10.557    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q_reg[0]_2
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.681 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[2]_i_3/O
                         net (fo=3, routed)           0.430    11.111    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[2]_i_3_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.235 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.235    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram_n_16
    SLICE_X55Y85         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.531    -1.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/clk_out1
    SLICE_X55Y85         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[2]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.172ns  (logic 2.611ns (23.370%)  route 8.561ns (76.630%))
  Logic Levels:           12  (LDCE=1 LUT2=1 LUT3=2 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          1.493     8.484    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.636 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_4/O
                         net (fo=7, routed)           0.604     9.240    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/icache_dreq_if_cache[kill_s1]
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.326     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/FSM_sequential_state_q[1]_i_3__6/O
                         net (fo=2, routed)           0.365     9.931    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[1]_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cva6_icache_LUT6_5/O
                         net (fo=1, routed)           0.502    10.557    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q_reg[0]_2
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.681 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[2]_i_3/O
                         net (fo=3, routed)           0.367    11.048    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[2]_i_3_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.172 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.172    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram_n_17
    SLICE_X55Y85         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.531    -1.614    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/clk_out1
    SLICE_X55Y85         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[1]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/i_frontend/npc_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.150ns  (logic 3.955ns (35.472%)  route 7.195ns (64.528%))
  Logic Levels:           18  (CARRY4=9 LDCE=1 LUT1=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X59Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           2.259     2.818    i_ariane/i_cva6/i_frontend/i_instr_realign/bht_prediction[1][taken]
    SLICE_X33Y84         LUT5 (Prop_lut5_I2_O)        0.124     2.942 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_4/O
                         net (fo=77, routed)          0.443     3.385    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_4_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.509 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[3]_i_13/O
                         net (fo=1, routed)           0.780     4.289    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[3]_i_13_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.771 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[3]_i_8/O[0]
                         net (fo=1, routed)           0.569     5.340    i_ariane/i_cva6/i_frontend/i_instr_realign/predict_address0[2]
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.299     5.639 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[2]_i_4/O
                         net (fo=1, routed)           0.640     6.279    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[2]_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.124     6.403 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[2]_i_2/O
                         net (fo=3, routed)           0.635     7.037    i_ariane/i_cva6/i_frontend/i_instr_realign/stack_q_reg[0][ra][2]
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.124     7.161 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[2]_i_1/O
                         net (fo=4, routed)           0.661     7.822    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_dreq_if_cache[vaddr][2]
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.946 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q[4]_i_16/O
                         net (fo=1, routed)           0.000     7.946    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q[4]_i_16_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.496 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.496    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[4]_i_12_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.610    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[8]_i_12_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.724    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[12]_i_12_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.838 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.838    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[16]_i_12_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.952 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.952    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[20]_i_12_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.066 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.066    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[24]_i_12_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.180    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[28]_i_12_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.514 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[31]_i_15/O[1]
                         net (fo=1, routed)           0.716    10.230    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/data5[27]
    SLICE_X52Y88         LUT4 (Prop_lut4_I0_O)        0.303    10.533 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT4_22/O
                         net (fo=1, routed)           0.493    11.026    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[30]_1
    SLICE_X52Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[30]_i_1/O
                         net (fo=1, routed)           0.000    11.150    i_ariane/i_cva6/i_frontend/npc_q_reg[31]_1[30]
    SLICE_X52Y88         FDCE                                         r  i_ariane/i_cva6/i_frontend/npc_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.463    -1.682    i_ariane/i_cva6/i_frontend/clk_out1
    SLICE_X52Y88         FDCE                                         r  i_ariane/i_cva6/i_frontend/npc_q_reg[30]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.136ns  (logic 2.611ns (23.446%)  route 8.525ns (76.554%))
  Logic Levels:           12  (LDCE=1 LUT2=1 LUT3=2 LUT5=5 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          1.493     8.484    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.636 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_4/O
                         net (fo=7, routed)           0.604     9.240    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/icache_dreq_if_cache[kill_s1]
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.326     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/FSM_sequential_state_q[1]_i_3__6/O
                         net (fo=2, routed)           0.365     9.931    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[1]_0
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cva6_icache_LUT6_5/O
                         net (fo=1, routed)           0.502    10.557    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q_reg[0]_2
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.681 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[2]_i_3/O
                         net (fo=3, routed)           0.331    11.012    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[2]_i_3_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.136 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.136    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram_n_18
    SLICE_X56Y85         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.532    -1.613    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/clk_out1
    SLICE_X56Y85         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/FSM_sequential_state_q_reg[0]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.062ns  (logic 2.257ns (20.404%)  route 8.805ns (79.596%))
  Logic Levels:           11  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          0.755     7.746    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_net_3
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.870 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT4_1/O
                         net (fo=5, routed)           0.415     8.285    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.409 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=4, routed)           0.428     8.837    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=82, routed)          0.798     9.758    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/fifo_ram_we
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_2/O
                         net (fo=48, routed)          1.179    11.062    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.527    -1.618    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.062ns  (logic 2.257ns (20.404%)  route 8.805ns (79.596%))
  Logic Levels:           11  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          0.755     7.746    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_net_3
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.870 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT4_1/O
                         net (fo=5, routed)           0.415     8.285    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.409 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=4, routed)           0.428     8.837    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=82, routed)          0.798     9.758    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/fifo_ram_we
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_2/O
                         net (fo=48, routed)          1.179    11.062    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.527    -1.618    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.062ns  (logic 2.257ns (20.404%)  route 8.805ns (79.596%))
  Logic Levels:           11  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          0.755     7.746    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_net_3
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.870 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT4_1/O
                         net (fo=5, routed)           0.415     8.285    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.409 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=4, routed)           0.428     8.837    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=82, routed)          0.798     9.758    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/fifo_ram_we
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_2/O
                         net (fo=48, routed)          1.179    11.062    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.527    -1.618    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.062ns  (logic 2.257ns (20.404%)  route 8.805ns (79.596%))
  Logic Levels:           11  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          0.755     7.746    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_net_3
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.870 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT4_1/O
                         net (fo=5, routed)           0.415     8.285    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.409 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=4, routed)           0.428     8.837    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=82, routed)          0.798     9.758    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/fifo_ram_we
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_2/O
                         net (fo=48, routed)          1.179    11.062    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.527    -1.618    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB_D1/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.062ns  (logic 2.257ns (20.404%)  route 8.805ns (79.596%))
  Logic Levels:           11  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          0.755     7.746    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_net_3
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.870 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT4_1/O
                         net (fo=5, routed)           0.415     8.285    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.409 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=4, routed)           0.428     8.837    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=82, routed)          0.798     9.758    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/fifo_ram_we
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_2/O
                         net (fo=48, routed)          1.179    11.062    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.527    -1.618    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.062ns  (logic 2.257ns (20.404%)  route 8.805ns (79.596%))
  Logic Levels:           11  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X63Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=4, routed)           1.289     1.848    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.972 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_26/O
                         net (fo=2, routed)           1.148     3.120    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.244 f  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           0.943     4.187    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.337 f  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_14/O
                         net (fo=5, routed)           0.564     4.902    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X43Y87         LUT3 (Prop_lut3_I0_O)        0.328     5.230 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_10__0/O
                         net (fo=3, routed)           0.646     5.876    i_ariane/i_cva6/i_frontend/i_instr_realign/gen_pc_q_with_c.idx_is_q[0]_i_2
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.150     6.026 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_9/O
                         net (fo=6, routed)           0.640     6.665    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q_reg[11]_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326     6.991 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT6_1/O
                         net (fo=66, routed)          0.755     7.746    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_net_3
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.870 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fifo_v3__parame6_LUT4_1/O
                         net (fo=5, routed)           0.415     8.285    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.409 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=4, routed)           0.428     8.837    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=82, routed)          0.798     9.758    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/fifo_ram_we
    SLICE_X55Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/mem_reg_0_1_6_11_i_2/O
                         net (fo=48, routed)          1.179    11.062    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       1.527    -1.618    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X58Y81         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y97         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/G
    SLICE_X97Y97         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/Q
                         net (fo=1, routed)           0.112     0.275    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[21]
    SLICE_X97Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.878    -0.837    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X97Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[83]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.181ns (64.412%)  route 0.100ns (35.588%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y95         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/G
    SLICE_X96Y95         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/Q
                         net (fo=1, routed)           0.100     0.281    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[22]
    SLICE_X95Y95         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.877    -0.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X95Y95         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.181ns (61.774%)  route 0.112ns (38.226%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y93         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/G
    SLICE_X96Y93         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/Q
                         net (fo=1, routed)           0.112     0.293    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[14]
    SLICE_X96Y94         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.877    -0.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X96Y94         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[76]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.181ns (61.774%)  route 0.112ns (38.226%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/G
    SLICE_X94Y96         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/Q
                         net (fo=1, routed)           0.112     0.293    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[19]
    SLICE_X94Y97         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.878    -0.837    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X94Y97         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[81]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[90]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.181ns (60.909%)  route 0.116ns (39.091%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y95         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/G
    SLICE_X94Y95         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/Q
                         net (fo=1, routed)           0.116     0.297    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[28]
    SLICE_X95Y95         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.877    -0.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X95Y95         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[90]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.181ns (60.839%)  route 0.117ns (39.161%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/G
    SLICE_X98Y99         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/Q
                         net (fo=1, routed)           0.117     0.298    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[24]
    SLICE_X96Y99         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.878    -0.837    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X96Y99         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[86]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.181ns (57.466%)  route 0.134ns (42.534%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[0]/G
    SLICE_X94Y96         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[0]/Q
                         net (fo=1, routed)           0.134     0.315    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[3]
    SLICE_X92Y96         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.876    -0.839    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X92Y96         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[65]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.181ns (57.466%)  route 0.134ns (42.534%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[5]/G
    SLICE_X94Y96         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[5]/Q
                         net (fo=1, routed)           0.134     0.315    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[8]
    SLICE_X92Y96         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.876    -0.839    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X92Y96         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[70]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.181ns (57.466%)  route 0.134ns (42.534%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y98         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/G
    SLICE_X94Y98         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/Q
                         net (fo=1, routed)           0.134     0.315    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[17]
    SLICE_X92Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.877    -0.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X92Y98         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[79]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.163ns (49.865%)  route 0.164ns (50.135%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y93         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/G
    SLICE_X97Y93         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/Q
                         net (fo=1, routed)           0.164     0.327    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[16]
    SLICE_X97Y94         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=13754, routed)       0.877    -0.838    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X97Y94         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/C





