$comment
	File created using the following command:
		vcd file register.msim.vcd -direction
$end
$date
	Sun Jun 29 13:21:16 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module register_vlg_vec_tst $end
$var reg 3 ! address [2:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 8 $ en [7:0] $end
$var reg 1 % rst_p $end
$var wire 1 & addA [15] $end
$var wire 1 ' addA [14] $end
$var wire 1 ( addA [13] $end
$var wire 1 ) addA [12] $end
$var wire 1 * addA [11] $end
$var wire 1 + addA [10] $end
$var wire 1 , addA [9] $end
$var wire 1 - addA [8] $end
$var wire 1 . addA [7] $end
$var wire 1 / addA [6] $end
$var wire 1 0 addA [5] $end
$var wire 1 1 addA [4] $end
$var wire 1 2 addA [3] $end
$var wire 1 3 addA [2] $end
$var wire 1 4 addA [1] $end
$var wire 1 5 addA [0] $end
$var wire 1 6 addB [15] $end
$var wire 1 7 addB [14] $end
$var wire 1 8 addB [13] $end
$var wire 1 9 addB [12] $end
$var wire 1 : addB [11] $end
$var wire 1 ; addB [10] $end
$var wire 1 < addB [9] $end
$var wire 1 = addB [8] $end
$var wire 1 > addB [7] $end
$var wire 1 ? addB [6] $end
$var wire 1 @ addB [5] $end
$var wire 1 A addB [4] $end
$var wire 1 B addB [3] $end
$var wire 1 C addB [2] $end
$var wire 1 D addB [1] $end
$var wire 1 E addB [0] $end
$var wire 1 F readvalue [3] $end
$var wire 1 G readvalue [2] $end
$var wire 1 H readvalue [1] $end
$var wire 1 I readvalue [0] $end
$var wire 1 J sampler $end
$scope module i1 $end
$var wire 1 K gnd $end
$var wire 1 L vcc $end
$var wire 1 M unknown $end
$var tri1 1 N devclrn $end
$var tri1 1 O devpor $end
$var tri1 1 P devoe $end
$var wire 1 Q addA[0]~output_o $end
$var wire 1 R addA[1]~output_o $end
$var wire 1 S addA[2]~output_o $end
$var wire 1 T addA[3]~output_o $end
$var wire 1 U addA[4]~output_o $end
$var wire 1 V addA[5]~output_o $end
$var wire 1 W addA[6]~output_o $end
$var wire 1 X addA[7]~output_o $end
$var wire 1 Y addA[8]~output_o $end
$var wire 1 Z addA[9]~output_o $end
$var wire 1 [ addA[10]~output_o $end
$var wire 1 \ addA[11]~output_o $end
$var wire 1 ] addA[12]~output_o $end
$var wire 1 ^ addA[13]~output_o $end
$var wire 1 _ addA[14]~output_o $end
$var wire 1 ` addA[15]~output_o $end
$var wire 1 a addB[0]~output_o $end
$var wire 1 b addB[1]~output_o $end
$var wire 1 c addB[2]~output_o $end
$var wire 1 d addB[3]~output_o $end
$var wire 1 e addB[4]~output_o $end
$var wire 1 f addB[5]~output_o $end
$var wire 1 g addB[6]~output_o $end
$var wire 1 h addB[7]~output_o $end
$var wire 1 i addB[8]~output_o $end
$var wire 1 j addB[9]~output_o $end
$var wire 1 k addB[10]~output_o $end
$var wire 1 l addB[11]~output_o $end
$var wire 1 m addB[12]~output_o $end
$var wire 1 n addB[13]~output_o $end
$var wire 1 o addB[14]~output_o $end
$var wire 1 p addB[15]~output_o $end
$var wire 1 q readvalue[0]~output_o $end
$var wire 1 r readvalue[1]~output_o $end
$var wire 1 s readvalue[2]~output_o $end
$var wire 1 t readvalue[3]~output_o $end
$var wire 1 u clk~input_o $end
$var wire 1 v clk~inputclkctrl_outclk $end
$var wire 1 w data[0]~input_o $end
$var wire 1 x rst_p~input_o $end
$var wire 1 y rst_p~inputclkctrl_outclk $end
$var wire 1 z en[0]~input_o $end
$var wire 1 { reg_data[0][0]~q $end
$var wire 1 | data[1]~input_o $end
$var wire 1 } reg_data[0][1]~q $end
$var wire 1 ~ data[2]~input_o $end
$var wire 1 !! reg_data[0][2]~q $end
$var wire 1 "! data[3]~input_o $end
$var wire 1 #! reg_data[0][3]~q $end
$var wire 1 $! en[1]~input_o $end
$var wire 1 %! reg_data[1][0]~q $end
$var wire 1 &! reg_data[1][1]~q $end
$var wire 1 '! reg_data[1][2]~q $end
$var wire 1 (! reg_data[1][3]~q $end
$var wire 1 )! reg_data[2][0]~feeder_combout $end
$var wire 1 *! en[2]~input_o $end
$var wire 1 +! reg_data[2][0]~q $end
$var wire 1 ,! reg_data[2][1]~feeder_combout $end
$var wire 1 -! reg_data[2][1]~q $end
$var wire 1 .! reg_data[2][2]~feeder_combout $end
$var wire 1 /! reg_data[2][2]~q $end
$var wire 1 0! reg_data[2][3]~q $end
$var wire 1 1! en[3]~input_o $end
$var wire 1 2! reg_data[3][0]~q $end
$var wire 1 3! reg_data[3][1]~q $end
$var wire 1 4! reg_data[3][2]~q $end
$var wire 1 5! reg_data[3][3]~q $end
$var wire 1 6! reg_data[4][0]~feeder_combout $end
$var wire 1 7! en[4]~input_o $end
$var wire 1 8! reg_data[4][0]~q $end
$var wire 1 9! reg_data[4][1]~feeder_combout $end
$var wire 1 :! reg_data[4][1]~q $end
$var wire 1 ;! reg_data[4][2]~feeder_combout $end
$var wire 1 <! reg_data[4][2]~q $end
$var wire 1 =! reg_data[4][3]~q $end
$var wire 1 >! reg_data[5][0]~feeder_combout $end
$var wire 1 ?! en[5]~input_o $end
$var wire 1 @! reg_data[5][0]~q $end
$var wire 1 A! reg_data[5][1]~feeder_combout $end
$var wire 1 B! reg_data[5][1]~q $end
$var wire 1 C! reg_data[5][2]~feeder_combout $end
$var wire 1 D! reg_data[5][2]~q $end
$var wire 1 E! reg_data[5][3]~q $end
$var wire 1 F! en[6]~input_o $end
$var wire 1 G! reg_data[6][0]~q $end
$var wire 1 H! reg_data[6][1]~q $end
$var wire 1 I! reg_data[6][2]~q $end
$var wire 1 J! reg_data[6][3]~q $end
$var wire 1 K! en[7]~input_o $end
$var wire 1 L! reg_data[7][0]~q $end
$var wire 1 M! reg_data[7][1]~q $end
$var wire 1 N! reg_data[7][2]~q $end
$var wire 1 O! reg_data[7][3]~q $end
$var wire 1 P! address[0]~input_o $end
$var wire 1 Q! address[1]~input_o $end
$var wire 1 R! Mux3~0_combout $end
$var wire 1 S! Mux3~1_combout $end
$var wire 1 T! address[2]~input_o $end
$var wire 1 U! Mux3~2_combout $end
$var wire 1 V! Mux3~3_combout $end
$var wire 1 W! Mux3~4_combout $end
$var wire 1 X! Mux2~2_combout $end
$var wire 1 Y! Mux2~3_combout $end
$var wire 1 Z! Mux2~0_combout $end
$var wire 1 [! Mux2~1_combout $end
$var wire 1 \! Mux2~4_combout $end
$var wire 1 ]! Mux1~2_combout $end
$var wire 1 ^! Mux1~3_combout $end
$var wire 1 _! Mux1~0_combout $end
$var wire 1 `! Mux1~1_combout $end
$var wire 1 a! Mux1~4_combout $end
$var wire 1 b! Mux0~0_combout $end
$var wire 1 c! Mux0~1_combout $end
$var wire 1 d! Mux0~2_combout $end
$var wire 1 e! Mux0~3_combout $end
$var wire 1 f! Mux0~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b0 #
b0 $
1%
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
0I
0H
0G
0F
xJ
0K
1L
xM
1N
1O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
1y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
$end
#5000
1"
1u
1v
0J
#10000
0"
0u
0v
1J
#15000
1"
1u
1v
0J
#20000
0%
0"
0x
0u
0y
0v
1J
#25000
1"
1u
1v
0J
#30000
0"
0u
0v
1J
#35000
1"
1u
1v
0J
#40000
b100 #
b110 #
b10 $
0"
1$!
1|
1~
0u
0v
1J
1A!
19!
1,!
1C!
1;!
1.!
#45000
1"
1u
1v
0J
1'!
1&!
1W
1V
1/
10
#50000
0"
0u
0v
1J
#55000
1"
1u
1v
0J
#60000
0"
0u
0v
1J
#65000
1"
1u
1v
0J
#70000
0"
0u
0v
1J
#75000
1"
1u
1v
0J
#80000
0"
0u
0v
1J
#85000
1"
1u
1v
0J
#90000
0"
0u
0v
1J
#95000
1"
1u
1v
0J
#100000
0"
0u
0v
1J
#105000
1"
1u
1v
0J
#110000
0"
0u
0v
1J
#115000
1"
1u
1v
0J
#120000
b10 #
b0 #
b0 $
0"
0$!
0|
0~
0u
0v
1J
0A!
09!
0,!
0C!
0;!
0.!
#125000
1"
1u
1v
0J
#130000
0"
0u
0v
1J
#135000
1"
1u
1v
0J
#140000
0"
0u
0v
1J
#145000
1"
1u
1v
0J
#150000
0"
0u
0v
1J
#155000
1"
1u
1v
0J
#160000
0"
0u
0v
1J
#165000
1"
1u
1v
0J
#170000
0"
0u
0v
1J
#175000
1"
1u
1v
0J
#180000
b10 !
b1000 #
b100 $
b1100 #
0"
1*!
1~
1"!
1Q!
0u
0v
1J
1C!
1;!
1.!
#185000
1"
1u
1v
0J
10!
1/!
1e!
1^!
1\
1[
1*
1+
1f!
1a!
1t
1s
1F
1G
#190000
0"
0u
0v
1J
#195000
1"
1u
1v
0J
#200000
0"
0u
0v
1J
#205000
1"
1u
1v
0J
#210000
0"
0u
0v
1J
#215000
1"
1u
1v
0J
#220000
0"
0u
0v
1J
#225000
1"
1u
1v
0J
#230000
0"
0u
0v
1J
#235000
1"
1u
1v
0J
#240000
0"
0u
0v
1J
#245000
1"
1u
1v
0J
#250000
0"
0u
0v
1J
#255000
1"
1u
1v
0J
#260000
b0 !
b100 #
b0 #
0"
0~
0"!
0Q!
0u
0v
1J
0C!
0;!
0.!
0e!
0^!
0f!
0a!
0t
0s
0F
0G
#265000
b0 $
1"
0*!
1u
1v
0J
#270000
0"
0u
0v
1J
#275000
1"
1u
1v
0J
#280000
0"
0u
0v
1J
#285000
1"
1u
1v
0J
#290000
0"
0u
0v
1J
#295000
1"
1u
1v
0J
#300000
0"
0u
0v
1J
#305000
1"
1u
1v
0J
#310000
0"
0u
0v
1J
#315000
1"
1u
1v
0J
#320000
0"
0u
0v
1J
#325000
1"
1u
1v
0J
#330000
0"
0u
0v
1J
#335000
1"
1u
1v
0J
#340000
0"
0u
0v
1J
#345000
1"
1u
1v
0J
#350000
0"
0u
0v
1J
#355000
1"
1u
1v
0J
#360000
0"
0u
0v
1J
#365000
1"
1u
1v
0J
#370000
0"
0u
0v
1J
#375000
1"
1u
1v
0J
#380000
0"
0u
0v
1J
#385000
1"
1u
1v
0J
#390000
0"
0u
0v
1J
#395000
1"
1u
1v
0J
#400000
0"
0u
0v
1J
#405000
1"
1u
1v
0J
#410000
0"
0u
0v
1J
#415000
1"
1u
1v
0J
#420000
0"
0u
0v
1J
#425000
1"
1u
1v
0J
#430000
0"
0u
0v
1J
#435000
1"
1u
1v
0J
#440000
0"
0u
0v
1J
#445000
1"
1u
1v
0J
#450000
0"
0u
0v
1J
#455000
1"
1u
1v
0J
#460000
0"
0u
0v
1J
#465000
1"
1u
1v
0J
#470000
0"
0u
0v
1J
#475000
1"
1u
1v
0J
#480000
0"
0u
0v
1J
#485000
1"
1u
1v
0J
#490000
0"
0u
0v
1J
#495000
1"
1u
1v
0J
#500000
0"
0u
0v
1J
#505000
1"
1u
1v
0J
#510000
0"
0u
0v
1J
#515000
1"
1u
1v
0J
#520000
0"
0u
0v
1J
#525000
1"
1u
1v
0J
#530000
0"
0u
0v
1J
#535000
1"
1u
1v
0J
#540000
0"
0u
0v
1J
#545000
1"
1u
1v
0J
#550000
0"
0u
0v
1J
#555000
1"
1u
1v
0J
#560000
0"
0u
0v
1J
#565000
1"
1u
1v
0J
#570000
0"
0u
0v
1J
#575000
1"
1u
1v
0J
#580000
0"
0u
0v
1J
#585000
1"
1u
1v
0J
#590000
0"
0u
0v
1J
#595000
1"
1u
1v
0J
#600000
0"
0u
0v
1J
#605000
1"
1u
1v
0J
#610000
0"
0u
0v
1J
#615000
1"
1u
1v
0J
#620000
0"
0u
0v
1J
#625000
1"
1u
1v
0J
#630000
0"
0u
0v
1J
#635000
1"
1u
1v
0J
#640000
0"
0u
0v
1J
#645000
1"
1u
1v
0J
#650000
0"
0u
0v
1J
#655000
1"
1u
1v
0J
#660000
0"
0u
0v
1J
#665000
1"
1u
1v
0J
#670000
0"
0u
0v
1J
#675000
1"
1u
1v
0J
#680000
0"
0u
0v
1J
#685000
1"
1u
1v
0J
#690000
0"
0u
0v
1J
#695000
1"
1u
1v
0J
#700000
0"
0u
0v
1J
#705000
1"
1u
1v
0J
#710000
0"
0u
0v
1J
#715000
1"
1u
1v
0J
#720000
0"
0u
0v
1J
#725000
1"
1u
1v
0J
#730000
0"
0u
0v
1J
#735000
1"
1u
1v
0J
#740000
0"
0u
0v
1J
#745000
1"
1u
1v
0J
#750000
0"
0u
0v
1J
#755000
1"
1u
1v
0J
#760000
0"
0u
0v
1J
#765000
1"
1u
1v
0J
#770000
0"
0u
0v
1J
#775000
1"
1u
1v
0J
#780000
0"
0u
0v
1J
#785000
1"
1u
1v
0J
#790000
0"
0u
0v
1J
#795000
1"
1u
1v
0J
#800000
0"
0u
0v
1J
#805000
1"
1u
1v
0J
#810000
0"
0u
0v
1J
#815000
1"
1u
1v
0J
#820000
0"
0u
0v
1J
#825000
1"
1u
1v
0J
#830000
0"
0u
0v
1J
#835000
1"
1u
1v
0J
#840000
0"
0u
0v
1J
#845000
1"
1u
1v
0J
#850000
0"
0u
0v
1J
#855000
1"
1u
1v
0J
#860000
0"
0u
0v
1J
#865000
1"
1u
1v
0J
#870000
0"
0u
0v
1J
#875000
1"
1u
1v
0J
#880000
0"
0u
0v
1J
#885000
1"
1u
1v
0J
#890000
0"
0u
0v
1J
#895000
1"
1u
1v
0J
#900000
0"
0u
0v
1J
#905000
1"
1u
1v
0J
#910000
0"
0u
0v
1J
#915000
1"
1u
1v
0J
#920000
0"
0u
0v
1J
#925000
1"
1u
1v
0J
#930000
0"
0u
0v
1J
#935000
1"
1u
1v
0J
#940000
0"
0u
0v
1J
#945000
1"
1u
1v
0J
#950000
0"
0u
0v
1J
#955000
1"
1u
1v
0J
#960000
0"
0u
0v
1J
#965000
1"
1u
1v
0J
#970000
0"
0u
0v
1J
#975000
1"
1u
1v
0J
#980000
0"
0u
0v
1J
#985000
1"
1u
1v
0J
#990000
0"
0u
0v
1J
#995000
1"
1u
1v
0J
#1000000
