<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='75' type='1220'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='75'>// llvm.amdgcn.end.cf</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1717' c='_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4297' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp' l='140' u='r' c='_ZN12_GLOBAL__N_121SIAnnotateControlFlow10initializeERN4llvm6ModuleERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4854' c='_ZNK4llvm16SITargetLowering13isCFIntrinsicEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7658' c='_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11826' c='_ZL9hasCFUserPKN4llvm5ValueERNS_11SmallPtrSetIS2_Lj16EEEj'/>
