 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : maf
Version: B-2008.09
Date   : Fri Mar 13 11:16:07 2015
****************************************


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U409/Y (CLKBUFX20)
                                                          0.11       2.71 r
  norm_stage_inst/denorm_handler_inst/srl_43/U914/Y (MXI2X4)
                                                          0.12       2.83 r
  norm_stage_inst/denorm_handler_inst/srl_43/U718/Y (NAND2BX4)
                                                          0.06       2.89 f
  norm_stage_inst/denorm_handler_inst/srl_43/U779/Y (CLKAND2X12)
                                                          0.10       2.99 f
  norm_stage_inst/denorm_handler_inst/srl_43/U923/Y (MXI2X4)
                                                          0.11       3.10 r
  norm_stage_inst/denorm_handler_inst/srl_43/U599/Y (MXI2X4)
                                                          0.10       3.20 f
  norm_stage_inst/denorm_handler_inst/srl_43/U618/Y (NAND2X2)
                                                          0.09       3.29 r
  norm_stage_inst/denorm_handler_inst/srl_43/U423/Y (OAI2BB1X4)
                                                          0.07       3.36 f
  norm_stage_inst/denorm_handler_inst/U166/Y (OAI2BB1X4)
                                                          0.13       3.49 f
  norm_stage_inst/U41/Y (NOR2X8)                          0.08       3.57 r
  norm_stage_inst/U5/Y (NAND4X8)                          0.06       3.63 f
  norm_stage_inst/U38/Y (NOR2X8)                          0.07       3.70 r
  norm_stage_inst/U33/Y (NAND4X4)                         0.06       3.76 f
  frac_inter_norm_r2_reg_0_/D (DFFHQX8)                   0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_0_/CK (DFFHQX8)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: zero_m_r2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U658/Y (BUFX20)
                                                          0.10       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U859/Y (MXI2X4)
                                                          0.11       2.82 f
  norm_stage_inst/denorm_handler_inst/srl_43/U851/Y (MXI2X4)
                                                          0.13       2.94 r
  norm_stage_inst/denorm_handler_inst/srl_43/U593/Y (NAND2X2)
                                                          0.08       3.02 f
  norm_stage_inst/denorm_handler_inst/srl_43/U670/Y (AND2X8)
                                                          0.12       3.14 f
  norm_stage_inst/denorm_handler_inst/srl_43/U924/Y (MXI2X4)
                                                          0.10       3.25 r
  norm_stage_inst/denorm_handler_inst/srl_43/U681/Y (MX2X6)
                                                          0.15       3.40 r
  norm_stage_inst/denorm_handler_inst/U149/Y (INVX2)      0.06       3.45 f
  norm_stage_inst/denorm_handler_inst/U16/Y (NAND4X4)     0.08       3.54 r
  norm_stage_inst/denorm_handler_inst/U136/Y (NOR2X6)     0.06       3.60 f
  norm_stage_inst/denorm_handler_inst/U106/Y (NAND4X6)
                                                          0.08       3.68 r
  norm_stage_inst/denorm_handler_inst/U176/Y (OAI21X4)
                                                          0.05       3.73 f
  zero_m_r2_reg/D (DFFX4)                                 0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  zero_m_r2_reg/CK (DFFX4)                                0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.06       3.02 r
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 r
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.11       3.23 r
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.05       3.28 f
  mul_stage_inst/align_shf_74_inst/U734/Y (NAND2X8)       0.08       3.36 r
  mul_stage_inst/align_shf_74_inst/U201/Y (INVX12)        0.05       3.41 f
  mul_stage_inst/align_shf_74_inst/U407/Y (NAND2X4)       0.09       3.50 r
  mul_stage_inst/align_shf_74_inst/U311/Y (INVX6)         0.05       3.54 f
  mul_stage_inst/align_shf_74_inst/U505/Y (NAND2X1)       0.12       3.66 r
  mul_stage_inst/align_shf_74_inst/U689/Y (NAND4X2)       0.10       3.75 f
  c_frac_align_m_r0_reg_39_/D (DFFTRX4)                   0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_39_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U394/Y (NAND2X4)       0.08       3.39 r
  mul_stage_inst/align_shf_74_inst/U136/Y (NAND4X8)       0.08       3.47 f
  mul_stage_inst/align_shf_74_inst/U606/Y (OAI2BB1X4)     0.13       3.60 f
  mul_stage_inst/align_shf_74_inst/U137/Y (INVX6)         0.05       3.65 r
  mul_stage_inst/align_shf_74_inst/U188/Y (OR2X6)         0.08       3.73 r
  mul_stage_inst/align_shf_74_inst/U221/Y (NAND2X4)       0.03       3.76 f
  c_frac_align_m_r0_reg_22_/D (DFFTRX4)                   0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_22_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U471/Y (AOI22X4)       0.13       3.39 r
  mul_stage_inst/align_shf_74_inst/U133/Y (NAND2X8)       0.07       3.46 f
  mul_stage_inst/align_shf_74_inst/U583/Y (NAND2X6)       0.05       3.51 r
  mul_stage_inst/align_shf_74_inst/U421/Y (AND2X8)        0.09       3.60 r
  mul_stage_inst/align_shf_74_inst/U720/Y (OAI2BB1X4)     0.06       3.66 f
  mul_stage_inst/align_shf_74_inst/U127/Y (INVX8)         0.06       3.71 r
  mul_stage_inst/align_shf_74_inst/U587/Y (OAI21X4)       0.04       3.76 f
  c_frac_align_m_r0_reg_19_/D (DFFTRX4)                   0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_19_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U471/Y (AOI22X4)       0.13       3.39 r
  mul_stage_inst/align_shf_74_inst/U133/Y (NAND2X8)       0.07       3.46 f
  mul_stage_inst/align_shf_74_inst/U583/Y (NAND2X6)       0.05       3.51 r
  mul_stage_inst/align_shf_74_inst/U421/Y (AND2X8)        0.09       3.60 r
  mul_stage_inst/align_shf_74_inst/U720/Y (OAI2BB1X4)     0.06       3.66 f
  mul_stage_inst/align_shf_74_inst/U127/Y (INVX8)         0.06       3.71 r
  mul_stage_inst/align_shf_74_inst/U584/Y (OAI21X4)       0.04       3.76 f
  c_frac_align_l_r0_reg_11_/D (DFFTRX4)                   0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_11_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U170/Y (NAND2X4)       0.08       3.24 f
  mul_stage_inst/align_shf_74_inst/U205/Y (NAND2X2)       0.12       3.36 r
  mul_stage_inst/align_shf_74_inst/U203/Y (NAND4X6)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U314/Y (CLKINVX8)      0.06       3.52 r
  mul_stage_inst/align_shf_74_inst/U420/Y (INVX4)         0.04       3.56 f
  mul_stage_inst/align_shf_74_inst/U318/Y (AOI22X4)       0.11       3.66 r
  mul_stage_inst/align_shf_74_inst/U298/Y (NAND4X2)       0.08       3.75 f
  c_frac_align_m_r0_reg_9_/D (DFFTRX4)                    0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_9_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U170/Y (NAND2X4)       0.08       3.24 f
  mul_stage_inst/align_shf_74_inst/U205/Y (NAND2X2)       0.12       3.36 r
  mul_stage_inst/align_shf_74_inst/U203/Y (NAND4X6)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U535/Y (AND2X8)        0.12       3.57 f
  mul_stage_inst/align_shf_74_inst/U667/Y (NOR2X8)        0.08       3.65 r
  mul_stage_inst/align_shf_74_inst/U519/Y (OAI221X2)      0.10       3.74 f
  c_frac_align_h_r0_reg_9_/D (DFFTRX4)                    0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_9_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U559/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U558/Y (NAND2X8)       0.09       3.20 f
  mul_stage_inst/align_shf_74_inst/U743/Y (AOI22X2)       0.21       3.42 r
  mul_stage_inst/align_shf_74_inst/U378/Y (NAND3X6)       0.11       3.52 f
  mul_stage_inst/align_shf_74_inst/U481/Y (NAND2X1)       0.13       3.66 r
  mul_stage_inst/align_shf_74_inst/U715/Y (NAND4X2)       0.09       3.75 f
  c_frac_align_m_r0_reg_7_/D (DFFTRX4)                    0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_7_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U559/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U558/Y (NAND2X8)       0.09       3.20 f
  mul_stage_inst/align_shf_74_inst/U743/Y (AOI22X2)       0.21       3.42 r
  mul_stage_inst/align_shf_74_inst/U378/Y (NAND3X6)       0.11       3.52 f
  mul_stage_inst/align_shf_74_inst/U500/Y (OAI2BB1X4)     0.13       3.65 f
  mul_stage_inst/align_shf_74_inst/U305/Y (CLKINVX8)      0.05       3.70 r
  mul_stage_inst/align_shf_74_inst/U666/Y (OAI21X2)       0.05       3.75 f
  c_frac_align_m_r0_reg_23_/D (DFFTRX4)                   0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_23_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U559/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U558/Y (NAND2X8)       0.09       3.20 f
  mul_stage_inst/align_shf_74_inst/U743/Y (AOI22X2)       0.21       3.42 r
  mul_stage_inst/align_shf_74_inst/U378/Y (NAND3X6)       0.11       3.52 f
  mul_stage_inst/align_shf_74_inst/U500/Y (OAI2BB1X4)     0.13       3.65 f
  mul_stage_inst/align_shf_74_inst/U305/Y (CLKINVX8)      0.05       3.70 r
  mul_stage_inst/align_shf_74_inst/U686/Y (OAI21X2)       0.05       3.75 f
  c_frac_align_l_r0_reg_15_/D (DFFTRX4)                   0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_15_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U836/Y (NAND2X4)       0.11       3.39 r
  mul_stage_inst/align_shf_74_inst/U322/Y (NAND3X8)       0.08       3.47 f
  mul_stage_inst/align_shf_74_inst/U384/Y (AOI221X2)      0.19       3.66 r
  mul_stage_inst/align_shf_74_inst/U379/Y (OAI21X2)       0.08       3.74 f
  c_frac_align_m_r0_reg_24_/D (DFFTRX4)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_24_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.05       3.03 f
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 f
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.07       3.19 r
  mul_stage_inst/align_shf_74_inst/U789/Y (AO22X4)        0.14       3.34 r
  mul_stage_inst/align_shf_74_inst/U796/Y (NAND3BX4)      0.13       3.47 r
  mul_stage_inst/align_shf_74_inst/U454/Y (NOR2X6)        0.07       3.53 f
  mul_stage_inst/align_shf_74_inst/U620/Y (OAI31X2)       0.17       3.70 r
  c_frac_align_l_r0_reg_0_/D (DFFTRX4)                    0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_0_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U789/Y (AO22X4)        0.17       3.40 f
  mul_stage_inst/align_shf_74_inst/U503/Y (NAND3BX4)      0.11       3.51 f
  mul_stage_inst/align_shf_74_inst/U636/Y (AOI2BB2X4)     0.15       3.67 r
  mul_stage_inst/align_shf_74_inst/U426/Y (OAI21X2)       0.08       3.74 f
  c_frac_align_h_r0_reg_8_/D (DFFTRX4)                    0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_8_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.05       3.03 f
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 f
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.07       3.19 r
  mul_stage_inst/align_shf_74_inst/U789/Y (AO22X4)        0.14       3.34 r
  mul_stage_inst/align_shf_74_inst/U796/Y (NAND3BX4)      0.13       3.47 r
  mul_stage_inst/align_shf_74_inst/U454/Y (NOR2X6)        0.07       3.53 f
  mul_stage_inst/align_shf_74_inst/U645/Y (OAI31X2)       0.17       3.70 r
  c_frac_align_m_r0_reg_40_/D (DFFTRX4)                   0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_40_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U471/Y (AOI22X4)       0.13       3.39 r
  mul_stage_inst/align_shf_74_inst/U133/Y (NAND2X8)       0.07       3.46 f
  mul_stage_inst/align_shf_74_inst/U583/Y (NAND2X6)       0.05       3.51 r
  mul_stage_inst/align_shf_74_inst/U421/Y (AND2X8)        0.09       3.60 r
  mul_stage_inst/align_shf_74_inst/U356/Y (OAI2BB1X2)     0.05       3.65 f
  mul_stage_inst/align_shf_74_inst/U637/Y (OAI2BB1X4)     0.10       3.75 f
  c_frac_align_h_r0_reg_3_/D (DFFTRX4)                    0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_3_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U789/Y (AO22X4)        0.17       3.40 f
  mul_stage_inst/align_shf_74_inst/U503/Y (NAND3BX4)      0.11       3.51 f
  mul_stage_inst/align_shf_74_inst/U636/Y (AOI2BB2X4)     0.15       3.67 r
  mul_stage_inst/align_shf_74_inst/U651/Y (OAI21X2)       0.08       3.74 f
  c_frac_align_l_r0_reg_16_/D (DFFTRX4)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_16_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U92/Y (OA21X4)
                                                          0.13       2.15 r
  mul_stage_inst/exp_handler_inst/add_49/U91/Y (XNOR2X4)
                                                          0.11       2.26 f
  mul_stage_inst/exp_handler_inst/add_49/U105/Y (INVX16)
                                                          0.08       2.34 r
  mul_stage_inst/exp_handler_inst/U92/Y (NAND2BX4)        0.10       2.44 r
  mul_stage_inst/exp_handler_inst/U17/Y (INVX6)           0.04       2.48 f
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.12       2.60 f
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.69 f
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.79 f
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.89 f
  mul_stage_inst/align_shf_74_inst/U830/Y (NOR2X1)        0.16       3.05 r
  mul_stage_inst/align_shf_74_inst/U746/Y (NAND4BBX4)     0.20       3.24 r
  mul_stage_inst/align_shf_74_inst/U346/Y (NAND2X4)       0.07       3.31 f
  mul_stage_inst/align_shf_74_inst/U345/Y (NAND3X6)       0.11       3.42 r
  mul_stage_inst/align_shf_74_inst/U309/Y (INVX6)         0.05       3.47 f
  mul_stage_inst/align_shf_74_inst/U166/Y (NAND2X6)       0.06       3.54 r
  mul_stage_inst/align_shf_74_inst/U180/Y (NAND2X2)       0.07       3.60 f
  mul_stage_inst/align_shf_74_inst/U522/Y (OAI21X4)       0.11       3.71 r
  c_frac_align_m_r0_reg_41_/D (DFFTRX4)                   0.00       3.71 r
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_41_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U71/Y (OAI2BB1X4)       0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U443/Y (BUFX20)        0.10       2.93 f
  mul_stage_inst/align_shf_74_inst/U98/Y (NAND2X8)        0.05       2.98 r
  mul_stage_inst/align_shf_74_inst/U484/Y (CLKBUFX20)     0.13       3.12 r
  mul_stage_inst/align_shf_74_inst/U782/Y (INVX8)         0.03       3.15 f
  mul_stage_inst/align_shf_74_inst/U707/Y (BUFX20)        0.10       3.25 f
  mul_stage_inst/align_shf_74_inst/U643/Y (OAI2BB1X4)     0.17       3.42 f
  mul_stage_inst/align_shf_74_inst/U313/Y (AO21X4)        0.18       3.60 f
  mul_stage_inst/align_shf_74_inst/U618/Y (NOR3X4)        0.08       3.68 r
  mul_stage_inst/align_shf_74_inst/U315/Y (OAI21X2)       0.07       3.74 f
  c_frac_align_l_r0_reg_17_/D (DFFTRX4)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_17_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U87/Y (NOR3X4)          0.09       2.44 r
  mul_stage_inst/exp_handler_inst/U78/Y (OAI2BB1X4)       0.13       2.57 r
  mul_stage_inst/exp_handler_inst/U55/Y (NAND3X8)         0.07       2.64 f
  mul_stage_inst/exp_handler_inst/U34/Y (INVX16)          0.06       2.70 r
  mul_stage_inst/align_shf_74_inst/U740/Y (NAND2BX4)      0.11       2.81 r
  mul_stage_inst/align_shf_74_inst/U369/Y (INVX12)        0.06       2.87 f
  mul_stage_inst/align_shf_74_inst/U629/Y (BUFX20)        0.10       2.97 f
  mul_stage_inst/align_shf_74_inst/U116/Y (AOI2BB2X2)     0.14       3.11 r
  mul_stage_inst/align_shf_74_inst/U114/Y (NAND2X4)       0.12       3.23 f
  mul_stage_inst/align_shf_74_inst/U425/Y (NAND2X2)       0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U138/Y (NAND4X6)       0.09       3.46 f
  mul_stage_inst/align_shf_74_inst/U773/Y (AOI22X4)       0.17       3.62 r
  mul_stage_inst/align_shf_74_inst/U573/Y (OAI221X2)      0.11       3.73 f
  c_frac_align_h_r0_reg_5_/D (DFFTRX4)                    0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_5_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U832/Y (AOI22X2)       0.17       3.39 r
  mul_stage_inst/align_shf_74_inst/U502/Y (OAI2BB1X4)     0.15       3.53 f
  mul_stage_inst/align_shf_74_inst/U594/Y (NAND2X2)       0.11       3.64 r
  mul_stage_inst/align_shf_74_inst/U669/Y (NAND4X2)       0.08       3.72 f
  c_frac_align_l_r0_reg_4_/D (DFFTRX4)                    0.00       3.72 f
  data arrival time                                                  3.72

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_4_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U92/Y (OA21X4)
                                                          0.13       2.15 r
  mul_stage_inst/exp_handler_inst/add_49/U91/Y (XNOR2X4)
                                                          0.11       2.26 f
  mul_stage_inst/exp_handler_inst/add_49/U105/Y (INVX16)
                                                          0.08       2.34 r
  mul_stage_inst/exp_handler_inst/U92/Y (NAND2BX4)        0.10       2.44 r
  mul_stage_inst/exp_handler_inst/U17/Y (INVX6)           0.04       2.48 f
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.12       2.60 f
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.69 f
  mul_stage_inst/align_shf_74_inst/U776/Y (OR2X8)         0.12       2.81 f
  mul_stage_inst/align_shf_74_inst/U521/Y (INVX12)        0.05       2.86 r
  mul_stage_inst/align_shf_74_inst/U25/Y (CLKBUFX20)      0.11       2.97 r
  mul_stage_inst/align_shf_74_inst/U576/Y (AO22X4)        0.14       3.11 r
  mul_stage_inst/align_shf_74_inst/U532/Y (NOR2X8)        0.05       3.16 f
  mul_stage_inst/align_shf_74_inst/U325/Y (INVX8)         0.06       3.22 r
  mul_stage_inst/align_shf_74_inst/U457/Y (NAND2X4)       0.06       3.28 f
  mul_stage_inst/align_shf_74_inst/U136/Y (NAND4X8)       0.11       3.39 r
  mul_stage_inst/align_shf_74_inst/U606/Y (OAI2BB1X4)     0.13       3.52 r
  mul_stage_inst/align_shf_74_inst/U137/Y (INVX6)         0.04       3.56 f
  mul_stage_inst/align_shf_74_inst/U444/Y (OAI211X2)      0.14       3.70 r
  c_frac_align_l_r0_reg_14_/D (DFFTRX4)                   0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_14_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.06       3.03 r
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 r
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U354/Y (NAND2X1)       0.13       3.33 r
  mul_stage_inst/align_shf_74_inst/U72/Y (AND2X6)         0.11       3.44 r
  mul_stage_inst/align_shf_74_inst/U123/Y (NAND2X8)       0.07       3.51 f
  mul_stage_inst/align_shf_74_inst/U73/Y (NAND2X2)        0.08       3.59 r
  mul_stage_inst/align_shf_74_inst/U78/Y (AND2X8)         0.09       3.68 r
  mul_stage_inst/align_shf_74_inst/U77/Y (NAND3X6)        0.05       3.74 f
  c_frac_align_m_r0_reg_1_/D (DFFTRX4)                    0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_1_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U832/Y (AOI22X2)       0.17       3.39 r
  mul_stage_inst/align_shf_74_inst/U502/Y (OAI2BB1X4)     0.15       3.53 f
  mul_stage_inst/align_shf_74_inst/U662/Y (NAND2X2)       0.10       3.64 r
  mul_stage_inst/align_shf_74_inst/U79/Y (NAND4BX2)       0.09       3.72 f
  c_frac_align_m_r0_reg_44_/D (DFFTRX4)                   0.00       3.72 f
  data arrival time                                                  3.72

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_44_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U7/Y (INVX4)            0.05       2.40 r
  mul_stage_inst/exp_handler_inst/U16/Y (AND2X8)          0.09       2.49 r
  mul_stage_inst/exp_handler_inst/U6/Y (NAND3X6)          0.06       2.55 f
  mul_stage_inst/exp_handler_inst/U55/Y (NAND3X8)         0.09       2.63 r
  mul_stage_inst/exp_handler_inst/U34/Y (INVX16)          0.05       2.68 f
  mul_stage_inst/align_shf_74_inst/U740/Y (NAND2BX4)      0.11       2.79 f
  mul_stage_inst/align_shf_74_inst/U369/Y (INVX12)        0.07       2.86 r
  mul_stage_inst/align_shf_74_inst/U629/Y (BUFX20)        0.10       2.96 r
  mul_stage_inst/align_shf_74_inst/U525/Y (NAND2X4)       0.06       3.02 f
  mul_stage_inst/align_shf_74_inst/U38/Y (NAND4X8)        0.12       3.14 r
  mul_stage_inst/align_shf_74_inst/U37/Y (INVX12)         0.04       3.18 f
  mul_stage_inst/align_shf_74_inst/U10/Y (NAND2BX2)       0.13       3.31 f
  mul_stage_inst/align_shf_74_inst/U203/Y (NAND4X6)       0.09       3.41 r
  mul_stage_inst/align_shf_74_inst/U314/Y (CLKINVX8)      0.07       3.48 f
  mul_stage_inst/align_shf_74_inst/U295/Y (NAND2X6)       0.07       3.55 r
  mul_stage_inst/align_shf_74_inst/U176/Y (NAND4X2)       0.08       3.63 f
  mul_stage_inst/align_shf_74_inst/U147/Y (NAND2X2)       0.08       3.71 r
  c_frac_align_l_r0_reg_1_/D (DFFTRX4)                    0.00       3.71 r
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_1_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U776/Y (OR2X8)         0.09       2.79 r
  mul_stage_inst/align_shf_74_inst/U521/Y (INVX12)        0.04       2.83 f
  mul_stage_inst/align_shf_74_inst/U25/Y (CLKBUFX20)      0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U631/Y (AOI22X2)       0.19       3.13 r
  mul_stage_inst/align_shf_74_inst/U630/Y (NAND2X6)       0.10       3.24 f
  mul_stage_inst/align_shf_74_inst/U482/Y (AOI22X4)       0.17       3.41 r
  mul_stage_inst/align_shf_74_inst/U323/Y (NAND3X8)       0.08       3.49 f
  mul_stage_inst/align_shf_74_inst/U536/Y (NAND2X4)       0.06       3.55 r
  mul_stage_inst/align_shf_74_inst/U538/Y (AND2X8)        0.10       3.65 r
  mul_stage_inst/align_shf_74_inst/U659/Y (OAI211X2)      0.08       3.72 f
  c_frac_align_h_r0_reg_4_/D (DFFTRX4)                    0.00       3.72 f
  data arrival time                                                  3.72

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_4_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U430/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U488/Y (NAND2X8)       0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U596/Y (INVX8)         0.05       3.25 r
  mul_stage_inst/align_shf_74_inst/U737/Y (AOI2BB2X4)     0.11       3.36 r
  mul_stage_inst/align_shf_74_inst/U353/Y (NAND2X8)       0.07       3.43 f
  mul_stage_inst/align_shf_74_inst/U671/Y (MXI2X6)        0.09       3.52 r
  mul_stage_inst/align_shf_74_inst/U757/Y (OAI2BB1X4)     0.07       3.58 f
  mul_stage_inst/align_shf_74_inst/U342/Y (INVX8)         0.07       3.65 r
  mul_stage_inst/align_shf_74_inst/U157/Y (OAI21X2)       0.06       3.71 f
  c_frac_align_h_r0_reg_2_/D (DFFTRX2)                    0.00       3.71 f
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_2_/CK (DFFTRX2)                   0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.04       3.02 f
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 f
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.10       3.22 f
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.07       3.29 r
  mul_stage_inst/align_shf_74_inst/U105/Y (AND2X8)        0.09       3.38 r
  mul_stage_inst/align_shf_74_inst/U189/Y (NAND2X6)       0.05       3.43 f
  mul_stage_inst/align_shf_74_inst/U604/Y (AO21X4)        0.16       3.58 f
  mul_stage_inst/align_shf_74_inst/U375/Y (NAND2X4)       0.07       3.66 r
  mul_stage_inst/align_shf_74_inst/U288/Y (NAND4BX4)      0.07       3.73 f
  c_frac_align_m_r0_reg_5_/D (DFFTRX4)                    0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_5_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U832/Y (AOI22X2)       0.17       3.39 r
  mul_stage_inst/align_shf_74_inst/U502/Y (OAI2BB1X4)     0.15       3.53 f
  mul_stage_inst/align_shf_74_inst/U665/Y (NAND2X2)       0.10       3.63 r
  mul_stage_inst/align_shf_74_inst/U475/Y (NAND4X2)       0.09       3.72 f
  c_frac_align_m_r0_reg_28_/D (DFFTRX4)                   0.00       3.72 f
  data arrival time                                                  3.72

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_28_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U71/Y (OAI2BB1X4)       0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U443/Y (BUFX20)        0.10       2.93 f
  mul_stage_inst/align_shf_74_inst/U98/Y (NAND2X8)        0.05       2.98 r
  mul_stage_inst/align_shf_74_inst/U484/Y (CLKBUFX20)     0.13       3.12 r
  mul_stage_inst/align_shf_74_inst/U782/Y (INVX8)         0.03       3.15 f
  mul_stage_inst/align_shf_74_inst/U707/Y (BUFX20)        0.10       3.25 f
  mul_stage_inst/align_shf_74_inst/U643/Y (OAI2BB1X4)     0.17       3.42 f
  mul_stage_inst/align_shf_74_inst/U313/Y (AO21X4)        0.18       3.60 f
  mul_stage_inst/align_shf_74_inst/U403/Y (NOR2X4)        0.07       3.67 r
  mul_stage_inst/align_shf_74_inst/U381/Y (OAI21X2)       0.06       3.73 f
  c_frac_align_l_r0_reg_13_/D (DFFTRX4)                   0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_13_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U374/Y (OAI2BB1X4)     0.18       3.46 f
  mul_stage_inst/align_shf_74_inst/U731/Y (AOI221X2)      0.18       3.64 r
  mul_stage_inst/align_shf_74_inst/U540/Y (OAI21X2)       0.08       3.73 f
  c_frac_align_m_r0_reg_20_/D (DFFTRX4)                   0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_20_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U832/Y (AOI22X2)       0.17       3.39 r
  mul_stage_inst/align_shf_74_inst/U502/Y (OAI2BB1X4)     0.15       3.53 f
  mul_stage_inst/align_shf_74_inst/U628/Y (NAND2X2)       0.11       3.64 r
  mul_stage_inst/align_shf_74_inst/U479/Y (NAND4X2)       0.08       3.72 f
  c_frac_align_l_r0_reg_20_/D (DFFTRX4)                   0.00       3.72 f
  data arrival time                                                  3.72

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_20_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U195/Y (NAND2X4)       0.09       3.39 r
  mul_stage_inst/align_shf_74_inst/U745/Y (NAND3X8)       0.09       3.48 f
  mul_stage_inst/align_shf_74_inst/U301/Y (AOI21X4)       0.11       3.59 r
  mul_stage_inst/align_shf_74_inst/U603/Y (OAI2BB1X2)     0.06       3.65 f
  c_frac_align_l_r0_reg_6_/RN (DFFTRX4)                   0.00       3.65 f
  data arrival time                                                  3.65

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_6_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.06       3.02 r
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 r
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.11       3.23 r
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.05       3.28 f
  mul_stage_inst/align_shf_74_inst/U734/Y (NAND2X8)       0.08       3.36 r
  mul_stage_inst/align_shf_74_inst/U201/Y (INVX12)        0.05       3.41 f
  mul_stage_inst/align_shf_74_inst/U543/Y (NAND2X6)       0.07       3.48 r
  mul_stage_inst/align_shf_74_inst/U406/Y (INVX4)         0.04       3.52 f
  mul_stage_inst/align_shf_74_inst/U312/Y (OAI221X2)      0.15       3.66 r
  c_frac_align_h_r0_reg_23_/D (DFFTRX2)                   0.00       3.66 r
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_23_/CK (DFFTRX2)                  0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U832/Y (AOI22X2)       0.17       3.39 r
  mul_stage_inst/align_shf_74_inst/U502/Y (OAI2BB1X4)     0.15       3.53 f
  mul_stage_inst/align_shf_74_inst/U664/Y (NAND2X2)       0.10       3.63 r
  mul_stage_inst/align_shf_74_inst/U476/Y (NAND4X2)       0.08       3.71 f
  c_frac_align_m_r0_reg_12_/D (DFFTRX4)                   0.00       3.71 f
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_12_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U93/Y (NOR3X2)          0.15       2.77 r
  mul_stage_inst/align_shf_74_inst/U196/Y (BUFX12)        0.15       2.92 r
  mul_stage_inst/align_shf_74_inst/U504/Y (NAND2BX2)      0.18       3.10 r
  mul_stage_inst/align_shf_74_inst/U783/Y (BUFX20)        0.13       3.23 r
  mul_stage_inst/align_shf_74_inst/U524/Y (INVX20)        0.05       3.28 f
  mul_stage_inst/align_shf_74_inst/U257/Y (CLKAND2X12)
                                                          0.18       3.46 f
  mul_stage_inst/align_shf_74_inst/U177/Y (NAND2X1)       0.15       3.62 r
  mul_stage_inst/align_shf_74_inst/U380/Y (NAND4X2)       0.10       3.71 f
  c_frac_align_l_r0_reg_23_/D (DFFTRX4)                   0.00       3.71 f
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_23_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U71/Y (OAI2BB1X4)       0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U443/Y (BUFX20)        0.10       2.93 f
  mul_stage_inst/align_shf_74_inst/U98/Y (NAND2X8)        0.05       2.98 r
  mul_stage_inst/align_shf_74_inst/U484/Y (CLKBUFX20)     0.13       3.12 r
  mul_stage_inst/align_shf_74_inst/U782/Y (INVX8)         0.03       3.15 f
  mul_stage_inst/align_shf_74_inst/U707/Y (BUFX20)        0.10       3.25 f
  mul_stage_inst/align_shf_74_inst/U643/Y (OAI2BB1X4)     0.17       3.42 f
  mul_stage_inst/align_shf_74_inst/U721/Y (AO21X4)        0.16       3.58 f
  mul_stage_inst/align_shf_74_inst/U58/Y (INVX8)          0.06       3.64 r
  mul_stage_inst/align_shf_74_inst/U735/Y (NAND4X2)       0.07       3.71 f
  c_frac_align_l_r0_reg_19_/D (DFFTRX4)                   0.00       3.71 f
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_19_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.04       3.02 f
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 f
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.10       3.22 f
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.07       3.29 r
  mul_stage_inst/align_shf_74_inst/U734/Y (NAND2X8)       0.06       3.35 f
  mul_stage_inst/align_shf_74_inst/U201/Y (INVX12)        0.06       3.41 r
  mul_stage_inst/align_shf_74_inst/U146/Y (NAND2X6)       0.05       3.47 f
  mul_stage_inst/align_shf_74_inst/U644/Y (AOI2BB2X2)     0.17       3.64 f
  mul_stage_inst/align_shf_74_inst/U57/Y (NAND3X6)        0.06       3.70 r
  c_frac_align_m_r0_reg_6_/D (DFFTRX4)                    0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_6_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U374/Y (OAI2BB1X4)     0.18       3.46 f
  mul_stage_inst/align_shf_74_inst/U612/Y (AOI211X2)      0.18       3.64 r
  mul_stage_inst/align_shf_74_inst/U539/Y (OAI21X2)       0.08       3.72 f
  c_frac_align_l_r0_reg_12_/D (DFFTRX4)                   0.00       3.72 f
  data arrival time                                                  3.72

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_12_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U559/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U558/Y (NAND2X8)       0.09       3.20 f
  mul_stage_inst/align_shf_74_inst/U743/Y (AOI22X2)       0.21       3.42 r
  mul_stage_inst/align_shf_74_inst/U378/Y (NAND3X6)       0.11       3.52 f
  mul_stage_inst/align_shf_74_inst/U657/Y (NAND3X2)       0.11       3.64 r
  mul_stage_inst/align_shf_74_inst/U250/Y (NAND4X4)       0.08       3.71 f
  c_frac_align_h_r0_reg_7_/D (DFFTRX4)                    0.00       3.71 f
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_7_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U684/Y (NAND2X2)       0.12       3.38 r
  mul_stage_inst/align_shf_74_inst/U258/Y (NAND4X6)       0.12       3.50 f
  mul_stage_inst/align_shf_74_inst/U560/Y (AOI21X2)       0.15       3.65 r
  mul_stage_inst/align_shf_74_inst/U724/Y (NAND2X2)       0.06       3.72 f
  c_frac_align_l_r0_reg_3_/D (DFFTRX4)                    0.00       3.72 f
  data arrival time                                                  3.72

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_3_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U99/Y (NOR2X2)          0.15       2.77 r
  mul_stage_inst/align_shf_74_inst/U17/Y (BUFX20)         0.12       2.89 r
  mul_stage_inst/align_shf_74_inst/U334/Y (INVX8)         0.05       2.94 f
  mul_stage_inst/align_shf_74_inst/U513/Y (INVX4)         0.17       3.11 r
  mul_stage_inst/align_shf_74_inst/U275/Y (CLKMX2X6)      0.21       3.32 r
  mul_stage_inst/align_shf_74_inst/U502/Y (OAI2BB1X4)     0.20       3.52 r
  mul_stage_inst/align_shf_74_inst/U663/Y (NAND2X2)       0.07       3.59 f
  mul_stage_inst/align_shf_74_inst/U163/Y (NAND3BX2)      0.09       3.68 r
  c_frac_align_h_r0_reg_12_/D (DFFTRX4)                   0.00       3.68 r
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_12_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U170/Y (NAND2X4)       0.08       3.24 f
  mul_stage_inst/align_shf_74_inst/U205/Y (NAND2X2)       0.12       3.36 r
  mul_stage_inst/align_shf_74_inst/U203/Y (NAND4X6)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U535/Y (AND2X8)        0.12       3.57 f
  mul_stage_inst/align_shf_74_inst/U667/Y (NOR2X8)        0.08       3.65 r
  mul_stage_inst/align_shf_74_inst/U616/Y (OAI21X2)       0.06       3.71 f
  c_frac_align_m_r0_reg_25_/D (DFFTRX4)                   0.00       3.71 f
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_25_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U430/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U488/Y (NAND2X8)       0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U596/Y (INVX8)         0.05       3.25 r
  mul_stage_inst/align_shf_74_inst/U737/Y (AOI2BB2X4)     0.11       3.36 r
  mul_stage_inst/align_shf_74_inst/U353/Y (NAND2X8)       0.07       3.43 f
  mul_stage_inst/align_shf_74_inst/U671/Y (MXI2X6)        0.09       3.52 r
  mul_stage_inst/align_shf_74_inst/U757/Y (OAI2BB1X4)     0.07       3.58 f
  mul_stage_inst/align_shf_74_inst/U342/Y (INVX8)         0.07       3.65 r
  mul_stage_inst/align_shf_74_inst/U94/Y (OAI21X4)        0.05       3.70 f
  c_frac_align_l_r0_reg_10_/D (DFFTRX4)                   0.00       3.70 f
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_10_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U430/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U488/Y (NAND2X8)       0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U596/Y (INVX8)         0.05       3.25 r
  mul_stage_inst/align_shf_74_inst/U737/Y (AOI2BB2X4)     0.11       3.36 r
  mul_stage_inst/align_shf_74_inst/U353/Y (NAND2X8)       0.07       3.43 f
  mul_stage_inst/align_shf_74_inst/U671/Y (MXI2X6)        0.09       3.52 r
  mul_stage_inst/align_shf_74_inst/U757/Y (OAI2BB1X4)     0.07       3.58 f
  mul_stage_inst/align_shf_74_inst/U342/Y (INVX8)         0.07       3.65 r
  mul_stage_inst/align_shf_74_inst/U143/Y (OAI21X4)       0.05       3.70 f
  c_frac_align_m_r0_reg_18_/D (DFFTRX4)                   0.00       3.70 f
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_18_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U684/Y (NAND2X2)       0.12       3.38 r
  mul_stage_inst/align_shf_74_inst/U258/Y (NAND4X6)       0.12       3.50 f
  mul_stage_inst/align_shf_74_inst/U212/Y (AOI21X2)       0.14       3.64 r
  mul_stage_inst/align_shf_74_inst/U186/Y (NAND2X2)       0.06       3.70 f
  c_frac_align_m_r0_reg_43_/D (DFFTRX4)                   0.00       3.70 f
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_43_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U87/Y (NOR3X4)          0.09       2.44 r
  mul_stage_inst/exp_handler_inst/U78/Y (OAI2BB1X4)       0.13       2.57 r
  mul_stage_inst/exp_handler_inst/U55/Y (NAND3X8)         0.07       2.64 f
  mul_stage_inst/exp_handler_inst/U34/Y (INVX16)          0.06       2.70 r
  mul_stage_inst/align_shf_74_inst/U740/Y (NAND2BX4)      0.11       2.81 r
  mul_stage_inst/align_shf_74_inst/U369/Y (INVX12)        0.06       2.87 f
  mul_stage_inst/align_shf_74_inst/U629/Y (BUFX20)        0.10       2.97 f
  mul_stage_inst/align_shf_74_inst/U116/Y (AOI2BB2X2)     0.14       3.11 r
  mul_stage_inst/align_shf_74_inst/U114/Y (NAND2X4)       0.12       3.23 f
  mul_stage_inst/align_shf_74_inst/U425/Y (NAND2X2)       0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U138/Y (NAND4X6)       0.09       3.46 f
  mul_stage_inst/align_shf_74_inst/U773/Y (AOI22X4)       0.17       3.62 r
  mul_stage_inst/align_shf_74_inst/U383/Y (OAI21X2)       0.08       3.70 f
  c_frac_align_m_r0_reg_21_/D (DFFTRX4)                   0.00       3.70 f
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_21_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U828/Y (NAND2X2)       0.13       3.43 r
  mul_stage_inst/align_shf_74_inst/U33/Y (NAND4X8)        0.11       3.54 f
  mul_stage_inst/align_shf_74_inst/U467/Y (NAND2X2)       0.09       3.63 r
  mul_stage_inst/align_shf_74_inst/U699/Y (NAND3X2)       0.07       3.70 f
  c_frac_align_l_r0_reg_18_/D (DFFTRX4)                   0.00       3.70 f
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_18_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U828/Y (NAND2X2)       0.13       3.43 r
  mul_stage_inst/align_shf_74_inst/U33/Y (NAND4X8)        0.11       3.54 f
  mul_stage_inst/align_shf_74_inst/U582/Y (NAND2X2)       0.09       3.63 r
  mul_stage_inst/align_shf_74_inst/U702/Y (NAND3X2)       0.06       3.69 f
  c_frac_align_l_r0_reg_2_/D (DFFTRX4)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_2_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U195/Y (NAND2X4)       0.09       3.39 r
  mul_stage_inst/align_shf_74_inst/U745/Y (NAND3X8)       0.09       3.48 f
  mul_stage_inst/align_shf_74_inst/U164/Y (NAND2X1)       0.13       3.62 r
  mul_stage_inst/align_shf_74_inst/U187/Y (NAND3X2)       0.08       3.69 f
  c_frac_align_l_r0_reg_22_/D (DFFTRX4)                   0.00       3.69 f
  data arrival time                                                  3.69

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_22_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U836/Y (NAND2X4)       0.11       3.39 r
  mul_stage_inst/align_shf_74_inst/U322/Y (NAND3X8)       0.08       3.47 f
  mul_stage_inst/align_shf_74_inst/U409/Y (AOI21X2)       0.14       3.62 r
  mul_stage_inst/align_shf_74_inst/U694/Y (NAND3X2)       0.07       3.69 f
  c_frac_align_m_r0_reg_8_/D (DFFTRX4)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_8_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U828/Y (NAND2X2)       0.13       3.43 r
  mul_stage_inst/align_shf_74_inst/U33/Y (NAND4X8)        0.11       3.54 f
  mul_stage_inst/align_shf_74_inst/U449/Y (NAND2X2)       0.09       3.63 r
  mul_stage_inst/align_shf_74_inst/U690/Y (NAND3X2)       0.06       3.69 f
  c_frac_align_m_r0_reg_26_/D (DFFTRX4)                   0.00       3.69 f
  data arrival time                                                  3.69

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_26_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U469/Y (NAND2X4)       0.09       3.24 f
  mul_stage_inst/align_shf_74_inst/U490/Y (AOI22X4)       0.14       3.38 r
  mul_stage_inst/align_shf_74_inst/U47/Y (OAI2BB1X4)      0.07       3.45 f
  mul_stage_inst/align_shf_74_inst/U45/Y (BUFX20)         0.09       3.54 f
  mul_stage_inst/align_shf_74_inst/U217/Y (NAND2X2)       0.06       3.61 r
  mul_stage_inst/align_shf_74_inst/U357/Y (NAND4X2)       0.08       3.68 f
  c_frac_align_m_r0_reg_45_/D (DFFTRX4)                   0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_45_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U776/Y (OR2X8)         0.09       2.79 r
  mul_stage_inst/align_shf_74_inst/U521/Y (INVX12)        0.04       2.83 f
  mul_stage_inst/align_shf_74_inst/U55/Y (CLKBUFX20)      0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U658/Y (AOI22X2)       0.19       3.13 r
  mul_stage_inst/align_shf_74_inst/U382/Y (NAND2X6)       0.10       3.23 f
  mul_stage_inst/align_shf_74_inst/U485/Y (NAND2X2)       0.12       3.36 r
  mul_stage_inst/align_shf_74_inst/U193/Y (NAND4X6)       0.13       3.48 f
  mul_stage_inst/align_shf_74_inst/U727/Y (NAND2X2)       0.11       3.59 r
  mul_stage_inst/align_shf_74_inst/U282/Y (NAND4X2)       0.09       3.68 f
  c_frac_align_l_r0_reg_5_/D (DFFTRX4)                    0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_5_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U256/Y (INVX4)         0.05       3.35 r
  mul_stage_inst/align_shf_74_inst/U453/Y (MX2X6)         0.13       3.48 r
  mul_stage_inst/align_shf_74_inst/U452/Y (NOR2X8)        0.05       3.53 f
  mul_stage_inst/align_shf_74_inst/U750/Y (NAND2X2)       0.07       3.60 r
  mul_stage_inst/align_shf_74_inst/U294/Y (OAI211X2)      0.08       3.68 f
  c_frac_align_m_r0_reg_2_/D (DFFTRX4)                    0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_2_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U834/Y (NAND2X4)       0.17       3.11 r
  mul_stage_inst/align_shf_74_inst/U446/Y (INVX20)        0.12       3.23 f
  mul_stage_inst/align_shf_74_inst/U281/Y (NAND2X2)       0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U710/Y (NAND3X8)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U63/Y (NAND2X1)        0.13       3.58 r
  mul_stage_inst/align_shf_74_inst/U62/Y (NAND4BX2)       0.10       3.68 f
  c_frac_align_m_r0_reg_47_/D (DFFTRX4)                   0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_47_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U469/Y (NAND2X4)       0.09       3.24 f
  mul_stage_inst/align_shf_74_inst/U490/Y (AOI22X4)       0.14       3.38 r
  mul_stage_inst/align_shf_74_inst/U47/Y (OAI2BB1X4)      0.07       3.45 f
  mul_stage_inst/align_shf_74_inst/U45/Y (BUFX20)         0.09       3.54 f
  mul_stage_inst/align_shf_74_inst/U728/Y (NAND2X2)       0.06       3.61 r
  mul_stage_inst/align_shf_74_inst/U304/Y (NAND4X2)       0.08       3.68 f
  c_frac_align_l_r0_reg_21_/D (DFFTRX4)                   0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_21_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U831/Y (NAND2BX2)      0.15       3.43 r
  mul_stage_inst/align_shf_74_inst/U646/Y (NAND3X8)       0.09       3.52 f
  mul_stage_inst/align_shf_74_inst/U319/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U496/Y (NAND4X2)       0.08       3.68 f
  c_frac_align_l_r0_reg_8_/D (DFFTRX4)                    0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U469/Y (NAND2X4)       0.09       3.24 f
  mul_stage_inst/align_shf_74_inst/U490/Y (AOI22X4)       0.14       3.38 r
  mul_stage_inst/align_shf_74_inst/U47/Y (OAI2BB1X4)      0.07       3.45 f
  mul_stage_inst/align_shf_74_inst/U45/Y (BUFX20)         0.09       3.54 f
  mul_stage_inst/align_shf_74_inst/U547/Y (NAND2X2)       0.06       3.61 r
  mul_stage_inst/align_shf_74_inst/U622/Y (NAND4X2)       0.08       3.68 f
  c_frac_align_m_r0_reg_13_/D (DFFTRX4)                   0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_13_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U195/Y (NAND2X4)       0.09       3.39 r
  mul_stage_inst/align_shf_74_inst/U745/Y (NAND3X8)       0.09       3.48 f
  mul_stage_inst/align_shf_74_inst/U807/Y (NAND2X1)       0.13       3.61 r
  mul_stage_inst/align_shf_74_inst/U418/Y (NAND3X2)       0.08       3.68 f
  c_frac_align_m_r0_reg_30_/D (DFFTRX4)                   0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_30_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U831/Y (NAND2BX2)      0.15       3.43 r
  mul_stage_inst/align_shf_74_inst/U646/Y (NAND3X8)       0.09       3.52 f
  mul_stage_inst/align_shf_74_inst/U648/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U632/Y (NAND4X2)       0.08       3.68 f
  c_frac_align_h_r0_reg_0_/D (DFFTRX4)                    0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_0_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U469/Y (NAND2X4)       0.09       3.24 f
  mul_stage_inst/align_shf_74_inst/U490/Y (AOI22X4)       0.14       3.38 r
  mul_stage_inst/align_shf_74_inst/U47/Y (OAI2BB1X4)      0.07       3.45 f
  mul_stage_inst/align_shf_74_inst/U45/Y (BUFX20)         0.09       3.54 f
  mul_stage_inst/align_shf_74_inst/U641/Y (NAND2X2)       0.06       3.61 r
  mul_stage_inst/align_shf_74_inst/U698/Y (NAND4X2)       0.08       3.68 f
  c_frac_align_m_r0_reg_29_/D (DFFTRX4)                   0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_29_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U831/Y (NAND2BX2)      0.15       3.43 r
  mul_stage_inst/align_shf_74_inst/U646/Y (NAND3X8)       0.09       3.52 f
  mul_stage_inst/align_shf_74_inst/U649/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U216/Y (NAND4X2)       0.08       3.68 f
  c_frac_align_m_r0_reg_0_/D (DFFTRX4)                    0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_0_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U831/Y (NAND2BX2)      0.15       3.43 r
  mul_stage_inst/align_shf_74_inst/U646/Y (NAND3X8)       0.09       3.52 f
  mul_stage_inst/align_shf_74_inst/U650/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U748/Y (NAND4X2)       0.08       3.68 f
  c_frac_align_m_r0_reg_16_/D (DFFTRX4)                   0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_16_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.04       3.02 f
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 f
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.10       3.22 f
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.07       3.29 r
  mul_stage_inst/align_shf_74_inst/U105/Y (AND2X8)        0.09       3.38 r
  mul_stage_inst/align_shf_74_inst/U189/Y (NAND2X6)       0.05       3.43 f
  mul_stage_inst/align_shf_74_inst/U604/Y (AO21X4)        0.16       3.58 f
  mul_stage_inst/align_shf_74_inst/U71/Y (OAI2BB1X4)      0.10       3.69 f
  c_frac_align_h_r0_reg_21_/D (DFFTRX4)                   0.00       3.69 f
  data arrival time                                                  3.69

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_21_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.06       3.03 r
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 r
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U21/Y (CLKAND2X3)      0.15       3.35 f
  mul_stage_inst/align_shf_74_inst/U36/Y (NOR2X8)         0.09       3.44 r
  mul_stage_inst/align_shf_74_inst/U545/Y (NAND3X8)       0.08       3.51 f
  mul_stage_inst/align_shf_74_inst/U130/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U464/Y (NAND4X2)       0.08       3.67 f
  c_frac_align_m_r0_reg_33_/D (DFFTRX4)                   0.00       3.67 f
  data arrival time                                                  3.67

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_33_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.04       3.02 f
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 f
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.10       3.22 f
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.07       3.29 r
  mul_stage_inst/align_shf_74_inst/U734/Y (NAND2X8)       0.06       3.35 f
  mul_stage_inst/align_shf_74_inst/U244/Y (AOI21X1)       0.24       3.59 r
  mul_stage_inst/align_shf_74_inst/U24/Y (NAND4X4)        0.08       3.67 f
  c_frac_align_m_r0_reg_38_/D (DFFTRX4)                   0.00       3.67 f
  data arrival time                                                  3.67

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_38_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U559/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U558/Y (NAND2X8)       0.09       3.20 f
  mul_stage_inst/align_shf_74_inst/U167/Y (NAND2X2)       0.14       3.34 r
  mul_stage_inst/align_shf_74_inst/U477/Y (NAND4X8)       0.12       3.46 f
  mul_stage_inst/align_shf_74_inst/U660/Y (AOI21X2)       0.14       3.60 r
  mul_stage_inst/align_shf_74_inst/U20/Y (NAND3X2)        0.07       3.67 f
  c_frac_align_m_r0_reg_27_/D (DFFTRX4)                   0.00       3.67 f
  data arrival time                                                  3.67

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_27_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U409/Y (CLKBUFX20)
                                                          0.11       2.71 r
  norm_stage_inst/denorm_handler_inst/srl_43/U403/Y (NAND2X2)
                                                          0.06       2.76 f
  norm_stage_inst/denorm_handler_inst/srl_43/U496/Y (AND2X8)
                                                          0.11       2.87 f
  norm_stage_inst/denorm_handler_inst/srl_43/U840/Y (MXI2X4)
                                                          0.11       2.98 r
  norm_stage_inst/denorm_handler_inst/srl_43/U844/Y (MXI2X4)
                                                          0.11       3.10 f
  norm_stage_inst/denorm_handler_inst/srl_43/U800/Y (MXI2X4)
                                                          0.11       3.21 r
  norm_stage_inst/denorm_handler_inst/srl_43/U396/Y (MX2X2)
                                                          0.18       3.39 r
  norm_stage_inst/denorm_handler_inst/U116/Y (MX2XL)      0.23       3.62 r
  frac_inter_norm_r2_reg_9_/D (DFFHQX8)                   0.00       3.62 r
  data arrival time                                                  3.62

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_9_/CK (DFFHQX8)                  0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U46/Y (AND2X4)          0.11       2.80 r
  mul_stage_inst/align_shf_74_inst/U600/Y (CLKBUFX20)     0.14       2.94 r
  mul_stage_inst/align_shf_74_inst/U599/Y (CLKINVX20)     0.09       3.03 f
  mul_stage_inst/align_shf_74_inst/U764/Y (NAND2BX4)      0.12       3.15 r
  mul_stage_inst/align_shf_74_inst/U466/Y (INVX8)         0.07       3.21 f
  mul_stage_inst/align_shf_74_inst/U501/Y (OAI2BB1X4)     0.09       3.31 r
  mul_stage_inst/align_shf_74_inst/U398/Y (AO21X4)        0.12       3.42 r
  mul_stage_inst/align_shf_74_inst/U367/Y (NAND2X1)       0.09       3.51 f
  mul_stage_inst/align_shf_74_inst/U355/Y (NAND3X2)       0.14       3.65 r
  c_frac_align_h_r0_reg_13_/D (DFFTRX4)                   0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_13_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U834/Y (NAND2X4)       0.17       3.11 r
  mul_stage_inst/align_shf_74_inst/U446/Y (INVX20)        0.12       3.23 f
  mul_stage_inst/align_shf_74_inst/U281/Y (NAND2X2)       0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U710/Y (NAND3X8)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U307/Y (AOI21X2)       0.14       3.60 r
  mul_stage_inst/align_shf_74_inst/U736/Y (NAND3X2)       0.07       3.67 f
  c_frac_align_l_r0_reg_7_/D (DFFTRX4)                    0.00       3.67 f
  data arrival time                                                  3.67

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_7_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.06       3.03 r
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 r
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U21/Y (CLKAND2X3)      0.15       3.35 f
  mul_stage_inst/align_shf_74_inst/U36/Y (NOR2X8)         0.09       3.44 r
  mul_stage_inst/align_shf_74_inst/U545/Y (NAND3X8)       0.08       3.51 f
  mul_stage_inst/align_shf_74_inst/U129/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U541/Y (NAND3X2)       0.07       3.67 f
  c_frac_align_h_r0_reg_1_/D (DFFTRX4)                    0.00       3.67 f
  data arrival time                                                  3.67

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_1_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U828/Y (NAND2X2)       0.13       3.43 r
  mul_stage_inst/align_shf_74_inst/U33/Y (NAND4X8)        0.11       3.54 f
  mul_stage_inst/align_shf_74_inst/U30/Y (OAI2BB1X2)      0.14       3.68 f
  c_frac_align_h_r0_reg_10_/D (DFFTRX4)                   0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_10_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U256/Y (INVX4)         0.05       3.35 r
  mul_stage_inst/align_shf_74_inst/U453/Y (MX2X6)         0.13       3.48 r
  mul_stage_inst/align_shf_74_inst/U452/Y (NOR2X8)        0.05       3.53 f
  mul_stage_inst/align_shf_74_inst/U267/Y (NAND2X2)       0.07       3.60 r
  mul_stage_inst/align_shf_74_inst/U218/Y (NAND3X2)       0.07       3.67 f
  c_frac_align_m_r0_reg_34_/D (DFFTRX4)                   0.00       3.67 f
  data arrival time                                                  3.67

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_34_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U834/Y (NAND2X4)       0.17       3.11 r
  mul_stage_inst/align_shf_74_inst/U446/Y (INVX20)        0.12       3.23 f
  mul_stage_inst/align_shf_74_inst/U281/Y (NAND2X2)       0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U710/Y (NAND3X8)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U422/Y (AOI21X2)       0.13       3.59 r
  mul_stage_inst/align_shf_74_inst/U262/Y (NAND3X2)       0.08       3.67 f
  c_frac_align_m_r0_reg_31_/D (DFFTRX4)                   0.00       3.67 f
  data arrival time                                                  3.67

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_31_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U831/Y (NAND2BX2)      0.15       3.43 r
  mul_stage_inst/align_shf_74_inst/U646/Y (NAND3X8)       0.09       3.52 f
  mul_stage_inst/align_shf_74_inst/U647/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U343/Y (NAND3X2)       0.06       3.67 f
  c_frac_align_m_r0_reg_32_/D (DFFTRX4)                   0.00       3.67 f
  data arrival time                                                  3.67

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_32_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U834/Y (NAND2X4)       0.17       3.11 r
  mul_stage_inst/align_shf_74_inst/U446/Y (INVX20)        0.12       3.23 f
  mul_stage_inst/align_shf_74_inst/U281/Y (NAND2X2)       0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U710/Y (NAND3X8)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U450/Y (NAND2X1)       0.13       3.58 r
  mul_stage_inst/align_shf_74_inst/U263/Y (NAND3X2)       0.08       3.66 f
  c_frac_align_m_r0_reg_15_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_15_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.06       3.03 r
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 r
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U21/Y (CLKAND2X3)      0.15       3.35 f
  mul_stage_inst/align_shf_74_inst/U36/Y (NOR2X8)         0.09       3.44 r
  mul_stage_inst/align_shf_74_inst/U545/Y (NAND3X8)       0.08       3.51 f
  mul_stage_inst/align_shf_74_inst/U468/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U499/Y (NAND3X2)       0.07       3.66 f
  c_frac_align_l_r0_reg_9_/D (DFFTRX4)                    0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_9_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U320/Y (NAND2X4)       0.09       3.08 r
  mul_stage_inst/align_shf_74_inst/U61/Y (NAND4X8)        0.10       3.17 f
  mul_stage_inst/align_shf_74_inst/U275/Y (CLKMX2X6)      0.16       3.33 f
  mul_stage_inst/align_shf_74_inst/U106/Y (CLKAND2X12)
                                                          0.10       3.43 f
  mul_stage_inst/align_shf_74_inst/U759/Y (AOI21X2)       0.16       3.59 r
  mul_stage_inst/align_shf_74_inst/U13/Y (NAND4X4)        0.07       3.66 f
  c_frac_align_m_r0_reg_36_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_36_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.06       3.03 r
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 r
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U772/Y (AOI22X2)       0.21       3.41 r
  mul_stage_inst/align_shf_74_inst/U640/Y (NAND2X6)       0.10       3.51 f
  mul_stage_inst/align_shf_74_inst/U460/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U591/Y (NAND3X2)       0.06       3.66 f
  c_frac_align_m_r0_reg_46_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_46_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U684/Y (NAND2X2)       0.12       3.38 r
  mul_stage_inst/align_shf_74_inst/U258/Y (NAND4X6)       0.12       3.50 f
  mul_stage_inst/align_shf_74_inst/U60/Y (NAND2X2)        0.10       3.60 r
  mul_stage_inst/align_shf_74_inst/U551/Y (NAND3X2)       0.06       3.66 f
  c_frac_align_m_r0_reg_11_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_11_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.06       3.03 r
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 r
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U21/Y (CLKAND2X3)      0.15       3.35 f
  mul_stage_inst/align_shf_74_inst/U36/Y (NOR2X8)         0.09       3.44 r
  mul_stage_inst/align_shf_74_inst/U545/Y (NAND3X8)       0.08       3.51 f
  mul_stage_inst/align_shf_74_inst/U213/Y (NAND2X2)       0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U714/Y (NAND3X2)       0.06       3.66 f
  c_frac_align_m_r0_reg_17_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_17_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.06       3.03 r
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 r
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U772/Y (AOI22X2)       0.21       3.41 r
  mul_stage_inst/align_shf_74_inst/U640/Y (NAND2X6)       0.10       3.51 f
  mul_stage_inst/align_shf_74_inst/U46/Y (NAND2X2)        0.08       3.60 r
  mul_stage_inst/align_shf_74_inst/U408/Y (NAND3X2)       0.06       3.66 f
  c_frac_align_m_r0_reg_14_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_14_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U92/Y (OA21X4)
                                                          0.13       2.15 r
  mul_stage_inst/exp_handler_inst/add_49/U91/Y (XNOR2X4)
                                                          0.11       2.26 f
  mul_stage_inst/exp_handler_inst/add_49/U105/Y (INVX16)
                                                          0.08       2.34 r
  mul_stage_inst/exp_handler_inst/U92/Y (NAND2BX4)        0.10       2.44 r
  mul_stage_inst/exp_handler_inst/U17/Y (INVX6)           0.04       2.48 f
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.12       2.60 f
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.69 f
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.79 f
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.89 f
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.07       2.96 r
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.10       3.06 f
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.21       3.26 r
  mul_stage_inst/align_shf_74_inst/U374/Y (OAI2BB1X4)     0.19       3.45 r
  mul_stage_inst/align_shf_74_inst/U680/Y (NAND2X2)       0.07       3.52 f
  mul_stage_inst/align_shf_74_inst/U248/Y (NAND4X2)       0.10       3.63 r
  c_frac_align_m_r0_reg_4_/D (DFFTRX4)                    0.00       3.63 r
  data arrival time                                                  3.63

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_4_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U495/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U494/Y (NAND2X8)       0.10       3.24 f
  mul_stage_inst/align_shf_74_inst/U265/Y (MXI2X4)        0.11       3.35 r
  mul_stage_inst/align_shf_74_inst/U241/Y (NOR2X6)        0.07       3.42 f
  mul_stage_inst/align_shf_74_inst/U99/Y (AOI22X2)        0.14       3.56 r
  mul_stage_inst/align_shf_74_inst/U29/Y (OAI211X2)       0.10       3.65 f
  c_frac_align_m_r0_reg_3_/D (DFFTRX4)                    0.00       3.65 f
  data arrival time                                                  3.65

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_3_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.04       3.02 f
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 f
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.10       3.22 f
  mul_stage_inst/align_shf_74_inst/U534/Y (NOR2X1)        0.17       3.39 r
  mul_stage_inst/align_shf_74_inst/U247/Y (OAI21X2)       0.08       3.48 f
  mul_stage_inst/align_shf_74_inst/U268/Y (AOI21X2)       0.12       3.59 r
  mul_stage_inst/align_shf_74_inst/U652/Y (NAND2X2)       0.06       3.66 f
  c_frac_align_m_r0_reg_37_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_37_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.71


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U828/Y (NAND2X2)       0.13       3.43 r
  mul_stage_inst/align_shf_74_inst/U33/Y (NAND4X8)        0.11       3.54 f
  mul_stage_inst/align_shf_74_inst/U32/Y (OAI2BB1X4)      0.12       3.66 f
  c_frac_align_m_r0_reg_42_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_42_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.71


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U828/Y (NAND2X2)       0.13       3.43 r
  mul_stage_inst/align_shf_74_inst/U33/Y (NAND4X8)        0.11       3.54 f
  mul_stage_inst/align_shf_74_inst/U31/Y (OAI2BB1X4)      0.12       3.66 f
  c_frac_align_m_r0_reg_10_/D (DFFTRX4)                   0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_10_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.71


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.06       3.03 r
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 r
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.08       3.20 f
  mul_stage_inst/align_shf_74_inst/U354/Y (NAND2X1)       0.13       3.33 r
  mul_stage_inst/align_shf_74_inst/U72/Y (AND2X6)         0.11       3.44 r
  mul_stage_inst/align_shf_74_inst/U123/Y (NAND2X8)       0.07       3.51 f
  mul_stage_inst/align_shf_74_inst/U516/Y (NAND2X2)       0.08       3.59 r
  mul_stage_inst/align_shf_74_inst/U100/Y (NAND3X2)       0.06       3.65 f
  c_frac_align_h_r0_reg_17_/D (DFFTRX4)                   0.00       3.65 f
  data arrival time                                                  3.65

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_17_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.71


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U93/Y (NOR3X2)          0.15       2.77 r
  mul_stage_inst/align_shf_74_inst/U196/Y (BUFX12)        0.15       2.92 r
  mul_stage_inst/align_shf_74_inst/U572/Y (OR2X8)         0.21       3.13 r
  mul_stage_inst/align_shf_74_inst/U427/Y (INVX20)        0.09       3.21 f
  mul_stage_inst/align_shf_74_inst/U145/Y (NAND2X4)       0.11       3.32 r
  mul_stage_inst/align_shf_74_inst/U744/Y (INVX16)        0.10       3.42 f
  mul_stage_inst/align_shf_74_inst/U80/Y (AOI21X2)        0.14       3.56 r
  mul_stage_inst/align_shf_74_inst/U6/Y (NAND3X2)         0.08       3.64 f
  c_frac_align_m_r0_reg_35_/D (DFFTRX4)                   0.00       3.64 f
  data arrival time                                                  3.64

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_35_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U834/Y (NAND2X4)       0.17       3.11 r
  mul_stage_inst/align_shf_74_inst/U446/Y (INVX20)        0.12       3.23 f
  mul_stage_inst/align_shf_74_inst/U281/Y (NAND2X2)       0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U710/Y (NAND3X8)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U252/Y (AOI21X2)       0.13       3.58 r
  mul_stage_inst/align_shf_74_inst/U240/Y (OAI2BB1X2)     0.06       3.65 f
  c_frac_align_h_r0_reg_15_/D (DFFTRX4)                   0.00       3.65 f
  data arrival time                                                  3.65

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_15_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.06       3.02 r
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 r
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.11       3.23 r
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.05       3.28 f
  mul_stage_inst/align_shf_74_inst/U105/Y (AND2X8)        0.09       3.37 f
  mul_stage_inst/align_shf_74_inst/U189/Y (NAND2X6)       0.07       3.44 r
  mul_stage_inst/align_shf_74_inst/U655/Y (NAND2X2)       0.06       3.50 f
  mul_stage_inst/align_shf_74_inst/U150/Y (NAND3BX2)      0.11       3.61 r
  c_frac_align_h_r0_reg_20_/D (DFFTRX4)                   0.00       3.61 r
  data arrival time                                                  3.61

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_20_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U92/Y (OA21X4)
                                                          0.13       2.15 r
  mul_stage_inst/exp_handler_inst/add_49/U91/Y (XNOR2X4)
                                                          0.11       2.26 f
  mul_stage_inst/exp_handler_inst/add_49/U105/Y (INVX16)
                                                          0.08       2.34 r
  mul_stage_inst/exp_handler_inst/U92/Y (NAND2BX4)        0.10       2.44 r
  mul_stage_inst/exp_handler_inst/U17/Y (INVX6)           0.04       2.48 f
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.12       2.60 f
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.69 f
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.79 f
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.89 f
  mul_stage_inst/align_shf_74_inst/U575/Y (NOR2X2)        0.14       3.03 r
  mul_stage_inst/align_shf_74_inst/U838/Y (NAND3BX4)      0.16       3.19 r
  mul_stage_inst/align_shf_74_inst/U520/Y (INVX8)         0.05       3.24 f
  mul_stage_inst/align_shf_74_inst/U478/Y (OR2X8)         0.11       3.35 f
  mul_stage_inst/align_shf_74_inst/U477/Y (NAND4X8)       0.11       3.46 r
  mul_stage_inst/align_shf_74_inst/U83/Y (NAND2X2)        0.07       3.53 f
  mul_stage_inst/align_shf_74_inst/U321/Y (NAND3X2)       0.08       3.61 r
  c_frac_align_h_r0_reg_11_/D (DFFTRX4)                   0.00       3.61 r
  data arrival time                                                  3.61

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_11_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U92/Y (OA21X4)
                                                          0.13       2.15 r
  mul_stage_inst/exp_handler_inst/add_49/U91/Y (XNOR2X4)
                                                          0.11       2.26 f
  mul_stage_inst/exp_handler_inst/add_49/U105/Y (INVX16)
                                                          0.08       2.34 r
  mul_stage_inst/exp_handler_inst/U92/Y (NAND2BX4)        0.10       2.44 r
  mul_stage_inst/exp_handler_inst/U17/Y (INVX6)           0.04       2.48 f
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.12       2.60 f
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.69 f
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.79 f
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.89 f
  mul_stage_inst/align_shf_74_inst/U399/Y (OR2X1)         0.19       3.08 f
  mul_stage_inst/align_shf_74_inst/U266/Y (AND4X6)        0.16       3.24 f
  mul_stage_inst/align_shf_74_inst/U22/Y (INVX12)         0.06       3.30 r
  mul_stage_inst/align_shf_74_inst/U372/Y (NAND2X4)       0.06       3.36 f
  mul_stage_inst/align_shf_74_inst/U745/Y (NAND3X8)       0.10       3.47 r
  mul_stage_inst/align_shf_74_inst/U512/Y (NAND2X2)       0.07       3.53 f
  mul_stage_inst/align_shf_74_inst/U511/Y (NAND3X2)       0.08       3.61 r
  c_frac_align_h_r0_reg_14_/D (DFFTRX4)                   0.00       3.61 r
  data arrival time                                                  3.61

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_14_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U658/Y (BUFX20)
                                                          0.10       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U917/Y (MXI2X4)
                                                          0.11       2.82 f
  norm_stage_inst/denorm_handler_inst/srl_43/U871/Y (MXI2X4)
                                                          0.12       2.94 r
  norm_stage_inst/denorm_handler_inst/srl_43/U457/Y (NAND2X2)
                                                          0.08       3.02 f
  norm_stage_inst/denorm_handler_inst/srl_43/U590/Y (AND2X8)
                                                          0.12       3.14 f
  norm_stage_inst/denorm_handler_inst/srl_43/U483/Y (NOR2X4)
                                                          0.09       3.22 r
  norm_stage_inst/denorm_handler_inst/srl_43/U503/Y (MX2X6)
                                                          0.14       3.36 r
  norm_stage_inst/denorm_handler_inst/U297/Y (MX2XL)      0.22       3.58 r
  frac_inter_norm_r2_reg_12_/D (DFFHQX4)                  0.00       3.58 r
  data arrival time                                                  3.58

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_12_/CK (DFFHQX4)                 0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.04       3.02 f
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 f
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.10       3.22 f
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.07       3.29 r
  mul_stage_inst/align_shf_74_inst/U734/Y (NAND2X8)       0.06       3.35 f
  mul_stage_inst/align_shf_74_inst/U423/Y (AOI21X1)       0.19       3.54 r
  mul_stage_inst/align_shf_74_inst/U56/Y (OAI21X2)        0.09       3.63 f
  c_frac_align_h_r0_reg_22_/D (DFFTRX4)                   0.00       3.63 f
  data arrival time                                                  3.63

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_22_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U56/Y (INVX8)       0.04       2.30 f
  norm_stage_inst/denorm_handler_inst/U54/Y (NAND2X8)     0.05       2.34 r
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.04       2.39 f
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.05       2.44 r
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.05       2.49 f
  norm_stage_inst/denorm_handler_inst/srl_43/U515/Y (BUFX20)
                                                          0.09       2.59 f
  norm_stage_inst/denorm_handler_inst/srl_43/U514/Y (BUFX20)
                                                          0.10       2.68 f
  norm_stage_inst/denorm_handler_inst/srl_43/U383/Y (INVX16)
                                                          0.05       2.73 r
  norm_stage_inst/denorm_handler_inst/srl_43/U513/Y (NAND2X6)
                                                          0.04       2.77 f
  norm_stage_inst/denorm_handler_inst/srl_43/U507/Y (NAND2X6)
                                                          0.06       2.82 r
  norm_stage_inst/denorm_handler_inst/srl_43/U508/Y (INVX12)
                                                          0.04       2.86 f
  norm_stage_inst/denorm_handler_inst/srl_43/U478/Y (NAND2X6)
                                                          0.05       2.91 r
  norm_stage_inst/denorm_handler_inst/srl_43/U422/Y (NAND2X6)
                                                          0.04       2.95 f
  norm_stage_inst/denorm_handler_inst/srl_43/U798/Y (INVX8)
                                                          0.05       3.00 r
  norm_stage_inst/denorm_handler_inst/srl_43/U498/Y (NAND2X6)
                                                          0.04       3.03 f
  norm_stage_inst/denorm_handler_inst/srl_43/U623/Y (AND2X8)
                                                          0.10       3.13 f
  norm_stage_inst/denorm_handler_inst/srl_43/U564/Y (NOR2X4)
                                                          0.09       3.22 r
  norm_stage_inst/denorm_handler_inst/srl_43/U395/Y (MX2X6)
                                                          0.14       3.36 r
  norm_stage_inst/denorm_handler_inst/U290/Y (MX2XL)      0.22       3.58 r
  frac_inter_norm_r2_reg_15_/D (DFFHQX4)                  0.00       3.58 r
  data arrival time                                                  3.58

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_15_/CK (DFFHQX4)                 0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U74/Y (BUFX8)             0.15       1.45 f
  mul_stage_inst/mul_24x24_inst/U75/Y (NOR2X1)            0.17       1.62 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_8/CO (CMPR32X2)
                                                          0.30       1.92 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_9/S (CMPR32X2)
                                                          0.35       2.26 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_9/CO (ADDFHX4)
                                                          0.23       2.49 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_10/S (ADDFX2)
                                                          0.31       2.80 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_18/S (ADDFX2)
                                                          0.33       3.13 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_26/S (ADDFHX2)
                                                          0.21       3.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_26/S (ADDFHX2)
                                                          0.24       3.58 f
  sum_r0_reg_26_/D (DFFTRX1)                              0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_26_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U394/Y (NAND2X4)       0.08       3.39 r
  mul_stage_inst/align_shf_74_inst/U136/Y (NAND4X8)       0.08       3.47 f
  mul_stage_inst/align_shf_74_inst/U134/Y (NAND3X2)       0.09       3.56 r
  mul_stage_inst/align_shf_74_inst/U653/Y (NAND3X2)       0.07       3.62 f
  c_frac_align_h_r0_reg_6_/D (DFFTRX4)                    0.00       3.62 f
  data arrival time                                                  3.62

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_6_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.16       3.21 r
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.12       3.32 r
  mul_stage_inst/exp_handler_inst/U106/Y (MXI2XL)         0.23       3.56 r
  exp_tmp_r0_reg_6_/D (DFFTRX2)                           0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_6_/CK (DFFTRX2)                          0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.16       3.21 r
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.12       3.32 r
  mul_stage_inst/exp_handler_inst/U111/Y (MXI2XL)         0.23       3.56 r
  exp_tmp_r0_reg_0_/D (DFFTRX2)                           0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_0_/CK (DFFTRX2)                          0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.16       3.21 r
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.12       3.32 r
  mul_stage_inst/exp_handler_inst/U52/Y (MXI2XL)          0.23       3.56 r
  exp_tmp_r0_reg_5_/D (DFFTRX2)                           0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_5_/CK (DFFTRX2)                          0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U515/Y (BUFX20)
                                                          0.09       2.58 r
  norm_stage_inst/denorm_handler_inst/srl_43/U514/Y (BUFX20)
                                                          0.10       2.68 r
  norm_stage_inst/denorm_handler_inst/srl_43/U789/Y (MXI2X4)
                                                          0.14       2.82 r
  norm_stage_inst/denorm_handler_inst/srl_43/U678/Y (NAND2X6)
                                                          0.05       2.87 f
  norm_stage_inst/denorm_handler_inst/srl_43/U653/Y (CLKAND2X12)
                                                          0.10       2.98 f
  norm_stage_inst/denorm_handler_inst/srl_43/U818/Y (NAND2BX4)
                                                          0.10       3.08 r
  norm_stage_inst/denorm_handler_inst/srl_43/U863/Y (NOR2X4)
                                                          0.06       3.14 f
  norm_stage_inst/denorm_handler_inst/srl_43/U821/Y (MX2X4)
                                                          0.16       3.29 f
  norm_stage_inst/denorm_handler_inst/U291/Y (MX2XL)      0.22       3.51 f
  frac_inter_norm_r2_reg_20_/D (DFFQX1)                   0.00       3.51 f
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_20_/CK (DFFQX1)                  0.00       3.00 r
  library setup time                                     -0.17       2.83
  data required time                                                 2.83
  --------------------------------------------------------------------------
  data required time                                                 2.83
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U212/Y (BUFX20)           0.11       1.40 f
  mul_stage_inst/mul_24x24_inst/U500/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_11/CO (ADDFX1)
                                                          0.32       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_12/S (ADDFX2)
                                                          0.34       2.33 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_12/CO (ADDFX2)
                                                          0.28       2.62 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_13/S (ADDFX2)
                                                          0.35       2.97 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_21/S (ADDFHX2)
                                                          0.22       3.19 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_29/S (ADDFHX4)
                                                          0.18       3.37 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_29/S (ADDFHX2)
                                                          0.23       3.60 r
  sum_r0_reg_29_/D (DFFTRX4)                              0.00       3.60 r
  data arrival time                                                  3.60

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_29_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U74/Y (BUFX8)             0.15       1.45 f
  mul_stage_inst/mul_24x24_inst/U494/Y (NOR2XL)           0.27       1.71 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_6/S (ADDFHX1)
                                                          0.37       2.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_6/CO (CMPR32X2)
                                                          0.22       2.30 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_7/S (ADDFX2)
                                                          0.35       2.65 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_7/S (ADDFHX4)
                                                          0.22       2.87 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U1/Y (CLKINVX6)
                                                          0.05       2.92 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U2/Y (INVX6)
                                                          0.04       2.96 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_15/S (ADDFHX2)
                                                          0.20       3.16 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_23/CO (ADDFHX4)
                                                          0.24       3.40 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_24/S (ADDFHX4)
                                                          0.18       3.58 f
  sum_r0_reg_24_/D (DFFTRX1)                              0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_24_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U212/Y (BUFX20)           0.11       1.40 f
  mul_stage_inst/mul_24x24_inst/U500/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_11/CO (ADDFX1)
                                                          0.32       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_12/S (ADDFX2)
                                                          0.34       2.33 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_12/CO (ADDFX2)
                                                          0.28       2.62 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_13/S (ADDFX2)
                                                          0.35       2.97 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_21/S (ADDFHX2)
                                                          0.22       3.19 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_29/S (ADDFHX4)
                                                          0.18       3.37 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_29/CO (ADDFHX2)
                                                          0.23       3.60 r
  carry_r0_reg_30_/D (DFFTRX4)                            0.00       3.60 r
  data arrival time                                                  3.60

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_30_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.06       3.02 r
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 r
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.11       3.23 r
  mul_stage_inst/align_shf_74_inst/U416/Y (AO21X4)        0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U162/Y (CLKINVX4)      0.08       3.43 f
  mul_stage_inst/align_shf_74_inst/U183/Y (OAI211X1)      0.10       3.54 r
  c_frac_align_h_r0_reg_24_/D (DFFTRX1)                   0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_24_/CK (DFFTRX1)                  0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U740/Y (BUFX20)
                                                          0.11       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U901/Y (MXI2X4)
                                                          0.12       2.82 f
  norm_stage_inst/denorm_handler_inst/srl_43/U848/Y (MXI2X4)
                                                          0.14       2.95 r
  norm_stage_inst/denorm_handler_inst/srl_43/U577/Y (NAND2X4)
                                                          0.06       3.02 f
  norm_stage_inst/denorm_handler_inst/srl_43/U491/Y (AND2X8)
                                                          0.10       3.12 f
  norm_stage_inst/denorm_handler_inst/srl_43/U925/Y (NOR2X4)
                                                          0.09       3.21 r
  norm_stage_inst/denorm_handler_inst/srl_43/U475/Y (CLKMX2X4)
                                                          0.14       3.35 r
  norm_stage_inst/denorm_handler_inst/U295/Y (MX2XL)      0.22       3.57 r
  frac_inter_norm_r2_reg_17_/D (DFFHQX4)                  0.00       3.57 r
  data arrival time                                                  3.57

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_17_/CK (DFFHQX4)                 0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U338/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U486/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_3/S (ADDFHX2)
                                                          0.28       1.94 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_3/S (ADDFX2)
                                                          0.31       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_3/S (ADDFHX4)
                                                          0.23       2.48 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_3/S (ADDFX2)
                                                          0.28       2.77 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_3/S (ADDFX2)
                                                          0.32       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_3/CO (ADDFHX4)
                                                          0.22       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_4/S (ADDFX2)
                                                          0.31       3.62 f
  sum_r0_reg_4_/D (DFFTRX4)                               0.00       3.62 f
  data arrival time                                                  3.62

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_4_/CK (DFFTRX4)                              0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U92/Y (OA21X4)
                                                          0.13       2.15 r
  mul_stage_inst/exp_handler_inst/add_49/U91/Y (XNOR2X4)
                                                          0.11       2.26 f
  mul_stage_inst/exp_handler_inst/add_49/U105/Y (INVX16)
                                                          0.08       2.34 r
  mul_stage_inst/exp_handler_inst/U92/Y (NAND2BX4)        0.10       2.44 r
  mul_stage_inst/exp_handler_inst/U17/Y (INVX6)           0.04       2.48 f
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.12       2.60 f
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.69 f
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.79 f
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.89 f
  mul_stage_inst/align_shf_74_inst/U399/Y (OR2X1)         0.19       3.08 f
  mul_stage_inst/align_shf_74_inst/U266/Y (AND4X6)        0.16       3.24 f
  mul_stage_inst/align_shf_74_inst/U453/Y (MX2X6)         0.17       3.41 f
  mul_stage_inst/align_shf_74_inst/U452/Y (NOR2X8)        0.09       3.50 r
  mul_stage_inst/align_shf_74_inst/U23/Y (OAI2BB1X4)      0.11       3.60 r
  c_frac_align_h_r0_reg_18_/D (DFFTRX4)                   0.00       3.60 r
  data arrival time                                                  3.60

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_18_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.15       3.20 f
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.11       3.31 f
  mul_stage_inst/exp_handler_inst/U101/Y (NAND2BX4)       0.12       3.43 f
  mul_stage_inst/exp_handler_inst/U108/Y (OAI21X1)        0.11       3.54 r
  exp_tmp_r0_reg_8_/D (DFFTRX1)                           0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_8_/CK (DFFTRX1)                          0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U91/Y (OAI21X1)                       0.13       3.22 f
  spec_handler_inst/U72/Y (NAND2BX4)                      0.13       3.35 f
  spec_handler_inst/U14/Y (CLKINVX8)                      0.10       3.45 r
  spec_handler_inst/U64/Y (NAND4X1)                       0.11       3.56 f
  res_spec_r0_reg_23_/D (DFFTRX1)                         0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_23_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U91/Y (OAI21X1)                       0.13       3.22 f
  spec_handler_inst/U72/Y (NAND2BX4)                      0.13       3.35 f
  spec_handler_inst/U14/Y (CLKINVX8)                      0.10       3.45 r
  spec_handler_inst/U63/Y (NAND4X1)                       0.11       3.56 f
  res_spec_r0_reg_24_/D (DFFTRX1)                         0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_24_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U91/Y (OAI21X1)                       0.13       3.22 f
  spec_handler_inst/U72/Y (NAND2BX4)                      0.13       3.35 f
  spec_handler_inst/U14/Y (CLKINVX8)                      0.10       3.45 r
  spec_handler_inst/U62/Y (NAND4X1)                       0.11       3.56 f
  res_spec_r0_reg_25_/D (DFFTRX1)                         0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_25_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U91/Y (OAI21X1)                       0.13       3.22 f
  spec_handler_inst/U72/Y (NAND2BX4)                      0.13       3.35 f
  spec_handler_inst/U14/Y (CLKINVX8)                      0.10       3.45 r
  spec_handler_inst/U61/Y (NAND4X1)                       0.11       3.56 f
  res_spec_r0_reg_26_/D (DFFTRX1)                         0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_26_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U91/Y (OAI21X1)                       0.13       3.22 f
  spec_handler_inst/U72/Y (NAND2BX4)                      0.13       3.35 f
  spec_handler_inst/U14/Y (CLKINVX8)                      0.10       3.45 r
  spec_handler_inst/U60/Y (NAND4X1)                       0.11       3.56 f
  res_spec_r0_reg_27_/D (DFFTRX1)                         0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_27_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U91/Y (OAI21X1)                       0.13       3.22 f
  spec_handler_inst/U72/Y (NAND2BX4)                      0.13       3.35 f
  spec_handler_inst/U14/Y (CLKINVX8)                      0.10       3.45 r
  spec_handler_inst/U58/Y (NAND4X1)                       0.11       3.56 f
  res_spec_r0_reg_29_/D (DFFTRX1)                         0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_29_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U91/Y (OAI21X1)                       0.13       3.22 f
  spec_handler_inst/U72/Y (NAND2BX4)                      0.13       3.35 f
  spec_handler_inst/U14/Y (CLKINVX8)                      0.10       3.45 r
  spec_handler_inst/U150/Y (NAND4X1)                      0.11       3.56 f
  res_spec_r0_reg_30_/D (DFFTRX1)                         0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_30_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.15       3.20 f
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.11       3.31 f
  mul_stage_inst/exp_handler_inst/U101/Y (NAND2BX4)       0.12       3.43 f
  mul_stage_inst/exp_handler_inst/U21/Y (OAI21X1)         0.11       3.54 r
  exp_tmp_r0_reg_9_/D (DFFTRX1)                           0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_9_/CK (DFFTRX1)                          0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U153/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U1/Y (BUFX3)
                                                          0.14       1.80 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_23/S (ADDFHX2)
                                                          0.21       2.00 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_23/CO (ADDFHX2)
                                                          0.24       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_24/S (ADDFX2)
                                                          0.32       2.57 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_24/S (ADDFX2)
                                                          0.32       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_32/S (ADDFHX2)
                                                          0.22       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U1/Y (INVX4)
                                                          0.05       3.17 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U2/Y (INVX4)
                                                          0.03       3.20 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_40/S (ADDFHX2)
                                                          0.18       3.37 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_40/S (ADDFHX2)
                                                          0.19       3.56 r
  sum_r0_reg_40_/D (DFFTRX1)                              0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_40_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U153/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U1/Y (BUFX3)
                                                          0.14       1.80 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_23/S (ADDFHX2)
                                                          0.21       2.00 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_23/S (ADDFHX2)
                                                          0.25       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_23/S (ADDFX2)
                                                          0.29       2.55 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_23/S (ADDFHX2)
                                                          0.26       2.80 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_31/S (ADDFX2)
                                                          0.32       3.12 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_39/S (ADDFHX2)
                                                          0.21       3.33 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_39/S (ADDFHX2)
                                                          0.24       3.57 f
  sum_r0_reg_39_/D (DFFTRX1)                              0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_39_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U106/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U663/Y (NOR2XL)           0.26       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_22/S (ADDFX2)
                                                          0.31       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_22/CO (ADDFX2)
                                                          0.28       2.27 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_23/CO (ADDFX2)
                                                          0.31       2.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_24/CO (ADDFX2)
                                                          0.33       2.92 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_25/S (ADDFHX4)
                                                          0.23       3.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_33/S (ADDFHX2)
                                                          0.21       3.35 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_33/S (ADDFHX4)
                                                          0.22       3.57 f
  sum_r0_reg_33_/D (DFFTRX1)                              0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_33_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.06       3.02 r
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 r
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.11       3.23 r
  mul_stage_inst/align_shf_74_inst/U245/Y (NAND2BX4)      0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U151/Y (NAND2X1)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U8/Y (NAND3X2)         0.13       3.58 r
  c_frac_align_h_r0_reg_19_/D (DFFTRX2)                   0.00       3.58 r
  data arrival time                                                  3.58

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_19_/CK (DFFTRX2)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U153/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U1/Y (BUFX3)
                                                          0.14       1.80 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_23/S (ADDFHX2)
                                                          0.21       2.00 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_23/S (ADDFHX2)
                                                          0.25       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_23/S (ADDFX2)
                                                          0.29       2.55 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_23/S (ADDFHX2)
                                                          0.26       2.80 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_31/S (ADDFX2)
                                                          0.32       3.12 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_39/S (ADDFHX2)
                                                          0.21       3.33 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_39/CO (ADDFHX2)
                                                          0.23       3.56 r
  carry_r0_reg_40_/D (DFFTRX1)                            0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_40_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U515/Y (NOR2XL)           0.27       1.69 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_3/S (ADDFX2)
                                                          0.33       2.02 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_3/CO (ADDFX2)
                                                          0.28       2.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_4/S (ADDFX2)
                                                          0.32       2.63 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_4/S (ADDFX2)
                                                          0.32       2.95 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_12/S (ADDFHX2)
                                                          0.22       3.18 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_20/S (ADDFHX4)
                                                          0.19       3.37 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_20/S (ADDFHX4)
                                                          0.20       3.56 r
  sum_r0_reg_20_/D (DFFTRX1)                              0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_20_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.04       3.02 f
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 f
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.10       3.22 f
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.07       3.29 r
  mul_stage_inst/align_shf_74_inst/U108/Y (NAND2X8)       0.06       3.35 f
  mul_stage_inst/align_shf_74_inst/U5/Y (INVX12)          0.05       3.40 r
  mul_stage_inst/align_shf_74_inst/U3/Y (AND2X8)          0.08       3.48 r
  mul_stage_inst/align_shf_74_inst/U598/Y (OAI2BB1X2)     0.11       3.59 r
  c_frac_align_h_r0_reg_25_/D (DFFTRX4)                   0.00       3.59 r
  data arrival time                                                  3.59

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_25_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U740/Y (BUFX20)
                                                          0.11       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U901/Y (MXI2X4)
                                                          0.12       2.82 f
  norm_stage_inst/denorm_handler_inst/srl_43/U848/Y (MXI2X4)
                                                          0.14       2.95 r
  norm_stage_inst/denorm_handler_inst/srl_43/U577/Y (NAND2X4)
                                                          0.06       3.02 f
  norm_stage_inst/denorm_handler_inst/srl_43/U491/Y (AND2X8)
                                                          0.10       3.12 f
  norm_stage_inst/denorm_handler_inst/srl_43/U925/Y (NOR2X4)
                                                          0.09       3.21 r
  norm_stage_inst/denorm_handler_inst/srl_43/U497/Y (MX2X6)
                                                          0.14       3.35 r
  norm_stage_inst/denorm_handler_inst/U287/Y (MX2XL)      0.22       3.56 r
  frac_inter_norm_r2_reg_13_/D (DFFHQX4)                  0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_13_/CK (DFFHQX4)                 0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U19/Y (NOR2X2)                              0.10       1.25 r
  U10/Y (BUFX6)                                           0.10       1.35 r
  mul_stage_inst/mul_24x24_inst/U175/Y (INVX6)            0.05       1.40 f
  mul_stage_inst/mul_24x24_inst/U172/Y (BUFX20)           0.10       1.50 f
  mul_stage_inst/mul_24x24_inst/U201/Y (NOR2X1)           0.16       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_23/S (ADDFX2)
                                                          0.36       2.01 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_23/S (ADDFX2)
                                                          0.29       2.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_27/CO (ADDFX2)
                                                          0.22       2.53 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_28/S (ADDFX2)
                                                          0.35       2.88 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_28/S (ADDFHX4)
                                                          0.23       3.11 f
  mul_stage_inst/mul_24x24_inst/U156/Y (BUFX8)            0.08       3.19 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_28/S (ADDFHX4)
                                                          0.21       3.40 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_28/S (ADDFHX4)
                                                          0.16       3.56 r
  sum_r0_reg_28_/D (DFFTRX1)                              0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_28_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U74/Y (BUFX8)             0.15       1.45 f
  mul_stage_inst/mul_24x24_inst/U494/Y (NOR2XL)           0.27       1.71 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_6/S (ADDFHX1)
                                                          0.37       2.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_6/CO (CMPR32X2)
                                                          0.22       2.30 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_7/S (ADDFX2)
                                                          0.35       2.65 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_7/S (ADDFHX4)
                                                          0.22       2.87 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U1/Y (CLKINVX6)
                                                          0.05       2.92 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U2/Y (INVX6)
                                                          0.04       2.96 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_15/S (ADDFHX2)
                                                          0.20       3.16 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_23/S (ADDFHX4)
                                                          0.24       3.40 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_23/S (ADDFHX4)
                                                          0.20       3.60 r
  sum_r0_reg_23_/D (DFFTRX4)                              0.00       3.60 r
  data arrival time                                                  3.60

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_23_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U106/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U663/Y (NOR2XL)           0.26       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_22/S (ADDFX2)
                                                          0.31       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_22/CO (ADDFX2)
                                                          0.28       2.27 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_23/CO (ADDFX2)
                                                          0.31       2.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_24/CO (ADDFX2)
                                                          0.33       2.92 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_25/S (ADDFHX4)
                                                          0.23       3.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_33/S (ADDFHX2)
                                                          0.21       3.35 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_33/CO (ADDFHX4)
                                                          0.20       3.56 r
  carry_r0_reg_34_/D (DFFTRX1)                            0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_34_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U740/Y (BUFX20)
                                                          0.11       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U921/Y (MXI2X4)
                                                          0.12       2.83 r
  norm_stage_inst/denorm_handler_inst/srl_43/U812/Y (MXI2X4)
                                                          0.11       2.94 f
  norm_stage_inst/denorm_handler_inst/srl_43/U811/Y (MXI2X4)
                                                          0.13       3.08 r
  norm_stage_inst/denorm_handler_inst/srl_43/U813/Y (MXI2X4)
                                                          0.11       3.18 f
  norm_stage_inst/denorm_handler_inst/srl_43/U608/Y (CLKMX2X6)
                                                          0.15       3.33 f
  norm_stage_inst/denorm_handler_inst/U286/Y (MX2XL)      0.23       3.55 f
  frac_inter_norm_r2_reg_10_/D (DFFHQX4)                  0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_10_/CK (DFFHQX4)                 0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U93/Y (NOR2X2)                              0.10       1.15 r
  U9/Y (BUFX6)                                            0.09       1.24 r
  mul_stage_inst/mul_24x24_inst/U469/Y (INVX4)            0.05       1.29 f
  mul_stage_inst/mul_24x24_inst/U353/Y (BUFX8)            0.13       1.43 f
  mul_stage_inst/mul_24x24_inst/U580/Y (NOR2XL)           0.28       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_8/CO (ADDFX1)
                                                          0.36       2.07 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_9/S (ADDFX1)
                                                          0.33       2.40 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_13/CO (ADDFX2)
                                                          0.23       2.63 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_14/S (ADDFX2)
                                                          0.35       2.98 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_22/S (ADDFHX2)
                                                          0.22       3.21 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_30/S (ADDFHX4)
                                                          0.19       3.39 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_30/S (ADDFHX4)
                                                          0.20       3.59 r
  sum_r0_reg_30_/D (DFFTRX4)                              0.00       3.59 r
  data arrival time                                                  3.59

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_30_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U740/Y (BUFX20)
                                                          0.11       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U921/Y (MXI2X4)
                                                          0.12       2.83 r
  norm_stage_inst/denorm_handler_inst/srl_43/U812/Y (MXI2X4)
                                                          0.11       2.94 f
  norm_stage_inst/denorm_handler_inst/srl_43/U852/Y (MXI2X4)
                                                          0.13       3.07 r
  norm_stage_inst/denorm_handler_inst/srl_43/U604/Y (NOR2X4)
                                                          0.07       3.15 f
  norm_stage_inst/denorm_handler_inst/srl_43/U682/Y (CLKMX2X4)
                                                          0.17       3.32 f
  norm_stage_inst/denorm_handler_inst/U288/Y (MX2XL)      0.24       3.55 f
  frac_inter_norm_r2_reg_18_/D (DFFHQX4)                  0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_18_/CK (DFFHQX4)                 0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U912/Y (AOI21XL)                  0.28       2.29 r
  add_stage_inst/add_64/U32/Y (XOR2X2)                    0.31       2.59 r
  add_stage_inst/sub_add_84_b0/U641/Y (NOR2X4)            0.08       2.68 f
  add_stage_inst/sub_add_84_b0/U360/Y (AND4X4)            0.16       2.84 f
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.91 r
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.05       2.96 f
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.12       3.08 r
  add_stage_inst/sub_add_84_b0/U478/Y (CLKINVX6)          0.10       3.19 f
  add_stage_inst/sub_add_84_b0/U380/Y (NAND2X2)           0.09       3.28 r
  add_stage_inst/sub_add_84_b0/U558/Y (XOR2X4)            0.08       3.36 r
  add_stage_inst/U254/Y (CLKINVX1)                        0.10       3.46 f
  add_stage_inst/U76/Y (MXI2X2)                           0.11       3.57 r
  frac_inter_r1_reg_70_/D (DFFHQX8)                       0.00       3.57 r
  data arrival time                                                  3.57

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_70_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U740/Y (BUFX20)
                                                          0.11       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U901/Y (MXI2X4)
                                                          0.12       2.83 r
  norm_stage_inst/denorm_handler_inst/srl_43/U641/Y (MXI2X4)
                                                          0.11       2.94 f
  norm_stage_inst/denorm_handler_inst/srl_43/U553/Y (NAND2BX4)
                                                          0.10       3.04 r
  norm_stage_inst/denorm_handler_inst/srl_43/U391/Y (NOR2X4)
                                                          0.06       3.10 f
  norm_stage_inst/denorm_handler_inst/srl_43/U459/Y (CLKMX2X4)
                                                          0.17       3.27 f
  norm_stage_inst/denorm_handler_inst/U292/Y (MX2XL)      0.23       3.50 f
  frac_inter_norm_r2_reg_19_/D (DFFQX1)                   0.00       3.50 f
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_19_/CK (DFFQX1)                  0.00       3.00 r
  library setup time                                     -0.17       2.83
  data required time                                                 2.83
  --------------------------------------------------------------------------
  data required time                                                 2.83
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U212/Y (BUFX20)           0.11       1.40 f
  mul_stage_inst/mul_24x24_inst/U506/Y (NOR2XL)           0.26       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_14/CO (ADDFHX1)
                                                          0.31       1.98 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_15/CO (ADDFX2)
                                                          0.32       2.30 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_16/S (ADDFX2)
                                                          0.32       2.62 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_16/S (ADDFX2)
                                                          0.32       2.94 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_24/S (ADDFHX2)
                                                          0.22       3.17 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_32/S (ADDFHX4)
                                                          0.19       3.36 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_32/S (ADDFHX4)
                                                          0.20       3.55 r
  sum_r0_reg_32_/D (DFFTRX1)                              0.00       3.55 r
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_32_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U74/Y (BUFX8)             0.15       1.45 f
  mul_stage_inst/mul_24x24_inst/U494/Y (NOR2XL)           0.27       1.71 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_6/S (ADDFHX1)
                                                          0.37       2.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_6/CO (CMPR32X2)
                                                          0.22       2.30 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_7/S (ADDFX2)
                                                          0.35       2.65 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_7/S (ADDFHX4)
                                                          0.22       2.87 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U1/Y (CLKINVX6)
                                                          0.05       2.92 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U2/Y (INVX6)
                                                          0.04       2.96 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_15/S (ADDFHX2)
                                                          0.20       3.16 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_23/S (ADDFHX4)
                                                          0.24       3.40 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_23/CO (ADDFHX4)
                                                          0.20       3.60 f
  carry_r0_reg_24_/D (DFFTRX2)                            0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_24_/CK (DFFTRX2)                           0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U93/Y (NOR2X2)                              0.10       1.15 r
  U9/Y (BUFX6)                                            0.09       1.24 r
  mul_stage_inst/mul_24x24_inst/U469/Y (INVX4)            0.05       1.29 f
  mul_stage_inst/mul_24x24_inst/U353/Y (BUFX8)            0.13       1.43 f
  mul_stage_inst/mul_24x24_inst/U580/Y (NOR2XL)           0.28       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_8/CO (ADDFX1)
                                                          0.36       2.07 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_9/S (ADDFX1)
                                                          0.33       2.40 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_13/CO (ADDFX2)
                                                          0.23       2.63 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_14/S (ADDFX2)
                                                          0.35       2.98 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_22/S (ADDFHX2)
                                                          0.22       3.21 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_30/S (ADDFHX4)
                                                          0.19       3.39 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_30/CO (ADDFHX4)
                                                          0.20       3.59 r
  carry_r0_reg_31_/D (DFFTRX4)                            0.00       3.59 r
  data arrival time                                                  3.59

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_31_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U912/Y (AOI21XL)                  0.28       2.29 r
  add_stage_inst/add_64/U32/Y (XOR2X2)                    0.31       2.59 r
  add_stage_inst/sub_add_84_b0/U641/Y (NOR2X4)            0.08       2.68 f
  add_stage_inst/sub_add_84_b0/U360/Y (AND4X4)            0.16       2.84 f
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.91 r
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.05       2.96 f
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.12       3.08 r
  add_stage_inst/sub_add_84_b0/U471/Y (XOR2X2)            0.13       3.21 r
  add_stage_inst/U251/Y (CLKINVX1)                        0.09       3.30 f
  add_stage_inst/U250/Y (MXI2XL)                          0.24       3.54 r
  frac_inter_r1_reg_64_/D (DFFHQX8)                       0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_64_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U469/Y (NAND2X1)           0.08       3.13 f
  add_stage_inst/sub_add_84_b0/U474/Y (NOR2X2)            0.11       3.24 r
  add_stage_inst/sub_add_84_b0/U548/Y (XNOR2X2)           0.11       3.34 r
  add_stage_inst/U255/Y (CLKINVX1)                        0.11       3.45 f
  add_stage_inst/U66/Y (MXI2X2)                           0.12       3.57 r
  frac_inter_r1_reg_55_/D (DFFHQX8)                       0.00       3.57 r
  data arrival time                                                  3.57

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_55_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U212/Y (BUFX20)           0.11       1.40 f
  mul_stage_inst/mul_24x24_inst/U506/Y (NOR2XL)           0.26       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_14/CO (ADDFHX1)
                                                          0.31       1.98 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_15/CO (ADDFX2)
                                                          0.32       2.30 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_16/S (ADDFX2)
                                                          0.32       2.62 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_16/S (ADDFX2)
                                                          0.32       2.94 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_24/S (ADDFHX2)
                                                          0.22       3.17 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_32/S (ADDFHX4)
                                                          0.19       3.36 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_32/CO (ADDFHX4)
                                                          0.19       3.55 r
  carry_r0_reg_33_/D (DFFTRX1)                            0.00       3.55 r
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_33_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U862/Y (INVXL)                    0.17       1.64 f
  add_stage_inst/add_64/U696/Y (OAI21X1)                  0.22       1.86 r
  add_stage_inst/add_64/U713/Y (XNOR2X2)                  0.21       2.07 f
  add_stage_inst/sub_add_84_b0/U609/Y (NOR2X2)            0.16       2.23 r
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.13       2.36 f
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.18       2.54 r
  add_stage_inst/sub_add_84_b0/U508/Y (INVX8)             0.08       2.62 f
  add_stage_inst/sub_add_84_b0/U612/Y (NOR2XL)            0.23       2.85 r
  add_stage_inst/sub_add_84_b0/U656/Y (XNOR2XL)           0.30       3.15 r
  add_stage_inst/U213/Y (CLKINVX1)                        0.13       3.28 f
  add_stage_inst/U211/Y (MXI2XL)                          0.26       3.54 r
  frac_inter_r1_reg_9_/D (DFFHQX8)                        0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_9_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U470/Y (NAND2X1)           0.08       3.13 f
  add_stage_inst/sub_add_84_b0/U521/Y (NOR2X2)            0.10       3.23 r
  add_stage_inst/sub_add_84_b0/U554/Y (XNOR2X2)           0.11       3.34 r
  add_stage_inst/U252/Y (CLKINVX1)                        0.11       3.45 f
  add_stage_inst/U87/Y (MXI2X2)                           0.12       3.56 r
  frac_inter_r1_reg_56_/D (DFFHQX8)                       0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_56_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: a[23] (input port clocked by clk)
  Endpoint: sum_r0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  a[23] (in)                                              0.00       0.50 r
  unpackage_a/U42/Y (NOR2X8)                              0.03       0.53 f
  unpackage_a/U30/Y (AND4X4)                              0.16       0.69 f
  unpackage_a/U68/Y (CLKAND2X12)                          0.18       0.87 f
  unpackage_a/U19/Y (BUFX20)                              0.13       1.00 f
  unpackage_a/U56/Y (NOR2X1)                              0.16       1.15 r
  U5/Y (BUFX6)                                            0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U187/Y (INVX6)            0.04       1.31 f
  mul_stage_inst/mul_24x24_inst/U463/Y (BUFX8)            0.12       1.43 f
  mul_stage_inst/mul_24x24_inst/U642/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_8/S (ADDFX1)
                                                          0.34       2.04 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_8/S (ADDFX2)
                                                          0.32       2.37 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_8/S (ADDFHX4)
                                                          0.23       2.60 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_8/S (ADDFX2)
                                                          0.30       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_16/S (ADDFHX4)
                                                          0.19       3.08 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_16/S (ADDFHX2)
                                                          0.25       3.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_16/S (ADDFHX4)
                                                          0.22       3.56 f
  sum_r0_reg_16_/D (DFFTRX1)                              0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_16_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U91/Y (OAI21X1)                       0.13       3.22 f
  spec_handler_inst/U65/Y (NAND2XL)                       0.19       3.41 r
  spec_handler_inst/U156/Y (NAND4X1)                      0.12       3.54 f
  res_spec_r0_reg_31_/D (DFFTRX1)                         0.00       3.54 f
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_31_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U153/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U1/Y (BUFX3)
                                                          0.14       1.80 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_23/S (ADDFHX2)
                                                          0.21       2.00 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_23/CO (ADDFHX2)
                                                          0.24       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_24/S (ADDFX2)
                                                          0.32       2.57 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_24/S (ADDFX2)
                                                          0.32       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_32/S (ADDFHX2)
                                                          0.22       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U1/Y (INVX4)
                                                          0.05       3.17 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U2/Y (INVX4)
                                                          0.03       3.20 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_40/CO (ADDFHX2)
                                                          0.16       3.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_41/S (ADDFHX2)
                                                          0.20       3.55 f
  sum_r0_reg_41_/D (DFFTRX1)                              0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_41_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U212/Y (BUFX20)           0.11       1.40 f
  mul_stage_inst/mul_24x24_inst/U500/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_11/CO (ADDFX1)
                                                          0.32       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_12/CO (ADDFX2)
                                                          0.32       2.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_13/CO (ADDFX2)
                                                          0.31       2.63 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_14/CO (ADDFX2)
                                                          0.32       2.95 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_23/S (ADDFHX4)
                                                          0.19       3.14 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_31/S (ADDFHX4)
                                                          0.17       3.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_31/S (ADDFHX2)
                                                          0.22       3.54 r
  sum_r0_reg_31_/D (DFFTRX1)                              0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_31_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U19/Y (NOR2X2)                              0.10       1.25 r
  U10/Y (BUFX6)                                           0.10       1.35 r
  mul_stage_inst/mul_24x24_inst/U175/Y (INVX6)            0.05       1.40 f
  mul_stage_inst/mul_24x24_inst/U162/Y (BUFX20)           0.10       1.50 f
  mul_stage_inst/mul_24x24_inst/U77/Y (NOR2XL)            0.25       1.75 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U1/Y (BUFX4)
                                                          0.15       1.90 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U6/Y (NAND2XL)
                                                          0.13       2.03 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U7/Y (NAND3X2)
                                                          0.16       2.19 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_14/S (ADDFHX2)
                                                          0.23       2.42 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_18/CO (ADDFHX4)
                                                          0.13       2.56 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_19/S (ADDFX2)
                                                          0.33       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_19/S (ADDFHX4)
                                                          0.24       3.13 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_19/S (ADDFHX4)
                                                          0.22       3.35 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_19/S (ADDFHX4)
                                                          0.19       3.54 r
  sum_r0_reg_19_/D (DFFTRX1)                              0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_19_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U338/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U486/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_3/S (ADDFHX2)
                                                          0.28       1.94 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_3/S (ADDFX2)
                                                          0.31       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_3/S (ADDFHX4)
                                                          0.23       2.48 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_3/S (ADDFX2)
                                                          0.28       2.77 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_3/CO (ADDFX2)
                                                          0.31       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_4/CO (ADDFHX2)
                                                          0.20       3.28 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_5/S (ADDFX2)
                                                          0.31       3.60 f
  sum_r0_reg_5_/D (DFFTRX4)                               0.00       3.60 f
  data arrival time                                                  3.60

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_5_/CK (DFFTRX4)                              0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U212/Y (BUFX20)           0.11       1.40 f
  mul_stage_inst/mul_24x24_inst/U500/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_11/CO (ADDFX1)
                                                          0.32       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_12/CO (ADDFX2)
                                                          0.32       2.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_13/CO (ADDFX2)
                                                          0.31       2.63 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_14/CO (ADDFX2)
                                                          0.32       2.95 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_23/S (ADDFHX4)
                                                          0.19       3.14 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_31/S (ADDFHX4)
                                                          0.17       3.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_31/CO (ADDFHX2)
                                                          0.22       3.54 r
  carry_r0_reg_32_/D (DFFTRX1)                            0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_32_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U32/Y (NOR2X4)                              0.11       1.27 r
  mul_stage_inst/mul_24x24_inst/U183/Y (INVX8)            0.07       1.33 f
  mul_stage_inst/mul_24x24_inst/U228/Y (BUFX20)           0.10       1.43 f
  mul_stage_inst/mul_24x24_inst/U607/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_5/S (ADDFX2)
                                                          0.40       2.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_5/S (ADDFHX2)
                                                          0.26       2.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_9/S (ADDFX2)
                                                          0.23       2.59 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_9/S (ADDFHX4)
                                                          0.23       2.83 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_9/CO (ADDFHX2)
                                                          0.26       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_10/CO (ADDFHX2)
                                                          0.19       3.28 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_11/S (ADDFX2)
                                                          0.32       3.59 f
  sum_r0_reg_11_/D (DFFTRX4)                              0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_11_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U338/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U486/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_3/S (ADDFHX2)
                                                          0.28       1.94 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_3/S (ADDFX2)
                                                          0.31       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_3/S (ADDFHX4)
                                                          0.23       2.48 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_3/S (ADDFX2)
                                                          0.28       2.77 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_3/S (ADDFX2)
                                                          0.32       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_3/S (ADDFHX4)
                                                          0.23       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_3/S (ADDFX2)
                                                          0.28       3.59 f
  sum_r0_reg_3_/D (DFFTRX4)                               0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_3_/CK (DFFTRX4)                              0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U515/Y (BUFX20)
                                                          0.09       2.58 r
  norm_stage_inst/denorm_handler_inst/srl_43/U514/Y (BUFX20)
                                                          0.10       2.68 r
  norm_stage_inst/denorm_handler_inst/srl_43/U789/Y (MXI2X4)
                                                          0.14       2.82 r
  norm_stage_inst/denorm_handler_inst/srl_43/U678/Y (NAND2X6)
                                                          0.05       2.87 f
  norm_stage_inst/denorm_handler_inst/srl_43/U653/Y (CLKAND2X12)
                                                          0.10       2.98 f
  norm_stage_inst/denorm_handler_inst/srl_43/U818/Y (NAND2BX4)
                                                          0.10       3.08 r
  norm_stage_inst/denorm_handler_inst/srl_43/U609/Y (NAND2X6)
                                                          0.05       3.12 f
  norm_stage_inst/denorm_handler_inst/srl_43/U458/Y (AND2X8)
                                                          0.10       3.22 f
  norm_stage_inst/denorm_handler_inst/srl_43/U663/Y (MX2X4)
                                                          0.15       3.37 f
  norm_stage_inst/denorm_handler_inst/U85/Y (MX2X2)       0.13       3.50 f
  frac_inter_norm_r2_reg_4_/D (DFFQX1)                    0.00       3.50 f
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: a[23] (input port clocked by clk)
  Endpoint: sum_r0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  a[23] (in)                                              0.00       0.50 r
  unpackage_a/U42/Y (NOR2X8)                              0.03       0.53 f
  unpackage_a/U30/Y (AND4X4)                              0.16       0.69 f
  unpackage_a/U68/Y (CLKAND2X12)                          0.18       0.87 f
  unpackage_a/U19/Y (BUFX20)                              0.13       1.00 f
  unpackage_a/U56/Y (NOR2X1)                              0.16       1.15 r
  U5/Y (BUFX6)                                            0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U187/Y (INVX6)            0.04       1.31 f
  mul_stage_inst/mul_24x24_inst/U463/Y (BUFX8)            0.12       1.43 f
  mul_stage_inst/mul_24x24_inst/U642/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_8/S (ADDFX1)
                                                          0.34       2.04 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_8/S (ADDFX2)
                                                          0.32       2.37 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_8/S (ADDFHX4)
                                                          0.23       2.60 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_8/S (ADDFX2)
                                                          0.30       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_16/S (ADDFHX4)
                                                          0.19       3.08 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_16/CO (ADDFHX2)
                                                          0.26       3.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_17/S (ADDFHX2)
                                                          0.21       3.55 f
  sum_r0_reg_17_/D (DFFTRX1)                              0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_17_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U50/Y (NAND3X1)                       0.11       2.86 f
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       2.98 f
  spec_handler_inst/U91/Y (OAI21X1)                       0.18       3.16 r
  spec_handler_inst/U72/Y (NAND2BX4)                      0.14       3.30 r
  spec_handler_inst/U14/Y (CLKINVX8)                      0.10       3.41 f
  spec_handler_inst/U59/Y (NAND4X1)                       0.14       3.55 r
  res_spec_r0_reg_28_/D (DFFTRX2)                         0.00       3.55 r
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_28_/CK (DFFTRX2)                        0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U74/Y (BUFX8)             0.15       1.45 f
  mul_stage_inst/mul_24x24_inst/U75/Y (NOR2X1)            0.17       1.62 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_8/CO (CMPR32X2)
                                                          0.30       1.92 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_9/S (CMPR32X2)
                                                          0.35       2.26 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_9/CO (ADDFHX4)
                                                          0.23       2.49 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_10/S (ADDFX2)
                                                          0.31       2.80 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_18/S (ADDFX2)
                                                          0.33       3.13 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_26/S (ADDFHX2)
                                                          0.21       3.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_26/CO (ADDFHX2)
                                                          0.24       3.57 r
  carry_r0_reg_27_/D (DFFTRX4)                            0.00       3.57 r
  data arrival time                                                  3.57

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_27_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U33/Y (NOR2X4)                              0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U43/Y (INVX6)             0.06       1.33 f
  mul_stage_inst/mul_24x24_inst/U462/Y (BUFX12)           0.13       1.45 f
  mul_stage_inst/mul_24x24_inst/U653/Y (NOR2XL)           0.25       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_16/S (ADDFHX1)
                                                          0.33       2.03 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_16/CO (ADDFX2)
                                                          0.32       2.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_17/CO (ADDFHX2)
                                                          0.19       2.53 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_18/S (ADDFX2)
                                                          0.33       2.86 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_26/S (ADDFHX4)
                                                          0.19       3.05 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_26/CO (ADDFHX2)
                                                          0.30       3.35 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_27/S (ADDFHX4)
                                                          0.20       3.55 f
  sum_r0_reg_27_/D (DFFTRX1)                              0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_27_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: a[23] (input port clocked by clk)
  Endpoint: sum_r0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  a[23] (in)                                              0.00       0.50 r
  unpackage_a/U42/Y (NOR2X8)                              0.03       0.53 f
  unpackage_a/U30/Y (AND4X4)                              0.16       0.69 f
  unpackage_a/U68/Y (CLKAND2X12)                          0.18       0.87 f
  unpackage_a/U19/Y (BUFX20)                              0.13       1.00 f
  unpackage_a/U56/Y (NOR2X1)                              0.16       1.15 r
  U5/Y (BUFX6)                                            0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U187/Y (INVX6)            0.04       1.31 f
  mul_stage_inst/mul_24x24_inst/U463/Y (BUFX8)            0.12       1.43 f
  mul_stage_inst/mul_24x24_inst/U642/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_8/CO (ADDFX1)
                                                          0.32       2.02 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_9/CO (ADDFX2)
                                                          0.35       2.37 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_10/S (ADDFHX2)
                                                          0.22       2.59 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_10/S (ADDFHX1)
                                                          0.28       2.87 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_18/S (ADDFHX2)
                                                          0.24       3.11 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_18/S (ADDFHX4)
                                                          0.24       3.34 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_18/S (ADDFHX4)
                                                          0.19       3.54 r
  sum_r0_reg_18_/D (DFFTRX1)                              0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_18_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U153/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U1/Y (BUFX3)
                                                          0.14       1.80 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_23/S (ADDFHX2)
                                                          0.21       2.00 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_23/CO (ADDFHX2)
                                                          0.24       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_24/S (ADDFX2)
                                                          0.32       2.57 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_24/S (ADDFX2)
                                                          0.32       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_32/S (ADDFHX2)
                                                          0.22       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U1/Y (INVX4)
                                                          0.05       3.17 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U2/Y (INVX4)
                                                          0.03       3.20 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_40/CO (ADDFHX2)
                                                          0.16       3.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_41/CO (ADDFHX2)
                                                          0.19       3.55 f
  carry_r0_reg_42_/D (DFFTRX1)                            0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_42_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U740/Y (BUFX20)
                                                          0.11       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U793/Y (MXI2X4)
                                                          0.10       2.80 f
  norm_stage_inst/denorm_handler_inst/srl_43/U638/Y (NAND2X2)
                                                          0.09       2.89 r
  norm_stage_inst/denorm_handler_inst/srl_43/U489/Y (CLKAND2X12)
                                                          0.13       3.03 r
  norm_stage_inst/denorm_handler_inst/srl_43/U479/Y (MXI2X4)
                                                          0.07       3.10 f
  norm_stage_inst/denorm_handler_inst/srl_43/U501/Y (NOR2X6)
                                                          0.09       3.20 r
  norm_stage_inst/denorm_handler_inst/srl_43/U476/Y (MX2X6)
                                                          0.14       3.33 r
  norm_stage_inst/denorm_handler_inst/U289/Y (MX2XL)      0.21       3.54 r
  frac_inter_norm_r2_reg_14_/D (DFFHQX2)                  0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_14_/CK (DFFHQX2)                 0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U338/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U486/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_3/S (ADDFHX2)
                                                          0.28       1.94 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_3/S (ADDFX2)
                                                          0.31       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_3/S (ADDFHX4)
                                                          0.23       2.48 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_3/S (ADDFX2)
                                                          0.28       2.77 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_3/S (ADDFX2)
                                                          0.32       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_3/CO (ADDFHX4)
                                                          0.22       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_4/CO (ADDFX2)
                                                          0.28       3.59 f
  carry_r0_reg_5_/D (DFFTRX4)                             0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_5_/CK (DFFTRX4)                            0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U749/Y (NAND2X2)       0.11       3.33 r
  mul_stage_inst/align_shf_74_inst/U194/Y (NAND3X6)       0.12       3.45 f
  mul_stage_inst/align_shf_74_inst/U413/Y (OAI2BB1X2)     0.14       3.59 f
  c_frac_align_h_r0_reg_16_/D (DFFTRX4)                   0.00       3.59 f
  data arrival time                                                  3.59

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_16_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U338/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U486/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_3/S (ADDFHX2)
                                                          0.28       1.94 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_3/S (ADDFX2)
                                                          0.31       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_3/CO (ADDFHX4)
                                                          0.22       2.48 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_4/S (ADDFX2)
                                                          0.33       2.81 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_4/S (ADDFHX4)
                                                          0.22       3.03 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_4/CO (ADDFHX2)
                                                          0.23       3.26 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_5/CO (ADDFX2)
                                                          0.31       3.57 r
  carry_r0_reg_6_/D (DFFTRX4)                             0.00       3.57 r
  data arrival time                                                  3.57

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_6_/CK (DFFTRX4)                            0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U338/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U486/Y (NOR2XL)           0.27       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_3/S (ADDFHX2)
                                                          0.28       1.94 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_3/S (ADDFX2)
                                                          0.31       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_3/S (ADDFHX4)
                                                          0.23       2.48 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_3/S (ADDFX2)
                                                          0.28       2.77 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_3/S (ADDFX2)
                                                          0.32       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_3/S (ADDFHX4)
                                                          0.21       3.30 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_3/CO (ADDFX2)
                                                          0.27       3.57 r
  carry_r0_reg_4_/D (DFFTRX4)                             0.00       3.57 r
  data arrival time                                                  3.57

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_4_/CK (DFFTRX4)                            0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: a[23] (input port clocked by clk)
  Endpoint: carry_r0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  a[23] (in)                                              0.00       0.50 r
  unpackage_a/U42/Y (NOR2X8)                              0.03       0.53 f
  unpackage_a/U30/Y (AND4X4)                              0.16       0.69 f
  unpackage_a/U68/Y (CLKAND2X12)                          0.18       0.87 f
  unpackage_a/U19/Y (BUFX20)                              0.13       1.00 f
  unpackage_a/U56/Y (NOR2X1)                              0.16       1.15 r
  U5/Y (BUFX6)                                            0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U187/Y (INVX6)            0.04       1.31 f
  mul_stage_inst/mul_24x24_inst/U463/Y (BUFX8)            0.12       1.43 f
  mul_stage_inst/mul_24x24_inst/U642/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_8/CO (ADDFX1)
                                                          0.32       2.02 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_9/CO (ADDFX2)
                                                          0.35       2.37 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_10/S (ADDFHX2)
                                                          0.22       2.59 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_10/S (ADDFHX1)
                                                          0.28       2.87 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_18/S (ADDFHX2)
                                                          0.24       3.11 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_18/S (ADDFHX4)
                                                          0.24       3.34 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_18/CO (ADDFHX4)
                                                          0.20       3.55 f
  carry_r0_reg_19_/D (DFFTRX1)                            0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_19_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U912/Y (AOI21XL)                  0.28       2.29 r
  add_stage_inst/add_64/U32/Y (XOR2X2)                    0.31       2.59 r
  add_stage_inst/sub_add_84_b0/U641/Y (NOR2X4)            0.08       2.68 f
  add_stage_inst/sub_add_84_b0/U360/Y (AND4X4)            0.16       2.84 f
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.91 r
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.05       2.96 f
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.10       3.06 f
  add_stage_inst/sub_add_84_b0/U354/Y (NAND2X1)           0.14       3.20 r
  add_stage_inst/sub_add_84_b0/U476/Y (NOR2X4)            0.06       3.26 f
  add_stage_inst/sub_add_84_b0/U475/Y (XNOR2X4)           0.07       3.33 r
  add_stage_inst/U249/Y (CLKINVX1)                        0.10       3.43 f
  add_stage_inst/U100/Y (MXI2X2)                          0.11       3.55 r
  frac_inter_r1_reg_51_/D (DFFHQX8)                       0.00       3.55 r
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_51_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U56/Y (INVX8)       0.04       2.30 f
  norm_stage_inst/denorm_handler_inst/U54/Y (NAND2X8)     0.05       2.34 r
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.04       2.39 f
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.05       2.44 r
  norm_stage_inst/denorm_handler_inst/U20/Y (INVX6)       0.05       2.49 f
  norm_stage_inst/denorm_handler_inst/U131/Y (NAND2BX4)
                                                          0.10       2.59 f
  norm_stage_inst/denorm_handler_inst/srl_43/U529/Y (BUFX20)
                                                          0.10       2.69 f
  norm_stage_inst/denorm_handler_inst/srl_43/U528/Y (CLKBUFX20)
                                                          0.13       2.82 f
  norm_stage_inst/denorm_handler_inst/srl_43/U477/Y (CLKINVX6)
                                                          0.08       2.89 r
  norm_stage_inst/denorm_handler_inst/srl_43/U390/Y (CLKINVX8)
                                                          0.06       2.95 f
  norm_stage_inst/denorm_handler_inst/srl_43/U897/Y (NAND2BX4)
                                                          0.12       3.07 f
  norm_stage_inst/denorm_handler_inst/srl_43/U823/Y (NOR2X4)
                                                          0.10       3.17 r
  norm_stage_inst/denorm_handler_inst/srl_43/U637/Y (MX2X4)
                                                          0.15       3.31 r
  norm_stage_inst/denorm_handler_inst/U293/Y (MX2XL)      0.22       3.54 r
  frac_inter_norm_r2_reg_21_/D (DFFHQX8)                  0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_21_/CK (DFFHQX8)                 0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.65


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U32/Y (NOR2X4)                              0.11       1.27 r
  mul_stage_inst/mul_24x24_inst/U183/Y (INVX8)            0.07       1.33 f
  mul_stage_inst/mul_24x24_inst/U228/Y (BUFX20)           0.10       1.43 f
  mul_stage_inst/mul_24x24_inst/U607/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_5/S (ADDFX2)
                                                          0.40       2.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_5/S (ADDFHX2)
                                                          0.26       2.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_9/S (ADDFX2)
                                                          0.23       2.59 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_9/S (ADDFHX4)
                                                          0.22       2.81 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_9/CO (ADDFHX2)
                                                          0.26       3.07 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_10/CO (ADDFHX2)
                                                          0.18       3.26 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_11/CO (ADDFX2)
                                                          0.31       3.56 r
  carry_r0_reg_12_/D (DFFTRX4)                            0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_12_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U20/Y (NOR2X2)                              0.16       1.31 r
  mul_stage_inst/mul_24x24_inst/U14/Y (INVX4)             0.09       1.40 f
  mul_stage_inst/mul_24x24_inst/U699/Y (BUFX4)            0.19       1.59 f
  mul_stage_inst/mul_24x24_inst/U452/Y (NOR2XL)           0.29       1.89 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_7/S (CMPR32X2)
                                                          0.40       2.28 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_7/CO (ADDFX2)
                                                          0.31       2.60 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_8/S (ADDFHX2)
                                                          0.22       2.81 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_8/S (ADDFHX2)
                                                          0.25       3.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_8/S (ADDFHX2)
                                                          0.26       3.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_8/S (ADDFHX4)
                                                          0.22       3.54 f
  sum_r0_reg_8_/D (DFFTRX1)                               0.00       3.54 f
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_8_/CK (DFFTRX1)                              0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U19/Y (NOR2X2)                              0.10       1.25 r
  U10/Y (BUFX6)                                           0.10       1.35 r
  mul_stage_inst/mul_24x24_inst/U175/Y (INVX6)            0.05       1.40 f
  mul_stage_inst/mul_24x24_inst/U162/Y (BUFX20)           0.10       1.50 f
  mul_stage_inst/mul_24x24_inst/U77/Y (NOR2XL)            0.25       1.75 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U1/Y (BUFX4)
                                                          0.15       1.90 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U2/Y (CLKXOR2X4)
                                                          0.17       2.06 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U3/Y (XOR2X4)
                                                          0.10       2.16 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_13/S (ADDFX2)
                                                          0.25       2.41 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_17/S (ADDFHX4)
                                                          0.19       2.60 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_17/S (ADDFHX2)
                                                          0.25       2.86 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_17/S (ADDFHX4)
                                                          0.24       3.09 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_17/S (ADDFHX4)
                                                          0.21       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_17/CO (ADDFHX2)
                                                          0.23       3.54 f
  carry_r0_reg_18_/D (DFFTRX1)                            0.00       3.54 f
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_18_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U332/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U149/Y (NOR2XL)           0.25       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U5/Y (BUFX4)
                                                          0.15       1.82 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U9/Y (XOR3X1)
                                                          0.28       2.09 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_14/CO (ADDFHX2)
                                                          0.28       2.38 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_15/CO (ADDFHX2)
                                                          0.19       2.56 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_16/CO (ADDFX2)
                                                          0.33       2.89 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_17/S (ADDFHX4)
                                                          0.24       3.13 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_25/S (ADDFHX4)
                                                          0.17       3.30 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_25/S (ADDFHX2)
                                                          0.22       3.52 r
  sum_r0_reg_25_/D (DFFTRX1)                              0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_25_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U515/Y (NOR2XL)           0.27       1.69 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_3/S (ADDFX2)
                                                          0.33       2.02 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_3/CO (ADDFX2)
                                                          0.28       2.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_4/S (ADDFX2)
                                                          0.32       2.63 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_4/S (ADDFX2)
                                                          0.32       2.95 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_12/S (ADDFHX2)
                                                          0.22       3.18 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_20/S (ADDFHX4)
                                                          0.19       3.37 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_20/CO (ADDFHX4)
                                                          0.20       3.56 r
  carry_r0_reg_21_/D (DFFTRX4)                            0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_21_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U220/Y (NOR2X1)           0.16       1.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_21/S (ADDFX2)
                                                          0.36       1.94 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_21/S (ADDFX2)
                                                          0.29       2.23 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_21/S (ADDFX2)
                                                          0.32       2.55 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_21/S (ADDFHX4)
                                                          0.23       2.78 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_29/S (ADDFX2)
                                                          0.33       3.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_37/S (ADDFHX4)
                                                          0.19       3.29 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_37/S (ADDFHX2)
                                                          0.22       3.52 r
  sum_r0_reg_37_/D (DFFTRX1)                              0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_37_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U220/Y (NOR2X1)           0.16       1.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_21/S (ADDFX2)
                                                          0.36       1.94 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_21/S (ADDFX2)
                                                          0.29       2.23 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_21/S (ADDFX2)
                                                          0.32       2.55 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_21/S (ADDFHX4)
                                                          0.23       2.78 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_29/S (ADDFX2)
                                                          0.33       3.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_37/S (ADDFHX4)
                                                          0.19       3.29 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_37/CO (ADDFHX2)
                                                          0.22       3.52 r
  carry_r0_reg_38_/D (DFFTRX1)                            0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_38_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U106/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U479/Y (NOR2XL)           0.26       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_24/S (CMPR32X2)
                                                          0.31       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_24/CO (ADDFX2)
                                                          0.34       2.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_25/CO (ADDFHX4)
                                                          0.17       2.50 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_26/CO (ADDFX2)
                                                          0.32       2.82 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_27/S (ADDFHX4)
                                                          0.23       3.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_35/S (ADDFHX2)
                                                          0.25       3.31 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_35/S (ADDFHX4)
                                                          0.22       3.53 f
  sum_r0_reg_35_/D (DFFTRX1)                              0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_35_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U493/Y (NOR2XL)           0.32       1.74 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_6/S (ADDFHX1)
                                                          0.33       2.07 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_6/S (CMPR32X2)
                                                          0.24       2.31 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_6/S (ADDFX2)
                                                          0.29       2.60 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_6/S (ADDFX2)
                                                          0.30       2.90 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_14/S (ADDFHX2)
                                                          0.27       3.17 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_22/S (ADDFHX4)
                                                          0.19       3.35 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_22/S (ADDFHX4)
                                                          0.20       3.56 r
  sum_r0_reg_22_/D (DFFTRX4)                              0.00       3.56 r
  data arrival time                                                  3.56

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_22_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U89/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U466/Y (INVX4)            0.09       1.30 f
  mul_stage_inst/mul_24x24_inst/U74/Y (BUFX8)             0.15       1.45 f
  mul_stage_inst/mul_24x24_inst/U494/Y (NOR2XL)           0.27       1.71 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_6/S (ADDFHX1)
                                                          0.37       2.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_6/CO (CMPR32X2)
                                                          0.22       2.30 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_7/S (ADDFX2)
                                                          0.35       2.65 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_7/S (ADDFHX4)
                                                          0.22       2.87 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U1/Y (CLKINVX6)
                                                          0.05       2.92 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U2/Y (INVX6)
                                                          0.04       2.96 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_15/S (ADDFHX2)
                                                          0.20       3.16 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_23/CO (ADDFHX4)
                                                          0.24       3.40 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_24/CO (ADDFHX4)
                                                          0.15       3.55 r
  carry_r0_reg_25_/D (DFFTRX4)                            0.00       3.55 r
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_25_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U803/Y (AO21XL)                   0.23       2.32 r
  add_stage_inst/add_64/U675/Y (XNOR2X2)                  0.21       2.52 f
  add_stage_inst/sub_add_84_b0/U398/Y (NOR2X4)            0.13       2.65 r
  add_stage_inst/sub_add_84_b0/U659/Y (NAND2X2)           0.06       2.71 f
  add_stage_inst/sub_add_84_b0/U591/Y (CLKINVX1)          0.12       2.82 r
  add_stage_inst/sub_add_84_b0/U626/Y (INVX1)             0.09       2.91 f
  add_stage_inst/sub_add_84_b0/U625/Y (NOR2X2)            0.16       3.07 r
  add_stage_inst/sub_add_84_b0/U665/Y (NAND2X1)           0.11       3.18 f
  add_stage_inst/sub_add_84_b0/U425/Y (NOR2X2)            0.12       3.30 r
  add_stage_inst/sub_add_84_b0/U424/Y (XNOR2X4)           0.11       3.41 f
  add_stage_inst/U96/Y (INVX4)                            0.06       3.47 r
  add_stage_inst/U65/Y (MXI2X4)                           0.05       3.53 f
  frac_inter_r1_reg_45_/D (DFFHQX8)                       0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_45_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U493/Y (NOR2XL)           0.32       1.74 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_6/S (ADDFHX1)
                                                          0.33       2.07 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_6/S (CMPR32X2)
                                                          0.24       2.31 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_6/S (ADDFX2)
                                                          0.29       2.60 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_6/S (ADDFX2)
                                                          0.30       2.90 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_14/S (ADDFHX2)
                                                          0.27       3.17 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_22/S (ADDFHX4)
                                                          0.19       3.35 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_22/CO (ADDFHX4)
                                                          0.20       3.55 r
  carry_r0_reg_23_/D (DFFTRX4)                            0.00       3.55 r
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_23_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U106/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U479/Y (NOR2XL)           0.26       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_24/S (CMPR32X2)
                                                          0.31       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_24/CO (ADDFX2)
                                                          0.34       2.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_25/CO (ADDFHX4)
                                                          0.17       2.50 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_26/CO (ADDFX2)
                                                          0.32       2.82 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_27/S (ADDFHX4)
                                                          0.23       3.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_35/S (ADDFHX2)
                                                          0.25       3.31 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_35/CO (ADDFHX4)
                                                          0.20       3.51 r
  carry_r0_reg_36_/D (DFFTRX1)                            0.00       3.51 r
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_36_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U56/Y (INVX8)       0.04       2.30 f
  norm_stage_inst/denorm_handler_inst/U54/Y (NAND2X8)     0.05       2.34 r
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.04       2.39 f
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.05       2.44 r
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.05       2.49 f
  norm_stage_inst/denorm_handler_inst/srl_43/U515/Y (BUFX20)
                                                          0.09       2.59 f
  norm_stage_inst/denorm_handler_inst/srl_43/U514/Y (BUFX20)
                                                          0.10       2.68 f
  norm_stage_inst/denorm_handler_inst/srl_43/U382/Y (INVX16)
                                                          0.04       2.72 r
  norm_stage_inst/denorm_handler_inst/srl_43/U581/Y (MXI2X4)
                                                          0.11       2.84 r
  norm_stage_inst/denorm_handler_inst/srl_43/U536/Y (MXI2X4)
                                                          0.10       2.94 f
  norm_stage_inst/denorm_handler_inst/srl_43/U537/Y (MXI2X4)
                                                          0.13       3.07 r
  norm_stage_inst/denorm_handler_inst/srl_43/U427/Y (NAND2X4)
                                                          0.06       3.13 f
  norm_stage_inst/denorm_handler_inst/srl_43/U494/Y (AND2X8)
                                                          0.09       3.23 f
  norm_stage_inst/denorm_handler_inst/srl_43/U502/Y (MX2X2)
                                                          0.16       3.39 f
  norm_stage_inst/denorm_handler_inst/U35/Y (MX2X2)       0.14       3.53 f
  frac_inter_norm_r2_reg_3_/D (DFFHQX8)                   0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_3_/CK (DFFHQX8)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U912/Y (AOI21XL)                  0.28       2.29 r
  add_stage_inst/add_64/U32/Y (XOR2X2)                    0.31       2.59 r
  add_stage_inst/sub_add_84_b0/U641/Y (NOR2X4)            0.08       2.68 f
  add_stage_inst/sub_add_84_b0/U360/Y (AND4X4)            0.16       2.84 f
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.91 r
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.05       2.96 f
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.12       3.08 r
  add_stage_inst/sub_add_84_b0/U478/Y (CLKINVX6)          0.10       3.19 f
  add_stage_inst/sub_add_84_b0/U401/Y (CLKAND2X4)         0.12       3.31 f
  add_stage_inst/sub_add_84_b0/U467/Y (XNOR2X4)           0.08       3.38 r
  add_stage_inst/U58/Y (INVX4)                            0.04       3.43 f
  add_stage_inst/U94/Y (MXI2X2)                           0.10       3.52 r
  frac_inter_r1_reg_67_/D (DFFHQX8)                       0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_67_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U421/Y (CLKAND2X2)         0.17       2.98 r
  add_stage_inst/sub_add_84_b0/U498/Y (NAND2X1)           0.09       3.07 f
  add_stage_inst/sub_add_84_b0/U534/Y (NOR2X2)            0.11       3.18 r
  add_stage_inst/sub_add_84_b0/U479/Y (XNOR2X2)           0.11       3.29 r
  add_stage_inst/U219/Y (CLKINVX1)                        0.12       3.40 f
  add_stage_inst/U97/Y (MXI2X2)                           0.12       3.52 r
  frac_inter_r1_reg_43_/D (DFFHQX8)                       0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_43_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: a[23] (input port clocked by clk)
  Endpoint: carry_r0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  a[23] (in)                                              0.00       0.50 r
  unpackage_a/U42/Y (NOR2X8)                              0.03       0.53 f
  unpackage_a/U30/Y (AND4X4)                              0.16       0.69 f
  unpackage_a/U68/Y (CLKAND2X12)                          0.18       0.87 f
  unpackage_a/U19/Y (BUFX20)                              0.13       1.00 f
  unpackage_a/U55/Y (NOR2X1)                              0.16       1.15 r
  U8/Y (BUFX6)                                            0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U210/Y (INVX6)            0.05       1.31 f
  mul_stage_inst/mul_24x24_inst/U209/Y (BUFX20)           0.10       1.41 f
  mul_stage_inst/mul_24x24_inst/U488/Y (NOR2XL)           0.26       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst0/U0_2/CO (ADDFX1)
                                                          0.36       2.04 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst1/U0_3/S (ADDFX2)
                                                          0.35       2.39 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_7/S (ADDFHX4)
                                                          0.19       2.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_7/S (ADDFX2)
                                                          0.30       2.87 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_15/S (ADDFHX4)
                                                          0.20       3.07 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_15/S (ADDFHX4)
                                                          0.22       3.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_15/CO (ADDFHX2)
                                                          0.23       3.52 f
  carry_r0_reg_16_/D (DFFTRX1)                            0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_16_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U912/Y (AOI21XL)                  0.28       2.29 r
  add_stage_inst/add_64/U32/Y (XOR2X2)                    0.31       2.59 r
  add_stage_inst/sub_add_84_b0/U641/Y (NOR2X4)            0.08       2.68 f
  add_stage_inst/sub_add_84_b0/U360/Y (AND4X4)            0.16       2.84 f
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.91 r
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.05       2.96 f
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.12       3.08 r
  add_stage_inst/sub_add_84_b0/U478/Y (CLKINVX6)          0.10       3.19 f
  add_stage_inst/sub_add_84_b0/U402/Y (CLKAND2X4)         0.12       3.31 f
  add_stage_inst/sub_add_84_b0/U456/Y (XNOR2X4)           0.08       3.38 r
  add_stage_inst/U56/Y (INVX4)                            0.04       3.43 f
  add_stage_inst/U55/Y (MXI2X2)                           0.10       3.52 r
  frac_inter_r1_reg_65_/D (DFFHQX8)                       0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_65_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U86/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_1_/D0 (MDFFHQX2)                                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_1_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U99/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_22_/D0 (MDFFHQX2)                               0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_22_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U97/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_17_/D0 (MDFFHQX2)                               0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_17_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U32/Y (NOR2X4)                              0.11       1.27 r
  mul_stage_inst/mul_24x24_inst/U183/Y (INVX8)            0.07       1.33 f
  mul_stage_inst/mul_24x24_inst/U228/Y (BUFX20)           0.10       1.43 f
  mul_stage_inst/mul_24x24_inst/U632/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_3/CO (ADDFX1)
                                                          0.32       2.02 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_4/S (ADDFX2)
                                                          0.35       2.37 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_8/S (ADDFHX4)
                                                          0.19       2.56 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_8/S (ADDFHX2)
                                                          0.24       2.80 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_8/CO (ADDFHX2)
                                                          0.30       3.10 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_9/S (ADDFHX4)
                                                          0.21       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_9/S (ADDFHX2)
                                                          0.23       3.54 r
  sum_r0_reg_9_/D (DFFTRX4)                               0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_9_/CK (DFFTRX4)                              0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U88/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_5_/D0 (MDFFHQX2)                                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_5_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U91/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_11_/D0 (MDFFHQX2)                               0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_11_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U93/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_12_/D0 (MDFFHQX2)                               0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_12_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U94/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_13_/D0 (MDFFHQX2)                               0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_13_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U95/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_15_/D0 (MDFFHQX2)                               0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_15_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U87/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_2_/D0 (MDFFHQX2)                                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_2_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U89/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_6_/D0 (MDFFHQX2)                                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_6_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U90/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_8_/D0 (MDFFHQX2)                                0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_8_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U43/Y (NAND2X4)                        0.23       3.13 r
  round_stage_inst/U59/Y (INVX8)                          0.13       3.26 f
  round_stage_inst/U98/Y (OAI2BB2XL)                      0.20       3.46 f
  res_reg_18_/D0 (MDFFHQX2)                               0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_18_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U19/Y (NOR2X2)                              0.10       1.25 r
  U10/Y (BUFX6)                                           0.10       1.35 r
  mul_stage_inst/mul_24x24_inst/U175/Y (INVX6)            0.05       1.40 f
  mul_stage_inst/mul_24x24_inst/U162/Y (BUFX20)           0.10       1.50 f
  mul_stage_inst/mul_24x24_inst/U77/Y (NOR2XL)            0.25       1.75 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U1/Y (BUFX4)
                                                          0.15       1.90 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U6/Y (NAND2XL)
                                                          0.13       2.03 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U7/Y (NAND3X2)
                                                          0.16       2.19 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_14/S (ADDFHX2)
                                                          0.23       2.42 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_18/CO (ADDFHX4)
                                                          0.13       2.56 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_19/S (ADDFX2)
                                                          0.33       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_19/S (ADDFHX4)
                                                          0.24       3.13 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_19/S (ADDFHX4)
                                                          0.22       3.35 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_19/CO (ADDFHX4)
                                                          0.20       3.55 f
  carry_r0_reg_20_/D (DFFTRX2)                            0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_20_/CK (DFFTRX2)                           0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: a[23] (input port clocked by clk)
  Endpoint: carry_r0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  a[23] (in)                                              0.00       0.50 r
  unpackage_a/U42/Y (NOR2X8)                              0.03       0.53 f
  unpackage_a/U30/Y (AND4X4)                              0.16       0.69 f
  unpackage_a/U68/Y (CLKAND2X12)                          0.18       0.87 f
  unpackage_a/U19/Y (BUFX20)                              0.13       1.00 f
  unpackage_a/U56/Y (NOR2X1)                              0.16       1.15 r
  U5/Y (BUFX6)                                            0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U187/Y (INVX6)            0.04       1.31 f
  mul_stage_inst/mul_24x24_inst/U463/Y (BUFX8)            0.12       1.43 f
  mul_stage_inst/mul_24x24_inst/U642/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_8/S (ADDFX1)
                                                          0.34       2.04 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_8/S (ADDFX2)
                                                          0.32       2.37 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_8/S (ADDFHX4)
                                                          0.23       2.60 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_8/S (ADDFX2)
                                                          0.30       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_16/S (ADDFHX4)
                                                          0.19       3.08 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_16/S (ADDFHX2)
                                                          0.25       3.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_16/CO (ADDFHX4)
                                                          0.21       3.54 r
  carry_r0_reg_17_/D (DFFTRX4)                            0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_17_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.07       2.95 r
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.10       3.05 f
  add_stage_inst/sub_add_84_b0/U524/Y (NOR2X1)            0.17       3.22 r
  add_stage_inst/sub_add_84_b0/U531/Y (XNOR2X2)           0.15       3.37 f
  add_stage_inst/U162/Y (CLKMX2X2)                        0.15       3.52 f
  frac_inter_r1_reg_73_/D (DFFHQX8)                       0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_73_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U106/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U663/Y (NOR2XL)           0.26       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_22/S (ADDFX2)
                                                          0.31       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_22/CO (ADDFX2)
                                                          0.28       2.27 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_23/CO (ADDFX2)
                                                          0.31       2.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_24/CO (ADDFX2)
                                                          0.33       2.92 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_25/S (ADDFHX4)
                                                          0.23       3.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_33/CO (ADDFHX2)
                                                          0.17       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_34/S (ADDFHX2)
                                                          0.20       3.51 f
  sum_r0_reg_34_/D (DFFTRX1)                              0.00       3.51 f
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_34_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.16       3.21 r
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.12       3.32 r
  mul_stage_inst/exp_handler_inst/U119/Y (MXI2X1)         0.15       3.47 r
  exp_tmp_r0_reg_4_/D (DFFTRX1)                           0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_4_/CK (DFFTRX1)                          0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U153/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U1/Y (BUFX3)
                                                          0.14       1.80 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_23/S (ADDFHX2)
                                                          0.21       2.00 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_23/CO (ADDFHX2)
                                                          0.24       2.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_24/S (ADDFX2)
                                                          0.32       2.57 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_24/S (ADDFX2)
                                                          0.32       2.89 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_32/S (ADDFHX2)
                                                          0.22       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U1/Y (INVX4)
                                                          0.05       3.17 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U2/Y (INVX4)
                                                          0.03       3.20 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_40/S (ADDFHX2)
                                                          0.18       3.37 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_40/CO (ADDFHX2)
                                                          0.12       3.50 r
  carry_r0_reg_41_/D (DFFTRX1)                            0.00       3.50 r
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_41_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.16       3.21 r
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.12       3.32 r
  mul_stage_inst/exp_handler_inst/U114/Y (MXI2X1)         0.15       3.47 r
  exp_tmp_r0_reg_2_/D (DFFTRX1)                           0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_2_/CK (DFFTRX1)                          0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.16       3.21 r
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.12       3.32 r
  mul_stage_inst/exp_handler_inst/U116/Y (MXI2X1)         0.15       3.47 r
  exp_tmp_r0_reg_1_/D (DFFTRX1)                           0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_1_/CK (DFFTRX1)                          0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U106/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U479/Y (NOR2XL)           0.26       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_24/S (CMPR32X2)
                                                          0.31       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_24/CO (ADDFX2)
                                                          0.34       2.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_25/CO (ADDFHX4)
                                                          0.17       2.50 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_26/CO (ADDFX2)
                                                          0.32       2.82 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_27/S (ADDFHX4)
                                                          0.23       3.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_35/CO (ADDFHX2)
                                                          0.26       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_36/S (ADDFHX2)
                                                          0.20       3.51 f
  sum_r0_reg_36_/D (DFFTRX1)                              0.00       3.51 f
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_36_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U699/Y (INVX2)                    0.27       1.90 r
  add_stage_inst/add_64/U658/Y (XOR2X2)                   0.20       2.10 f
  add_stage_inst/U43/Y (BUFX8)                            0.11       2.21 f
  add_stage_inst/sub_add_84_b0/U602/Y (NOR2X2)            0.21       2.42 r
  add_stage_inst/sub_add_84_b0/U359/Y (AND4X4)            0.18       2.60 r
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.06       2.66 f
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.73 r
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.11       2.85 r
  add_stage_inst/sub_add_84_b0/U510/Y (NAND2X4)           0.06       2.91 f
  add_stage_inst/sub_add_84_b0/U571/Y (NOR2XL)            0.27       3.17 r
  add_stage_inst/sub_add_84_b0/U570/Y (XNOR2X2)           0.20       3.37 r
  add_stage_inst/U122/Y (INVX4)                           0.05       3.42 f
  add_stage_inst/U121/Y (MXI2X2)                          0.10       3.52 r
  frac_inter_r1_reg_19_/D (DFFHQX8)                       0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_19_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U658/Y (BUFX20)
                                                          0.10       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U917/Y (MXI2X4)
                                                          0.11       2.82 f
  norm_stage_inst/denorm_handler_inst/srl_43/U871/Y (MXI2X4)
                                                          0.12       2.94 r
  norm_stage_inst/denorm_handler_inst/srl_43/U457/Y (NAND2X2)
                                                          0.08       3.02 f
  norm_stage_inst/denorm_handler_inst/srl_43/U590/Y (AND2X8)
                                                          0.12       3.14 f
  norm_stage_inst/denorm_handler_inst/srl_43/U483/Y (NOR2X4)
                                                          0.09       3.22 r
  norm_stage_inst/denorm_handler_inst/srl_43/U393/Y (MX2X6)
                                                          0.15       3.37 r
  norm_stage_inst/denorm_handler_inst/U7/Y (MX2X1)        0.15       3.52 r
  frac_inter_norm_r2_reg_16_/D (DFFHQX2)                  0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_16_/CK (DFFHQX2)                 0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U912/Y (AOI21XL)                  0.28       2.29 r
  add_stage_inst/add_64/U32/Y (XOR2X2)                    0.31       2.59 r
  add_stage_inst/sub_add_84_b0/U641/Y (NOR2X4)            0.08       2.68 f
  add_stage_inst/sub_add_84_b0/U360/Y (AND4X4)            0.16       2.84 f
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.91 r
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.05       2.96 f
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.12       3.08 r
  add_stage_inst/sub_add_84_b0/U478/Y (CLKINVX6)          0.10       3.19 f
  add_stage_inst/sub_add_84_b0/U477/Y (AND2X4)            0.11       3.29 f
  add_stage_inst/sub_add_84_b0/U533/Y (XNOR2X2)           0.10       3.39 r
  add_stage_inst/U79/Y (CLKMX2X6)                         0.14       3.54 r
  frac_inter_r1_reg_72_/D (DFFHQX8)                       0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_72_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U33/Y (NOR2X4)                              0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U43/Y (INVX6)             0.06       1.33 f
  mul_stage_inst/mul_24x24_inst/U462/Y (BUFX12)           0.13       1.45 f
  mul_stage_inst/mul_24x24_inst/U650/Y (NOR2XL)           0.28       1.73 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_12/S (ADDFX2)
                                                          0.33       2.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_12/CO (ADDFX2)
                                                          0.22       2.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_13/S (ADDFX2)
                                                          0.32       2.61 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_13/S (ADDFX2)
                                                          0.31       2.92 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_21/S (ADDFHX4)
                                                          0.20       3.12 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_21/S (ADDFHX4)
                                                          0.22       3.34 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_21/S (ADDFHX4)
                                                          0.20       3.54 r
  sum_r0_reg_21_/D (DFFTRX4)                              0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_21_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U6/Y (NOR2X6)                               0.09       1.13 r
  mul_stage_inst/mul_24x24_inst/U467/Y (INVX4)            0.07       1.20 f
  mul_stage_inst/mul_24x24_inst/U355/Y (BUFX8)            0.13       1.33 f
  mul_stage_inst/mul_24x24_inst/U372/Y (NOR2XL)           0.31       1.64 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_23/CO (ADDFHX2)
                                                          0.28       1.92 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_24/S (ADDFX2)
                                                          0.32       2.24 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_28/CO (ADDFX2)
                                                          0.22       2.46 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_29/S (ADDFX1)
                                                          0.34       2.80 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_37/S (ADDFHX1)
                                                          0.25       3.05 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_45/S (ADDFHX2)
                                                          0.24       3.29 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_45/S (ADDFHX4)
                                                          0.22       3.51 f
  sum_r0_reg_45_/D (DFFTRX1)                              0.00       3.51 f
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_45_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U419/Y (NAND2X1)           0.08       3.13 f
  add_stage_inst/sub_add_84_b0/U461/Y (NOR2X2)            0.11       3.24 r
  add_stage_inst/sub_add_84_b0/U547/Y (XNOR2X2)           0.12       3.35 r
  add_stage_inst/U92/Y (INVX3)                            0.06       3.41 f
  add_stage_inst/U70/Y (MXI2X2)                           0.10       3.51 r
  frac_inter_r1_reg_53_/D (DFFHQX8)                       0.00       3.51 r
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_53_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U515/Y (BUFX20)
                                                          0.09       2.58 r
  norm_stage_inst/denorm_handler_inst/srl_43/U514/Y (BUFX20)
                                                          0.10       2.68 r
  norm_stage_inst/denorm_handler_inst/srl_43/U789/Y (MXI2X4)
                                                          0.14       2.82 r
  norm_stage_inst/denorm_handler_inst/srl_43/U916/Y (MXI2X4)
                                                          0.14       2.96 f
  norm_stage_inst/denorm_handler_inst/srl_43/U915/Y (NAND2BX4)
                                                          0.12       3.08 r
  norm_stage_inst/denorm_handler_inst/srl_43/U470/Y (NOR2X4)
                                                          0.06       3.14 f
  norm_stage_inst/denorm_handler_inst/srl_43/U486/Y (MX2X2)
                                                          0.17       3.31 f
  norm_stage_inst/denorm_handler_inst/U31/Y (MX2X2)       0.14       3.45 f
  frac_inter_norm_r2_reg_22_/D (DFFQX1)                   0.00       3.45 f
  data arrival time                                                  3.45

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_22_/CK (DFFQX1)                  0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U106/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U663/Y (NOR2XL)           0.26       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_22/S (ADDFX2)
                                                          0.31       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_22/CO (ADDFX2)
                                                          0.28       2.27 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_23/CO (ADDFX2)
                                                          0.31       2.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_24/CO (ADDFX2)
                                                          0.33       2.92 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_25/S (ADDFHX4)
                                                          0.23       3.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_33/CO (ADDFHX2)
                                                          0.17       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_34/CO (ADDFHX2)
                                                          0.19       3.50 f
  carry_r0_reg_35_/D (DFFTRX1)                            0.00       3.50 f
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_35_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U19/Y (NOR2X2)                              0.10       1.25 r
  U10/Y (BUFX6)                                           0.10       1.35 r
  mul_stage_inst/mul_24x24_inst/U175/Y (INVX6)            0.05       1.40 f
  mul_stage_inst/mul_24x24_inst/U172/Y (BUFX20)           0.10       1.50 f
  mul_stage_inst/mul_24x24_inst/U617/Y (NOR2XL)           0.27       1.77 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_10/S (ADDFX2)
                                                          0.34       2.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_10/S (ADDFHX2)
                                                          0.26       2.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_14/S (ADDFX2)
                                                          0.23       2.60 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_14/S (ADDFHX4)
                                                          0.24       2.84 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_14/S (ADDFHX4)
                                                          0.21       3.05 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_14/S (ADDFHX2)
                                                          0.24       3.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_14/S (ADDFHX2)
                                                          0.23       3.53 r
  sum_r0_reg_14_/D (DFFTRX4)                              0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_14_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U452/Y (NAND2X1)           0.08       3.13 f
  add_stage_inst/sub_add_84_b0/U451/Y (NOR2X2)            0.10       3.23 r
  add_stage_inst/sub_add_84_b0/U464/Y (XNOR2X2)           0.12       3.35 r
  add_stage_inst/U40/Y (INVX3)                            0.06       3.41 f
  add_stage_inst/U85/Y (MXI2X2)                           0.10       3.51 r
  frac_inter_r1_reg_60_/D (DFFHQX8)                       0.00       3.51 r
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_60_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U332/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U149/Y (NOR2XL)           0.25       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U5/Y (BUFX4)
                                                          0.15       1.82 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U9/Y (XOR3X1)
                                                          0.28       2.09 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_14/CO (ADDFHX2)
                                                          0.28       2.38 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_15/CO (ADDFHX2)
                                                          0.19       2.56 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_16/CO (ADDFX2)
                                                          0.33       2.89 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_17/S (ADDFHX4)
                                                          0.24       3.13 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_25/S (ADDFHX4)
                                                          0.17       3.30 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_25/CO (ADDFHX2)
                                                          0.23       3.53 r
  carry_r0_reg_26_/D (DFFTRX4)                            0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_26_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U11/Y (NAND2BX2)                            0.12       1.17 f
  unpackage_b/U12/Y (INVX3)                               0.08       1.25 r
  mul_stage_inst/mul_24x24_inst/U25/Y (INVX4)             0.07       1.32 f
  mul_stage_inst/mul_24x24_inst/U106/Y (BUFX20)           0.10       1.42 f
  mul_stage_inst/mul_24x24_inst/U479/Y (NOR2XL)           0.26       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_24/S (CMPR32X2)
                                                          0.31       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_24/CO (ADDFX2)
                                                          0.34       2.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_25/CO (ADDFHX4)
                                                          0.17       2.50 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_26/CO (ADDFX2)
                                                          0.32       2.82 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_27/S (ADDFHX4)
                                                          0.23       3.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_35/CO (ADDFHX2)
                                                          0.26       3.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_36/CO (ADDFHX2)
                                                          0.19       3.50 f
  carry_r0_reg_37_/D (DFFTRX1)                            0.00       3.50 f
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_37_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U741/Y (BUFX20)
                                                          0.09       2.69 r
  norm_stage_inst/denorm_handler_inst/srl_43/U829/Y (MXI2X4)
                                                          0.12       2.81 r
  norm_stage_inst/denorm_handler_inst/srl_43/U392/Y (NAND2X4)
                                                          0.07       2.88 f
  norm_stage_inst/denorm_handler_inst/srl_43/U422/Y (NAND2X6)
                                                          0.07       2.95 r
  norm_stage_inst/denorm_handler_inst/srl_43/U798/Y (INVX8)
                                                          0.04       2.98 f
  norm_stage_inst/denorm_handler_inst/srl_43/U506/Y (MXI2X4)
                                                          0.11       3.09 r
  norm_stage_inst/denorm_handler_inst/srl_43/U550/Y (MXI2X4)
                                                          0.10       3.19 f
  norm_stage_inst/denorm_handler_inst/srl_43/U495/Y (MX2X2)
                                                          0.18       3.37 f
  norm_stage_inst/denorm_handler_inst/U10/Y (MX2X2)       0.14       3.51 f
  frac_inter_norm_r2_reg_7_/D (DFFHQX4)                   0.00       3.51 f
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_7_/CK (DFFHQX4)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U32/Y (NOR2X4)                              0.11       1.27 r
  mul_stage_inst/mul_24x24_inst/U183/Y (INVX8)            0.07       1.33 f
  mul_stage_inst/mul_24x24_inst/U228/Y (BUFX20)           0.10       1.43 f
  mul_stage_inst/mul_24x24_inst/U607/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_5/S (ADDFX2)
                                                          0.40       2.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_5/S (ADDFHX2)
                                                          0.26       2.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_9/S (ADDFX2)
                                                          0.23       2.59 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_9/S (ADDFHX4)
                                                          0.23       2.83 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_9/CO (ADDFHX2)
                                                          0.26       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_10/S (ADDFHX2)
                                                          0.21       3.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_10/S (ADDFHX2)
                                                          0.23       3.53 r
  sum_r0_reg_10_/D (DFFTRX4)                              0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_10_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.16       2.04 f
  add_stage_inst/U161/Y (NOR2X8)                          0.09       2.14 r
  add_stage_inst/U6/Y (BUFX20)                            0.14       2.28 r
  add_stage_inst/U106/Y (MXI2X2)                          0.22       2.50 r
  add_stage_inst/U105/Y (INVX6)                           0.08       2.58 f
  add_stage_inst/sub_add_84_b0/U583/Y (NOR2X6)            0.12       2.70 r
  add_stage_inst/sub_add_84_b0/U563/Y (NAND2X6)           0.10       2.80 f
  add_stage_inst/sub_add_84_b0/U431/Y (CLKINVX12)         0.04       2.85 r
  add_stage_inst/sub_add_84_b0/U430/Y (NAND2X2)           0.04       2.89 f
  add_stage_inst/sub_add_84_b0/U622/Y (NOR2X1)            0.15       3.04 r
  add_stage_inst/sub_add_84_b0/U621/Y (NAND2X1)           0.11       3.15 f
  add_stage_inst/sub_add_84_b0/U581/Y (NOR2X2)            0.12       3.27 r
  add_stage_inst/sub_add_84_b0/U580/Y (XNOR2X4)           0.10       3.37 r
  add_stage_inst/U23/Y (INVX4)                            0.04       3.41 f
  add_stage_inst/U22/Y (MXI2X2)                           0.10       3.51 r
  frac_inter_r1_reg_63_/D (DFFHQX8)                       0.00       3.51 r
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_63_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U740/Y (BUFX20)
                                                          0.11       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U793/Y (MXI2X4)
                                                          0.08       2.79 r
  norm_stage_inst/denorm_handler_inst/srl_43/U638/Y (NAND2X2)
                                                          0.07       2.86 f
  norm_stage_inst/denorm_handler_inst/srl_43/U489/Y (CLKAND2X12)
                                                          0.12       2.98 f
  norm_stage_inst/denorm_handler_inst/srl_43/U412/Y (MXI2X6)
                                                          0.12       3.10 r
  norm_stage_inst/denorm_handler_inst/srl_43/U819/Y (MXI2X4)
                                                          0.09       3.19 f
  norm_stage_inst/denorm_handler_inst/srl_43/U500/Y (MX2X2)
                                                          0.18       3.37 f
  norm_stage_inst/denorm_handler_inst/U33/Y (MX2X2)       0.14       3.51 f
  frac_inter_norm_r2_reg_6_/D (DFFHQX8)                   0.00       3.51 f
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_6_/CK (DFFHQX8)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U18/Y (NOR2X2)                              0.14       1.30 r
  mul_stage_inst/mul_24x24_inst/U42/Y (INVX3)             0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U109/Y (BUFX20)           0.12       1.52 f
  mul_stage_inst/mul_24x24_inst/U121/Y (NOR2X1)           0.15       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_4/S (ADDFHX1)
                                                          0.30       1.96 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_4/CO (ADDFHX2)
                                                          0.25       2.21 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_5/CO (ADDFX2)
                                                          0.31       2.52 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_6/CO (ADDFX2)
                                                          0.37       2.90 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_7/S (ADDFHX4)
                                                          0.22       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_7/S (ADDFHX4)
                                                          0.22       3.33 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_7/S (ADDFHX4)
                                                          0.20       3.53 r
  sum_r0_reg_7_/D (DFFTRX4)                               0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_7_/CK (DFFTRX4)                              0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U19/Y (NOR2X2)                              0.10       1.25 r
  U10/Y (BUFX6)                                           0.10       1.35 r
  mul_stage_inst/mul_24x24_inst/U175/Y (INVX6)            0.05       1.40 f
  mul_stage_inst/mul_24x24_inst/U172/Y (BUFX20)           0.10       1.50 f
  mul_stage_inst/mul_24x24_inst/U617/Y (NOR2XL)           0.27       1.77 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_10/S (ADDFX2)
                                                          0.34       2.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_10/S (ADDFHX2)
                                                          0.26       2.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_14/S (ADDFX2)
                                                          0.23       2.60 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_14/S (ADDFHX4)
                                                          0.24       2.84 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_14/S (ADDFHX4)
                                                          0.21       3.05 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_14/S (ADDFHX2)
                                                          0.24       3.29 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_14/CO (ADDFHX2)
                                                          0.24       3.52 r
  carry_r0_reg_15_/D (DFFTRX4)                            0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_15_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U658/Y (BUFX20)
                                                          0.10       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U917/Y (MXI2X4)
                                                          0.12       2.83 r
  norm_stage_inst/denorm_handler_inst/srl_43/U871/Y (MXI2X4)
                                                          0.11       2.94 f
  norm_stage_inst/denorm_handler_inst/srl_43/U872/Y (NAND2BX4)
                                                          0.11       3.04 r
  norm_stage_inst/denorm_handler_inst/srl_43/U839/Y (NOR2X4)
                                                          0.06       3.10 f
  norm_stage_inst/denorm_handler_inst/srl_43/U799/Y (NOR2BX4)
                                                          0.11       3.21 f
  norm_stage_inst/denorm_handler_inst/U296/Y (MX2XL)      0.22       3.43 f
  frac_inter_norm_r2_reg_24_/D (DFFQX1)                   0.00       3.43 f
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_24_/CK (DFFQX1)                  0.00       3.00 r
  library setup time                                     -0.17       2.83
  data required time                                                 2.83
  --------------------------------------------------------------------------
  data required time                                                 2.83
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U32/Y (NOR2X4)                              0.11       1.27 r
  mul_stage_inst/mul_24x24_inst/U183/Y (INVX8)            0.07       1.33 f
  mul_stage_inst/mul_24x24_inst/U228/Y (BUFX20)           0.10       1.43 f
  mul_stage_inst/mul_24x24_inst/U607/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_5/S (ADDFX2)
                                                          0.40       2.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_5/S (ADDFHX2)
                                                          0.26       2.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_9/S (ADDFX2)
                                                          0.23       2.59 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_9/S (ADDFHX4)
                                                          0.23       2.83 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_9/S (ADDFHX2)
                                                          0.25       3.08 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_9/S (ADDFHX4)
                                                          0.22       3.29 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_9/CO (ADDFHX2)
                                                          0.23       3.52 r
  carry_r0_reg_10_/D (DFFTRX4)                            0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_10_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U423/Y (NAND2X1)           0.08       3.13 f
  add_stage_inst/sub_add_84_b0/U576/Y (NOR2X2)            0.10       3.23 r
  add_stage_inst/sub_add_84_b0/U575/Y (XNOR2X2)           0.13       3.36 r
  add_stage_inst/U128/Y (INVX4)                           0.05       3.41 f
  add_stage_inst/U63/Y (MXI2X2)                           0.10       3.51 r
  frac_inter_r1_reg_59_/D (DFFHQX8)                       0.00       3.51 r
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_59_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U6/Y (NOR2X6)                               0.09       1.13 r
  mul_stage_inst/mul_24x24_inst/U467/Y (INVX4)            0.07       1.20 f
  mul_stage_inst/mul_24x24_inst/U355/Y (BUFX8)            0.13       1.33 f
  mul_stage_inst/mul_24x24_inst/U372/Y (NOR2XL)           0.31       1.64 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_23/CO (ADDFHX2)
                                                          0.28       1.92 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_24/S (ADDFX2)
                                                          0.32       2.24 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_28/CO (ADDFX2)
                                                          0.22       2.46 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_29/S (ADDFX1)
                                                          0.34       2.80 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_37/S (ADDFHX1)
                                                          0.25       3.05 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_45/S (ADDFHX2)
                                                          0.24       3.29 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_45/CO (ADDFHX4)
                                                          0.20       3.49 r
  carry_r0_reg_46_/D (DFFTRX1)                            0.00       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_46_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.16       2.04 f
  add_stage_inst/U161/Y (NOR2X8)                          0.09       2.14 r
  add_stage_inst/U6/Y (BUFX20)                            0.14       2.28 r
  add_stage_inst/U106/Y (MXI2X2)                          0.22       2.50 r
  add_stage_inst/U105/Y (INVX6)                           0.08       2.58 f
  add_stage_inst/sub_add_84_b0/U583/Y (NOR2X6)            0.12       2.70 r
  add_stage_inst/sub_add_84_b0/U563/Y (NAND2X6)           0.10       2.80 f
  add_stage_inst/sub_add_84_b0/U431/Y (CLKINVX12)         0.04       2.85 r
  add_stage_inst/sub_add_84_b0/U382/Y (NAND2X2)           0.04       2.89 f
  add_stage_inst/sub_add_84_b0/U592/Y (NOR2X1)            0.15       3.04 r
  add_stage_inst/sub_add_84_b0/U399/Y (NAND2X1)           0.11       3.14 f
  add_stage_inst/sub_add_84_b0/U522/Y (NOR2X2)            0.12       3.26 r
  add_stage_inst/sub_add_84_b0/U446/Y (XNOR2X4)           0.10       3.36 r
  add_stage_inst/U13/Y (INVX4)                            0.04       3.41 f
  add_stage_inst/U26/Y (MXI2X2)                           0.10       3.50 r
  frac_inter_r1_reg_62_/D (DFFHQX8)                       0.00       3.50 r
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_62_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U20/Y (NOR2X2)                              0.16       1.31 r
  mul_stage_inst/mul_24x24_inst/U14/Y (INVX4)             0.09       1.40 f
  mul_stage_inst/mul_24x24_inst/U699/Y (BUFX4)            0.19       1.59 f
  mul_stage_inst/mul_24x24_inst/U452/Y (NOR2XL)           0.29       1.89 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_7/S (CMPR32X2)
                                                          0.40       2.28 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_7/CO (ADDFX2)
                                                          0.31       2.60 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_8/S (ADDFHX2)
                                                          0.22       2.81 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_8/S (ADDFHX2)
                                                          0.25       3.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_8/S (ADDFHX2)
                                                          0.26       3.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_8/CO (ADDFHX4)
                                                          0.21       3.53 r
  carry_r0_reg_9_/D (DFFTRX4)                             0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_9_/CK (DFFTRX4)                            0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U56/Y (INVX8)       0.04       2.30 f
  norm_stage_inst/denorm_handler_inst/U54/Y (NAND2X8)     0.05       2.34 r
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.04       2.39 f
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.05       2.44 r
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.05       2.49 f
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.10       2.60 f
  norm_stage_inst/denorm_handler_inst/srl_43/U409/Y (CLKBUFX20)
                                                          0.11       2.70 f
  norm_stage_inst/denorm_handler_inst/srl_43/U403/Y (NAND2X2)
                                                          0.08       2.78 r
  norm_stage_inst/denorm_handler_inst/srl_43/U496/Y (AND2X8)
                                                          0.10       2.88 r
  norm_stage_inst/denorm_handler_inst/srl_43/U840/Y (MXI2X4)
                                                          0.08       2.96 f
  norm_stage_inst/denorm_handler_inst/srl_43/U797/Y (MXI2X4)
                                                          0.13       3.09 r
  norm_stage_inst/denorm_handler_inst/srl_43/U847/Y (MXI2X4)
                                                          0.11       3.20 f
  norm_stage_inst/denorm_handler_inst/srl_43/U607/Y (MX2X6)
                                                          0.17       3.37 f
  norm_stage_inst/denorm_handler_inst/U29/Y (MX2X2)       0.13       3.50 f
  frac_inter_norm_r2_reg_1_/D (DFFHQX2)                   0.00       3.50 f
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_1_/CK (DFFHQX2)                  0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U33/Y (NOR2X4)                              0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U43/Y (INVX6)             0.06       1.33 f
  mul_stage_inst/mul_24x24_inst/U462/Y (BUFX12)           0.13       1.45 f
  mul_stage_inst/mul_24x24_inst/U650/Y (NOR2XL)           0.28       1.73 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_12/S (ADDFX2)
                                                          0.33       2.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_12/CO (ADDFX2)
                                                          0.22       2.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_13/S (ADDFX2)
                                                          0.32       2.61 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_13/S (ADDFX2)
                                                          0.31       2.92 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_21/S (ADDFHX4)
                                                          0.20       3.12 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_21/S (ADDFHX4)
                                                          0.21       3.33 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_21/CO (ADDFHX4)
                                                          0.20       3.53 r
  carry_r0_reg_22_/D (DFFTRX4)                            0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_22_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U798/Y (XNOR2X1)                  0.30       2.39 r
  add_stage_inst/sub_add_84_b0/U638/Y (NOR2X2)            0.15       2.53 f
  add_stage_inst/sub_add_84_b0/U660/Y (NAND2X2)           0.17       2.71 r
  add_stage_inst/sub_add_84_b0/U593/Y (CLKINVX1)          0.18       2.89 f
  add_stage_inst/sub_add_84_b0/U395/Y (INVX3)             0.15       3.04 r
  add_stage_inst/sub_add_84_b0/U352/Y (NOR2X4)            0.05       3.09 f
  add_stage_inst/sub_add_84_b0/U411/Y (NAND2X2)           0.07       3.16 r
  add_stage_inst/sub_add_84_b0/U394/Y (NOR2X1)            0.08       3.23 f
  add_stage_inst/sub_add_84_b0/U572/Y (XNOR2X2)           0.12       3.35 r
  add_stage_inst/U124/Y (INVX4)                           0.05       3.40 f
  add_stage_inst/U123/Y (MXI2X2)                          0.10       3.50 r
  frac_inter_r1_reg_39_/D (DFFHQX8)                       0.00       3.50 r
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_39_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U798/Y (XNOR2X1)                  0.22       2.30 f
  add_stage_inst/sub_add_84_b0/U638/Y (NOR2X2)            0.19       2.49 r
  add_stage_inst/sub_add_84_b0/U660/Y (NAND2X2)           0.13       2.63 f
  add_stage_inst/sub_add_84_b0/U593/Y (CLKINVX1)          0.17       2.79 r
  add_stage_inst/sub_add_84_b0/U395/Y (INVX3)             0.10       2.90 f
  add_stage_inst/sub_add_84_b0/U373/Y (NOR3X1)            0.22       3.12 r
  add_stage_inst/sub_add_84_b0/U481/Y (XNOR2X1)           0.22       3.33 r
  add_stage_inst/U12/Y (INVX3)                            0.06       3.39 f
  add_stage_inst/U46/Y (MXI2X2)                           0.11       3.50 r
  frac_inter_r1_reg_38_/D (DFFHQX8)                       0.00       3.50 r
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_38_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U4/Y (CLKINVX8)                             0.04       1.09 r
  unpackage_b/U7/Y (CLKAND2X3)                            0.15       1.24 r
  mul_stage_inst/mul_24x24_inst/U470/Y (INVX4)            0.08       1.31 f
  mul_stage_inst/mul_24x24_inst/U240/Y (BUFX20)           0.10       1.41 f
  mul_stage_inst/mul_24x24_inst/U721/Y (NOR2XL)           0.27       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst0/U0_1/S (ADDFX2)
                                                          0.33       2.01 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst1/U0_1/S (ADDFX2)
                                                          0.31       2.32 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_5/S (ADDFHX4)
                                                          0.19       2.51 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_5/S (ADDFX2)
                                                          0.30       2.81 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_13/S (ADDFHX4)
                                                          0.18       2.98 f
  mul_stage_inst/mul_24x24_inst/U331/Y (BUFX6)            0.08       3.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_13/S (ADDFHX2)
                                                          0.25       3.31 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_13/S (ADDFHX4)
                                                          0.21       3.52 r
  sum_r0_reg_13_/D (DFFTRX4)                              0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_13_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U18/Y (NOR2X2)                              0.14       1.30 r
  mul_stage_inst/mul_24x24_inst/U42/Y (INVX3)             0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U109/Y (BUFX20)           0.12       1.52 f
  mul_stage_inst/mul_24x24_inst/U121/Y (NOR2X1)           0.15       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_4/S (ADDFHX1)
                                                          0.30       1.96 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_4/CO (ADDFHX2)
                                                          0.25       2.21 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_5/CO (ADDFX2)
                                                          0.31       2.52 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_6/S (ADDFX2)
                                                          0.35       2.87 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_6/S (ADDFHX4)
                                                          0.24       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_6/S (ADDFHX4)
                                                          0.22       3.33 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_6/S (ADDFHX4)
                                                          0.20       3.52 r
  sum_r0_reg_6_/D (DFFTRX4)                               0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_6_/CK (DFFTRX4)                              0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: a[23] (input port clocked by clk)
  Endpoint: sum_r0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  a[23] (in)                                              0.00       0.50 r
  unpackage_a/U42/Y (NOR2X8)                              0.03       0.53 f
  unpackage_a/U30/Y (AND4X4)                              0.16       0.69 f
  unpackage_a/U68/Y (CLKAND2X12)                          0.18       0.87 f
  unpackage_a/U19/Y (BUFX20)                              0.13       1.00 f
  unpackage_a/U55/Y (NOR2X1)                              0.16       1.15 r
  U8/Y (BUFX6)                                            0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U210/Y (INVX6)            0.05       1.31 f
  mul_stage_inst/mul_24x24_inst/U209/Y (BUFX20)           0.10       1.41 f
  mul_stage_inst/mul_24x24_inst/U488/Y (NOR2XL)           0.26       1.67 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst0/U0_2/CO (ADDFX1)
                                                          0.36       2.04 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst1/U0_3/S (ADDFX2)
                                                          0.35       2.39 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_7/S (ADDFHX4)
                                                          0.19       2.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_7/S (ADDFX2)
                                                          0.30       2.87 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_15/S (ADDFHX4)
                                                          0.20       3.07 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_15/S (ADDFHX4)
                                                          0.22       3.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_15/S (ADDFHX2)
                                                          0.23       3.52 r
  sum_r0_reg_15_/D (DFFTRX4)                              0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_15_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U32/Y (NOR2X4)                              0.11       1.27 r
  mul_stage_inst/mul_24x24_inst/U183/Y (INVX8)            0.07       1.33 f
  mul_stage_inst/mul_24x24_inst/U228/Y (BUFX20)           0.10       1.43 f
  mul_stage_inst/mul_24x24_inst/U607/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_5/S (ADDFX2)
                                                          0.40       2.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_5/S (ADDFHX2)
                                                          0.26       2.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_9/S (ADDFX2)
                                                          0.23       2.59 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_9/S (ADDFHX4)
                                                          0.23       2.83 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_9/CO (ADDFHX2)
                                                          0.26       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_10/S (ADDFHX2)
                                                          0.19       3.28 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_10/CO (ADDFHX2)
                                                          0.24       3.52 r
  carry_r0_reg_11_/D (DFFTRX4)                            0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_11_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U389/Y (NAND2X2)           0.07       3.11 f
  add_stage_inst/sub_add_84_b0/U503/Y (NOR2X4)            0.07       3.18 r
  add_stage_inst/sub_add_84_b0/U549/Y (XNOR2X2)           0.09       3.27 r
  add_stage_inst/U243/Y (CLKINVX1)                        0.11       3.38 f
  add_stage_inst/U104/Y (MXI2X2)                          0.12       3.50 r
  frac_inter_r1_reg_52_/D (DFFHQX8)                       0.00       3.50 r
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_52_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U18/Y (NOR2X2)                              0.14       1.30 r
  mul_stage_inst/mul_24x24_inst/U42/Y (INVX3)             0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U109/Y (BUFX20)           0.12       1.52 f
  mul_stage_inst/mul_24x24_inst/U121/Y (NOR2X1)           0.15       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_4/S (ADDFHX1)
                                                          0.30       1.96 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_4/CO (ADDFHX2)
                                                          0.25       2.21 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_5/CO (ADDFX2)
                                                          0.31       2.52 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_6/CO (ADDFX2)
                                                          0.37       2.90 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_7/S (ADDFHX4)
                                                          0.22       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_7/S (ADDFHX4)
                                                          0.21       3.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_7/CO (ADDFHX4)
                                                          0.20       3.52 r
  carry_r0_reg_8_/D (DFFTRX4)                             0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_8_/CK (DFFTRX4)                            0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U4/Y (CLKINVX8)                             0.04       1.09 r
  unpackage_b/U7/Y (CLKAND2X3)                            0.15       1.24 r
  mul_stage_inst/mul_24x24_inst/U470/Y (INVX4)            0.08       1.31 f
  mul_stage_inst/mul_24x24_inst/U240/Y (BUFX20)           0.10       1.41 f
  mul_stage_inst/mul_24x24_inst/U721/Y (NOR2XL)           0.27       1.68 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst0/U0_1/S (ADDFX2)
                                                          0.33       2.01 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst1/U0_1/S (ADDFX2)
                                                          0.31       2.32 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_5/S (ADDFHX4)
                                                          0.19       2.51 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_5/S (ADDFX2)
                                                          0.30       2.81 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_13/S (ADDFHX4)
                                                          0.18       2.98 f
  mul_stage_inst/mul_24x24_inst/U331/Y (BUFX6)            0.08       3.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_13/S (ADDFHX2)
                                                          0.25       3.31 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_13/CO (ADDFHX4)
                                                          0.21       3.52 r
  carry_r0_reg_14_/D (DFFTRX4)                            0.00       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_14_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U68/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U165/Y (INVX4)            0.10       1.30 f
  mul_stage_inst/mul_24x24_inst/U262/Y (BUFX16)           0.12       1.42 f
  mul_stage_inst/mul_24x24_inst/U601/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_21/S (ADDFHX1)
                                                          0.33       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_21/S (ADDFX1)
                                                          0.30       2.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_25/CO (ADDFX2)
                                                          0.26       2.54 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_26/S (ADDFHX2)
                                                          0.21       2.75 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_34/S (ADDFX2)
                                                          0.33       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_42/S (ADDFHX4)
                                                          0.20       3.28 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_42/S (ADDFHX4)
                                                          0.20       3.48 r
  sum_r0_reg_42_/D (DFFTRX1)                              0.00       3.48 r
  data arrival time                                                  3.48

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_42_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U409/Y (CLKBUFX20)
                                                          0.11       2.71 r
  norm_stage_inst/denorm_handler_inst/srl_43/U402/Y (MXI2X2)
                                                          0.13       2.84 r
  norm_stage_inst/denorm_handler_inst/srl_43/U865/Y (MXI2X4)
                                                          0.12       2.95 f
  norm_stage_inst/denorm_handler_inst/srl_43/U768/Y (MXI2X4)
                                                          0.14       3.09 r
  norm_stage_inst/denorm_handler_inst/srl_43/U931/Y (MXI2X4)
                                                          0.11       3.20 f
  norm_stage_inst/denorm_handler_inst/srl_43/U820/Y (MX2X4)
                                                          0.17       3.36 f
  norm_stage_inst/denorm_handler_inst/U34/Y (MX2X2)       0.14       3.50 f
  frac_inter_norm_r2_reg_2_/D (DFFHQX8)                   0.00       3.50 f
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_2_/CK (DFFHQX8)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.07       2.95 r
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.10       3.05 f
  add_stage_inst/sub_add_84_b0/U517/Y (NOR2X2)            0.11       3.16 r
  add_stage_inst/sub_add_84_b0/U585/Y (XNOR2X2)           0.12       3.28 r
  add_stage_inst/U140/Y (INVX3)                           0.05       3.33 f
  add_stage_inst/U139/Y (MXI2X1)                          0.14       3.48 r
  frac_inter_r1_reg_68_/D (DFFHQX8)                       0.00       3.48 r
  data arrival time                                                  3.48

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_68_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U803/Y (AO21XL)                   0.23       2.32 r
  add_stage_inst/add_64/U675/Y (XNOR2X2)                  0.21       2.52 f
  add_stage_inst/sub_add_84_b0/U398/Y (NOR2X4)            0.13       2.65 r
  add_stage_inst/sub_add_84_b0/U659/Y (NAND2X2)           0.06       2.71 f
  add_stage_inst/sub_add_84_b0/U591/Y (CLKINVX1)          0.12       2.82 r
  add_stage_inst/sub_add_84_b0/U626/Y (INVX1)             0.09       2.91 f
  add_stage_inst/sub_add_84_b0/U625/Y (NOR2X2)            0.16       3.07 r
  add_stage_inst/sub_add_84_b0/U488/Y (INVX2)             0.07       3.14 f
  add_stage_inst/sub_add_84_b0/U408/Y (NOR2X2)            0.12       3.26 r
  add_stage_inst/sub_add_84_b0/U407/Y (XNOR2X4)           0.11       3.37 f
  add_stage_inst/U103/Y (INVX4)                           0.06       3.44 r
  add_stage_inst/U102/Y (MXI2X4)                          0.05       3.49 f
  frac_inter_r1_reg_44_/D (DFFHQX8)                       0.00       3.49 f
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_44_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U68/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U165/Y (INVX4)            0.10       1.30 f
  mul_stage_inst/mul_24x24_inst/U262/Y (BUFX16)           0.12       1.42 f
  mul_stage_inst/mul_24x24_inst/U601/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_21/S (ADDFHX1)
                                                          0.33       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_21/S (ADDFX1)
                                                          0.30       2.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_25/CO (ADDFX2)
                                                          0.26       2.54 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_26/S (ADDFHX2)
                                                          0.21       2.75 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_34/S (ADDFX2)
                                                          0.33       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_42/S (ADDFHX4)
                                                          0.20       3.28 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_42/CO (ADDFHX4)
                                                          0.19       3.47 r
  carry_r0_reg_43_/D (DFFTRX1)                            0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_43_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U18/Y (NOR2X2)                              0.14       1.30 r
  mul_stage_inst/mul_24x24_inst/U42/Y (INVX3)             0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U109/Y (BUFX20)           0.12       1.52 f
  mul_stage_inst/mul_24x24_inst/U121/Y (NOR2X1)           0.15       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_4/S (ADDFHX1)
                                                          0.30       1.96 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_4/CO (ADDFHX2)
                                                          0.25       2.21 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_5/CO (ADDFX2)
                                                          0.31       2.52 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_6/S (ADDFX2)
                                                          0.35       2.87 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_6/S (ADDFHX4)
                                                          0.24       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_6/S (ADDFHX4)
                                                          0.21       3.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_6/CO (ADDFHX4)
                                                          0.20       3.51 r
  carry_r0_reg_7_/D (DFFTRX4)                             0.00       3.51 r
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_7_/CK (DFFTRX4)                            0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U912/Y (AOI21XL)                  0.28       2.29 r
  add_stage_inst/add_64/U32/Y (XOR2X2)                    0.31       2.59 r
  add_stage_inst/sub_add_84_b0/U641/Y (NOR2X4)            0.08       2.68 f
  add_stage_inst/sub_add_84_b0/U360/Y (AND4X4)            0.16       2.84 f
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.91 r
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.05       2.96 f
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.10       3.06 f
  add_stage_inst/sub_add_84_b0/U426/Y (NAND2X1)           0.15       3.21 r
  add_stage_inst/sub_add_84_b0/U428/Y (NOR2X4)            0.06       3.27 f
  add_stage_inst/sub_add_84_b0/U427/Y (XNOR2X4)           0.08       3.35 r
  add_stage_inst/U134/Y (INVX4)                           0.04       3.39 f
  add_stage_inst/U36/Y (MXI2X2)                           0.10       3.49 r
  frac_inter_r1_reg_57_/D (DFFHQX8)                       0.00       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_57_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U33/Y (NOR2X4)                              0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U43/Y (INVX6)             0.06       1.33 f
  mul_stage_inst/mul_24x24_inst/U462/Y (BUFX12)           0.13       1.45 f
  mul_stage_inst/mul_24x24_inst/U653/Y (NOR2XL)           0.25       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst0/U0_16/S (ADDFHX1)
                                                          0.33       2.03 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst02/csa_inst1/U0_16/CO (ADDFX2)
                                                          0.32       2.34 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_17/CO (ADDFHX2)
                                                          0.19       2.53 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_18/S (ADDFX2)
                                                          0.33       2.86 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_26/S (ADDFHX4)
                                                          0.19       3.05 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_26/CO (ADDFHX2)
                                                          0.30       3.35 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_27/CO (ADDFHX4)
                                                          0.16       3.51 r
  carry_r0_reg_28_/D (DFFTRX4)                            0.00       3.51 r
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_28_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U699/Y (INVX2)                    0.27       1.90 r
  add_stage_inst/add_64/U658/Y (XOR2X2)                   0.20       2.10 f
  add_stage_inst/U43/Y (BUFX8)                            0.11       2.21 f
  add_stage_inst/sub_add_84_b0/U602/Y (NOR2X2)            0.21       2.42 r
  add_stage_inst/sub_add_84_b0/U359/Y (AND4X4)            0.18       2.60 r
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.06       2.66 f
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.73 r
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.11       2.85 r
  add_stage_inst/sub_add_84_b0/U462/Y (NAND2X2)           0.08       2.93 f
  add_stage_inst/sub_add_84_b0/U645/Y (NOR2X1)            0.15       3.07 r
  add_stage_inst/sub_add_84_b0/U657/Y (XNOR2X1)           0.17       3.24 r
  add_stage_inst/U227/Y (CLKINVX1)                        0.12       3.37 f
  add_stage_inst/U91/Y (MXI2X2)                           0.12       3.49 r
  frac_inter_r1_reg_27_/D (DFFHQX8)                       0.00       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_27_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U440/Y (NAND2X1)           0.08       3.13 f
  add_stage_inst/sub_add_84_b0/U449/Y (NOR2X2)            0.12       3.25 r
  add_stage_inst/sub_add_84_b0/U568/Y (XNOR2X4)           0.10       3.35 r
  add_stage_inst/U113/Y (INVX4)                           0.04       3.39 f
  add_stage_inst/U68/Y (MXI2X2)                           0.10       3.49 r
  frac_inter_r1_reg_54_/D (DFFHQX8)                       0.00       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_54_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U56/Y (INVX8)       0.04       2.30 f
  norm_stage_inst/denorm_handler_inst/U54/Y (NAND2X8)     0.05       2.34 r
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.04       2.39 f
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.05       2.44 r
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.05       2.49 f
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.10       2.60 f
  norm_stage_inst/denorm_handler_inst/srl_43/U409/Y (CLKBUFX20)
                                                          0.11       2.70 f
  norm_stage_inst/denorm_handler_inst/srl_43/U403/Y (NAND2X2)
                                                          0.08       2.78 r
  norm_stage_inst/denorm_handler_inst/srl_43/U496/Y (AND2X8)
                                                          0.10       2.88 r
  norm_stage_inst/denorm_handler_inst/srl_43/U840/Y (MXI2X4)
                                                          0.08       2.96 f
  norm_stage_inst/denorm_handler_inst/srl_43/U844/Y (MXI2X4)
                                                          0.13       3.09 r
  norm_stage_inst/denorm_handler_inst/srl_43/U800/Y (MXI2X4)
                                                          0.10       3.19 f
  norm_stage_inst/denorm_handler_inst/srl_43/U505/Y (MX2X4)
                                                          0.17       3.36 f
  norm_stage_inst/denorm_handler_inst/U9/Y (MX2X2)        0.14       3.49 f
  frac_inter_norm_r2_reg_5_/D (DFFHQX8)                   0.00       3.49 f
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_5_/CK (DFFHQX8)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.59


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.15       3.20 f
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.11       3.31 f
  mul_stage_inst/exp_handler_inst/U101/Y (NAND2BX4)       0.12       3.43 f
  mul_stage_inst/exp_handler_inst/U39/Y (OAI2BB1X4)       0.07       3.50 r
  exp_tmp_r0_reg_7_/D (DFFTRX4)                           0.00       3.50 r
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_7_/CK (DFFTRX4)                          0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U803/Y (AO21XL)                   0.23       2.32 r
  add_stage_inst/add_64/U675/Y (XNOR2X2)                  0.24       2.56 r
  add_stage_inst/sub_add_84_b0/U398/Y (NOR2X4)            0.10       2.66 f
  add_stage_inst/sub_add_84_b0/U659/Y (NAND2X2)           0.09       2.74 r
  add_stage_inst/sub_add_84_b0/U591/Y (CLKINVX1)          0.12       2.87 f
  add_stage_inst/sub_add_84_b0/U363/Y (AND3X2)            0.21       3.08 f
  add_stage_inst/sub_add_84_b0/U532/Y (NAND2X1)           0.12       3.20 r
  add_stage_inst/sub_add_84_b0/U442/Y (NOR2X2)            0.07       3.27 f
  add_stage_inst/sub_add_84_b0/U441/Y (XNOR2X4)           0.08       3.35 r
  add_stage_inst/U129/Y (INVX3)                           0.06       3.41 f
  add_stage_inst/U69/Y (MXI2X4)                           0.08       3.49 r
  frac_inter_r1_reg_47_/D (DFFHQX8)                       0.00       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_47_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: frac_inter_r1_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_33_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_33_/Q (DFFHQX8)                       0.17       0.67 f
  norm_stage_inst/lzd_75/U98/Y (NOR2X8)                   0.09       0.76 r
  norm_stage_inst/lzd_75/U1_UORT1_2_21/Y (NAND2X8)        0.07       0.83 f
  norm_stage_inst/lzd_75/U147/Y (OR2X8)                   0.11       0.94 f
  norm_stage_inst/lzd_75/U160/Y (OA21X4)                  0.14       1.09 f
  norm_stage_inst/lzd_75/U161/Y (AOI2BB1X4)               0.13       1.21 f
  norm_stage_inst/lzd_75/U139/Y (OA21X4)                  0.11       1.32 f
  norm_stage_inst/U24/Y (BUFX20)                          0.09       1.42 f
  norm_stage_inst/exp_adjust_inst/U14/Y (CLKINVX4)        0.04       1.46 r
  norm_stage_inst/exp_adjust_inst/U5/Y (AND2X8)           0.10       1.57 r
  norm_stage_inst/exp_adjust_inst/U34/Y (NOR2X6)          0.04       1.61 f
  norm_stage_inst/exp_adjust_inst/U46/Y (OAI21X4)         0.08       1.69 r
  norm_stage_inst/exp_adjust_inst/U38/Y (AO21X4)          0.10       1.79 r
  norm_stage_inst/exp_adjust_inst/U37/Y (XOR2X4)          0.09       1.87 f
  norm_stage_inst/U54/Y (BUFX16)                          0.09       1.96 f
  norm_stage_inst/denorm_handler_inst/U91/Y (INVXL)       0.14       2.11 r
  norm_stage_inst/denorm_handler_inst/U28/Y (CLKINVX1)
                                                          0.18       2.28 f
  norm_stage_inst/denorm_handler_inst/U92/Y (XOR2X1)      0.20       2.48 r
  norm_stage_inst/denorm_handler_inst/U90/Y (NOR4BX2)     0.10       2.57 f
  norm_stage_inst/denorm_handler_inst/U19/Y (OAI2BB1X4)
                                                          0.14       2.71 f
  norm_stage_inst/denorm_handler_inst/U88/Y (INVX12)      0.11       2.82 r
  norm_stage_inst/denorm_handler_inst/U238/Y (BUFX2)      0.30       3.11 r
  norm_stage_inst/denorm_handler_inst/U294/Y (MX2XL)      0.29       3.41 f
  frac_inter_norm_r2_reg_23_/D (DFFQX1)                   0.00       3.41 f
  data arrival time                                                  3.41

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_23_/CK (DFFQX1)                  0.00       3.00 r
  library setup time                                     -0.17       2.83
  data required time                                                 2.83
  --------------------------------------------------------------------------
  data required time                                                 2.83
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U740/Y (BUFX20)
                                                          0.11       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U921/Y (MXI2X4)
                                                          0.12       2.82 f
  norm_stage_inst/denorm_handler_inst/srl_43/U877/Y (MXI2X4)
                                                          0.13       2.95 r
  norm_stage_inst/denorm_handler_inst/srl_43/U451/Y (NAND2X4)
                                                          0.06       3.01 f
  norm_stage_inst/denorm_handler_inst/srl_43/U504/Y (AND2X8)
                                                          0.11       3.12 f
  norm_stage_inst/denorm_handler_inst/srl_43/U826/Y (MXI2X4)
                                                          0.10       3.21 r
  norm_stage_inst/denorm_handler_inst/srl_43/U801/Y (MX2X4)
                                                          0.16       3.37 r
  norm_stage_inst/denorm_handler_inst/U6/Y (MX2X2)        0.12       3.49 r
  frac_inter_norm_r2_reg_8_/D (DFFHQX2)                   0.00       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_8_/CK (DFFHQX2)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U32/Y (NOR2X4)                              0.11       1.27 r
  mul_stage_inst/mul_24x24_inst/U183/Y (INVX8)            0.07       1.33 f
  mul_stage_inst/mul_24x24_inst/U228/Y (BUFX20)           0.10       1.43 f
  mul_stage_inst/mul_24x24_inst/U607/Y (NOR2XL)           0.27       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_5/S (ADDFX2)
                                                          0.40       2.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_5/S (ADDFHX2)
                                                          0.26       2.36 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_9/CO (ADDFX2)
                                                          0.24       2.60 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_10/S (ADDFHX2)
                                                          0.20       2.80 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_10/CO (ADDFHX2)
                                                          0.27       3.07 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_11/CO (ADDFHX2)
                                                          0.25       3.32 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_12/S (ADDFHX4)
                                                          0.18       3.50 r
  sum_r0_reg_12_/D (DFFTRX4)                              0.00       3.50 r
  data arrival time                                                  3.50

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_12_/CK (DFFTRX4)                             0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: frac_inter_r1_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_33_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_33_/Q (DFFHQX8)                       0.17       0.67 f
  norm_stage_inst/lzd_75/U98/Y (NOR2X8)                   0.09       0.76 r
  norm_stage_inst/lzd_75/U1_UORT1_2_21/Y (NAND2X8)        0.07       0.83 f
  norm_stage_inst/lzd_75/U147/Y (OR2X8)                   0.11       0.94 f
  norm_stage_inst/lzd_75/U160/Y (OA21X4)                  0.14       1.09 f
  norm_stage_inst/lzd_75/U161/Y (AOI2BB1X4)               0.13       1.21 f
  norm_stage_inst/lzd_75/U139/Y (OA21X4)                  0.11       1.32 f
  norm_stage_inst/U24/Y (BUFX20)                          0.09       1.42 f
  norm_stage_inst/exp_adjust_inst/U14/Y (CLKINVX4)        0.04       1.46 r
  norm_stage_inst/exp_adjust_inst/U5/Y (AND2X8)           0.10       1.57 r
  norm_stage_inst/exp_adjust_inst/U34/Y (NOR2X6)          0.04       1.61 f
  norm_stage_inst/exp_adjust_inst/U46/Y (OAI21X4)         0.08       1.69 r
  norm_stage_inst/exp_adjust_inst/U38/Y (AO21X4)          0.10       1.79 r
  norm_stage_inst/exp_adjust_inst/U37/Y (XOR2X4)          0.09       1.87 f
  norm_stage_inst/U54/Y (BUFX16)                          0.09       1.96 f
  norm_stage_inst/denorm_handler_inst/U91/Y (INVXL)       0.14       2.11 r
  norm_stage_inst/denorm_handler_inst/U28/Y (CLKINVX1)
                                                          0.18       2.28 f
  norm_stage_inst/denorm_handler_inst/U92/Y (XOR2X1)      0.20       2.48 r
  norm_stage_inst/denorm_handler_inst/U90/Y (NOR4BX2)     0.10       2.57 f
  norm_stage_inst/denorm_handler_inst/U19/Y (OAI2BB1X4)
                                                          0.14       2.71 f
  norm_stage_inst/denorm_handler_inst/U88/Y (INVX12)      0.11       2.82 r
  norm_stage_inst/denorm_handler_inst/U237/Y (BUFX2)      0.30       3.11 r
  norm_stage_inst/denorm_handler_inst/U305/Y (MX2XL)      0.29       3.40 f
  frac_inter_norm_r2_reg_26_/D (DFFQX1)                   0.00       3.40 f
  data arrival time                                                  3.40

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_26_/CK (DFFQX1)                  0.00       3.00 r
  library setup time                                     -0.17       2.83
  data required time                                                 2.83
  --------------------------------------------------------------------------
  data required time                                                 2.83
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U19/Y (NOR2X2)                              0.10       1.25 r
  U10/Y (BUFX6)                                           0.10       1.35 r
  mul_stage_inst/mul_24x24_inst/U175/Y (INVX6)            0.05       1.40 f
  mul_stage_inst/mul_24x24_inst/U172/Y (BUFX20)           0.10       1.50 f
  mul_stage_inst/mul_24x24_inst/U201/Y (NOR2X1)           0.16       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_23/S (ADDFX2)
                                                          0.36       2.01 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_23/S (ADDFX2)
                                                          0.29       2.31 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_27/CO (ADDFX2)
                                                          0.22       2.53 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_28/S (ADDFX2)
                                                          0.35       2.88 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_28/S (ADDFHX4)
                                                          0.23       3.11 f
  mul_stage_inst/mul_24x24_inst/U156/Y (BUFX8)            0.08       3.19 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_28/S (ADDFHX4)
                                                          0.21       3.40 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_28/CO (ADDFHX4)
                                                          0.13       3.52 f
  carry_r0_reg_29_/D (DFFTRX4)                            0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_29_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U118/Y (NAND2BXL)                     0.21       2.75 r
  spec_handler_inst/U85/Y (AOI21X1)                       0.12       2.87 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.20       3.06 f
  spec_handler_inst/U82/Y (BUFX12)                        0.16       3.22 f
  spec_handler_inst/U161/Y (NAND2X1)                      0.11       3.33 r
  spec_handler_inst/U159/Y (NAND4X1)                      0.11       3.45 f
  res_spec_r0_reg_22_/D (DFFTRX1)                         0.00       3.45 f
  data arrival time                                                  3.45

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_22_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: exp_tmp_r0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.14       1.78 r
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.07       1.85 f
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.30       2.15 r
  mul_stage_inst/exp_handler_inst/U91/Y (NAND2X6)         0.10       2.25 f
  mul_stage_inst/exp_handler_inst/U75/Y (INVX6)           0.06       2.31 r
  mul_stage_inst/exp_handler_inst/U74/Y (NAND2X4)         0.06       2.38 f
  mul_stage_inst/exp_handler_inst/U104/Y (NAND2XL)        0.30       2.68 r
  mul_stage_inst/exp_handler_inst/add_42/U40/Y (BUFX4)
                                                          0.13       2.81 r
  mul_stage_inst/exp_handler_inst/add_42/U62/Y (NAND2X1)
                                                          0.07       2.88 f
  mul_stage_inst/exp_handler_inst/add_42/U53/Y (NAND2X1)
                                                          0.17       3.05 r
  mul_stage_inst/exp_handler_inst/add_42/U52/Y (XNOR2X4)
                                                          0.16       3.21 r
  mul_stage_inst/exp_handler_inst/U102/Y (BUFX20)         0.12       3.32 r
  mul_stage_inst/exp_handler_inst/U5/Y (MXI2X4)           0.09       3.42 f
  U3/Y (BUFX8)                                            0.09       3.51 f
  exp_tmp_r0_reg_3_/D (DFFTRX2)                           0.00       3.51 f
  data arrival time                                                  3.51

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  exp_tmp_r0_reg_3_/CK (DFFTRX2)                          0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U68/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U165/Y (INVX4)            0.10       1.30 f
  mul_stage_inst/mul_24x24_inst/U164/Y (BUFX20)           0.11       1.41 f
  mul_stage_inst/mul_24x24_inst/U37/Y (NOR2X2)            0.10       1.51 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_25/CO (ADDFX2)
                                                          0.23       1.74 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/L3/S (ADDFHX2)
                                                          0.22       1.95 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_30/CO (ADDFX2)
                                                          0.20       2.16 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/L3/S (ADDFXL)
                                                          0.53       2.69 r
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_39/S (ADDFHX1)
                                                          0.29       2.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_47/Y (XOR3X1)
                                                          0.23       3.22 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_47/Y (XOR3X1)
                                                          0.22       3.44 r
  sum_r0_reg_47_/D (DFFTRX1)                              0.00       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_47_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.16       2.04 f
  add_stage_inst/U161/Y (NOR2X8)                          0.09       2.14 r
  add_stage_inst/U34/Y (BUFX8)                            0.20       2.33 r
  add_stage_inst/U77/Y (MXI2X2)                           0.24       2.58 r
  add_stage_inst/U75/Y (INVX6)                            0.08       2.66 f
  add_stage_inst/sub_add_84_b0/U492/Y (NOR2X2)            0.13       2.78 r
  add_stage_inst/sub_add_84_b0/U381/Y (AND4X8)            0.14       2.93 r
  add_stage_inst/sub_add_84_b0/U526/Y (NAND2X4)           0.05       2.98 f
  add_stage_inst/sub_add_84_b0/U491/Y (OR2X4)             0.12       3.09 f
  add_stage_inst/sub_add_84_b0/U490/Y (NOR2X2)            0.10       3.20 r
  add_stage_inst/sub_add_84_b0/U551/Y (XNOR2X2)           0.12       3.31 f
  add_stage_inst/U163/Y (CLKMX2X2)                        0.15       3.47 f
  frac_inter_r1_reg_74_/D (DFFHQX8)                       0.00       3.47 f
  data arrival time                                                  3.47

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_74_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U18/Y (NOR2X2)                              0.14       1.30 r
  mul_stage_inst/mul_24x24_inst/U42/Y (INVX3)             0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U104/Y (BUFX12)           0.14       1.54 f
  mul_stage_inst/mul_24x24_inst/U82/Y (NOR2X4)            0.10       1.65 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_2/S (ADDFHX2)
                                                          0.21       1.86 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_2/S (ADDFX2)
                                                          0.29       2.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_2/S (ADDFX2)
                                                          0.29       2.44 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_2/S (ADDFX2)
                                                          0.29       2.74 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_2/S (ADDFX2)
                                                          0.32       3.05 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_2/S (ADDFHX4)
                                                          0.24       3.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_2/S (ADDFHX4)
                                                          0.20       3.49 r
  sum_r0_reg_2_/D (DFFTRX4)                               0.00       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_2_/CK (DFFTRX4)                              0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U56/Y (INVX8)       0.04       2.30 f
  norm_stage_inst/denorm_handler_inst/U54/Y (NAND2X8)     0.05       2.34 r
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.04       2.39 f
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.05       2.44 r
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.05       2.49 f
  norm_stage_inst/denorm_handler_inst/srl_43/U515/Y (BUFX20)
                                                          0.09       2.59 f
  norm_stage_inst/denorm_handler_inst/srl_43/U514/Y (BUFX20)
                                                          0.10       2.68 f
  norm_stage_inst/denorm_handler_inst/srl_43/U383/Y (INVX16)
                                                          0.05       2.73 r
  norm_stage_inst/denorm_handler_inst/srl_43/U513/Y (NAND2X6)
                                                          0.04       2.77 f
  norm_stage_inst/denorm_handler_inst/srl_43/U507/Y (NAND2X6)
                                                          0.06       2.82 r
  norm_stage_inst/denorm_handler_inst/srl_43/U508/Y (INVX12)
                                                          0.04       2.86 f
  norm_stage_inst/denorm_handler_inst/srl_43/U478/Y (NAND2X6)
                                                          0.05       2.91 r
  norm_stage_inst/denorm_handler_inst/srl_43/U422/Y (NAND2X6)
                                                          0.04       2.95 f
  norm_stage_inst/denorm_handler_inst/srl_43/U798/Y (INVX8)
                                                          0.05       3.00 r
  norm_stage_inst/denorm_handler_inst/srl_43/U498/Y (NAND2X6)
                                                          0.04       3.03 f
  norm_stage_inst/denorm_handler_inst/srl_43/U623/Y (AND2X8)
                                                          0.10       3.13 f
  norm_stage_inst/denorm_handler_inst/srl_43/U564/Y (NOR2X4)
                                                          0.09       3.22 r
  norm_stage_inst/denorm_handler_inst/srl_43/U866/Y (MX2X4)
                                                          0.15       3.37 r
  norm_stage_inst/denorm_handler_inst/U4/Y (CLKMX2X4)     0.11       3.48 r
  frac_inter_norm_r2_reg_11_/D (DFFHQX8)                  0.00       3.48 r
  data arrival time                                                  3.48

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_11_/CK (DFFHQX8)                 0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U508/Y (INVX8)             0.09       2.65 r
  add_stage_inst/sub_add_84_b0/U353/Y (NOR2X4)            0.05       2.71 f
  add_stage_inst/sub_add_84_b0/U596/Y (NAND2X1)           0.09       2.80 r
  add_stage_inst/sub_add_84_b0/U617/Y (XOR2XL)            0.25       3.05 r
  add_stage_inst/U204/Y (CLKINVX1)                        0.13       3.18 f
  add_stage_inst/U203/Y (MXI2XL)                          0.26       3.44 r
  frac_inter_r1_reg_11_/D (DFFHQX8)                       0.00       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_11_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U358/Y (AND4X4)            0.18       2.74 f
  add_stage_inst/sub_add_84_b0/U586/Y (INVX8)             0.15       2.90 r
  add_stage_inst/sub_add_84_b0/U649/Y (XOR2XL)            0.27       3.17 r
  add_stage_inst/U173/Y (CLKINVX1)                        0.15       3.33 f
  add_stage_inst/U25/Y (MXI2X2)                           0.14       3.46 r
  frac_inter_r1_reg_32_/D (DFFHQX8)                       0.00       3.46 r
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_32_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.07       2.95 r
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.10       3.05 f
  add_stage_inst/sub_add_84_b0/U386/Y (NOR2BX4)           0.09       3.14 r
  add_stage_inst/sub_add_84_b0/U555/Y (XNOR2X2)           0.09       3.23 r
  add_stage_inst/U253/Y (CLKINVX1)                        0.11       3.34 f
  add_stage_inst/U95/Y (MXI2X2)                           0.12       3.46 r
  frac_inter_r1_reg_66_/D (DFFHQX8)                       0.00       3.46 r
  data arrival time                                                  3.46

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_66_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: a[23] (input port clocked by clk)
  Endpoint: carry_r0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  a[23] (in)                                              0.00       0.50 r
  unpackage_a/U42/Y (NOR2X8)                              0.03       0.53 f
  unpackage_a/U30/Y (AND4X4)                              0.16       0.69 f
  unpackage_a/U68/Y (CLKAND2X12)                          0.18       0.87 f
  unpackage_a/U19/Y (BUFX20)                              0.13       1.00 f
  unpackage_a/U56/Y (NOR2X1)                              0.16       1.15 r
  U5/Y (BUFX6)                                            0.11       1.26 r
  mul_stage_inst/mul_24x24_inst/U187/Y (INVX6)            0.04       1.31 f
  mul_stage_inst/mul_24x24_inst/U463/Y (BUFX8)            0.12       1.43 f
  mul_stage_inst/mul_24x24_inst/U613/Y (NOR2XL)           0.26       1.69 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst0/U0_8/S (ADDFHX1)
                                                          0.37       2.06 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst01/csa_inst1/U0_8/S (ADDFX2)
                                                          0.31       2.37 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_12/S (ADDFHX4)
                                                          0.20       2.57 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_12/S (ADDFHX4)
                                                          0.22       2.78 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_12/S (ADDFHX2)
                                                          0.24       3.02 f
  mul_stage_inst/mul_24x24_inst/U302/Y (BUFX6)            0.09       3.11 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_12/S (ADDFHX4)
                                                          0.17       3.29 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_12/CO (ADDFHX4)
                                                          0.20       3.48 r
  carry_r0_reg_13_/D (DFFTRX4)                            0.00       3.48 r
  data arrival time                                                  3.48

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_13_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U37/Y (NOR2X4)                              0.10       1.14 r
  mul_stage_inst/mul_24x24_inst/U231/Y (INVX4)            0.07       1.21 f
  mul_stage_inst/mul_24x24_inst/U357/Y (BUFX8)            0.13       1.35 f
  mul_stage_inst/mul_24x24_inst/U478/Y (NOR2XL)           0.27       1.61 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst0/U0_24/S (ADDFX1)
                                                          0.34       1.95 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst03/csa_inst1/U0_24/S (ADDFHX2)
                                                          0.27       2.22 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst0/U0_28/CO (ADDFX2)
                                                          0.21       2.44 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst11/csa_inst1/U0_29/S (ADDFX2)
                                                          0.32       2.76 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_37/CO (ADDFHX2)
                                                          0.16       2.92 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_38/S (ADDFX2)
                                                          0.33       3.25 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_38/S (ADDFHX4)
                                                          0.18       3.44 r
  sum_r0_reg_38_/D (DFFTRX1)                              0.00       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_38_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U18/Y (NOR2X2)                              0.14       1.30 r
  mul_stage_inst/mul_24x24_inst/U42/Y (INVX3)             0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U104/Y (BUFX12)           0.14       1.54 f
  mul_stage_inst/mul_24x24_inst/U82/Y (NOR2X4)            0.10       1.65 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/U0_2/S (ADDFHX2)
                                                          0.21       1.86 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/U0_2/S (ADDFX2)
                                                          0.29       2.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/U0_2/S (ADDFX2)
                                                          0.29       2.44 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/U0_2/S (ADDFX2)
                                                          0.29       2.74 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/U0_2/S (ADDFX2)
                                                          0.32       3.05 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_2/S (ADDFHX4)
                                                          0.23       3.28 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_2/CO (ADDFHX4)
                                                          0.20       3.47 r
  carry_r0_reg_3_/D (DFFTRX4)                             0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_3_/CK (DFFTRX4)                            0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U803/Y (AO21XL)                   0.23       2.32 r
  add_stage_inst/add_64/U675/Y (XNOR2X2)                  0.24       2.56 r
  add_stage_inst/sub_add_84_b0/U398/Y (NOR2X4)            0.10       2.66 f
  add_stage_inst/sub_add_84_b0/U659/Y (NAND2X2)           0.09       2.74 r
  add_stage_inst/sub_add_84_b0/U591/Y (CLKINVX1)          0.12       2.87 f
  add_stage_inst/sub_add_84_b0/U363/Y (AND3X2)            0.21       3.08 f
  add_stage_inst/sub_add_84_b0/U468/Y (INVX2)             0.07       3.15 r
  add_stage_inst/sub_add_84_b0/U420/Y (NOR2X2)            0.06       3.21 f
  add_stage_inst/sub_add_84_b0/U404/Y (XNOR2X2)           0.10       3.31 r
  add_stage_inst/U93/Y (INVX4)                            0.06       3.37 f
  add_stage_inst/U64/Y (MXI2X4)                           0.08       3.45 r
  frac_inter_r1_reg_46_/D (DFFHQX8)                       0.00       3.45 r
  data arrival time                                                  3.45

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_46_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U86/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U468/Y (INVX4)            0.10       1.31 f
  mul_stage_inst/mul_24x24_inst/U221/Y (BUFX20)           0.11       1.42 f
  mul_stage_inst/mul_24x24_inst/U220/Y (NOR2X1)           0.16       1.58 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst0/U0_21/S (ADDFX2)
                                                          0.36       1.94 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst04/csa_inst1/U0_21/S (ADDFX2)
                                                          0.29       2.23 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_21/S (ADDFX2)
                                                          0.32       2.55 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_21/S (ADDFHX4)
                                                          0.23       2.78 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_29/S (ADDFX2)
                                                          0.33       3.10 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_37/CO (ADDFHX4)
                                                          0.18       3.28 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_38/CO (ADDFHX4)
                                                          0.16       3.44 f
  carry_r0_reg_39_/D (DFFTRX1)                            0.00       3.44 f
  data arrival time                                                  3.44

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_39_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U6/Y (NOR2X6)                               0.09       1.13 r
  mul_stage_inst/mul_24x24_inst/U467/Y (INVX4)            0.07       1.20 f
  mul_stage_inst/mul_24x24_inst/U355/Y (BUFX8)            0.13       1.33 f
  mul_stage_inst/mul_24x24_inst/U372/Y (NOR2XL)           0.31       1.64 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_23/CO (ADDFHX2)
                                                          0.28       1.92 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_24/S (ADDFX2)
                                                          0.32       2.24 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_28/CO (ADDFX2)
                                                          0.22       2.46 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_29/S (ADDFX1)
                                                          0.34       2.80 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_37/S (ADDFHX1)
                                                          0.25       3.05 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_45/CO (ADDFHX2)
                                                          0.18       3.23 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_46/S (ADDFHX2)
                                                          0.21       3.43 f
  sum_r0_reg_46_/D (DFFTRX1)                              0.00       3.43 f
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_46_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U393/Y (NAND2X2)           0.07       3.11 f
  add_stage_inst/sub_add_84_b0/U495/Y (NOR2X4)            0.07       3.18 r
  add_stage_inst/sub_add_84_b0/U567/Y (XNOR2X2)           0.11       3.29 r
  add_stage_inst/U110/Y (INVX4)                           0.05       3.34 f
  add_stage_inst/U67/Y (MXI2X2)                           0.10       3.44 r
  frac_inter_r1_reg_49_/D (DFFHQX8)                       0.00       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_49_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U68/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U165/Y (INVX4)            0.10       1.30 f
  mul_stage_inst/mul_24x24_inst/U262/Y (BUFX16)           0.12       1.42 f
  mul_stage_inst/mul_24x24_inst/U601/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_21/S (ADDFHX1)
                                                          0.33       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_21/S (ADDFX1)
                                                          0.30       2.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_25/CO (ADDFX2)
                                                          0.26       2.54 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_26/S (ADDFHX2)
                                                          0.21       2.75 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_34/S (ADDFX2)
                                                          0.33       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_42/CO (ADDFHX4)
                                                          0.16       3.24 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_43/S (ADDFHX2)
                                                          0.19       3.43 f
  sum_r0_reg_43_/D (DFFTRX1)                              0.00       3.43 f
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_43_/CK (DFFTRX1)                             0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U798/Y (XNOR2X1)                  0.30       2.39 r
  add_stage_inst/sub_add_84_b0/U638/Y (NOR2X2)            0.15       2.53 f
  add_stage_inst/sub_add_84_b0/U601/Y (INVXL)             0.19       2.72 r
  add_stage_inst/sub_add_84_b0/U634/Y (CLKINVX1)          0.16       2.88 f
  add_stage_inst/sub_add_84_b0/U628/Y (CLKINVX1)          0.10       2.98 r
  add_stage_inst/sub_add_84_b0/U454/Y (NOR2X1)            0.08       3.06 f
  add_stage_inst/sub_add_84_b0/U594/Y (XNOR2X1)           0.14       3.20 r
  add_stage_inst/U177/Y (CLKINVX1)                        0.12       3.32 f
  add_stage_inst/U49/Y (MXI2X2)                           0.12       3.44 r
  frac_inter_r1_reg_34_/D (DFFHQX8)                       0.00       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_34_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U798/Y (XNOR2X1)                  0.30       2.39 r
  add_stage_inst/sub_add_84_b0/U638/Y (NOR2X2)            0.15       2.53 f
  add_stage_inst/sub_add_84_b0/U660/Y (NAND2X2)           0.17       2.71 r
  add_stage_inst/sub_add_84_b0/U593/Y (CLKINVX1)          0.18       2.89 f
  add_stage_inst/sub_add_84_b0/U395/Y (INVX3)             0.15       3.04 r
  add_stage_inst/sub_add_84_b0/U392/Y (NOR2X1)            0.09       3.12 f
  add_stage_inst/sub_add_84_b0/U541/Y (XNOR2X1)           0.16       3.28 r
  add_stage_inst/U82/Y (INVX3)                            0.07       3.36 f
  add_stage_inst/U81/Y (MXI2X4)                           0.09       3.44 r
  frac_inter_r1_reg_36_/D (DFFHQX8)                       0.00       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_36_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U912/Y (AOI21XL)                  0.28       2.29 r
  add_stage_inst/add_64/U32/Y (XOR2X2)                    0.31       2.59 r
  add_stage_inst/sub_add_84_b0/U641/Y (NOR2X4)            0.08       2.68 f
  add_stage_inst/sub_add_84_b0/U360/Y (AND4X4)            0.16       2.84 f
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.91 r
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.05       2.96 f
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.10       3.06 f
  add_stage_inst/sub_add_84_b0/U412/Y (NAND2X2)           0.09       3.15 r
  add_stage_inst/sub_add_84_b0/U415/Y (NOR2X4)            0.05       3.20 f
  add_stage_inst/sub_add_84_b0/U414/Y (XNOR2X4)           0.07       3.27 r
  add_stage_inst/U109/Y (INVX2)                           0.06       3.33 f
  add_stage_inst/U108/Y (MXI2X2)                          0.10       3.43 r
  frac_inter_r1_reg_61_/D (DFFHQX8)                       0.00       3.43 r
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_61_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U737/Y (INVX8)                    0.17       1.97 r
  add_stage_inst/add_64/U602/Y (OAI2BB1X2)                0.14       2.11 r
  add_stage_inst/add_64/U729/Y (XNOR2X2)                  0.11       2.22 f
  add_stage_inst/U118/Y (BUFX8)                           0.11       2.32 f
  add_stage_inst/sub_add_84_b0/U639/Y (NOR2X2)            0.12       2.44 r
  add_stage_inst/sub_add_84_b0/U357/Y (AND4X8)            0.15       2.59 r
  add_stage_inst/sub_add_84_b0/U365/Y (INVX4)             0.05       2.65 f
  add_stage_inst/sub_add_84_b0/U627/Y (INVXL)             0.18       2.82 r
  add_stage_inst/sub_add_84_b0/U525/Y (NAND2X2)           0.11       2.93 f
  add_stage_inst/sub_add_84_b0/U603/Y (NOR2X1)            0.16       3.09 r
  add_stage_inst/sub_add_84_b0/U569/Y (XNOR2X1)           0.19       3.28 r
  add_stage_inst/U120/Y (INVX3)                           0.07       3.35 f
  add_stage_inst/U119/Y (MXI2X4)                          0.09       3.44 r
  frac_inter_r1_reg_25_/D (DFFHQX8)                       0.00       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_25_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.13       2.08 r
  add_stage_inst/add_64/U798/Y (XNOR2X1)                  0.30       2.39 r
  add_stage_inst/sub_add_84_b0/U638/Y (NOR2X2)            0.15       2.53 f
  add_stage_inst/sub_add_84_b0/U601/Y (INVXL)             0.19       2.72 r
  add_stage_inst/sub_add_84_b0/U634/Y (CLKINVX1)          0.16       2.88 f
  add_stage_inst/sub_add_84_b0/U366/Y (NAND2X1)           0.13       3.01 r
  add_stage_inst/sub_add_84_b0/U448/Y (NOR2X1)            0.09       3.10 f
  add_stage_inst/sub_add_84_b0/U493/Y (XNOR2X2)           0.10       3.20 r
  add_stage_inst/U221/Y (CLKINVX1)                        0.11       3.31 f
  add_stage_inst/U54/Y (MXI2X2)                           0.12       3.43 r
  frac_inter_r1_reg_35_/D (DFFHQX8)                       0.00       3.43 r
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_35_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U6/Y (NOR2X6)                               0.09       1.13 r
  mul_stage_inst/mul_24x24_inst/U467/Y (INVX4)            0.07       1.20 f
  mul_stage_inst/mul_24x24_inst/U355/Y (BUFX8)            0.13       1.33 f
  mul_stage_inst/mul_24x24_inst/U372/Y (NOR2XL)           0.31       1.64 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_23/CO (ADDFHX2)
                                                          0.28       1.92 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_24/S (ADDFX2)
                                                          0.32       2.24 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_28/CO (ADDFX2)
                                                          0.22       2.46 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_29/S (ADDFX1)
                                                          0.34       2.80 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_37/S (ADDFHX1)
                                                          0.26       3.05 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_45/CO (ADDFHX2)
                                                          0.18       3.24 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_46/CO (ADDFHX2)
                                                          0.19       3.42 f
  carry_r0_reg_47_/D (DFFTRX1)                            0.00       3.42 f
  data arrival time                                                  3.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_47_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U68/Y (NOR2X2)                              0.16       1.21 r
  mul_stage_inst/mul_24x24_inst/U165/Y (INVX4)            0.10       1.30 f
  mul_stage_inst/mul_24x24_inst/U262/Y (BUFX16)           0.12       1.42 f
  mul_stage_inst/mul_24x24_inst/U601/Y (NOR2XL)           0.24       1.66 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_21/S (ADDFHX1)
                                                          0.33       1.99 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_21/S (ADDFX1)
                                                          0.30       2.29 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_25/CO (ADDFX2)
                                                          0.26       2.54 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_26/S (ADDFHX2)
                                                          0.21       2.75 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_34/S (ADDFX2)
                                                          0.33       3.08 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_42/CO (ADDFHX4)
                                                          0.16       3.24 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_43/CO (ADDFHX2)
                                                          0.18       3.42 f
  carry_r0_reg_44_/D (DFFTRX1)                            0.00       3.42 f
  data arrival time                                                  3.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_44_/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U358/Y (AND4X4)            0.18       2.74 f
  add_stage_inst/sub_add_84_b0/U586/Y (INVX8)             0.15       2.90 r
  add_stage_inst/sub_add_84_b0/U535/Y (BUFX20)            0.13       3.03 r
  add_stage_inst/sub_add_84_b0/U410/Y (NOR2BX4)           0.04       3.07 f
  add_stage_inst/sub_add_84_b0/U409/Y (AND2X2)            0.13       3.21 f
  add_stage_inst/sub_add_84_b0/U497/Y (XNOR2X4)           0.08       3.29 r
  add_stage_inst/U83/Y (INVX4)                            0.04       3.33 f
  add_stage_inst/U84/Y (MXI2X2)                           0.10       3.43 r
  frac_inter_r1_reg_50_/D (DFFHQX8)                       0.00       3.43 r
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_50_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U397/Y (INVX4)             0.06       2.94 r
  add_stage_inst/sub_add_84_b0/U501/Y (BUFX20)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U374/Y (AND4X2)            0.15       3.20 r
  add_stage_inst/sub_add_84_b0/U447/Y (XNOR2X4)           0.09       3.29 r
  add_stage_inst/U30/Y (INVX4)                            0.04       3.33 f
  add_stage_inst/U86/Y (MXI2X2)                           0.10       3.43 r
  frac_inter_r1_reg_58_/D (DFFHQX8)                       0.00       3.43 r
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_58_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U862/Y (INVXL)                    0.17       1.64 f
  add_stage_inst/add_64/U696/Y (OAI21X1)                  0.22       1.86 r
  add_stage_inst/add_64/U713/Y (XNOR2X2)                  0.21       2.07 f
  add_stage_inst/sub_add_84_b0/U609/Y (NOR2X2)            0.16       2.23 r
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.13       2.36 f
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.18       2.54 r
  add_stage_inst/sub_add_84_b0/U508/Y (INVX8)             0.08       2.62 f
  add_stage_inst/sub_add_84_b0/U579/Y (NOR2X8)            0.08       2.70 r
  add_stage_inst/sub_add_84_b0/U578/Y (NAND2X4)           0.05       2.76 f
  add_stage_inst/sub_add_84_b0/U646/Y (NOR2XL)            0.26       3.02 r
  add_stage_inst/sub_add_84_b0/U458/Y (XNOR2X2)           0.17       3.19 r
  add_stage_inst/U234/Y (CLKINVX1)                        0.12       3.31 f
  add_stage_inst/U28/Y (MXI2X2)                           0.12       3.42 r
  frac_inter_r1_reg_15_/D (DFFHQX8)                       0.00       3.42 r
  data arrival time                                                  3.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_15_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U699/Y (INVX2)                    0.27       1.90 r
  add_stage_inst/add_64/U658/Y (XOR2X2)                   0.20       2.10 f
  add_stage_inst/U43/Y (BUFX8)                            0.11       2.21 f
  add_stage_inst/sub_add_84_b0/U602/Y (NOR2X2)            0.21       2.42 r
  add_stage_inst/sub_add_84_b0/U359/Y (AND4X4)            0.18       2.60 r
  add_stage_inst/sub_add_84_b0/U358/Y (AND4X4)            0.17       2.77 r
  add_stage_inst/sub_add_84_b0/U586/Y (INVX8)             0.11       2.87 f
  add_stage_inst/sub_add_84_b0/U453/Y (NOR2X1)            0.17       3.04 r
  add_stage_inst/sub_add_84_b0/U486/Y (XNOR2X2)           0.13       3.17 r
  add_stage_inst/U237/Y (CLKINVX1)                        0.12       3.30 f
  add_stage_inst/U88/Y (MXI2X2)                           0.12       3.42 r
  frac_inter_r1_reg_33_/D (DFFHQX8)                       0.00       3.42 r
  data arrival time                                                  3.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_33_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U93/Y (NOR2X2)                              0.10       1.15 r
  U9/Y (BUFX6)                                            0.09       1.24 r
  mul_stage_inst/mul_24x24_inst/U469/Y (INVX4)            0.05       1.29 f
  mul_stage_inst/mul_24x24_inst/U353/Y (BUFX8)            0.13       1.43 f
  mul_stage_inst/mul_24x24_inst/U364/Y (NOR2XL)           0.28       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_23/S (ADDFHX2)
                                                          0.30       2.00 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_23/S (ADDFHX4)
                                                          0.23       2.22 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_27/CO (ADDFX2)
                                                          0.21       2.43 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_28/S (ADDFX2)
                                                          0.35       2.79 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_36/S (ADDFHX2)
                                                          0.22       3.00 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_44/S (ADDFHX2)
                                                          0.20       3.20 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_44/S (ADDFHX2)
                                                          0.23       3.43 r
  sum_r0_reg_44_/D (DFFTRX2)                              0.00       3.43 r
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_44_/CK (DFFTRX2)                             0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U862/Y (INVXL)                    0.28       1.70 r
  add_stage_inst/add_64/U871/Y (XOR2X1)                   0.35       2.05 r
  add_stage_inst/sub_add_84_b0/U676/Y (NOR2X1)            0.17       2.22 f
  add_stage_inst/sub_add_84_b0/U514/Y (NAND2X4)           0.14       2.35 r
  add_stage_inst/sub_add_84_b0/U513/Y (INVX6)             0.05       2.40 f
  add_stage_inst/sub_add_84_b0/U600/Y (NAND2XL)           0.27       2.67 r
  add_stage_inst/sub_add_84_b0/U650/Y (XOR2XL)            0.33       3.00 r
  add_stage_inst/U181/Y (CLKINVX1)                        0.13       3.13 f
  add_stage_inst/U179/Y (MXI2XL)                          0.26       3.39 r
  frac_inter_r1_reg_6_/D (DFFHQX8)                        0.00       3.39 r
  data arrival time                                                  3.39

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_6_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.07       2.95 r
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.10       3.05 f
  add_stage_inst/sub_add_84_b0/U523/Y (NOR2X2)            0.13       3.18 r
  add_stage_inst/sub_add_84_b0/U574/Y (XNOR2X4)           0.10       3.28 r
  add_stage_inst/U16/Y (INVX4)                            0.04       3.32 f
  add_stage_inst/U126/Y (MXI2X2)                          0.10       3.42 r
  frac_inter_r1_reg_71_/D (DFFHQX8)                       0.00       3.42 r
  data arrival time                                                  3.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_71_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U400/Y (NAND2X6)           0.07       2.88 f
  add_stage_inst/sub_add_84_b0/U378/Y (INVX6)             0.07       2.95 r
  add_stage_inst/sub_add_84_b0/U562/Y (NAND3X8)           0.10       3.05 f
  add_stage_inst/sub_add_84_b0/U418/Y (NOR2X2)            0.13       3.18 r
  add_stage_inst/sub_add_84_b0/U417/Y (XNOR2X4)           0.10       3.28 r
  add_stage_inst/U11/Y (INVX4)                            0.04       3.32 f
  add_stage_inst/U35/Y (MXI2X2)                           0.10       3.42 r
  frac_inter_r1_reg_69_/D (DFFHQX8)                       0.00       3.42 r
  data arrival time                                                  3.42

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_69_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U93/Y (NOR2X2)                              0.10       1.15 r
  U9/Y (BUFX6)                                            0.09       1.24 r
  mul_stage_inst/mul_24x24_inst/U469/Y (INVX4)            0.05       1.29 f
  mul_stage_inst/mul_24x24_inst/U353/Y (BUFX8)            0.13       1.43 f
  mul_stage_inst/mul_24x24_inst/U364/Y (NOR2XL)           0.28       1.70 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst0/U0_23/S (ADDFHX2)
                                                          0.30       2.00 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst05/csa_inst1/U0_23/S (ADDFHX4)
                                                          0.23       2.22 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst0/U0_27/CO (ADDFX2)
                                                          0.21       2.43 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst12/csa_inst1/U0_28/S (ADDFX2)
                                                          0.35       2.79 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst21/U0_36/S (ADDFHX2)
                                                          0.22       3.00 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/U0_44/S (ADDFHX2)
                                                          0.20       3.20 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_44/CO (ADDFHX2)
                                                          0.24       3.43 r
  carry_r0_reg_45_/D (DFFTRX4)                            0.00       3.43 r
  data arrival time                                                  3.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_45_/CK (DFFTRX4)                           0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U508/Y (INVX8)             0.09       2.65 r
  add_stage_inst/sub_add_84_b0/U579/Y (NOR2X8)            0.05       2.70 f
  add_stage_inst/sub_add_84_b0/U578/Y (NAND2X4)           0.06       2.76 r
  add_stage_inst/sub_add_84_b0/U652/Y (XOR2XL)            0.23       3.00 r
  add_stage_inst/U187/Y (CLKINVX1)                        0.13       3.13 f
  add_stage_inst/U185/Y (MXI2XL)                          0.26       3.39 r
  frac_inter_r1_reg_14_/D (DFFHQX8)                       0.00       3.39 r
  data arrival time                                                  3.39

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_14_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U107/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_10_/D0 (MDFFHQX2)                               0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_10_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U109/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_14_/D0 (MDFFHQX2)                               0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_14_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U104/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_7_/D0 (MDFFHQX2)                                0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_7_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U113/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_19_/D0 (MDFFHQX2)                               0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_19_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U114/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_20_/D0 (MDFFHQX2)                               0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_20_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U115/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_21_/D0 (MDFFHQX2)                               0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_21_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U101/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_3_/D0 (MDFFHQX2)                                0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_3_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U105/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_9_/D0 (MDFFHQX2)                                0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_9_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U41/Y (INVX4)                          0.10       2.87 r
  round_stage_inst/U43/Y (NAND2X4)                        0.17       3.05 f
  round_stage_inst/U111/Y (OAI2BB2XL)                     0.31       3.35 r
  res_reg_16_/D0 (MDFFHQX2)                               0.00       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_16_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U163/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_0_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_0_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U167/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_1_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_1_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U171/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_2_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_2_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U175/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_3_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_3_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U179/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_4_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_4_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U183/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_5_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_5_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U187/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_6_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_6_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U191/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_7_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_7_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U195/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_8_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_8_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U199/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_9_/D (DFFTRX1)                          0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_9_/CK (DFFTRX1)                         0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U203/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_10_/D (DFFTRX1)                         0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_10_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U207/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_11_/D (DFFTRX1)                         0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_11_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U211/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_12_/D (DFFTRX1)                         0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_12_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U226/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_13_/D (DFFTRX1)                         0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_13_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U229/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_14_/D (DFFTRX1)                         0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_14_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U233/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_15_/D (DFFTRX1)                         0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_15_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U237/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_16_/D (DFFTRX1)                         0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_16_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.11       1.49 r
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.05       1.53 f
  mul_stage_inst/exp_handler_inst/add_35/U71/Y (OAI21X4)
                                                          0.11       1.64 r
  mul_stage_inst/exp_handler_inst/add_35/U12/Y (XNOR2X4)
                                                          0.13       1.77 f
  mul_stage_inst/exp_handler_inst/U82/Y (CLKINVX12)       0.05       1.82 r
  mul_stage_inst/exp_handler_inst/U25/Y (INVX1)           0.16       1.99 f
  spec_handler_inst/U22/Y (NOR3X2)                        0.23       2.21 r
  spec_handler_inst/U48/Y (INVX3)                         0.05       2.27 f
  spec_handler_inst/U47/Y (NOR4XL)                        0.37       2.64 r
  spec_handler_inst/U10/Y (OA21X4)                        0.18       2.82 r
  spec_handler_inst/U11/Y (NAND3X2)                       0.07       2.90 f
  spec_handler_inst/U154/Y (NAND3BX2)                     0.16       3.06 r
  spec_handler_inst/U88/Y (BUFX12)                        0.17       3.22 r
  spec_handler_inst/U241/Y (OAI2BB1X1)                    0.15       3.38 r
  res_spec_r0_reg_17_/D (DFFTRX1)                         0.00       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_17_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U538/Y (NAND2X1)           0.19       3.05 r
  add_stage_inst/sub_add_84_b0/U537/Y (NOR2X2)            0.08       3.13 f
  add_stage_inst/sub_add_84_b0/U582/Y (XNOR2X2)           0.11       3.24 r
  add_stage_inst/U4/Y (INVX3)                             0.06       3.30 f
  add_stage_inst/U135/Y (MXI2X2)                          0.10       3.40 r
  frac_inter_r1_reg_31_/D (DFFHQX8)                       0.00       3.40 r
  data arrival time                                                  3.40

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_31_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U45/Y (NOR2X1)                        0.08       2.62 f
  spec_handler_inst/U86/Y (OAI2BB1X2)                     0.14       2.76 f
  spec_handler_inst/U95/Y (BUFX8)                         0.14       2.90 f
  spec_handler_inst/U79/Y (INVX12)                        0.15       3.05 r
  spec_handler_inst/U215/Y (NOR2X1)                       0.09       3.14 f
  spec_handler_inst/U34/Y (AOI21X1)                       0.16       3.30 r
  spec_handler_inst/U214/Y (OAI2BB1X1)                    0.09       3.39 f
  res_spec_r0_reg_18_/D (DFFTRX1)                         0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_18_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U45/Y (NOR2X1)                        0.08       2.62 f
  spec_handler_inst/U86/Y (OAI2BB1X2)                     0.14       2.76 f
  spec_handler_inst/U95/Y (BUFX8)                         0.14       2.90 f
  spec_handler_inst/U79/Y (INVX12)                        0.15       3.05 r
  spec_handler_inst/U218/Y (NOR2X1)                       0.09       3.14 f
  spec_handler_inst/U35/Y (AOI21X1)                       0.16       3.30 r
  spec_handler_inst/U217/Y (OAI2BB1X1)                    0.09       3.39 f
  res_spec_r0_reg_19_/D (DFFTRX1)                         0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_19_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U45/Y (NOR2X1)                        0.08       2.62 f
  spec_handler_inst/U86/Y (OAI2BB1X2)                     0.14       2.76 f
  spec_handler_inst/U95/Y (BUFX8)                         0.14       2.90 f
  spec_handler_inst/U79/Y (INVX12)                        0.15       3.05 r
  spec_handler_inst/U221/Y (NOR2X1)                       0.09       3.14 f
  spec_handler_inst/U36/Y (AOI21X1)                       0.16       3.30 r
  spec_handler_inst/U220/Y (OAI2BB1X1)                    0.09       3.39 f
  res_spec_r0_reg_20_/D (DFFTRX1)                         0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_20_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: res_spec_r0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U45/Y (NOR2X1)                        0.08       2.62 f
  spec_handler_inst/U86/Y (OAI2BB1X2)                     0.14       2.76 f
  spec_handler_inst/U95/Y (BUFX8)                         0.14       2.90 f
  spec_handler_inst/U79/Y (INVX12)                        0.15       3.05 r
  spec_handler_inst/U224/Y (NOR2X1)                       0.09       3.14 f
  spec_handler_inst/U37/Y (AOI21X1)                       0.16       3.30 r
  spec_handler_inst/U223/Y (OAI2BB1X1)                    0.09       3.39 f
  res_spec_r0_reg_21_/D (DFFTRX1)                         0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_spec_r0_reg_21_/CK (DFFTRX1)                        0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U862/Y (INVXL)                    0.17       1.64 f
  add_stage_inst/add_64/U696/Y (OAI21X1)                  0.22       1.86 r
  add_stage_inst/add_64/U713/Y (XNOR2X2)                  0.21       2.07 f
  add_stage_inst/sub_add_84_b0/U609/Y (NOR2X2)            0.16       2.23 r
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.13       2.36 f
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.18       2.54 r
  add_stage_inst/sub_add_84_b0/U508/Y (INVX8)             0.08       2.62 f
  add_stage_inst/sub_add_84_b0/U579/Y (NOR2X8)            0.08       2.70 r
  add_stage_inst/sub_add_84_b0/U577/Y (INVX4)             0.05       2.75 f
  add_stage_inst/sub_add_84_b0/U647/Y (NOR2XL)            0.26       3.01 r
  add_stage_inst/sub_add_84_b0/U455/Y (XNOR2X2)           0.17       3.18 r
  add_stage_inst/U239/Y (CLKINVX1)                        0.11       3.28 f
  add_stage_inst/U21/Y (MXI2X2)                           0.12       3.40 r
  frac_inter_r1_reg_13_/D (DFFHQX8)                       0.00       3.40 r
  data arrival time                                                  3.40

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_13_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U508/Y (INVX8)             0.09       2.65 r
  add_stage_inst/sub_add_84_b0/U579/Y (NOR2X8)            0.05       2.70 f
  add_stage_inst/sub_add_84_b0/U577/Y (INVX4)             0.05       2.76 r
  add_stage_inst/sub_add_84_b0/U651/Y (XOR2XL)            0.23       2.98 r
  add_stage_inst/U184/Y (CLKINVX1)                        0.13       3.11 f
  add_stage_inst/U182/Y (MXI2XL)                          0.26       3.37 r
  frac_inter_r1_reg_12_/D (DFFHQX8)                       0.00       3.37 r
  data arrival time                                                  3.37

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_12_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U421/Y (CLKAND2X2)         0.17       2.98 r
  add_stage_inst/sub_add_84_b0/U385/Y (NOR2BX2)           0.14       3.12 r
  add_stage_inst/sub_add_84_b0/U445/Y (XNOR2X2)           0.12       3.24 r
  add_stage_inst/U29/Y (INVX3)                            0.06       3.29 f
  add_stage_inst/U89/Y (MXI2X2)                           0.10       3.39 r
  frac_inter_r1_reg_42_/D (DFFHQX8)                       0.00       3.39 r
  data arrival time                                                  3.39

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_42_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.49


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U44/Y (INVXL)                          0.22       2.96 r
  round_stage_inst/U60/Y (NAND2X4)                        0.17       3.13 f
  round_stage_inst/U77/Y (OAI2BB1XL)                      0.21       3.34 r
  res_reg_25_/D0 (MDFFHQX2)                               0.00       3.34 r
  data arrival time                                                  3.34

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_25_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U44/Y (INVXL)                          0.22       2.96 r
  round_stage_inst/U60/Y (NAND2X4)                        0.17       3.13 f
  round_stage_inst/U78/Y (OAI2BB1XL)                      0.21       3.34 r
  res_reg_29_/D0 (MDFFHQX2)                               0.00       3.34 r
  data arrival time                                                  3.34

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_29_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U44/Y (INVXL)                          0.22       2.96 r
  round_stage_inst/U60/Y (NAND2X4)                        0.17       3.13 f
  round_stage_inst/U79/Y (OAI2BB1XL)                      0.21       3.34 r
  res_reg_30_/D0 (MDFFHQX2)                               0.00       3.34 r
  data arrival time                                                  3.34

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_30_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.14       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U358/Y (AND4X4)            0.18       2.74 f
  add_stage_inst/sub_add_84_b0/U586/Y (INVX8)             0.15       2.90 r
  add_stage_inst/sub_add_84_b0/U535/Y (BUFX20)            0.13       3.03 r
  add_stage_inst/sub_add_84_b0/U388/Y (INVX8)             0.03       3.06 f
  add_stage_inst/sub_add_84_b0/U377/Y (AND2X4)            0.09       3.15 f
  add_stage_inst/sub_add_84_b0/U545/Y (XNOR2X2)           0.10       3.25 r
  add_stage_inst/U90/Y (INVX4)                            0.06       3.31 f
  add_stage_inst/U71/Y (MXI2X4)                           0.08       3.39 r
  frac_inter_r1_reg_48_/D (DFFHQX8)                       0.00       3.39 r
  data arrival time                                                  3.39

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_48_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U648/Y (XNOR2XL)           0.22       3.08 r
  add_stage_inst/U171/Y (CLKINVX1)                        0.15       3.24 f
  add_stage_inst/U3/Y (MXI2X2)                            0.14       3.37 r
  frac_inter_r1_reg_16_/D (DFFHQX8)                       0.00       3.37 r
  data arrival time                                                  3.37

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U538/Y (NAND2X1)           0.19       3.05 r
  add_stage_inst/sub_add_84_b0/U536/Y (XOR2X2)            0.17       3.22 f
  add_stage_inst/U99/Y (INVX2)                            0.09       3.31 r
  add_stage_inst/U80/Y (MXI2X4)                           0.06       3.37 f
  frac_inter_r1_reg_30_/D (DFFHQX8)                       0.00       3.37 f
  data arrival time                                                  3.37

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_30_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U699/Y (INVX2)                    0.27       1.90 r
  add_stage_inst/add_64/U658/Y (XOR2X2)                   0.20       2.10 f
  add_stage_inst/U43/Y (BUFX8)                            0.11       2.21 f
  add_stage_inst/sub_add_84_b0/U602/Y (NOR2X2)            0.21       2.42 r
  add_stage_inst/sub_add_84_b0/U359/Y (AND4X4)            0.18       2.60 r
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.06       2.66 f
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.73 r
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.11       2.85 r
  add_stage_inst/sub_add_84_b0/U539/Y (NAND2X2)           0.08       2.93 f
  add_stage_inst/sub_add_84_b0/U540/Y (NOR2X2)            0.10       3.03 r
  add_stage_inst/sub_add_84_b0/U584/Y (XNOR2X2)           0.11       3.14 r
  add_stage_inst/U229/Y (CLKINVX1)                        0.11       3.25 f
  add_stage_inst/U136/Y (MXI2X2)                          0.12       3.37 r
  frac_inter_r1_reg_29_/D (DFFHQX8)                       0.00       3.37 r
  data arrival time                                                  3.37

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_29_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U539/Y (NAND2X2)           0.11       2.97 r
  add_stage_inst/sub_add_84_b0/U546/Y (XOR2X1)            0.15       3.12 r
  add_stage_inst/U195/Y (CLKINVX1)                        0.12       3.25 f
  add_stage_inst/U73/Y (MXI2X2)                           0.12       3.37 r
  frac_inter_r1_reg_28_/D (DFFHQX8)                       0.00       3.37 r
  data arrival time                                                  3.37

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_28_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U741/Y (BUFX20)
                                                          0.09       2.69 r
  norm_stage_inst/denorm_handler_inst/srl_43/U656/Y (MXI2X4)
                                                          0.12       2.81 r
  norm_stage_inst/denorm_handler_inst/srl_43/U650/Y (NOR2X4)
                                                          0.08       2.89 f
  norm_stage_inst/denorm_handler_inst/srl_43/U690/Y (NAND2BX4)
                                                          0.10       2.99 r
  norm_stage_inst/denorm_handler_inst/srl_43/U565/Y (NOR2X4)
                                                          0.06       3.05 f
  norm_stage_inst/denorm_handler_inst/srl_43/U814/Y (NOR2BX4)
                                                          0.12       3.17 f
  norm_stage_inst/denorm_handler_inst/U30/Y (MX2X2)       0.13       3.30 f
  frac_inter_norm_r2_reg_25_/D (DFFQX1)                   0.00       3.30 f
  data arrival time                                                  3.30

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_25_/CK (DFFQX1)                  0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U432/Y (NAND2X2)           0.11       2.97 r
  add_stage_inst/sub_add_84_b0/U528/Y (XOR2X2)            0.12       3.08 r
  add_stage_inst/U191/Y (CLKINVX1)                        0.10       3.18 f
  add_stage_inst/U32/Y (MXI2X1)                           0.16       3.34 r
  frac_inter_r1_reg_20_/D (DFFHQX8)                       0.00       3.34 r
  data arrival time                                                  3.34

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_20_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U699/Y (INVX2)                    0.27       1.90 r
  add_stage_inst/add_64/U658/Y (XOR2X2)                   0.20       2.10 f
  add_stage_inst/U43/Y (BUFX8)                            0.11       2.21 f
  add_stage_inst/sub_add_84_b0/U602/Y (NOR2X2)            0.21       2.42 r
  add_stage_inst/sub_add_84_b0/U359/Y (AND4X4)            0.18       2.60 r
  add_stage_inst/sub_add_84_b0/U358/Y (AND4X4)            0.17       2.77 r
  add_stage_inst/sub_add_84_b0/U586/Y (INVX8)             0.11       2.87 f
  add_stage_inst/sub_add_84_b0/U355/Y (NOR2X1)            0.17       3.04 r
  add_stage_inst/sub_add_84_b0/U465/Y (XNOR2X2)           0.15       3.20 r
  add_stage_inst/U142/Y (INVX4)                           0.05       3.24 f
  add_stage_inst/U141/Y (MXI2X2)                          0.10       3.34 r
  frac_inter_r1_reg_37_/D (DFFHQX8)                       0.00       3.34 r
  data arrival time                                                  3.34

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_37_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U61/Y (NAND2X4)                        0.08       2.82 r
  round_stage_inst/U41/Y (INVX4)                          0.08       2.90 f
  round_stage_inst/U12/Y (NAND2X8)                        0.17       3.07 r
  round_stage_inst/U16/Y (INVX20)                         0.06       3.13 f
  round_stage_inst/U22/Y (OAI2BB2X1)                      0.15       3.28 f
  res_reg_4_/D0 (MDFFHQX2)                                0.00       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_4_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U699/Y (INVX2)                    0.27       1.90 r
  add_stage_inst/add_64/U658/Y (XOR2X2)                   0.20       2.10 f
  add_stage_inst/U43/Y (BUFX8)                            0.11       2.21 f
  add_stage_inst/sub_add_84_b0/U602/Y (NOR2X2)            0.21       2.42 r
  add_stage_inst/sub_add_84_b0/U359/Y (AND4X4)            0.18       2.60 r
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.06       2.66 f
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.73 r
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.11       2.85 r
  add_stage_inst/sub_add_84_b0/U432/Y (NAND2X2)           0.08       2.93 f
  add_stage_inst/sub_add_84_b0/U434/Y (NOR2X2)            0.11       3.04 r
  add_stage_inst/sub_add_84_b0/U487/Y (XNOR2X2)           0.11       3.15 r
  add_stage_inst/U117/Y (INVX2)                           0.07       3.22 f
  add_stage_inst/U116/Y (MXI2X2)                          0.11       3.33 r
  frac_inter_r1_reg_21_/D (DFFHQX8)                       0.00       3.33 r
  data arrival time                                                  3.33

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_21_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U286/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U176/Y (NOR2X4)           0.09       1.49 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/L1/S (ADDFHX4)
                                                          0.23       1.72 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/L1/S (ADDFHX4)
                                                          0.22       1.94 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/L1/S (ADDFHX4)
                                                          0.21       2.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/L1/S (ADDFX2)
                                                          0.28       2.43 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/L1/S (ADDFX2)
                                                          0.29       2.73 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/L1/S (ADDFX1)
                                                          0.29       3.02 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/L1/S (ADDFX2)
                                                          0.29       3.31 f
  sum_r0_reg_0_/D (DFFTRX1)                               0.00       3.31 f
  data arrival time                                                  3.31

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_0_/CK (DFFTRX1)                              0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U699/Y (INVX2)                    0.27       1.90 r
  add_stage_inst/add_64/U658/Y (XOR2X2)                   0.20       2.10 f
  add_stage_inst/U43/Y (BUFX8)                            0.11       2.21 f
  add_stage_inst/sub_add_84_b0/U602/Y (NOR2X2)            0.21       2.42 r
  add_stage_inst/sub_add_84_b0/U359/Y (AND4X4)            0.18       2.60 r
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.06       2.66 f
  add_stage_inst/sub_add_84_b0/U384/Y (OR3X4)             0.16       2.81 f
  add_stage_inst/sub_add_84_b0/U604/Y (NOR2X1)            0.16       2.97 r
  add_stage_inst/sub_add_84_b0/U544/Y (XNOR2X2)           0.13       3.10 r
  add_stage_inst/U225/Y (CLKINVX1)                        0.11       3.21 f
  add_stage_inst/U19/Y (MXI2X2)                           0.12       3.32 r
  frac_inter_r1_reg_23_/D (DFFHQX8)                       0.00       3.32 r
  data arrival time                                                  3.32

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_23_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U286/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U176/Y (NOR2X4)           0.09       1.49 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/L1/S (ADDFHX4)
                                                          0.23       1.72 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/L1/S (ADDFHX4)
                                                          0.22       1.94 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/L1/S (ADDFHX4)
                                                          0.21       2.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/L1/S (ADDFX2)
                                                          0.28       2.43 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/L1/S (ADDFX2)
                                                          0.29       2.73 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/L1/CO (ADDFX1)
                                                          0.28       3.01 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_1/CO (ADDFX2)
                                                          0.29       3.30 f
  carry_r0_reg_2_/D (DFFTRX1)                             0.00       3.30 f
  data arrival time                                                  3.30

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_2_/CK (DFFTRX1)                            0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U699/Y (INVX2)                    0.27       1.90 r
  add_stage_inst/add_64/U658/Y (XOR2X2)                   0.20       2.10 f
  add_stage_inst/U43/Y (BUFX8)                            0.11       2.21 f
  add_stage_inst/sub_add_84_b0/U602/Y (NOR2X2)            0.21       2.42 r
  add_stage_inst/sub_add_84_b0/U359/Y (AND4X4)            0.18       2.60 r
  add_stage_inst/sub_add_84_b0/U358/Y (AND4X4)            0.17       2.77 r
  add_stage_inst/sub_add_84_b0/U586/Y (INVX8)             0.11       2.87 f
  add_stage_inst/sub_add_84_b0/U390/Y (NOR2X2)            0.12       2.99 r
  add_stage_inst/sub_add_84_b0/U496/Y (XNOR2X4)           0.09       3.09 r
  add_stage_inst/U169/Y (CLKINVX1)                        0.11       3.20 f
  add_stage_inst/U78/Y (MXI2X2)                           0.12       3.31 r
  frac_inter_r1_reg_40_/D (DFFHQX8)                       0.00       3.31 r
  data arrival time                                                  3.31

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_40_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U862/Y (INVXL)                    0.28       1.70 r
  add_stage_inst/add_64/U871/Y (XOR2X1)                   0.30       1.99 f
  add_stage_inst/sub_add_84_b0/U676/Y (NOR2X1)            0.25       2.24 r
  add_stage_inst/sub_add_84_b0/U514/Y (NAND2X4)           0.11       2.35 f
  add_stage_inst/sub_add_84_b0/U513/Y (INVX6)             0.07       2.42 r
  add_stage_inst/sub_add_84_b0/U600/Y (NAND2XL)           0.17       2.59 f
  add_stage_inst/sub_add_84_b0/U512/Y (NOR2X1)            0.21       2.80 r
  add_stage_inst/sub_add_84_b0/U511/Y (XNOR2X2)           0.13       2.93 r
  add_stage_inst/U218/Y (CLKINVX1)                        0.11       3.04 f
  add_stage_inst/U216/Y (MXI2XL)                          0.25       3.28 r
  frac_inter_r1_reg_7_/D (DFFHQX8)                        0.00       3.28 r
  data arrival time                                                  3.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_7_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U44/Y (INVXL)                          0.22       2.96 r
  round_stage_inst/U60/Y (NAND2X4)                        0.17       3.13 f
  round_stage_inst/U23/Y (OAI2BB1X1)                      0.15       3.28 r
  res_reg_23_/D0 (MDFFHQX2)                               0.00       3.28 r
  data arrival time                                                  3.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_23_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U44/Y (INVXL)                          0.22       2.96 r
  round_stage_inst/U60/Y (NAND2X4)                        0.17       3.13 f
  round_stage_inst/U6/Y (OAI2BB1X1)                       0.15       3.28 r
  res_reg_24_/D0 (MDFFHQX2)                               0.00       3.28 r
  data arrival time                                                  3.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_24_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U44/Y (INVXL)                          0.22       2.96 r
  round_stage_inst/U60/Y (NAND2X4)                        0.17       3.13 f
  round_stage_inst/U9/Y (OAI2BB1X1)                       0.15       3.28 r
  res_reg_26_/D0 (MDFFHQX2)                               0.00       3.28 r
  data arrival time                                                  3.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_26_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U462/Y (NAND2X2)           0.10       2.96 r
  add_stage_inst/sub_add_84_b0/U403/Y (XOR2X1)            0.17       3.14 r
  add_stage_inst/U115/Y (INVX3)                           0.06       3.20 f
  add_stage_inst/U114/Y (MXI2X2)                          0.11       3.31 r
  frac_inter_r1_reg_26_/D (DFFHQX8)                       0.00       3.31 r
  data arrival time                                                  3.31

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_26_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U667/Y (NAND2X1)           0.10       2.96 r
  add_stage_inst/sub_add_84_b0/U437/Y (XOR2X1)            0.18       3.14 r
  add_stage_inst/U18/Y (INVX3)                            0.06       3.20 f
  add_stage_inst/U17/Y (MXI2X2)                           0.11       3.30 r
  frac_inter_r1_reg_17_/D (DFFHQX8)                       0.00       3.30 r
  data arrival time                                                  3.30

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_17_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: sum_r0_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U286/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U176/Y (NOR2X4)           0.09       1.49 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/L1/S (ADDFHX4)
                                                          0.23       1.72 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/L1/S (ADDFHX4)
                                                          0.22       1.94 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/L1/S (ADDFHX4)
                                                          0.21       2.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/L1/S (ADDFX2)
                                                          0.28       2.43 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/L1/S (ADDFX2)
                                                          0.29       2.73 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/L1/CO (ADDFX1)
                                                          0.28       3.01 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/U0_1/S (ADDFX2)
                                                          0.32       3.33 f
  sum_r0_reg_1_/D (DFFTRX4)                               0.00       3.33 f
  data arrival time                                                  3.33

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  sum_r0_reg_1_/CK (DFFTRX4)                              0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.08       1.63 f
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.16       1.79 r
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.09       1.89 f
  add_stage_inst/add_64/U661/Y (BUFX20)                   0.12       2.00 f
  add_stage_inst/add_64/U716/Y (AOI21X1)                  0.18       2.18 r
  add_stage_inst/add_64/U158/Y (XOR2X2)                   0.21       2.39 f
  add_stage_inst/sub_add_84_b0/U637/Y (NOR2X2)            0.18       2.56 r
  add_stage_inst/sub_add_84_b0/U640/Y (NAND2X2)           0.11       2.67 f
  add_stage_inst/sub_add_84_b0/U422/Y (NOR2X8)            0.14       2.81 r
  add_stage_inst/sub_add_84_b0/U379/Y (NAND2X1)           0.10       2.91 f
  add_stage_inst/sub_add_84_b0/U588/Y (NOR2X2)            0.12       3.02 r
  add_stage_inst/sub_add_84_b0/U587/Y (XNOR2X2)           0.13       3.15 r
  add_stage_inst/U53/Y (INVX4)                            0.05       3.20 f
  add_stage_inst/U52/Y (MXI2X2)                           0.10       3.30 r
  frac_inter_r1_reg_41_/D (DFFHQX8)                       0.00       3.30 r
  data arrival time                                                  3.30

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_41_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U510/Y (NAND2X4)           0.07       2.93 r
  add_stage_inst/sub_add_84_b0/U509/Y (CLKXOR2X2)         0.16       3.09 r
  add_stage_inst/U189/Y (CLKINVX1)                        0.08       3.17 f
  add_stage_inst/U57/Y (MXI2X2)                           0.11       3.28 r
  frac_inter_r1_reg_18_/D (DFFHQX8)                       0.00       3.28 r
  data arrival time                                                  3.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_18_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: carry_r0_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U15/Y (OAI2BB1X2)                           0.13       0.86 r
  unpackage_b/U45/Y (NOR2BX4)                             0.06       0.93 f
  unpackage_b/U67/Y (BUFX20)                              0.12       1.04 f
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 f
  unpackage_b/U17/Y (NOR2X6)                              0.09       1.25 r
  mul_stage_inst/mul_24x24_inst/U180/Y (INVX8)            0.05       1.30 f
  mul_stage_inst/mul_24x24_inst/U286/Y (BUFX20)           0.10       1.40 f
  mul_stage_inst/mul_24x24_inst/U176/Y (NOR2X4)           0.09       1.49 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst0/L1/S (ADDFHX4)
                                                          0.23       1.72 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst00/csa_inst1/L1/S (ADDFHX4)
                                                          0.22       1.94 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst0/L1/S (ADDFHX4)
                                                          0.21       2.15 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst10/csa_inst1/L1/S (ADDFX2)
                                                          0.28       2.43 f
  mul_stage_inst/mul_24x24_inst/DW01_csa_inst20/L1/S (ADDFX2)
                                                          0.29       2.73 f
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst0/L1/S (ADDFX1)
                                                          0.27       3.00 r
  mul_stage_inst/mul_24x24_inst/csa4_2_inst40/csa_inst1/L1/CO (ADDFX2)
                                                          0.29       3.29 r
  carry_r0_reg_1_/D (DFFTRX4)                             0.00       3.29 r
  data arrival time                                                  3.29

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  carry_r0_reg_1_/CK (DFFTRX4)                            0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U643/Y (NAND2X4)           0.09       2.66 r
  add_stage_inst/sub_add_84_b0/U599/Y (CLKINVX2)          0.08       2.74 f
  add_stage_inst/sub_add_84_b0/U356/Y (BUFX12)            0.12       2.86 f
  add_stage_inst/sub_add_84_b0/U525/Y (NAND2X2)           0.11       2.97 r
  add_stage_inst/sub_add_84_b0/U550/Y (XOR2X4)            0.10       3.07 r
  add_stage_inst/U15/Y (INVX4)                            0.04       3.11 f
  add_stage_inst/U14/Y (MXI2X1)                           0.14       3.25 r
  frac_inter_r1_reg_24_/D (DFFHQX8)                       0.00       3.25 r
  data arrival time                                                  3.25

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_24_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.11       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U44/Y (INVXL)                          0.22       2.96 r
  round_stage_inst/U60/Y (NAND2X4)                        0.17       3.13 f
  round_stage_inst/U29/Y (OAI2BB1X2)                      0.11       3.24 r
  res_reg_27_/D0 (MDFFHQX2)                               0.00       3.24 r
  data arrival time                                                  3.24

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_27_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U18/Y (OR2X8)                          0.13       1.85 f
  round_stage_inst/U30/Y (OAI21X1)                        0.15       2.00 r
  round_stage_inst/U33/Y (OAI2BB1XL)                      0.36       2.36 r
  round_stage_inst/U28/Y (NAND4X2)                        0.13       2.49 f
  round_stage_inst/U35/Y (OAI21X2)                        0.17       2.66 r
  round_stage_inst/U4/Y (NAND2BX4)                        0.07       2.74 f
  round_stage_inst/U44/Y (INVXL)                          0.22       2.96 r
  round_stage_inst/U60/Y (NAND2X4)                        0.17       3.13 f
  round_stage_inst/U20/Y (OAI2BB1X2)                      0.11       3.24 r
  res_reg_28_/D0 (MDFFHQX2)                               0.00       3.24 r
  data arrival time                                                  3.24

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_28_/CK (MDFFHQX2)                               0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U862/Y (INVXL)                    0.28       1.70 r
  add_stage_inst/add_64/U871/Y (XOR2X1)                   0.35       2.05 r
  add_stage_inst/sub_add_84_b0/U676/Y (NOR2X1)            0.17       2.22 f
  add_stage_inst/sub_add_84_b0/U514/Y (NAND2X4)           0.14       2.35 r
  add_stage_inst/sub_add_84_b0/U513/Y (INVX6)             0.05       2.40 f
  add_stage_inst/sub_add_84_b0/U620/Y (NAND2XL)           0.15       2.55 r
  add_stage_inst/sub_add_84_b0/U655/Y (XOR2XL)            0.28       2.83 r
  add_stage_inst/U202/Y (CLKINVX1)                        0.13       2.96 f
  add_stage_inst/U200/Y (MXI2XL)                          0.26       3.22 r
  frac_inter_r1_reg_5_/D (DFFHQX8)                        0.00       3.22 r
  data arrival time                                                  3.22

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_5_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U862/Y (INVXL)                    0.17       1.64 f
  add_stage_inst/add_64/U696/Y (OAI21X1)                  0.22       1.86 r
  add_stage_inst/add_64/U713/Y (XNOR2X2)                  0.21       2.07 f
  add_stage_inst/sub_add_84_b0/U609/Y (NOR2X2)            0.16       2.23 r
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.13       2.36 f
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.18       2.54 r
  add_stage_inst/sub_add_84_b0/U508/Y (INVX8)             0.08       2.62 f
  add_stage_inst/sub_add_84_b0/U353/Y (NOR2X4)            0.09       2.71 r
  add_stage_inst/sub_add_84_b0/U610/Y (XNOR2XL)           0.24       2.95 r
  add_stage_inst/U235/Y (CLKINVX1)                        0.15       3.10 f
  add_stage_inst/U37/Y (MXI2X2)                           0.14       3.24 r
  frac_inter_r1_reg_10_/D (DFFHQX8)                       0.00       3.24 r
  data arrival time                                                  3.24

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_10_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.15       2.10 r
  add_stage_inst/U161/Y (NOR2X8)                          0.05       2.15 f
  add_stage_inst/U48/Y (INVX1)                            0.19       2.35 r
  add_stage_inst/U264/Y (CLKMX2X2)                        0.25       2.60 r
  add_stage_inst/U165/Y (BUFX4)                           0.17       2.76 r
  add_stage_inst/U160/Y (BUFX8)                           0.17       2.93 r
  add_stage_inst/U155/Y (MXI2XL)                          0.26       3.20 r
  frac_inter_r1_reg_2_/D (DFFHQX8)                        0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_2_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.15       2.10 r
  add_stage_inst/U161/Y (NOR2X8)                          0.05       2.15 f
  add_stage_inst/U48/Y (INVX1)                            0.19       2.35 r
  add_stage_inst/U264/Y (CLKMX2X2)                        0.25       2.60 r
  add_stage_inst/U165/Y (BUFX4)                           0.17       2.76 r
  add_stage_inst/U160/Y (BUFX8)                           0.17       2.93 r
  add_stage_inst/U256/Y (MXI2XL)                          0.26       3.20 r
  frac_inter_r1_reg_1_/D (DFFHQX8)                        0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_1_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.15       2.10 r
  add_stage_inst/U161/Y (NOR2X8)                          0.05       2.15 f
  add_stage_inst/U48/Y (INVX1)                            0.19       2.35 r
  add_stage_inst/U264/Y (CLKMX2X2)                        0.25       2.60 r
  add_stage_inst/U165/Y (BUFX4)                           0.17       2.76 r
  add_stage_inst/U160/Y (BUFX8)                           0.17       2.93 r
  add_stage_inst/U214/Y (MXI2XL)                          0.26       3.20 r
  frac_inter_r1_reg_3_/D (DFFHQX8)                        0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_3_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.15       2.10 r
  add_stage_inst/U161/Y (NOR2X8)                          0.05       2.15 f
  add_stage_inst/U48/Y (INVX1)                            0.19       2.35 r
  add_stage_inst/U264/Y (CLKMX2X2)                        0.25       2.60 r
  add_stage_inst/U165/Y (BUFX4)                           0.17       2.76 r
  add_stage_inst/U160/Y (BUFX8)                           0.17       2.93 r
  add_stage_inst/U230/Y (MXI2XL)                          0.26       3.20 r
  frac_inter_r1_reg_4_/D (DFFHQX8)                        0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_4_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.15       2.10 r
  add_stage_inst/U161/Y (NOR2X8)                          0.05       2.15 f
  add_stage_inst/U48/Y (INVX1)                            0.19       2.35 r
  add_stage_inst/U264/Y (CLKMX2X2)                        0.25       2.60 r
  add_stage_inst/U165/Y (BUFX4)                           0.17       2.76 r
  add_stage_inst/U160/Y (BUFX8)                           0.17       2.93 r
  add_stage_inst/U259/Y (MXI2XL)                          0.26       3.20 r
  frac_inter_r1_reg_0_/D (DFFHQX4)                        0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_0_/CK (DFFHQX4)                       0.00       3.00 r
  library setup time                                     -0.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: b[20] (input port clocked by clk)
  Endpoint: spec_mask_r0_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[20] (in)                                              0.00       0.50 r
  unpackage_b/U56/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U43/Y (AND4X6)                              0.13       0.66 f
  unpackage_b/U15/Y (OAI2BB1X2)                           0.14       0.80 f
  unpackage_b/U45/Y (NOR2BX4)                             0.10       0.90 r
  unpackage_b/U67/Y (BUFX20)                              0.14       1.04 r
  unpackage_b/U69/Y (BUFX20)                              0.11       1.15 r
  unpackage_b/U20/Y (NOR2X2)                              0.08       1.23 f
  spec_handler_inst/U70/Y (NOR4X1)                        0.29       1.52 r
  spec_handler_inst/U67/Y (NAND4X2)                       0.13       1.64 f
  spec_handler_inst/U81/Y (OR2X8)                         0.15       1.79 f
  spec_handler_inst/U49/Y (NOR3X2)                        0.17       1.96 r
  spec_handler_inst/U5/Y (NAND3X4)                        0.09       2.05 f
  spec_handler_inst/U83/Y (OR2X2)                         0.19       2.24 f
  spec_handler_inst/U119/Y (NAND3X4)                      0.11       2.35 r
  spec_handler_inst/U113/Y (NOR2BX4)                      0.07       2.42 f
  spec_handler_inst/U245/Y (OAI2BB1X4)                    0.12       2.54 r
  spec_handler_inst/U38/Y (NAND2X2)                       0.09       2.63 f
  spec_handler_inst/U39/Y (INVX3)                         0.11       2.75 r
  spec_handler_inst/U51/Y (OAI2BB1X4)                     0.08       2.83 f
  spec_handler_inst/U50/Y (NAND3X1)                       0.14       2.97 r
  spec_handler_inst/U80/Y (NAND2BX4)                      0.12       3.09 r
  spec_handler_inst/U21/Y (OAI211X1)                      0.10       3.19 f
  spec_mask_r0_reg/D (DFFTRX1)                            0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  spec_mask_r0_reg/CK (DFFTRX1)                           0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.19       1.27 f
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.07       1.35 r
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.07       1.42 f
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.13       1.55 r
  add_stage_inst/add_64/U684/Y (CLKINVX2)                 0.18       1.73 f
  add_stage_inst/add_64/U749/Y (AOI21X4)                  0.14       1.87 r
  add_stage_inst/add_64/U824/Y (XOR2X1)                   0.31       2.18 r
  add_stage_inst/sub_add_84_b0/U616/Y (NOR2X2)            0.10       2.29 f
  add_stage_inst/sub_add_84_b0/U642/Y (NAND2X1)           0.17       2.46 r
  add_stage_inst/sub_add_84_b0/U615/Y (NOR2X4)            0.11       2.57 f
  add_stage_inst/sub_add_84_b0/U508/Y (INVX8)             0.09       2.65 r
  add_stage_inst/sub_add_84_b0/U654/Y (XOR2XL)            0.24       2.89 r
  add_stage_inst/U199/Y (CLKINVX1)                        0.15       3.04 f
  add_stage_inst/U5/Y (MXI2X2)                            0.14       3.18 r
  frac_inter_r1_reg_8_/D (DFFHQX8)                        0.00       3.18 r
  data arrival time                                                  3.18

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_8_/CK (DFFHQX8)                       0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_r1_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.15       2.10 r
  add_stage_inst/U161/Y (NOR2X8)                          0.05       2.15 f
  add_stage_inst/U48/Y (INVX1)                            0.19       2.35 r
  add_stage_inst/U264/Y (CLKMX2X2)                        0.25       2.60 r
  add_stage_inst/U146/Y (CLKBUFX2)                        0.17       2.77 r
  add_stage_inst/U159/Y (BUFX8)                           0.21       2.98 r
  add_stage_inst/U59/Y (MXI2X2)                           0.17       3.16 f
  frac_inter_r1_reg_22_/D (DFFHQX8)                       0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_r1_reg_22_/CK (DFFHQX8)                      0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: frac_inter_norm_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_norm_r2_reg_4_/CK (DFFQX1)                   0.00       0.50 r
  frac_inter_norm_r2_reg_4_/Q (DFFQX1)                    0.37       0.87 r
  round_stage_inst/add_47/U196/Y (NAND2X1)                0.16       1.03 f
  round_stage_inst/add_47/U128/Y (NOR2X2)                 0.16       1.20 r
  round_stage_inst/add_47/U199/Y (NAND2X1)                0.14       1.34 f
  round_stage_inst/add_47/U185/Y (NOR2X2)                 0.19       1.53 r
  round_stage_inst/add_47/U129/Y (AND3X8)                 0.13       1.66 r
  round_stage_inst/U42/Y (NAND2X4)                        0.06       1.72 f
  round_stage_inst/U64/Y (NAND2BX4)                       0.17       1.88 r
  round_stage_inst/U32/Y (INVX8)                          0.10       1.98 f
  round_stage_inst/U25/Y (AO21X4)                         0.15       2.13 f
  round_stage_inst/U71/Y (INVX1)                          0.09       2.22 r
  round_stage_inst/U81/Y (MXI2X1)                         0.16       2.38 f
  round_stage_inst/U19/Y (NAND4X2)                        0.14       2.52 r
  round_stage_inst/U35/Y (OAI21X2)                        0.09       2.61 f
  round_stage_inst/U4/Y (NAND2BX4)                        0.10       2.71 r
  round_stage_inst/U61/Y (NAND2X4)                        0.06       2.77 f
  round_stage_inst/U85/Y (NOR3BXL)                        0.33       3.10 r
  res_reg_0_/D0 (MDFFHQX2)                                0.00       3.10 r
  data arrival time                                                  3.10

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  res_reg_0_/CK (MDFFHQX2)                                0.00       3.00 r
  library setup time                                     -0.16       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: frac_inter_r1_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: denorm_m_r2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_33_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_33_/Q (DFFHQX8)                       0.17       0.67 f
  norm_stage_inst/lzd_75/U98/Y (NOR2X8)                   0.09       0.76 r
  norm_stage_inst/lzd_75/U1_UORT1_2_21/Y (NAND2X8)        0.07       0.83 f
  norm_stage_inst/lzd_75/U147/Y (OR2X8)                   0.11       0.94 f
  norm_stage_inst/lzd_75/U160/Y (OA21X4)                  0.14       1.09 f
  norm_stage_inst/lzd_75/U161/Y (AOI2BB1X4)               0.13       1.21 f
  norm_stage_inst/lzd_75/U139/Y (OA21X4)                  0.11       1.32 f
  norm_stage_inst/U24/Y (BUFX20)                          0.09       1.42 f
  norm_stage_inst/exp_adjust_inst/U14/Y (CLKINVX4)        0.04       1.46 r
  norm_stage_inst/exp_adjust_inst/U5/Y (AND2X8)           0.10       1.57 r
  norm_stage_inst/exp_adjust_inst/U34/Y (NOR2X6)          0.04       1.61 f
  norm_stage_inst/exp_adjust_inst/U46/Y (OAI21X4)         0.08       1.69 r
  norm_stage_inst/exp_adjust_inst/U38/Y (AO21X4)          0.10       1.79 r
  norm_stage_inst/exp_adjust_inst/U37/Y (XOR2X4)          0.09       1.87 f
  norm_stage_inst/U54/Y (BUFX16)                          0.09       1.96 f
  norm_stage_inst/denorm_handler_inst/U91/Y (INVXL)       0.14       2.11 r
  norm_stage_inst/denorm_handler_inst/U28/Y (CLKINVX1)
                                                          0.18       2.28 f
  norm_stage_inst/denorm_handler_inst/U92/Y (XOR2X1)      0.17       2.46 f
  norm_stage_inst/denorm_handler_inst/U90/Y (NOR4BX2)     0.17       2.63 r
  norm_stage_inst/denorm_handler_inst/U19/Y (OAI2BB1X4)
                                                          0.15       2.78 r
  norm_stage_inst/denorm_handler_inst/U88/Y (INVX12)      0.08       2.86 f
  norm_stage_inst/denorm_handler_inst/U32/Y (BUFX20)      0.14       2.99 f
  denorm_m_r2_reg/D (DFFHQX8)                             0.00       2.99 f
  data arrival time                                                  2.99

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  denorm_m_r2_reg/CK (DFFHQX8)                            0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: c_frac_align_l_r0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_h_s_r1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_8_/CK (DFFTRX4)                   0.00       0.50 r
  c_frac_align_l_r0_reg_8_/Q (DFFTRX4)                    0.27       0.77 f
  add_stage_inst/sticky_handler_inst/U12/Y (NAND3X2)      0.11       0.88 r
  add_stage_inst/sticky_handler_inst/U3/Y (NOR2X4)        0.07       0.95 f
  add_stage_inst/sticky_handler_inst/U6/Y (NAND4X8)       0.10       1.05 r
  add_stage_inst/sticky_handler_inst/U7/Y (NOR2X8)        0.04       1.09 f
  add_stage_inst/csa_inst/L1/S (ADDFHX4)                  0.20       1.29 r
  add_stage_inst/add_64/U739/Y (NAND2X8)                  0.06       1.34 f
  add_stage_inst/add_64/U539/Y (OAI21X4)                  0.13       1.47 r
  add_stage_inst/add_64/U524/Y (AOI21X4)                  0.09       1.56 f
  add_stage_inst/add_64/U491/Y (OAI21X4)                  0.14       1.70 r
  add_stage_inst/add_64/U412/Y (AOI21X4)                  0.10       1.80 f
  add_stage_inst/add_64/U743/Y (OAI21X4)                  0.15       1.95 r
  add_stage_inst/add_64/U563/Y (AO21X4)                   0.15       2.10 r
  add_stage_inst/U161/Y (NOR2X8)                          0.05       2.15 f
  add_stage_inst/U48/Y (INVX1)                            0.19       2.35 r
  add_stage_inst/U264/Y (CLKMX2X2)                        0.22       2.57 f
  add_stage_inst/U165/Y (BUFX4)                           0.16       2.73 f
  add_stage_inst/U160/Y (BUFX8)                           0.15       2.87 f
  frac_inter_h_s_r1_reg/D (DFFQXL)                        0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_h_s_r1_reg/CK (DFFQXL)                       0.00       3.00 r
  library setup time                                     -0.15       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: op_vld (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  op_vld (in)                                             0.00       0.50 f
  c_frac_align_l_r0_reg_6_/D (DFFTRX4)                    0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  c_frac_align_l_r0_reg_6_/CK (DFFTRX4)                   0.00       0.50 r
  library hold time                                       0.00       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED: increase signficant digits)                       0.00


    Design: maf

    max_area               0.00
  - Current Area       872326.75
  ------------------------------
    Slack              -872326.75  (VIOLATED)


1
