Classic Timing Analyzer report for Lab_3
Wed May 30 20:42:42 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                           ; To                                                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.525 ns                         ; Start                                                                                                                          ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 21.012 ns                        ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                             ; DataOUT[3]                                                                                                                     ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 9.911 ns                         ; Start                                                                                                                          ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                             ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 85.67 MHz ( period = 11.673 ns ) ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]               ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]               ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                             ; CLK        ; CLK      ; 1254         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                                ;                                                                                                                                ;            ;          ; 1254         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                            ; To                                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 85.67 MHz ( period = 11.673 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 85.78 MHz ( period = 11.658 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 87.40 MHz ( period = 11.441 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 87.44 MHz ( period = 11.436 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.918 ns                ;
; N/A                                     ; 87.51 MHz ( period = 11.427 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; 87.89 MHz ( period = 11.378 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 1.860 ns                ;
; N/A                                     ; 88.35 MHz ( period = 11.319 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.801 ns                ;
; N/A                                     ; 89.27 MHz ( period = 11.202 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; 89.45 MHz ( period = 11.180 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 1.534 ns                ;
; N/A                                     ; 90.36 MHz ( period = 11.067 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.575 ns                ;
; N/A                                     ; 90.44 MHz ( period = 11.057 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.539 ns                ;
; N/A                                     ; 90.65 MHz ( period = 11.031 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 1.539 ns                ;
; N/A                                     ; 91.10 MHz ( period = 10.977 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.502 ns                ;
; N/A                                     ; 91.14 MHz ( period = 10.972 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 1.497 ns                ;
; N/A                                     ; 91.17 MHz ( period = 10.969 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; 91.42 MHz ( period = 10.938 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.463 ns                ;
; N/A                                     ; 91.57 MHz ( period = 10.921 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.429 ns                ;
; N/A                                     ; 92.62 MHz ( period = 10.797 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.459 ns                ;
; N/A                                     ; 92.77 MHz ( period = 10.779 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.441 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 1.124 ns                ;
; N/A                                     ; 94.08 MHz ( period = 10.629 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.291 ns                ;
; N/A                                     ; 94.40 MHz ( period = 10.593 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.238 ns                ;
; N/A                                     ; 94.58 MHz ( period = 10.573 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; 94.73 MHz ( period = 10.556 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.910 ns                ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.899 ns                ;
; N/A                                     ; 94.93 MHz ( period = 10.534 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.888 ns                ;
; N/A                                     ; 95.34 MHz ( period = 10.489 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.843 ns                ;
; N/A                                     ; 95.43 MHz ( period = 10.479 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.124 ns                ;
; N/A                                     ; 95.46 MHz ( period = 10.476 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.121 ns                ;
; N/A                                     ; 95.81 MHz ( period = 10.437 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.099 ns                ;
; N/A                                     ; 96.08 MHz ( period = 10.408 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 96.33 MHz ( period = 10.381 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.735 ns                ;
; N/A                                     ; 96.40 MHz ( period = 10.373 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 96.40 MHz ( period = 10.373 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 96.49 MHz ( period = 10.364 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 96.73 MHz ( period = 10.338 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 96.73 MHz ( period = 10.338 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 96.73 MHz ( period = 10.338 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 97.06 MHz ( period = 10.303 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 97.06 MHz ( period = 10.303 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 97.06 MHz ( period = 10.303 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 97.06 MHz ( period = 10.303 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 97.39 MHz ( period = 10.268 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 97.39 MHz ( period = 10.268 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 97.39 MHz ( period = 10.268 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 97.39 MHz ( period = 10.268 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 97.39 MHz ( period = 10.268 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 97.72 MHz ( period = 10.233 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 102.36 MHz ( period = 9.769 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 4.216 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 104.85 MHz ( period = 9.537 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 108.74 MHz ( period = 9.196 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 109.22 MHz ( period = 9.156 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0     ; CLK        ; CLK      ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; 109.82 MHz ( period = 9.106 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 109.82 MHz ( period = 9.106 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 110.11 MHz ( period = 9.082 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 1.532 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 111.77 MHz ( period = 8.947 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 112.06 MHz ( period = 8.924 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 112.12 MHz ( period = 8.919 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6     ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A                                     ; 112.50 MHz ( period = 8.889 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 1.340 ns                ;
; N/A                                     ; 112.69 MHz ( period = 8.874 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 112.69 MHz ( period = 8.874 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 113.31 MHz ( period = 8.825 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7     ; CLK        ; CLK      ; None                        ; None                      ; 1.504 ns                ;
; N/A                                     ; 113.44 MHz ( period = 8.815 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 113.47 MHz ( period = 8.813 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 4.853 ns                ;
; N/A                                     ; 113.62 MHz ( period = 8.801 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3     ; CLK        ; CLK      ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; 113.80 MHz ( period = 8.787 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5     ; CLK        ; CLK      ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; 114.10 MHz ( period = 8.764 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 114.10 MHz ( period = 8.764 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 114.16 MHz ( period = 8.760 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 114.18 MHz ( period = 8.758 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 115.09 MHz ( period = 8.689 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[0]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 115.23 MHz ( period = 8.678 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1     ; CLK        ; CLK      ; None                        ; None                      ; 1.358 ns                ;
; N/A                                     ; 115.26 MHz ( period = 8.676 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 1.126 ns                ;
; N/A                                     ; 115.61 MHz ( period = 8.650 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 115.63 MHz ( period = 8.648 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 116.00 MHz ( period = 8.621 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5     ; CLK        ; CLK      ; None                        ; None                      ; 1.303 ns                ;
; N/A                                     ; 116.02 MHz ( period = 8.619 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6    ; CLK        ; CLK      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 116.12 MHz ( period = 8.612 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 116.21 MHz ( period = 8.605 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2     ; CLK        ; CLK      ; None                        ; None                      ; 1.287 ns                ;
; N/A                                     ; 117.63 MHz ( period = 8.501 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4     ; CLK        ; CLK      ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 4.526 ns                ;
; N/A                                     ; 117.84 MHz ( period = 8.486 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 0.912 ns                ;
; N/A                                     ; 118.34 MHz ( period = 8.450 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2    ; CLK        ; CLK      ; None                        ; None                      ; 1.834 ns                ;
; N/A                                     ; 118.57 MHz ( period = 8.434 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3     ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A                                     ; 118.58 MHz ( period = 8.433 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7    ; CLK        ; CLK      ; None                        ; None                      ; 1.817 ns                ;
; N/A                                     ; 118.67 MHz ( period = 8.427 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1    ; CLK        ; CLK      ; None                        ; None                      ; 1.837 ns                ;
; N/A                                     ; 118.78 MHz ( period = 8.419 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; 118.78 MHz ( period = 8.419 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; 118.82 MHz ( period = 8.416 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1    ; CLK        ; CLK      ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; 118.84 MHz ( period = 8.415 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 118.84 MHz ( period = 8.415 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 118.84 MHz ( period = 8.415 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2     ; CLK        ; CLK      ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; 119.20 MHz ( period = 8.389 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 0.839 ns                ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0     ; CLK        ; CLK      ; None                        ; None                      ; 1.759 ns                ;
; N/A                                     ; 119.62 MHz ( period = 8.360 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; 119.69 MHz ( period = 8.355 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1     ; CLK        ; CLK      ; None                        ; None                      ; 1.743 ns                ;
; N/A                                     ; 119.88 MHz ( period = 8.342 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6     ; CLK        ; CLK      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 120.19 MHz ( period = 8.320 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 120.19 MHz ( period = 8.320 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 120.64 MHz ( period = 8.289 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 4.329 ns                ;
; N/A                                     ; 120.70 MHz ( period = 8.285 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 0.735 ns                ;
; N/A                                     ; 120.99 MHz ( period = 8.265 ns )                    ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]                                              ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.992 ns                ;
; N/A                                     ; 120.99 MHz ( period = 8.265 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 121.21 MHz ( period = 8.250 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 121.40 MHz ( period = 8.237 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5    ; CLK        ; CLK      ; None                        ; None                      ; 1.621 ns                ;
; N/A                                     ; 121.61 MHz ( period = 8.223 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4     ; CLK        ; CLK      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 122.06 MHz ( period = 8.193 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.390 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.390 ns                ;
; N/A                                     ; 122.20 MHz ( period = 8.183 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; 122.20 MHz ( period = 8.183 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; 122.31 MHz ( period = 8.176 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 4.214 ns                ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7     ; CLK        ; CLK      ; None                        ; None                      ; 1.561 ns                ;
; N/A                                     ; 122.59 MHz ( period = 8.157 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 4.197 ns                ;
; N/A                                     ; 122.79 MHz ( period = 8.144 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 4.184 ns                ;
; N/A                                     ; 122.88 MHz ( period = 8.138 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 123.05 MHz ( period = 8.127 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 1.537 ns                ;
; N/A                                     ; 123.08 MHz ( period = 8.125 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 1.029 ns                ;
; N/A                                     ; 123.23 MHz ( period = 8.115 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 123.29 MHz ( period = 8.111 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6    ; CLK        ; CLK      ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; 123.40 MHz ( period = 8.104 ns )                    ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[0]                                              ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.831 ns                ;
; N/A                                     ; 123.43 MHz ( period = 8.102 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 123.44 MHz ( period = 8.101 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5    ; CLK        ; CLK      ; None                        ; None                      ; 1.511 ns                ;
; N/A                                     ; 123.49 MHz ( period = 8.098 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2    ; CLK        ; CLK      ; None                        ; None                      ; 1.525 ns                ;
; N/A                                     ; 123.56 MHz ( period = 8.093 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 4.133 ns                ;
; N/A                                     ; 123.62 MHz ( period = 8.089 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; 123.64 MHz ( period = 8.088 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 123.76 MHz ( period = 8.080 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4    ; CLK        ; CLK      ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; 124.07 MHz ( period = 8.060 ns )                    ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[1]                                              ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 124.07 MHz ( period = 8.060 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 124.12 MHz ( period = 8.057 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 4.097 ns                ;
; N/A                                     ; 124.27 MHz ( period = 8.047 ns )                    ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]                                              ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.774 ns                ;
; N/A                                     ; 124.36 MHz ( period = 8.041 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 4.401 ns                ;
; N/A                                     ; 124.36 MHz ( period = 8.041 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 4.401 ns                ;
; N/A                                     ; 124.36 MHz ( period = 8.041 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 4.401 ns                ;
; N/A                                     ; 124.36 MHz ( period = 8.041 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 4.401 ns                ;
; N/A                                     ; 124.46 MHz ( period = 8.035 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3    ; CLK        ; CLK      ; None                        ; None                      ; 1.462 ns                ;
; N/A                                     ; 124.56 MHz ( period = 8.028 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 125.09 MHz ( period = 7.994 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 0.900 ns                ;
; N/A                                     ; 125.13 MHz ( period = 7.992 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 4.032 ns                ;
; N/A                                     ; 125.20 MHz ( period = 7.987 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7    ; CLK        ; CLK      ; None                        ; None                      ; 1.395 ns                ;
; N/A                                     ; 125.33 MHz ( period = 7.979 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 125.79 MHz ( period = 7.950 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4    ; CLK        ; CLK      ; None                        ; None                      ; 1.334 ns                ;
; N/A                                     ; 125.79 MHz ( period = 7.950 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 3.990 ns                ;
; N/A                                     ; 126.12 MHz ( period = 7.929 ns )                    ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3    ; CLK        ; CLK      ; None                        ; None                      ; 1.313 ns                ;
; N/A                                     ; 126.29 MHz ( period = 7.918 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 0.826 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5     ; CLK        ; CLK      ; None                        ; None                      ; 1.329 ns                ;
; N/A                                     ; 126.37 MHz ( period = 7.913 ns )                    ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[0]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 0.819 ns                ;
; N/A                                     ; 127.13 MHz ( period = 7.866 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 3.904 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 4.216 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 4.216 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 4.216 ns                ;
; N/A                                     ; 127.34 MHz ( period = 7.853 ns )                    ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[5]                                                      ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 3.868 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2     ; CLK        ; CLK      ; None                        ; None                      ; 1.259 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 3.859 ns                ;
; N/A                                     ; 127.93 MHz ( period = 7.817 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 127.96 MHz ( period = 7.815 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1     ; CLK        ; CLK      ; None                        ; None                      ; 1.229 ns                ;
; N/A                                     ; 127.99 MHz ( period = 7.813 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4     ; CLK        ; CLK      ; None                        ; None                      ; 1.244 ns                ;
; N/A                                     ; 128.06 MHz ( period = 7.809 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 128.06 MHz ( period = 7.809 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 128.06 MHz ( period = 7.809 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 128.06 MHz ( period = 7.809 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 3.826 ns                ;
; N/A                                     ; 128.60 MHz ( period = 7.776 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 3.814 ns                ;
; N/A                                     ; 129.42 MHz ( period = 7.727 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3     ; CLK        ; CLK      ; None                        ; None                      ; 1.158 ns                ;
; N/A                                     ; 130.23 MHz ( period = 7.679 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7     ; CLK        ; CLK      ; None                        ; None                      ; 1.093 ns                ;
; N/A                                     ; 130.53 MHz ( period = 7.661 ns )                    ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6     ; CLK        ; CLK      ; None                        ; None                      ; 1.092 ns                ;
; N/A                                     ; 131.01 MHz ( period = 7.633 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; 131.01 MHz ( period = 7.633 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; 131.08 MHz ( period = 7.629 ns )                    ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.832 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                 ;                                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                            ; To                                                                                                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                               ; CLK        ; CLK      ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                               ; CLK        ; CLK      ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                               ; CLK        ; CLK      ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                               ; CLK        ; CLK      ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                               ; CLK        ; CLK      ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                               ; CLK        ; CLK      ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                               ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                               ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                               ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                               ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                               ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                               ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                               ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                               ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                               ; CLK        ; CLK      ; None                       ; None                       ; 2.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                            ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                            ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                            ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                            ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                            ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                            ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                            ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                            ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                            ; CLK        ; CLK      ; None                       ; None                       ; 2.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                            ; CLK        ; CLK      ; None                       ; None                       ; 3.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                            ; CLK        ; CLK      ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.274 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                    ;
+-------+--------------+------------+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                                                                              ; To Clock ;
+-------+--------------+------------+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 2.525 ns   ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 2.525 ns   ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 2.525 ns   ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 2.525 ns   ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 2.525 ns   ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 0.972 ns   ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK      ;
; N/A   ; None         ; 0.680 ns   ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK      ;
; N/A   ; None         ; 0.680 ns   ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK      ;
; N/A   ; None         ; 0.680 ns   ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK      ;
; N/A   ; None         ; 0.680 ns   ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK      ;
; N/A   ; None         ; 0.680 ns   ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK      ;
; N/A   ; None         ; 0.680 ns   ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK      ;
; N/A   ; None         ; 0.680 ns   ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK      ;
; N/A   ; None         ; 0.680 ns   ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK      ;
; N/A   ; None         ; 0.480 ns   ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK      ;
; N/A   ; None         ; 0.480 ns   ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CLK      ;
; N/A   ; None         ; 0.316 ns   ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK      ;
; N/A   ; None         ; 0.316 ns   ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CLK      ;
; N/A   ; None         ; 0.298 ns   ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK      ;
; N/A   ; None         ; 0.298 ns   ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK      ;
; N/A   ; None         ; 0.298 ns   ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CLK      ;
; N/A   ; None         ; 0.298 ns   ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CLK      ;
; N/A   ; None         ; -0.074 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK      ;
; N/A   ; None         ; -0.074 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK      ;
; N/A   ; None         ; -0.182 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK      ;
; N/A   ; None         ; -0.182 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK      ;
; N/A   ; None         ; -0.182 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK      ;
; N/A   ; None         ; -0.182 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK      ;
; N/A   ; None         ; -0.210 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK      ;
; N/A   ; None         ; -0.210 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK      ;
; N/A   ; None         ; -0.756 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; CLK      ;
; N/A   ; None         ; -0.756 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; CLK      ;
; N/A   ; None         ; -0.756 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK      ;
; N/A   ; None         ; -0.756 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; CLK      ;
; N/A   ; None         ; -0.943 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; CLK      ;
; N/A   ; None         ; -0.943 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; CLK      ;
; N/A   ; None         ; -0.943 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; CLK      ;
; N/A   ; None         ; -1.792 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]                                              ; CLK      ;
; N/A   ; None         ; -1.912 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[1]                                              ; CLK      ;
; N/A   ; None         ; -1.917 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]                                              ; CLK      ;
; N/A   ; None         ; -2.015 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[0]                                                      ; CLK      ;
; N/A   ; None         ; -2.056 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[0]                                              ; CLK      ;
; N/A   ; None         ; -2.170 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[6]                                                      ; CLK      ;
; N/A   ; None         ; -2.170 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[7]                                                      ; CLK      ;
; N/A   ; None         ; -2.183 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[1]                                                      ; CLK      ;
; N/A   ; None         ; -2.278 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[2]                                                      ; CLK      ;
; N/A   ; None         ; -2.278 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[3]                                                      ; CLK      ;
; N/A   ; None         ; -2.278 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[4]                                                      ; CLK      ;
; N/A   ; None         ; -2.278 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[5]                                                      ; CLK      ;
; N/A   ; None         ; -2.732 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[3]                                                      ; CLK      ;
; N/A   ; None         ; -2.762 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[0]                                                      ; CLK      ;
; N/A   ; None         ; -2.762 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[2]                                                      ; CLK      ;
; N/A   ; None         ; -2.762 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[1]                                                      ; CLK      ;
; N/A   ; None         ; -4.375 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[0]                                                      ; CLK      ;
; N/A   ; None         ; -4.375 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[1]                                                      ; CLK      ;
; N/A   ; None         ; -4.375 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[3]                                                      ; CLK      ;
; N/A   ; None         ; -4.469 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[2]                                                      ; CLK      ;
+-------+--------------+------------+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                            ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 21.012 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; DataOUT[3]    ; CLK        ;
; N/A                                     ; None                                                ; 20.645 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; DataOUT[6]    ; CLK        ;
; N/A                                     ; None                                                ; 20.578 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; DataIN[5]     ; CLK        ;
; N/A                                     ; None                                                ; 20.368 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; AddressOUT[7] ; CLK        ;
; N/A                                     ; None                                                ; 20.240 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; DataOUT[5]    ; CLK        ;
; N/A                                     ; None                                                ; 20.156 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; DataOUT[4]    ; CLK        ;
; N/A                                     ; None                                                ; 20.114 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; DataOUT[1]    ; CLK        ;
; N/A                                     ; None                                                ; 20.109 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; DataIN[1]     ; CLK        ;
; N/A                                     ; None                                                ; 20.082 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; DataIN[0]     ; CLK        ;
; N/A                                     ; None                                                ; 20.063 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; AddressOUT[0] ; CLK        ;
; N/A                                     ; None                                                ; 20.016 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; DataIN[3]     ; CLK        ;
; N/A                                     ; None                                                ; 19.893 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; DataOUT[0]    ; CLK        ;
; N/A                                     ; None                                                ; 19.886 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; AddressOUT[1] ; CLK        ;
; N/A                                     ; None                                                ; 19.817 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; DataIN[6]     ; CLK        ;
; N/A                                     ; None                                                ; 19.775 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; DataIN[7]     ; CLK        ;
; N/A                                     ; None                                                ; 19.677 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; AddressOUT[6] ; CLK        ;
; N/A                                     ; None                                                ; 19.620 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; DataOUT[7]    ; CLK        ;
; N/A                                     ; None                                                ; 19.591 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; DataIN[4]     ; CLK        ;
; N/A                                     ; None                                                ; 19.572 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; DataIN[2]     ; CLK        ;
; N/A                                     ; None                                                ; 19.562 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; AddressOUT[4] ; CLK        ;
; N/A                                     ; None                                                ; 19.485 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; AddressOUT[2] ; CLK        ;
; N/A                                     ; None                                                ; 19.484 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; AddressOUT[3] ; CLK        ;
; N/A                                     ; None                                                ; 19.453 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; AddressOUT[5] ; CLK        ;
; N/A                                     ; None                                                ; 19.445 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; AddressOUT[0] ; CLK        ;
; N/A                                     ; None                                                ; 19.322 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; AddressOUT[6] ; CLK        ;
; N/A                                     ; None                                                ; 19.181 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; AddressOUT[7] ; CLK        ;
; N/A                                     ; None                                                ; 19.126 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; AddressOUT[1] ; CLK        ;
; N/A                                     ; None                                                ; 18.982 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; AddressOUT[4] ; CLK        ;
; N/A                                     ; None                                                ; 18.951 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; DataOUT[2]    ; CLK        ;
; N/A                                     ; None                                                ; 18.910 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; AR[4]         ; CLK        ;
; N/A                                     ; None                                                ; 18.861 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; DR[7]         ; CLK        ;
; N/A                                     ; None                                                ; 18.834 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; AddressOUT[2] ; CLK        ;
; N/A                                     ; None                                                ; 18.714 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; DR[2]         ; CLK        ;
; N/A                                     ; None                                                ; 18.699 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; AR[2]         ; CLK        ;
; N/A                                     ; None                                                ; 18.637 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; AddressOUT[3] ; CLK        ;
; N/A                                     ; None                                                ; 18.636 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; AddressOUT[5] ; CLK        ;
; N/A                                     ; None                                                ; 18.615 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; DR[4]         ; CLK        ;
; N/A                                     ; None                                                ; 18.591 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; AR[3]         ; CLK        ;
; N/A                                     ; None                                                ; 18.575 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; DR[3]         ; CLK        ;
; N/A                                     ; None                                                ; 18.564 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; AR[5]         ; CLK        ;
; N/A                                     ; None                                                ; 18.503 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; DR[6]         ; CLK        ;
; N/A                                     ; None                                                ; 18.490 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; DR[0]         ; CLK        ;
; N/A                                     ; None                                                ; 18.485 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; IP[5]         ; CLK        ;
; N/A                                     ; None                                                ; 18.430 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; IP[4]         ; CLK        ;
; N/A                                     ; None                                                ; 18.393 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; AR[7]         ; CLK        ;
; N/A                                     ; None                                                ; 18.284 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; IP[0]         ; CLK        ;
; N/A                                     ; None                                                ; 18.277 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; DR[5]         ; CLK        ;
; N/A                                     ; None                                                ; 18.270 ns  ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; DR[1]         ; CLK        ;
; N/A                                     ; None                                                ; 18.158 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; IP[6]         ; CLK        ;
; N/A                                     ; None                                                ; 18.066 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; AR[1]         ; CLK        ;
; N/A                                     ; None                                                ; 17.976 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; IP[1]         ; CLK        ;
; N/A                                     ; None                                                ; 17.908 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; IP[3]         ; CLK        ;
; N/A                                     ; None                                                ; 17.886 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; IP[2]         ; CLK        ;
; N/A                                     ; None                                                ; 17.872 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; AR[0]         ; CLK        ;
; N/A                                     ; None                                                ; 17.865 ns  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[3]                                                      ; Contr[36]     ; CLK        ;
; N/A                                     ; None                                                ; 17.857 ns  ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; IP[7]         ; CLK        ;
; N/A                                     ; None                                                ; 17.847 ns  ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; AR[6]         ; CLK        ;
; N/A                                     ; None                                                ; 17.485 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataOUT[3]    ; CLK        ;
; N/A                                     ; None                                                ; 17.426 ns  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[0]                                                      ; Contr[39]     ; CLK        ;
; N/A                                     ; None                                                ; 17.316 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataOUT[6]    ; CLK        ;
; N/A                                     ; None                                                ; 17.263 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataOUT[4]    ; CLK        ;
; N/A                                     ; None                                                ; 17.260 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataIN[5]     ; CLK        ;
; N/A                                     ; None                                                ; 17.253 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[3]    ; CLK        ;
; N/A                                     ; None                                                ; 17.245 ns  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[1]                                                      ; Contr[38]     ; CLK        ;
; N/A                                     ; None                                                ; 17.084 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[6]    ; CLK        ;
; N/A                                     ; None                                                ; 17.031 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[4]    ; CLK        ;
; N/A                                     ; None                                                ; 17.028 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[5]     ; CLK        ;
; N/A                                     ; None                                                ; 17.027 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[3]    ; CLK        ;
; N/A                                     ; None                                                ; 17.007 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                              ; DataOUT[3]    ; CLK        ;
; N/A                                     ; None                                                ; 16.968 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; AddressOUT[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.925 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataIN[0]     ; CLK        ;
; N/A                                     ; None                                                ; 16.922 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataOUT[5]    ; CLK        ;
; N/A                                     ; None                                                ; 16.912 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataOUT[7]    ; CLK        ;
; N/A                                     ; None                                                ; 16.858 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                             ; DataOUT[3]    ; CLK        ;
; N/A                                     ; None                                                ; 16.821 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataOUT[1]    ; CLK        ;
; N/A                                     ; None                                                ; 16.819 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[5]     ; CLK        ;
; N/A                                     ; None                                                ; 16.816 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataIN[1]     ; CLK        ;
; N/A                                     ; None                                                ; 16.780 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                              ; DataIN[5]     ; CLK        ;
; N/A                                     ; None                                                ; 16.755 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[3]    ; CLK        ;
; N/A                                     ; None                                                ; 16.751 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                              ; DataOUT[6]    ; CLK        ;
; N/A                                     ; None                                                ; 16.736 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataOUT[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.736 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.693 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[0]     ; CLK        ;
; N/A                                     ; None                                                ; 16.692 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                              ; DataOUT[1]    ; CLK        ;
; N/A                                     ; None                                                ; 16.690 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[5]    ; CLK        ;
; N/A                                     ; None                                                ; 16.687 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                              ; DataIN[1]     ; CLK        ;
; N/A                                     ; None                                                ; 16.680 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[7]    ; CLK        ;
; N/A                                     ; None                                                ; 16.667 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.662 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataIN[7]     ; CLK        ;
; N/A                                     ; None                                                ; 16.658 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                             ; DataIN[5]     ; CLK        ;
; N/A                                     ; None                                                ; 16.658 ns  ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[2]                                                      ; Contr[37]     ; CLK        ;
; N/A                                     ; None                                                ; 16.643 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                             ; DataOUT[6]    ; CLK        ;
; N/A                                     ; None                                                ; 16.640 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; AddressOUT[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.614 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; AddressOUT[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.604 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                              ; DataIN[0]     ; CLK        ;
; N/A                                     ; None                                                ; 16.589 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[1]    ; CLK        ;
; N/A                                     ; None                                                ; 16.585 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.584 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[1]     ; CLK        ;
; N/A                                     ; None                                                ; 16.570 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; AddressOUT[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.570 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; AddressOUT[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.559 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[6]    ; CLK        ;
; N/A                                     ; None                                                ; 16.555 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.547 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[5]     ; CLK        ;
; N/A                                     ; None                                                ; 16.539 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; AddressOUT[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.515 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.515 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.504 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.493 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                              ; DataOUT[4]    ; CLK        ;
; N/A                                     ; None                                                ; 16.489 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[4]    ; CLK        ;
; N/A                                     ; None                                                ; 16.489 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[0]     ; CLK        ;
; N/A                                     ; None                                                ; 16.481 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[5]    ; CLK        ;
; N/A                                     ; None                                                ; 16.475 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.472 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataIN[3]     ; CLK        ;
; N/A                                     ; None                                                ; 16.449 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataIN[2]     ; CLK        ;
; N/A                                     ; None                                                ; 16.445 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.443 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[3]    ; CLK        ;
; N/A                                     ; None                                                ; 16.442 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                              ; DataOUT[5]    ; CLK        ;
; N/A                                     ; None                                                ; 16.430 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[7]     ; CLK        ;
; N/A                                     ; None                                                ; 16.426 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; Contr[16]     ; CLK        ;
; N/A                                     ; None                                                ; 16.415 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                              ; DataOUT[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.405 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.405 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.395 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.385 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[1]    ; CLK        ;
; N/A                                     ; None                                                ; 16.380 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[1]     ; CLK        ;
; N/A                                     ; None                                                ; 16.371 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Contr[16]     ; CLK        ;
; N/A                                     ; None                                                ; 16.365 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataIN[4]     ; CLK        ;
; N/A                                     ; None                                                ; 16.354 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; AddressOUT[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.346 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.329 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                             ; DataOUT[4]    ; CLK        ;
; N/A                                     ; None                                                ; 16.320 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                             ; DataOUT[5]    ; CLK        ;
; N/A                                     ; None                                                ; 16.313 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.307 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.300 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.299 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.287 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[6]    ; CLK        ;
; N/A                                     ; None                                                ; 16.286 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                             ; DataIN[0]     ; CLK        ;
; N/A                                     ; None                                                ; 16.283 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.261 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Contr[16]     ; CLK        ;
; N/A                                     ; None                                                ; 16.243 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.243 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.240 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[3]     ; CLK        ;
; N/A                                     ; None                                                ; 16.235 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[5]     ; CLK        ;
; N/A                                     ; None                                                ; 16.217 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[4]    ; CLK        ;
; N/A                                     ; None                                                ; 16.217 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[0]     ; CLK        ;
; N/A                                     ; None                                                ; 16.217 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[2]     ; CLK        ;
; N/A                                     ; None                                                ; 16.209 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[5]    ; CLK        ;
; N/A                                     ; None                                                ; 16.189 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.188 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                             ; DataIN[7]     ; CLK        ;
; N/A                                     ; None                                                ; 16.172 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataIN[6]     ; CLK        ;
; N/A                                     ; None                                                ; 16.155 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                             ; DataOUT[1]    ; CLK        ;
; N/A                                     ; None                                                ; 16.150 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                             ; DataIN[1]     ; CLK        ;
; N/A                                     ; None                                                ; 16.149 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; DataOUT[2]    ; CLK        ;
; N/A                                     ; None                                                ; 16.133 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[4]     ; CLK        ;
; N/A                                     ; None                                                ; 16.126 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[7]    ; CLK        ;
; N/A                                     ; None                                                ; 16.113 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[1]    ; CLK        ;
; N/A                                     ; None                                                ; 16.108 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[1]     ; CLK        ;
; N/A                                     ; None                                                ; 16.099 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; Contr[16]     ; CLK        ;
; N/A                                     ; None                                                ; 16.097 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                             ; DataOUT[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.083 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.080 ns  ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[7]                                                      ; AddressOUT[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.074 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.068 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                              ; DataIN[7]     ; CLK        ;
; N/A                                     ; None                                                ; 16.050 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; AddressOUT[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.033 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                             ; DataOUT[7]    ; CLK        ;
; N/A                                     ; None                                                ; 16.031 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[3]     ; CLK        ;
; N/A                                     ; None                                                ; 16.028 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.027 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.011 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                              ; DataIN[3]     ; CLK        ;
; N/A                                     ; None                                                ; 16.001 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.995 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.975 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[6]    ; CLK        ;
; N/A                                     ; None                                                ; 15.971 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.940 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[6]     ; CLK        ;
; N/A                                     ; None                                                ; 15.931 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.931 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.928 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                              ; DataIN[4]     ; CLK        ;
; N/A                                     ; None                                                ; 15.924 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[4]     ; CLK        ;
; N/A                                     ; None                                                ; 15.923 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                              ; DataIN[6]     ; CLK        ;
; N/A                                     ; None                                                ; 15.917 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataOUT[2]    ; CLK        ;
; N/A                                     ; None                                                ; 15.913 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                              ; DataOUT[7]    ; CLK        ;
; N/A                                     ; None                                                ; 15.905 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.905 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[0]     ; CLK        ;
; N/A                                     ; None                                                ; 15.897 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.895 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; PickCom       ; CLK        ;
; N/A                                     ; None                                                ; 15.892 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[2]     ; CLK        ;
; N/A                                     ; None                                                ; 15.885 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.876 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[7]     ; CLK        ;
; N/A                                     ; None                                                ; 15.871 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                             ; DataIN[2]     ; CLK        ;
; N/A                                     ; None                                                ; 15.863 ns  ; ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                              ; DataIN[2]     ; CLK        ;
; N/A                                     ; None                                                ; 15.862 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                             ; DataIN[3]     ; CLK        ;
; N/A                                     ; None                                                ; 15.815 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                             ; DataIN[6]     ; CLK        ;
; N/A                                     ; None                                                ; 15.801 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataOUT[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.796 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[1]     ; CLK        ;
; N/A                                     ; None                                                ; 15.787 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; Contr[16]     ; CLK        ;
; N/A                                     ; None                                                ; 15.764 ns  ; ROM_RAM:inst1|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                             ; DataIN[4]     ; CLK        ;
; N/A                                     ; None                                                ; 15.762 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; AddressOUT[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.759 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; DataIN[3]     ; CLK        ;
; N/A                                     ; None                                                ; 15.731 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; DataIN[6]     ; CLK        ;
; N/A                                     ; None                                                ; 15.723 ns  ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; AddressOUT[2] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                 ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                           ;
+---------------+-------------+-----------+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                                                                              ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 9.911 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]                                                              ; CLK      ;
; N/A           ; None        ; 9.911 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK      ;
; N/A           ; None        ; 9.883 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK      ;
; N/A           ; None        ; 9.883 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK      ;
; N/A           ; None        ; 9.883 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK      ;
; N/A           ; None        ; 9.883 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK      ;
; N/A           ; None        ; 9.775 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]                                                              ; CLK      ;
; N/A           ; None        ; 9.775 ns  ; Start ; Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[7]                                                              ; CLK      ;
; N/A           ; None        ; 9.069 ns  ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK      ;
; N/A           ; None        ; 9.069 ns  ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK      ;
; N/A           ; None        ; 9.069 ns  ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CLK      ;
; N/A           ; None        ; 9.069 ns  ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CLK      ;
; N/A           ; None        ; 9.051 ns  ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK      ;
; N/A           ; None        ; 9.051 ns  ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CLK      ;
; N/A           ; None        ; 8.893 ns  ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[0]                ; CLK      ;
; N/A           ; None        ; 8.893 ns  ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[1]                ; CLK      ;
; N/A           ; None        ; 8.893 ns  ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[2]                ; CLK      ;
; N/A           ; None        ; 8.893 ns  ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[3]                ; CLK      ;
; N/A           ; None        ; 8.893 ns  ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[4]                ; CLK      ;
; N/A           ; None        ; 8.893 ns  ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]                ; CLK      ;
; N/A           ; None        ; 8.893 ns  ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[6]                ; CLK      ;
; N/A           ; None        ; 8.893 ns  ; Start ; Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[7]                ; CLK      ;
; N/A           ; None        ; 8.887 ns  ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK      ;
; N/A           ; None        ; 8.887 ns  ; Start ; Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CLK      ;
; N/A           ; None        ; 8.328 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[2]                                                      ; CLK      ;
; N/A           ; None        ; 8.234 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[0]                                                      ; CLK      ;
; N/A           ; None        ; 8.234 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[1]                                                      ; CLK      ;
; N/A           ; None        ; 8.234 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component|dffs[3]                                                      ; CLK      ;
; N/A           ; None        ; 5.373 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[0]                                                      ; CLK      ;
; N/A           ; None        ; 5.373 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[2]                                                      ; CLK      ;
; N/A           ; None        ; 5.373 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[1]                                                      ; CLK      ;
; N/A           ; None        ; 5.343 ns  ; Start ; Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component|dffs[3]                                                      ; CLK      ;
; N/A           ; None        ; 5.318 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[0]                                              ; CLK      ;
; N/A           ; None        ; 5.179 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[2]                                              ; CLK      ;
; N/A           ; None        ; 5.174 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[1]                                              ; CLK      ;
; N/A           ; None        ; 5.054 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component|dffs[3]                                              ; CLK      ;
; N/A           ; None        ; 4.926 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; CLK      ;
; N/A           ; None        ; 4.926 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; CLK      ;
; N/A           ; None        ; 4.926 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; CLK      ;
; N/A           ; None        ; 4.754 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] ; CLK      ;
; N/A           ; None        ; 4.754 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] ; CLK      ;
; N/A           ; None        ; 4.754 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK      ;
; N/A           ; None        ; 4.754 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] ; CLK      ;
; N/A           ; None        ; 4.732 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[2]                                                      ; CLK      ;
; N/A           ; None        ; 4.732 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[3]                                                      ; CLK      ;
; N/A           ; None        ; 4.732 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[4]                                                      ; CLK      ;
; N/A           ; None        ; 4.732 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[5]                                                      ; CLK      ;
; N/A           ; None        ; 4.637 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[1]                                                      ; CLK      ;
; N/A           ; None        ; 4.624 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[6]                                                      ; CLK      ;
; N/A           ; None        ; 4.624 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[7]                                                      ; CLK      ;
; N/A           ; None        ; 4.469 ns  ; Start ; Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component|dffs[0]                                                      ; CLK      ;
; N/A           ; None        ; 3.011 ns  ; CLK   ; Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] ; CLK      ;
; N/A           ; None        ; -2.286 ns ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -2.286 ns ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -2.286 ns ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]  ; CLK      ;
; N/A           ; None        ; -2.286 ns ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -2.286 ns ; Start ; Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]  ; CLK      ;
+---------------+-------------+-----------+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 30 20:42:42 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Control:inst|inst72" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[1]~0" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode167w[1]~0" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|inst59~0" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[1]" as buffer
    Info: Detected gated clock "Control:inst|inst58" as buffer
    Info: Detected gated clock "Control:inst|inst57" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|inst57~0" as buffer
    Info: Detected gated clock "Control:inst|inst75" as buffer
    Info: Detected gated clock "Control:inst|inst74" as buffer
    Info: Detected gated clock "ROM_RAM:inst1|inst2" as buffer
    Info: Detected gated clock "Control:inst|inst79" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|inst71~0" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|inst25~0" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|inst71~1" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|inst23~1" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode116w[1]~0" as buffer
    Info: Detected gated clock "Control:inst|inst73" as buffer
    Info: Detected gated clock "Control:inst|inst59" as buffer
    Info: Detected ripple clock "Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode187w[2]~0" as buffer
    Info: Detected ripple clock "Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[2]~0" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|inst24~0" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|inst23~0" as buffer
    Info: Detected ripple clock "Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]" as buffer
    Info: Detected ripple clock "Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "Control:inst|InstructionCounter:inst82|inst62~0" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|inst32~0" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|inst24~1" as buffer
    Info: Detected ripple clock "Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|inst34" as buffer
    Info: Detected gated clock "Control:inst|inst77" as buffer
    Info: Detected gated clock "Control:inst|CommandControl:inst78|inst35" as buffer
    Info: Detected ripple clock "Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]" as buffer
Info: Clock "CLK" has Internal fmax of 85.67 MHz between source register "Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]" and destination register "Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]" (period= 11.673 ns)
    Info: + Longest register to register delay is 2.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N11; Fanout = 4; REG Node = 'Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]'
        Info: 2: + IC(0.321 ns) + CELL(0.154 ns) = 0.475 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 5; COMB Node = 'Control:inst|inst20[5]~4'
        Info: 3: + IC(0.572 ns) + CELL(0.225 ns) = 1.272 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 1; COMB Node = 'Control:inst|inst24[5]~2'
        Info: 4: + IC(0.574 ns) + CELL(0.309 ns) = 2.155 ns; Loc. = LCFF_X21_Y11_N11; Fanout = 4; REG Node = 'Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]'
        Info: Total cell delay = 0.688 ns ( 31.93 % )
        Info: Total interconnect delay = 1.467 ns ( 68.07 % )
    Info: - Smallest clock skew is -9.334 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 5.006 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 10; CLK Node = 'CLK'
            Info: 2: + IC(1.322 ns) + CELL(0.272 ns) = 2.403 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Control:inst|inst57'
            Info: 3: + IC(1.324 ns) + CELL(0.000 ns) = 3.727 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Control:inst|inst57~clkctrl'
            Info: 4: + IC(0.661 ns) + CELL(0.618 ns) = 5.006 ns; Loc. = LCFF_X21_Y11_N11; Fanout = 4; REG Node = 'Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]'
            Info: Total cell delay = 1.699 ns ( 33.94 % )
            Info: Total interconnect delay = 3.307 ns ( 66.06 % )
        Info: - Longest clock path from clock "CLK" to source register is 14.340 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 10; CLK Node = 'CLK'
            Info: 2: + IC(1.363 ns) + CELL(0.225 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 5; COMB Node = 'Control:inst|inst59'
            Info: 3: + IC(0.218 ns) + CELL(0.712 ns) = 3.327 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 17; REG Node = 'Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]'
            Info: 4: + IC(0.333 ns) + CELL(0.346 ns) = 4.006 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 1; COMB Node = 'Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[2]~0'
            Info: 5: + IC(0.572 ns) + CELL(0.272 ns) = 4.850 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 5; COMB Node = 'Control:inst|InstructionCounter:inst82|inst62~0'
            Info: 6: + IC(0.532 ns) + CELL(0.053 ns) = 5.435 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 10; COMB Node = 'Control:inst|inst77'
            Info: 7: + IC(0.537 ns) + CELL(0.053 ns) = 6.025 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; COMB Node = 'Control:inst|CommandControl:inst78|inst35'
            Info: 8: + IC(1.491 ns) + CELL(0.000 ns) = 7.516 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'Control:inst|CommandControl:inst78|inst35~clkctrl'
            Info: 9: + IC(0.648 ns) + CELL(0.712 ns) = 8.876 ns; Loc. = LCFF_X18_Y11_N23; Fanout = 7; REG Node = 'Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]'
            Info: 10: + IC(1.057 ns) + CELL(0.228 ns) = 10.161 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 36; COMB Node = 'Control:inst|CommandControl:inst78|inst23~1'
            Info: 11: + IC(1.219 ns) + CELL(0.357 ns) = 11.737 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Control:inst|inst57'
            Info: 12: + IC(1.324 ns) + CELL(0.000 ns) = 13.061 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Control:inst|inst57~clkctrl'
            Info: 13: + IC(0.661 ns) + CELL(0.618 ns) = 14.340 ns; Loc. = LCFF_X21_Y11_N11; Fanout = 4; REG Node = 'Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated|safe_q[5]'
            Info: Total cell delay = 4.385 ns ( 30.58 % )
            Info: Total interconnect delay = 9.955 ns ( 69.42 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]" and destination pin or register "Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]" for clock "CLK" (Hold time is 10.091 ns)
    Info: + Largest clock skew is 11.812 ns
        Info: + Longest clock path from clock "CLK" to destination register is 15.045 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 10; CLK Node = 'CLK'
            Info: 2: + IC(1.363 ns) + CELL(0.225 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 5; COMB Node = 'Control:inst|inst59'
            Info: 3: + IC(0.218 ns) + CELL(0.712 ns) = 3.327 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 17; REG Node = 'Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]'
            Info: 4: + IC(0.333 ns) + CELL(0.346 ns) = 4.006 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 1; COMB Node = 'Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[2]~0'
            Info: 5: + IC(0.572 ns) + CELL(0.272 ns) = 4.850 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 5; COMB Node = 'Control:inst|InstructionCounter:inst82|inst62~0'
            Info: 6: + IC(0.532 ns) + CELL(0.053 ns) = 5.435 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 10; COMB Node = 'Control:inst|inst77'
            Info: 7: + IC(0.537 ns) + CELL(0.053 ns) = 6.025 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; COMB Node = 'Control:inst|CommandControl:inst78|inst35'
            Info: 8: + IC(1.491 ns) + CELL(0.000 ns) = 7.516 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'Control:inst|CommandControl:inst78|inst35~clkctrl'
            Info: 9: + IC(0.648 ns) + CELL(0.712 ns) = 8.876 ns; Loc. = LCFF_X18_Y11_N23; Fanout = 7; REG Node = 'Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]'
            Info: 10: + IC(1.057 ns) + CELL(0.228 ns) = 10.161 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 36; COMB Node = 'Control:inst|CommandControl:inst78|inst23~1'
            Info: 11: + IC(0.938 ns) + CELL(0.272 ns) = 11.371 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 3; COMB Node = 'Control:inst|inst79'
            Info: 12: + IC(0.607 ns) + CELL(0.053 ns) = 12.031 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 1; COMB Node = 'Control:inst|inst74'
            Info: 13: + IC(1.733 ns) + CELL(0.000 ns) = 13.764 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Control:inst|inst74~clkctrl'
            Info: 14: + IC(0.663 ns) + CELL(0.618 ns) = 15.045 ns; Loc. = LCFF_X21_Y12_N9; Fanout = 6; REG Node = 'Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]'
            Info: Total cell delay = 4.353 ns ( 28.93 % )
            Info: Total interconnect delay = 10.692 ns ( 71.07 % )
        Info: - Shortest clock path from clock "CLK" to source register is 3.233 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 10; CLK Node = 'CLK'
            Info: 2: + IC(1.363 ns) + CELL(0.225 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 5; COMB Node = 'Control:inst|inst59'
            Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 3.233 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 17; REG Node = 'Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.652 ns ( 51.10 % )
            Info: Total interconnect delay = 1.581 ns ( 48.90 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.776 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 17; REG Node = 'Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1]'
        Info: 2: + IC(0.588 ns) + CELL(0.346 ns) = 0.934 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 40; COMB Node = 'Control:inst|inst7'
        Info: 3: + IC(0.309 ns) + CELL(0.378 ns) = 1.621 ns; Loc. = LCCOMB_X21_Y12_N8; Fanout = 1; COMB Node = 'Control:inst|inst13[6]~1'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.776 ns; Loc. = LCFF_X21_Y12_N9; Fanout = 6; REG Node = 'Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[6]'
        Info: Total cell delay = 0.879 ns ( 49.49 % )
        Info: Total interconnect delay = 0.897 ns ( 50.51 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]" (data pin = "Start", clock pin = "CLK") is 2.525 ns
    Info: + Longest pin to register delay is 5.668 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 41; PIN Node = 'Start'
        Info: 2: + IC(4.153 ns) + CELL(0.053 ns) = 5.060 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 5; COMB Node = 'Control:inst|InstructionCounter:inst82|inst61'
        Info: 3: + IC(0.211 ns) + CELL(0.397 ns) = 5.668 ns; Loc. = LCFF_X19_Y12_N21; Fanout = 29; REG Node = 'Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.304 ns ( 23.01 % )
        Info: Total interconnect delay = 4.364 ns ( 76.99 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.233 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 10; CLK Node = 'CLK'
        Info: 2: + IC(1.363 ns) + CELL(0.225 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 5; COMB Node = 'Control:inst|inst59'
        Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 3.233 ns; Loc. = LCFF_X19_Y12_N21; Fanout = 29; REG Node = 'Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.652 ns ( 51.10 % )
        Info: Total interconnect delay = 1.581 ns ( 48.90 % )
Info: tco from clock "CLK" to destination pin "DataOUT[3]" through register "Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]" is 21.012 ns
    Info: + Longest clock path from clock "CLK" to source register is 15.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 10; CLK Node = 'CLK'
        Info: 2: + IC(1.363 ns) + CELL(0.225 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 5; COMB Node = 'Control:inst|inst59'
        Info: 3: + IC(0.218 ns) + CELL(0.712 ns) = 3.327 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 17; REG Node = 'Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]'
        Info: 4: + IC(0.333 ns) + CELL(0.346 ns) = 4.006 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 1; COMB Node = 'Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[2]~0'
        Info: 5: + IC(0.572 ns) + CELL(0.272 ns) = 4.850 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 5; COMB Node = 'Control:inst|InstructionCounter:inst82|inst62~0'
        Info: 6: + IC(0.532 ns) + CELL(0.053 ns) = 5.435 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 10; COMB Node = 'Control:inst|inst77'
        Info: 7: + IC(0.537 ns) + CELL(0.053 ns) = 6.025 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; COMB Node = 'Control:inst|CommandControl:inst78|inst35'
        Info: 8: + IC(1.491 ns) + CELL(0.000 ns) = 7.516 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'Control:inst|CommandControl:inst78|inst35~clkctrl'
        Info: 9: + IC(0.648 ns) + CELL(0.712 ns) = 8.876 ns; Loc. = LCFF_X18_Y11_N23; Fanout = 7; REG Node = 'Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]'
        Info: 10: + IC(1.057 ns) + CELL(0.228 ns) = 10.161 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 36; COMB Node = 'Control:inst|CommandControl:inst78|inst23~1'
        Info: 11: + IC(0.938 ns) + CELL(0.272 ns) = 11.371 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 3; COMB Node = 'Control:inst|inst79'
        Info: 12: + IC(0.607 ns) + CELL(0.053 ns) = 12.031 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 1; COMB Node = 'Control:inst|inst74'
        Info: 13: + IC(1.733 ns) + CELL(0.000 ns) = 13.764 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Control:inst|inst74~clkctrl'
        Info: 14: + IC(0.660 ns) + CELL(0.618 ns) = 15.042 ns; Loc. = LCFF_X22_Y10_N29; Fanout = 6; REG Node = 'Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 4.353 ns ( 28.94 % )
        Info: Total interconnect delay = 10.689 ns ( 71.06 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N29; Fanout = 6; REG Node = 'Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[3]'
        Info: 2: + IC(0.543 ns) + CELL(0.053 ns) = 0.596 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 6; COMB Node = 'ROM_RAM:inst1|inst[3]~22'
        Info: 3: + IC(0.813 ns) + CELL(0.366 ns) = 1.775 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 1; COMB Node = 'Control:inst|inst[3]~4'
        Info: 4: + IC(1.977 ns) + CELL(2.124 ns) = 5.876 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'DataOUT[3]'
        Info: Total cell delay = 2.543 ns ( 43.28 % )
        Info: Total interconnect delay = 3.333 ns ( 56.72 % )
Info: th for register "Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "Start", clock pin = "CLK") is 9.911 ns
    Info: + Longest clock path from clock "CLK" to destination register is 15.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 10; CLK Node = 'CLK'
        Info: 2: + IC(1.363 ns) + CELL(0.225 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 5; COMB Node = 'Control:inst|inst59'
        Info: 3: + IC(0.218 ns) + CELL(0.712 ns) = 3.327 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 17; REG Node = 'Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[4]'
        Info: 4: + IC(0.333 ns) + CELL(0.346 ns) = 4.006 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 1; COMB Node = 'Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[2]~0'
        Info: 5: + IC(0.572 ns) + CELL(0.272 ns) = 4.850 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 5; COMB Node = 'Control:inst|InstructionCounter:inst82|inst62~0'
        Info: 6: + IC(0.532 ns) + CELL(0.053 ns) = 5.435 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 10; COMB Node = 'Control:inst|inst77'
        Info: 7: + IC(0.537 ns) + CELL(0.053 ns) = 6.025 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; COMB Node = 'Control:inst|CommandControl:inst78|inst35'
        Info: 8: + IC(1.491 ns) + CELL(0.000 ns) = 7.516 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'Control:inst|CommandControl:inst78|inst35~clkctrl'
        Info: 9: + IC(0.648 ns) + CELL(0.712 ns) = 8.876 ns; Loc. = LCFF_X18_Y11_N23; Fanout = 7; REG Node = 'Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]'
        Info: 10: + IC(1.057 ns) + CELL(0.228 ns) = 10.161 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 36; COMB Node = 'Control:inst|CommandControl:inst78|inst23~1'
        Info: 11: + IC(0.938 ns) + CELL(0.272 ns) = 11.371 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 3; COMB Node = 'Control:inst|inst79'
        Info: 12: + IC(0.607 ns) + CELL(0.053 ns) = 12.031 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 1; COMB Node = 'Control:inst|inst74'
        Info: 13: + IC(1.733 ns) + CELL(0.000 ns) = 13.764 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Control:inst|inst74~clkctrl'
        Info: 14: + IC(0.662 ns) + CELL(0.618 ns) = 15.044 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 6; REG Node = 'Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 4.353 ns ( 28.94 % )
        Info: Total interconnect delay = 10.691 ns ( 71.06 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 41; PIN Node = 'Start'
        Info: 2: + IC(4.031 ns) + CELL(0.397 ns) = 5.282 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 6; REG Node = 'Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.251 ns ( 23.68 % )
        Info: Total interconnect delay = 4.031 ns ( 76.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed May 30 20:42:42 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:02


