# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd" \

# Do not sort compile order
nosort
