// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFT_DIT_RN_FFT_stage_spatial_unroll_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d1;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q0;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q1;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q0;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q1;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q0;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q1;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q0;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q1;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q0;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q1;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q0;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q1;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q0;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q1;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q0;
output  [4:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln413_fu_614_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_loop_exit_ready_delayed;
reg   [0:0] icmp_ln413_reg_939;
reg   [0:0] icmp_ln413_reg_939_pp0_iter1_reg;
wire   [0:0] empty_fu_650_p2;
reg   [0:0] empty_reg_943;
reg   [0:0] empty_reg_943_pp0_iter2_reg;
wire   [1:0] trunc_ln423_fu_656_p1;
reg   [1:0] trunc_ln423_reg_950;
reg   [1:0] trunc_ln423_reg_950_pp0_iter2_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter3_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter4_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter5_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter6_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter7_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter8_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter9_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter10_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter11_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter12_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter13_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter14_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter15_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter16_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter17_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter18_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter19_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter20_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter21_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter22_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter23_reg;
reg   [1:0] trunc_ln423_reg_950_pp0_iter24_reg;
wire   [4:0] tmp_fu_660_p4;
reg   [4:0] tmp_reg_955;
reg   [4:0] tmp_reg_955_pp0_iter2_reg;
reg   [4:0] tmp_reg_955_pp0_iter3_reg;
reg   [4:0] tmp_reg_955_pp0_iter4_reg;
reg   [4:0] tmp_reg_955_pp0_iter5_reg;
reg   [4:0] tmp_reg_955_pp0_iter6_reg;
reg   [4:0] tmp_reg_955_pp0_iter7_reg;
reg   [4:0] tmp_reg_955_pp0_iter8_reg;
reg   [4:0] tmp_reg_955_pp0_iter9_reg;
reg   [4:0] tmp_reg_955_pp0_iter10_reg;
reg   [4:0] tmp_reg_955_pp0_iter11_reg;
reg   [4:0] tmp_reg_955_pp0_iter12_reg;
reg   [4:0] tmp_reg_955_pp0_iter13_reg;
reg   [4:0] tmp_reg_955_pp0_iter14_reg;
reg   [4:0] tmp_reg_955_pp0_iter15_reg;
reg   [4:0] tmp_reg_955_pp0_iter16_reg;
reg   [4:0] tmp_reg_955_pp0_iter17_reg;
reg   [4:0] tmp_reg_955_pp0_iter18_reg;
reg   [4:0] tmp_reg_955_pp0_iter19_reg;
reg   [4:0] tmp_reg_955_pp0_iter20_reg;
reg   [4:0] tmp_reg_955_pp0_iter21_reg;
reg   [4:0] tmp_reg_955_pp0_iter22_reg;
reg   [4:0] tmp_reg_955_pp0_iter23_reg;
reg   [4:0] tmp_reg_955_pp0_iter24_reg;
reg   [4:0] tmp_reg_955_pp0_iter25_reg;
reg   [4:0] tmp_reg_955_pp0_iter26_reg;
reg   [4:0] tmp_reg_955_pp0_iter27_reg;
reg   [4:0] tmp_reg_955_pp0_iter28_reg;
reg   [4:0] tmp_reg_955_pp0_iter29_reg;
reg   [4:0] tmp_reg_955_pp0_iter30_reg;
reg   [4:0] tmp_reg_955_pp0_iter31_reg;
reg   [4:0] tmp_reg_955_pp0_iter32_reg;
reg   [4:0] tmp_reg_955_pp0_iter33_reg;
reg   [4:0] tmp_reg_955_pp0_iter34_reg;
reg   [4:0] tmp_reg_955_pp0_iter35_reg;
reg   [4:0] tmp_reg_955_pp0_iter36_reg;
reg   [4:0] tmp_reg_955_pp0_iter37_reg;
reg   [4:0] tmp_reg_955_pp0_iter38_reg;
reg   [4:0] tmp_reg_955_pp0_iter39_reg;
reg   [0:0] tmp_5_reg_960;
reg   [0:0] tmp_5_reg_960_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter6_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter7_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter8_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter9_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter10_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter11_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter12_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter13_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter14_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter15_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter16_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter17_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter18_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter19_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter20_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter21_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter22_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter23_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter24_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter25_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter26_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter27_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter28_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter29_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter30_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter31_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter32_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter33_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter34_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter35_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter36_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter37_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter38_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter39_reg;
reg   [0:0] tmp_5_reg_960_pp0_iter40_reg;
wire   [3:0] tmp_s_fu_690_p4;
reg   [3:0] tmp_s_reg_967;
reg   [3:0] tmp_s_reg_967_pp0_iter2_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter3_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter4_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter5_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter6_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter7_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter8_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter9_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter10_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter11_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter12_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter13_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter14_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter15_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter16_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter17_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter18_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter19_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter20_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter21_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter22_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter23_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter24_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter25_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter26_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter27_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter28_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter29_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter30_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter31_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter32_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter33_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter34_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter35_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter36_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter37_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter38_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter39_reg;
reg   [3:0] tmp_s_reg_967_pp0_iter40_reg;
wire   [0:0] xor_ln416_fu_734_p2;
reg   [0:0] xor_ln416_reg_1052;
wire   [31:0] c_fu_761_p3;
reg   [31:0] c_reg_1057;
wire   [31:0] d_fu_768_p3;
reg   [31:0] d_reg_1063;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_reg_1069;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1074;
wire   [0:0] icmp_ln11_fu_775_p2;
reg   [0:0] icmp_ln11_reg_1079;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_reg_1087;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1092;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1_reg_1097;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1_reg_1102;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1_reg_1107;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1_reg_1112;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1117;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1122;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1_reg_1127;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1_reg_1132;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1137;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1142;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1_reg_1147;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1_reg_1152;
wire   [31:0] d0_real_fu_780_p3;
reg   [31:0] d0_real_reg_1157;
reg   [31:0] d0_real_reg_1157_pp0_iter4_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter5_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter6_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter7_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter8_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter9_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter10_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter11_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter12_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter13_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter14_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter15_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter16_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter17_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter18_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter19_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter20_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter21_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter22_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter23_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter24_reg;
reg   [31:0] d0_real_reg_1157_pp0_iter25_reg;
wire   [31:0] d0_imag_fu_785_p3;
reg   [31:0] d0_imag_reg_1163;
reg   [31:0] d0_imag_reg_1163_pp0_iter4_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter5_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter6_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter7_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter8_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter9_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter10_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter11_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter12_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter13_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter14_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter15_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter16_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter17_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter18_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter19_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter20_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter21_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter22_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter23_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter24_reg;
reg   [31:0] d0_imag_reg_1163_pp0_iter25_reg;
wire   [31:0] a_fu_790_p3;
reg   [31:0] a_reg_1169;
reg   [31:0] a_reg_1169_pp0_iter4_reg;
reg   [31:0] a_reg_1169_pp0_iter5_reg;
reg   [31:0] a_reg_1169_pp0_iter6_reg;
reg   [31:0] a_reg_1169_pp0_iter7_reg;
reg   [31:0] a_reg_1169_pp0_iter8_reg;
reg   [31:0] a_reg_1169_pp0_iter9_reg;
reg   [31:0] a_reg_1169_pp0_iter10_reg;
reg   [31:0] a_reg_1169_pp0_iter11_reg;
reg   [31:0] a_reg_1169_pp0_iter12_reg;
reg   [31:0] a_reg_1169_pp0_iter13_reg;
reg   [31:0] a_reg_1169_pp0_iter14_reg;
reg   [31:0] a_reg_1169_pp0_iter15_reg;
reg   [31:0] a_reg_1169_pp0_iter16_reg;
reg   [31:0] a_reg_1169_pp0_iter17_reg;
reg   [31:0] a_reg_1169_pp0_iter18_reg;
reg   [31:0] a_reg_1169_pp0_iter19_reg;
reg   [31:0] a_reg_1169_pp0_iter20_reg;
reg   [31:0] a_reg_1169_pp0_iter21_reg;
reg   [31:0] a_reg_1169_pp0_iter22_reg;
reg   [31:0] a_reg_1169_pp0_iter23_reg;
reg   [31:0] a_reg_1169_pp0_iter24_reg;
wire   [31:0] d1_real_13_fu_797_p3;
reg   [31:0] d1_real_13_reg_1177;
reg   [31:0] d1_real_13_reg_1177_pp0_iter4_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter5_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter6_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter7_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter8_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter9_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter10_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter11_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter12_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter13_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter14_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter15_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter16_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter17_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter18_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter19_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter20_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter21_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter22_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter23_reg;
reg   [31:0] d1_real_13_reg_1177_pp0_iter24_reg;
wire   [31:0] tw_fu_804_p3;
reg   [31:0] tw_reg_1185;
wire   [31:0] select_ln11_fu_824_p3;
reg   [31:0] select_ln11_reg_1191;
reg   [31:0] select_ln11_reg_1191_pp0_iter4_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter5_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter6_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter7_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter8_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter9_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter10_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter11_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter12_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter13_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter14_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter15_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter16_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter17_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter18_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter19_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter20_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter21_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter22_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter23_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter24_reg;
reg   [31:0] select_ln11_reg_1191_pp0_iter25_reg;
wire   [31:0] d1_fu_830_p3;
reg   [31:0] d1_reg_1197;
wire   [31:0] select_ln11_2_fu_836_p3;
reg   [31:0] select_ln11_2_reg_1203;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter4_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter5_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter6_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter7_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter8_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter9_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter10_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter11_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter12_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter13_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter14_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter15_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter16_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter17_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter18_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter19_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter20_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter21_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter22_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter23_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter24_reg;
reg   [31:0] select_ln11_2_reg_1203_pp0_iter25_reg;
wire   [31:0] d1_22_fu_842_p3;
reg   [31:0] d1_22_reg_1209;
wire   [31:0] grp_fu_551_p2;
reg   [31:0] ac_reg_1215;
wire   [31:0] grp_fu_555_p2;
reg   [31:0] bd_reg_1220;
wire   [31:0] grp_fu_559_p2;
reg   [31:0] ad_reg_1225;
wire   [31:0] grp_fu_563_p2;
reg   [31:0] bc_reg_1230;
wire   [31:0] grp_fu_567_p2;
reg   [31:0] ac_5_reg_1235;
wire   [31:0] grp_fu_571_p2;
reg   [31:0] bd_5_reg_1240;
wire   [31:0] grp_fu_576_p2;
reg   [31:0] ad_5_reg_1245;
wire   [31:0] grp_fu_581_p2;
reg   [31:0] bc_5_reg_1250;
wire   [31:0] grp_fu_499_p2;
reg   [31:0] d1_real_reg_1255;
wire   [31:0] grp_fu_503_p2;
reg   [31:0] d1_imag_reg_1260;
wire   [31:0] d1_imag_13_fu_877_p1;
wire   [31:0] grp_fu_507_p2;
reg   [31:0] d1_real_15_reg_1270;
wire   [31:0] grp_fu_511_p2;
reg   [31:0] d1_imag_15_reg_1276;
wire   [31:0] grp_fu_515_p2;
reg   [31:0] d2_real_reg_1282;
wire   [31:0] grp_fu_520_p2;
reg   [31:0] d2_imag_reg_1287;
wire   [31:0] grp_fu_525_p2;
reg   [31:0] d3_real_reg_1292;
reg   [31:0] d3_real_reg_1292_pp0_iter40_reg;
wire   [31:0] grp_fu_530_p2;
reg   [31:0] d3_imag_reg_1297;
reg   [31:0] d3_imag_reg_1297_pp0_iter40_reg;
wire   [31:0] grp_fu_535_p2;
reg   [31:0] d2_real_5_reg_1302;
wire   [31:0] grp_fu_539_p2;
reg   [31:0] d2_imag_5_reg_1307;
wire   [31:0] grp_fu_543_p2;
reg   [31:0] d3_real_5_reg_1312;
reg   [31:0] d3_real_5_reg_1312_pp0_iter40_reg;
wire   [31:0] grp_fu_547_p2;
reg   [31:0] d3_imag_5_reg_1317;
reg   [31:0] d3_imag_5_reg_1317_pp0_iter40_reg;
reg   [0:0] ap_phi_mux_icmp_ln416145_phi_fu_468_p4;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
wire    ap_block_pp0_stage0;
wire   [31:0] ap_phi_reg_pp0_iter0_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter1_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter2_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter3_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter4_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter5_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter6_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter7_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter8_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter9_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter10_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter11_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter12_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter13_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter14_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter15_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter16_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter17_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter18_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter19_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter20_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter21_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter22_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter23_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter24_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter25_d1_real_14_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter26_d1_real_14_reg_475;
wire   [31:0] ap_phi_reg_pp0_iter0_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter1_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter2_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter3_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter4_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter5_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter6_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter7_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter8_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter9_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter10_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter11_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter12_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter13_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter14_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter15_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter16_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter17_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter18_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter19_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter20_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter21_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter22_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter23_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter24_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter25_d1_imag_14_reg_487;
reg   [31:0] ap_phi_reg_pp0_iter26_d1_imag_14_reg_487;
wire   [63:0] zext_ln426_1_fu_678_p1;
wire   [63:0] zext_ln8_1_fu_708_p1;
wire   [63:0] zext_ln426_fu_887_p1;
wire   [63:0] zext_ln8_fu_903_p1;
reg   [4:0] indvar_flatten142_fu_148;
wire   [4:0] add_ln413_4_fu_608_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten142_load;
reg   [7:0] m143_fu_152;
wire   [7:0] m_fu_642_p3;
reg   [2:0] k144_fu_156;
wire   [2:0] k_fu_720_p2;
reg   [7:0] add_ln413146_fu_160;
wire   [7:0] add_ln413_fu_740_p2;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local;
wire   [2:0] select_ln413_fu_634_p3;
wire   [4:0] lshr_ln8_1_fu_700_p3;
wire   [0:0] tmp_6_fu_726_p3;
wire   [1:0] or_ln_fu_811_p3;
wire   [0:0] icmp_ln11_1_fu_818_p2;
wire   [31:0] bitcast_ln17_fu_848_p1;
wire   [0:0] bit_sel_fu_851_p3;
wire   [0:0] xor_ln17_fu_859_p2;
wire   [30:0] trunc_ln17_fu_865_p1;
wire   [31:0] xor_ln_fu_869_p3;
wire   [5:0] lshr_ln_fu_881_p3;
wire   [5:0] lshr_ln8_fu_895_p4;
reg    grp_fu_499_ce;
reg    grp_fu_503_ce;
reg    grp_fu_507_ce;
reg    grp_fu_511_ce;
reg    grp_fu_515_ce;
reg    grp_fu_520_ce;
reg    grp_fu_525_ce;
reg    grp_fu_530_ce;
reg    grp_fu_535_ce;
reg    grp_fu_539_ce;
reg    grp_fu_543_ce;
reg    grp_fu_547_ce;
reg    grp_fu_551_ce;
reg    grp_fu_555_ce;
reg    grp_fu_559_ce;
reg    grp_fu_563_ce;
reg    grp_fu_567_ce;
reg    grp_fu_571_ce;
reg    grp_fu_576_ce;
reg    grp_fu_581_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1069;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 indvar_flatten142_fu_148 = 5'd0;
#0 m143_fu_152 = 8'd0;
#0 k144_fu_156 = 3'd0;
#0 add_ln413146_fu_160 = 8'd0;
end

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ac_reg_1215),
    .din1(bd_reg_1220),
    .ce(grp_fu_499_ce),
    .dout(grp_fu_499_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ad_reg_1225),
    .din1(bc_reg_1230),
    .ce(grp_fu_503_ce),
    .dout(grp_fu_503_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ac_5_reg_1235),
    .din1(bd_5_reg_1240),
    .ce(grp_fu_507_ce),
    .dout(grp_fu_507_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ad_5_reg_1245),
    .din1(bc_5_reg_1250),
    .ce(grp_fu_511_ce),
    .dout(grp_fu_511_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_real_reg_1157_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_real_14_reg_475),
    .ce(grp_fu_515_ce),
    .dout(grp_fu_515_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_imag_reg_1163_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_imag_14_reg_487),
    .ce(grp_fu_520_ce),
    .dout(grp_fu_520_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_real_reg_1157_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_real_14_reg_475),
    .ce(grp_fu_525_ce),
    .dout(grp_fu_525_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_imag_reg_1163_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_imag_14_reg_487),
    .ce(grp_fu_530_ce),
    .dout(grp_fu_530_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln11_reg_1191_pp0_iter25_reg),
    .din1(d1_real_15_reg_1270),
    .ce(grp_fu_535_ce),
    .dout(grp_fu_535_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln11_2_reg_1203_pp0_iter25_reg),
    .din1(d1_imag_15_reg_1276),
    .ce(grp_fu_539_ce),
    .dout(grp_fu_539_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln11_reg_1191_pp0_iter25_reg),
    .din1(d1_real_15_reg_1270),
    .ce(grp_fu_543_ce),
    .dout(grp_fu_543_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln11_2_reg_1203_pp0_iter25_reg),
    .din1(d1_imag_15_reg_1276),
    .ce(grp_fu_547_ce),
    .dout(grp_fu_547_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_fu_790_p3),
    .din1(c_reg_1057),
    .ce(grp_fu_551_ce),
    .dout(grp_fu_551_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_real_13_fu_797_p3),
    .din1(d_reg_1063),
    .ce(grp_fu_555_ce),
    .dout(grp_fu_555_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_fu_790_p3),
    .din1(d_reg_1063),
    .ce(grp_fu_559_ce),
    .dout(grp_fu_559_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_real_13_fu_797_p3),
    .din1(c_reg_1057),
    .ce(grp_fu_563_ce),
    .dout(grp_fu_563_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_reg_1197),
    .din1(tw_reg_1185),
    .ce(grp_fu_567_ce),
    .dout(grp_fu_567_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_22_reg_1209),
    .din1(32'd3207922931),
    .ce(grp_fu_571_ce),
    .dout(grp_fu_571_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_reg_1197),
    .din1(32'd3207922931),
    .ce(grp_fu_576_ce),
    .dout(grp_fu_576_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_22_reg_1209),
    .din1(tw_reg_1185),
    .ce(grp_fu_581_ce),
    .dout(grp_fu_581_p2)
);

FFT_DIT_RN_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue),
    .ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_start_int == 1'b1) & (ap_loop_init == 1'b1))) begin
            add_ln413146_fu_160 <= 8'd8;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add_ln413146_fu_160 <= add_ln413_fu_740_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter40_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter41_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((~(trunc_ln423_reg_950_pp0_iter24_reg == 2'd0) & ~(trunc_ln423_reg_950_pp0_iter24_reg == 2'd2))) begin
            ap_phi_reg_pp0_iter26_d1_imag_14_reg_487 <= d1_imag_reg_1260;
        end else if ((trunc_ln423_reg_950_pp0_iter24_reg == 2'd2)) begin
            ap_phi_reg_pp0_iter26_d1_imag_14_reg_487 <= d1_imag_13_fu_877_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter25_d1_imag_14_reg_487;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((~(trunc_ln423_reg_950_pp0_iter24_reg == 2'd0) & ~(trunc_ln423_reg_950_pp0_iter24_reg == 2'd2))) begin
            ap_phi_reg_pp0_iter26_d1_real_14_reg_475 <= d1_real_reg_1255;
        end else if ((trunc_ln423_reg_950_pp0_iter24_reg == 2'd2)) begin
            ap_phi_reg_pp0_iter26_d1_real_14_reg_475 <= d1_real_13_reg_1177_pp0_iter24_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter25_d1_real_14_reg_475;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((trunc_ln423_reg_950_pp0_iter2_reg == 2'd0)) begin
            ap_phi_reg_pp0_iter4_d1_imag_14_reg_487 <= d1_real_13_fu_797_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter3_d1_imag_14_reg_487;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((trunc_ln423_reg_950_pp0_iter2_reg == 2'd0)) begin
            ap_phi_reg_pp0_iter4_d1_real_14_reg_475 <= a_fu_790_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter3_d1_real_14_reg_475;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1069)) begin
        indvar_flatten142_fu_148 <= add_ln413_4_fu_608_p2;
    end
end

always @ (posedge ap_clk) begin
if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
    if (((ap_start_int == 1'b1) & (ap_loop_init == 1'b1))) begin
        k144_fu_156 <= 3'd0;
    end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        k144_fu_156 <= k_fu_720_p2;
    end
end
end

always @ (posedge ap_clk) begin
if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
    if (((ap_start_int == 1'b1) & (ap_loop_init == 1'b1))) begin
        m143_fu_152 <= 8'd0;
    end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        m143_fu_152 <= m_fu_642_p3;
    end
end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1_reg_1097 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q0;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_reg_1069 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1_reg_1127 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q0;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1117 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1_reg_1102 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q0;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1074 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1_reg_1132 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q0;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1122 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1_reg_1107 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q0;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_reg_1087 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1_reg_1147 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q0;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1137 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1_reg_1112 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q0;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1092 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1_reg_1152 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q0;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1142 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q1;
        ap_phi_reg_pp0_iter3_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter2_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter3_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter2_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_reg_1169 <= a_fu_790_p3;
        a_reg_1169_pp0_iter10_reg <= a_reg_1169_pp0_iter9_reg;
        a_reg_1169_pp0_iter11_reg <= a_reg_1169_pp0_iter10_reg;
        a_reg_1169_pp0_iter12_reg <= a_reg_1169_pp0_iter11_reg;
        a_reg_1169_pp0_iter13_reg <= a_reg_1169_pp0_iter12_reg;
        a_reg_1169_pp0_iter14_reg <= a_reg_1169_pp0_iter13_reg;
        a_reg_1169_pp0_iter15_reg <= a_reg_1169_pp0_iter14_reg;
        a_reg_1169_pp0_iter16_reg <= a_reg_1169_pp0_iter15_reg;
        a_reg_1169_pp0_iter17_reg <= a_reg_1169_pp0_iter16_reg;
        a_reg_1169_pp0_iter18_reg <= a_reg_1169_pp0_iter17_reg;
        a_reg_1169_pp0_iter19_reg <= a_reg_1169_pp0_iter18_reg;
        a_reg_1169_pp0_iter20_reg <= a_reg_1169_pp0_iter19_reg;
        a_reg_1169_pp0_iter21_reg <= a_reg_1169_pp0_iter20_reg;
        a_reg_1169_pp0_iter22_reg <= a_reg_1169_pp0_iter21_reg;
        a_reg_1169_pp0_iter23_reg <= a_reg_1169_pp0_iter22_reg;
        a_reg_1169_pp0_iter24_reg <= a_reg_1169_pp0_iter23_reg;
        a_reg_1169_pp0_iter4_reg <= a_reg_1169;
        a_reg_1169_pp0_iter5_reg <= a_reg_1169_pp0_iter4_reg;
        a_reg_1169_pp0_iter6_reg <= a_reg_1169_pp0_iter5_reg;
        a_reg_1169_pp0_iter7_reg <= a_reg_1169_pp0_iter6_reg;
        a_reg_1169_pp0_iter8_reg <= a_reg_1169_pp0_iter7_reg;
        a_reg_1169_pp0_iter9_reg <= a_reg_1169_pp0_iter8_reg;
        ac_5_reg_1235 <= grp_fu_567_p2;
        ac_reg_1215 <= grp_fu_551_p2;
        ad_5_reg_1245 <= grp_fu_576_p2;
        ad_reg_1225 <= grp_fu_559_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bc_5_reg_1250 <= grp_fu_581_p2;
        bc_reg_1230 <= grp_fu_563_p2;
        bd_5_reg_1240 <= grp_fu_571_p2;
        bd_reg_1220 <= grp_fu_555_p2;
        c_reg_1057[1] <= c_fu_761_p3[1];
c_reg_1057[5 : 4] <= c_fu_761_p3[5 : 4];
c_reg_1057[8] <= c_fu_761_p3[8];
c_reg_1057[13 : 12] <= c_fu_761_p3[13 : 12];
c_reg_1057[16] <= c_fu_761_p3[16];
c_reg_1057[19 : 18] <= c_fu_761_p3[19 : 18];
c_reg_1057[25 : 24] <= c_fu_761_p3[25 : 24];
c_reg_1057[28 : 27] <= c_fu_761_p3[28 : 27];
        d0_imag_reg_1163 <= d0_imag_fu_785_p3;
        d0_imag_reg_1163_pp0_iter10_reg <= d0_imag_reg_1163_pp0_iter9_reg;
        d0_imag_reg_1163_pp0_iter11_reg <= d0_imag_reg_1163_pp0_iter10_reg;
        d0_imag_reg_1163_pp0_iter12_reg <= d0_imag_reg_1163_pp0_iter11_reg;
        d0_imag_reg_1163_pp0_iter13_reg <= d0_imag_reg_1163_pp0_iter12_reg;
        d0_imag_reg_1163_pp0_iter14_reg <= d0_imag_reg_1163_pp0_iter13_reg;
        d0_imag_reg_1163_pp0_iter15_reg <= d0_imag_reg_1163_pp0_iter14_reg;
        d0_imag_reg_1163_pp0_iter16_reg <= d0_imag_reg_1163_pp0_iter15_reg;
        d0_imag_reg_1163_pp0_iter17_reg <= d0_imag_reg_1163_pp0_iter16_reg;
        d0_imag_reg_1163_pp0_iter18_reg <= d0_imag_reg_1163_pp0_iter17_reg;
        d0_imag_reg_1163_pp0_iter19_reg <= d0_imag_reg_1163_pp0_iter18_reg;
        d0_imag_reg_1163_pp0_iter20_reg <= d0_imag_reg_1163_pp0_iter19_reg;
        d0_imag_reg_1163_pp0_iter21_reg <= d0_imag_reg_1163_pp0_iter20_reg;
        d0_imag_reg_1163_pp0_iter22_reg <= d0_imag_reg_1163_pp0_iter21_reg;
        d0_imag_reg_1163_pp0_iter23_reg <= d0_imag_reg_1163_pp0_iter22_reg;
        d0_imag_reg_1163_pp0_iter24_reg <= d0_imag_reg_1163_pp0_iter23_reg;
        d0_imag_reg_1163_pp0_iter25_reg <= d0_imag_reg_1163_pp0_iter24_reg;
        d0_imag_reg_1163_pp0_iter4_reg <= d0_imag_reg_1163;
        d0_imag_reg_1163_pp0_iter5_reg <= d0_imag_reg_1163_pp0_iter4_reg;
        d0_imag_reg_1163_pp0_iter6_reg <= d0_imag_reg_1163_pp0_iter5_reg;
        d0_imag_reg_1163_pp0_iter7_reg <= d0_imag_reg_1163_pp0_iter6_reg;
        d0_imag_reg_1163_pp0_iter8_reg <= d0_imag_reg_1163_pp0_iter7_reg;
        d0_imag_reg_1163_pp0_iter9_reg <= d0_imag_reg_1163_pp0_iter8_reg;
        d0_real_reg_1157 <= d0_real_fu_780_p3;
        d0_real_reg_1157_pp0_iter10_reg <= d0_real_reg_1157_pp0_iter9_reg;
        d0_real_reg_1157_pp0_iter11_reg <= d0_real_reg_1157_pp0_iter10_reg;
        d0_real_reg_1157_pp0_iter12_reg <= d0_real_reg_1157_pp0_iter11_reg;
        d0_real_reg_1157_pp0_iter13_reg <= d0_real_reg_1157_pp0_iter12_reg;
        d0_real_reg_1157_pp0_iter14_reg <= d0_real_reg_1157_pp0_iter13_reg;
        d0_real_reg_1157_pp0_iter15_reg <= d0_real_reg_1157_pp0_iter14_reg;
        d0_real_reg_1157_pp0_iter16_reg <= d0_real_reg_1157_pp0_iter15_reg;
        d0_real_reg_1157_pp0_iter17_reg <= d0_real_reg_1157_pp0_iter16_reg;
        d0_real_reg_1157_pp0_iter18_reg <= d0_real_reg_1157_pp0_iter17_reg;
        d0_real_reg_1157_pp0_iter19_reg <= d0_real_reg_1157_pp0_iter18_reg;
        d0_real_reg_1157_pp0_iter20_reg <= d0_real_reg_1157_pp0_iter19_reg;
        d0_real_reg_1157_pp0_iter21_reg <= d0_real_reg_1157_pp0_iter20_reg;
        d0_real_reg_1157_pp0_iter22_reg <= d0_real_reg_1157_pp0_iter21_reg;
        d0_real_reg_1157_pp0_iter23_reg <= d0_real_reg_1157_pp0_iter22_reg;
        d0_real_reg_1157_pp0_iter24_reg <= d0_real_reg_1157_pp0_iter23_reg;
        d0_real_reg_1157_pp0_iter25_reg <= d0_real_reg_1157_pp0_iter24_reg;
        d0_real_reg_1157_pp0_iter4_reg <= d0_real_reg_1157;
        d0_real_reg_1157_pp0_iter5_reg <= d0_real_reg_1157_pp0_iter4_reg;
        d0_real_reg_1157_pp0_iter6_reg <= d0_real_reg_1157_pp0_iter5_reg;
        d0_real_reg_1157_pp0_iter7_reg <= d0_real_reg_1157_pp0_iter6_reg;
        d0_real_reg_1157_pp0_iter8_reg <= d0_real_reg_1157_pp0_iter7_reg;
        d0_real_reg_1157_pp0_iter9_reg <= d0_real_reg_1157_pp0_iter8_reg;
        d1_22_reg_1209 <= d1_22_fu_842_p3;
        d1_imag_15_reg_1276 <= grp_fu_511_p2;
        d1_imag_reg_1260 <= grp_fu_503_p2;
        d1_real_13_reg_1177 <= d1_real_13_fu_797_p3;
        d1_real_13_reg_1177_pp0_iter10_reg <= d1_real_13_reg_1177_pp0_iter9_reg;
        d1_real_13_reg_1177_pp0_iter11_reg <= d1_real_13_reg_1177_pp0_iter10_reg;
        d1_real_13_reg_1177_pp0_iter12_reg <= d1_real_13_reg_1177_pp0_iter11_reg;
        d1_real_13_reg_1177_pp0_iter13_reg <= d1_real_13_reg_1177_pp0_iter12_reg;
        d1_real_13_reg_1177_pp0_iter14_reg <= d1_real_13_reg_1177_pp0_iter13_reg;
        d1_real_13_reg_1177_pp0_iter15_reg <= d1_real_13_reg_1177_pp0_iter14_reg;
        d1_real_13_reg_1177_pp0_iter16_reg <= d1_real_13_reg_1177_pp0_iter15_reg;
        d1_real_13_reg_1177_pp0_iter17_reg <= d1_real_13_reg_1177_pp0_iter16_reg;
        d1_real_13_reg_1177_pp0_iter18_reg <= d1_real_13_reg_1177_pp0_iter17_reg;
        d1_real_13_reg_1177_pp0_iter19_reg <= d1_real_13_reg_1177_pp0_iter18_reg;
        d1_real_13_reg_1177_pp0_iter20_reg <= d1_real_13_reg_1177_pp0_iter19_reg;
        d1_real_13_reg_1177_pp0_iter21_reg <= d1_real_13_reg_1177_pp0_iter20_reg;
        d1_real_13_reg_1177_pp0_iter22_reg <= d1_real_13_reg_1177_pp0_iter21_reg;
        d1_real_13_reg_1177_pp0_iter23_reg <= d1_real_13_reg_1177_pp0_iter22_reg;
        d1_real_13_reg_1177_pp0_iter24_reg <= d1_real_13_reg_1177_pp0_iter23_reg;
        d1_real_13_reg_1177_pp0_iter4_reg <= d1_real_13_reg_1177;
        d1_real_13_reg_1177_pp0_iter5_reg <= d1_real_13_reg_1177_pp0_iter4_reg;
        d1_real_13_reg_1177_pp0_iter6_reg <= d1_real_13_reg_1177_pp0_iter5_reg;
        d1_real_13_reg_1177_pp0_iter7_reg <= d1_real_13_reg_1177_pp0_iter6_reg;
        d1_real_13_reg_1177_pp0_iter8_reg <= d1_real_13_reg_1177_pp0_iter7_reg;
        d1_real_13_reg_1177_pp0_iter9_reg <= d1_real_13_reg_1177_pp0_iter8_reg;
        d1_real_15_reg_1270 <= grp_fu_507_p2;
        d1_real_reg_1255 <= grp_fu_499_p2;
        d1_reg_1197 <= d1_fu_830_p3;
        d2_imag_5_reg_1307 <= grp_fu_539_p2;
        d2_imag_reg_1287 <= grp_fu_520_p2;
        d2_real_5_reg_1302 <= grp_fu_535_p2;
        d2_real_reg_1282 <= grp_fu_515_p2;
        d3_imag_5_reg_1317 <= grp_fu_547_p2;
        d3_imag_5_reg_1317_pp0_iter40_reg <= d3_imag_5_reg_1317;
        d3_imag_reg_1297 <= grp_fu_530_p2;
        d3_imag_reg_1297_pp0_iter40_reg <= d3_imag_reg_1297;
        d3_real_5_reg_1312 <= grp_fu_543_p2;
        d3_real_5_reg_1312_pp0_iter40_reg <= d3_real_5_reg_1312;
        d3_real_reg_1292 <= grp_fu_525_p2;
        d3_real_reg_1292_pp0_iter40_reg <= d3_real_reg_1292;
        d_reg_1063[29 : 23] <= d_fu_768_p3[29 : 23];
        empty_reg_943_pp0_iter2_reg <= empty_reg_943;
        icmp_ln11_reg_1079 <= icmp_ln11_fu_775_p2;
        select_ln11_2_reg_1203 <= select_ln11_2_fu_836_p3;
        select_ln11_2_reg_1203_pp0_iter10_reg <= select_ln11_2_reg_1203_pp0_iter9_reg;
        select_ln11_2_reg_1203_pp0_iter11_reg <= select_ln11_2_reg_1203_pp0_iter10_reg;
        select_ln11_2_reg_1203_pp0_iter12_reg <= select_ln11_2_reg_1203_pp0_iter11_reg;
        select_ln11_2_reg_1203_pp0_iter13_reg <= select_ln11_2_reg_1203_pp0_iter12_reg;
        select_ln11_2_reg_1203_pp0_iter14_reg <= select_ln11_2_reg_1203_pp0_iter13_reg;
        select_ln11_2_reg_1203_pp0_iter15_reg <= select_ln11_2_reg_1203_pp0_iter14_reg;
        select_ln11_2_reg_1203_pp0_iter16_reg <= select_ln11_2_reg_1203_pp0_iter15_reg;
        select_ln11_2_reg_1203_pp0_iter17_reg <= select_ln11_2_reg_1203_pp0_iter16_reg;
        select_ln11_2_reg_1203_pp0_iter18_reg <= select_ln11_2_reg_1203_pp0_iter17_reg;
        select_ln11_2_reg_1203_pp0_iter19_reg <= select_ln11_2_reg_1203_pp0_iter18_reg;
        select_ln11_2_reg_1203_pp0_iter20_reg <= select_ln11_2_reg_1203_pp0_iter19_reg;
        select_ln11_2_reg_1203_pp0_iter21_reg <= select_ln11_2_reg_1203_pp0_iter20_reg;
        select_ln11_2_reg_1203_pp0_iter22_reg <= select_ln11_2_reg_1203_pp0_iter21_reg;
        select_ln11_2_reg_1203_pp0_iter23_reg <= select_ln11_2_reg_1203_pp0_iter22_reg;
        select_ln11_2_reg_1203_pp0_iter24_reg <= select_ln11_2_reg_1203_pp0_iter23_reg;
        select_ln11_2_reg_1203_pp0_iter25_reg <= select_ln11_2_reg_1203_pp0_iter24_reg;
        select_ln11_2_reg_1203_pp0_iter4_reg <= select_ln11_2_reg_1203;
        select_ln11_2_reg_1203_pp0_iter5_reg <= select_ln11_2_reg_1203_pp0_iter4_reg;
        select_ln11_2_reg_1203_pp0_iter6_reg <= select_ln11_2_reg_1203_pp0_iter5_reg;
        select_ln11_2_reg_1203_pp0_iter7_reg <= select_ln11_2_reg_1203_pp0_iter6_reg;
        select_ln11_2_reg_1203_pp0_iter8_reg <= select_ln11_2_reg_1203_pp0_iter7_reg;
        select_ln11_2_reg_1203_pp0_iter9_reg <= select_ln11_2_reg_1203_pp0_iter8_reg;
        select_ln11_reg_1191 <= select_ln11_fu_824_p3;
        select_ln11_reg_1191_pp0_iter10_reg <= select_ln11_reg_1191_pp0_iter9_reg;
        select_ln11_reg_1191_pp0_iter11_reg <= select_ln11_reg_1191_pp0_iter10_reg;
        select_ln11_reg_1191_pp0_iter12_reg <= select_ln11_reg_1191_pp0_iter11_reg;
        select_ln11_reg_1191_pp0_iter13_reg <= select_ln11_reg_1191_pp0_iter12_reg;
        select_ln11_reg_1191_pp0_iter14_reg <= select_ln11_reg_1191_pp0_iter13_reg;
        select_ln11_reg_1191_pp0_iter15_reg <= select_ln11_reg_1191_pp0_iter14_reg;
        select_ln11_reg_1191_pp0_iter16_reg <= select_ln11_reg_1191_pp0_iter15_reg;
        select_ln11_reg_1191_pp0_iter17_reg <= select_ln11_reg_1191_pp0_iter16_reg;
        select_ln11_reg_1191_pp0_iter18_reg <= select_ln11_reg_1191_pp0_iter17_reg;
        select_ln11_reg_1191_pp0_iter19_reg <= select_ln11_reg_1191_pp0_iter18_reg;
        select_ln11_reg_1191_pp0_iter20_reg <= select_ln11_reg_1191_pp0_iter19_reg;
        select_ln11_reg_1191_pp0_iter21_reg <= select_ln11_reg_1191_pp0_iter20_reg;
        select_ln11_reg_1191_pp0_iter22_reg <= select_ln11_reg_1191_pp0_iter21_reg;
        select_ln11_reg_1191_pp0_iter23_reg <= select_ln11_reg_1191_pp0_iter22_reg;
        select_ln11_reg_1191_pp0_iter24_reg <= select_ln11_reg_1191_pp0_iter23_reg;
        select_ln11_reg_1191_pp0_iter25_reg <= select_ln11_reg_1191_pp0_iter24_reg;
        select_ln11_reg_1191_pp0_iter4_reg <= select_ln11_reg_1191;
        select_ln11_reg_1191_pp0_iter5_reg <= select_ln11_reg_1191_pp0_iter4_reg;
        select_ln11_reg_1191_pp0_iter6_reg <= select_ln11_reg_1191_pp0_iter5_reg;
        select_ln11_reg_1191_pp0_iter7_reg <= select_ln11_reg_1191_pp0_iter6_reg;
        select_ln11_reg_1191_pp0_iter8_reg <= select_ln11_reg_1191_pp0_iter7_reg;
        select_ln11_reg_1191_pp0_iter9_reg <= select_ln11_reg_1191_pp0_iter8_reg;
        tmp_5_reg_960_pp0_iter10_reg <= tmp_5_reg_960_pp0_iter9_reg;
        tmp_5_reg_960_pp0_iter11_reg <= tmp_5_reg_960_pp0_iter10_reg;
        tmp_5_reg_960_pp0_iter12_reg <= tmp_5_reg_960_pp0_iter11_reg;
        tmp_5_reg_960_pp0_iter13_reg <= tmp_5_reg_960_pp0_iter12_reg;
        tmp_5_reg_960_pp0_iter14_reg <= tmp_5_reg_960_pp0_iter13_reg;
        tmp_5_reg_960_pp0_iter15_reg <= tmp_5_reg_960_pp0_iter14_reg;
        tmp_5_reg_960_pp0_iter16_reg <= tmp_5_reg_960_pp0_iter15_reg;
        tmp_5_reg_960_pp0_iter17_reg <= tmp_5_reg_960_pp0_iter16_reg;
        tmp_5_reg_960_pp0_iter18_reg <= tmp_5_reg_960_pp0_iter17_reg;
        tmp_5_reg_960_pp0_iter19_reg <= tmp_5_reg_960_pp0_iter18_reg;
        tmp_5_reg_960_pp0_iter20_reg <= tmp_5_reg_960_pp0_iter19_reg;
        tmp_5_reg_960_pp0_iter21_reg <= tmp_5_reg_960_pp0_iter20_reg;
        tmp_5_reg_960_pp0_iter22_reg <= tmp_5_reg_960_pp0_iter21_reg;
        tmp_5_reg_960_pp0_iter23_reg <= tmp_5_reg_960_pp0_iter22_reg;
        tmp_5_reg_960_pp0_iter24_reg <= tmp_5_reg_960_pp0_iter23_reg;
        tmp_5_reg_960_pp0_iter25_reg <= tmp_5_reg_960_pp0_iter24_reg;
        tmp_5_reg_960_pp0_iter26_reg <= tmp_5_reg_960_pp0_iter25_reg;
        tmp_5_reg_960_pp0_iter27_reg <= tmp_5_reg_960_pp0_iter26_reg;
        tmp_5_reg_960_pp0_iter28_reg <= tmp_5_reg_960_pp0_iter27_reg;
        tmp_5_reg_960_pp0_iter29_reg <= tmp_5_reg_960_pp0_iter28_reg;
        tmp_5_reg_960_pp0_iter2_reg <= tmp_5_reg_960;
        tmp_5_reg_960_pp0_iter30_reg <= tmp_5_reg_960_pp0_iter29_reg;
        tmp_5_reg_960_pp0_iter31_reg <= tmp_5_reg_960_pp0_iter30_reg;
        tmp_5_reg_960_pp0_iter32_reg <= tmp_5_reg_960_pp0_iter31_reg;
        tmp_5_reg_960_pp0_iter33_reg <= tmp_5_reg_960_pp0_iter32_reg;
        tmp_5_reg_960_pp0_iter34_reg <= tmp_5_reg_960_pp0_iter33_reg;
        tmp_5_reg_960_pp0_iter35_reg <= tmp_5_reg_960_pp0_iter34_reg;
        tmp_5_reg_960_pp0_iter36_reg <= tmp_5_reg_960_pp0_iter35_reg;
        tmp_5_reg_960_pp0_iter37_reg <= tmp_5_reg_960_pp0_iter36_reg;
        tmp_5_reg_960_pp0_iter38_reg <= tmp_5_reg_960_pp0_iter37_reg;
        tmp_5_reg_960_pp0_iter39_reg <= tmp_5_reg_960_pp0_iter38_reg;
        tmp_5_reg_960_pp0_iter3_reg <= tmp_5_reg_960_pp0_iter2_reg;
        tmp_5_reg_960_pp0_iter40_reg <= tmp_5_reg_960_pp0_iter39_reg;
        tmp_5_reg_960_pp0_iter4_reg <= tmp_5_reg_960_pp0_iter3_reg;
        tmp_5_reg_960_pp0_iter5_reg <= tmp_5_reg_960_pp0_iter4_reg;
        tmp_5_reg_960_pp0_iter6_reg <= tmp_5_reg_960_pp0_iter5_reg;
        tmp_5_reg_960_pp0_iter7_reg <= tmp_5_reg_960_pp0_iter6_reg;
        tmp_5_reg_960_pp0_iter8_reg <= tmp_5_reg_960_pp0_iter7_reg;
        tmp_5_reg_960_pp0_iter9_reg <= tmp_5_reg_960_pp0_iter8_reg;
        tmp_reg_955_pp0_iter10_reg <= tmp_reg_955_pp0_iter9_reg;
        tmp_reg_955_pp0_iter11_reg <= tmp_reg_955_pp0_iter10_reg;
        tmp_reg_955_pp0_iter12_reg <= tmp_reg_955_pp0_iter11_reg;
        tmp_reg_955_pp0_iter13_reg <= tmp_reg_955_pp0_iter12_reg;
        tmp_reg_955_pp0_iter14_reg <= tmp_reg_955_pp0_iter13_reg;
        tmp_reg_955_pp0_iter15_reg <= tmp_reg_955_pp0_iter14_reg;
        tmp_reg_955_pp0_iter16_reg <= tmp_reg_955_pp0_iter15_reg;
        tmp_reg_955_pp0_iter17_reg <= tmp_reg_955_pp0_iter16_reg;
        tmp_reg_955_pp0_iter18_reg <= tmp_reg_955_pp0_iter17_reg;
        tmp_reg_955_pp0_iter19_reg <= tmp_reg_955_pp0_iter18_reg;
        tmp_reg_955_pp0_iter20_reg <= tmp_reg_955_pp0_iter19_reg;
        tmp_reg_955_pp0_iter21_reg <= tmp_reg_955_pp0_iter20_reg;
        tmp_reg_955_pp0_iter22_reg <= tmp_reg_955_pp0_iter21_reg;
        tmp_reg_955_pp0_iter23_reg <= tmp_reg_955_pp0_iter22_reg;
        tmp_reg_955_pp0_iter24_reg <= tmp_reg_955_pp0_iter23_reg;
        tmp_reg_955_pp0_iter25_reg <= tmp_reg_955_pp0_iter24_reg;
        tmp_reg_955_pp0_iter26_reg <= tmp_reg_955_pp0_iter25_reg;
        tmp_reg_955_pp0_iter27_reg <= tmp_reg_955_pp0_iter26_reg;
        tmp_reg_955_pp0_iter28_reg <= tmp_reg_955_pp0_iter27_reg;
        tmp_reg_955_pp0_iter29_reg <= tmp_reg_955_pp0_iter28_reg;
        tmp_reg_955_pp0_iter2_reg <= tmp_reg_955;
        tmp_reg_955_pp0_iter30_reg <= tmp_reg_955_pp0_iter29_reg;
        tmp_reg_955_pp0_iter31_reg <= tmp_reg_955_pp0_iter30_reg;
        tmp_reg_955_pp0_iter32_reg <= tmp_reg_955_pp0_iter31_reg;
        tmp_reg_955_pp0_iter33_reg <= tmp_reg_955_pp0_iter32_reg;
        tmp_reg_955_pp0_iter34_reg <= tmp_reg_955_pp0_iter33_reg;
        tmp_reg_955_pp0_iter35_reg <= tmp_reg_955_pp0_iter34_reg;
        tmp_reg_955_pp0_iter36_reg <= tmp_reg_955_pp0_iter35_reg;
        tmp_reg_955_pp0_iter37_reg <= tmp_reg_955_pp0_iter36_reg;
        tmp_reg_955_pp0_iter38_reg <= tmp_reg_955_pp0_iter37_reg;
        tmp_reg_955_pp0_iter39_reg <= tmp_reg_955_pp0_iter38_reg;
        tmp_reg_955_pp0_iter3_reg <= tmp_reg_955_pp0_iter2_reg;
        tmp_reg_955_pp0_iter4_reg <= tmp_reg_955_pp0_iter3_reg;
        tmp_reg_955_pp0_iter5_reg <= tmp_reg_955_pp0_iter4_reg;
        tmp_reg_955_pp0_iter6_reg <= tmp_reg_955_pp0_iter5_reg;
        tmp_reg_955_pp0_iter7_reg <= tmp_reg_955_pp0_iter6_reg;
        tmp_reg_955_pp0_iter8_reg <= tmp_reg_955_pp0_iter7_reg;
        tmp_reg_955_pp0_iter9_reg <= tmp_reg_955_pp0_iter8_reg;
        tmp_s_reg_967_pp0_iter10_reg <= tmp_s_reg_967_pp0_iter9_reg;
        tmp_s_reg_967_pp0_iter11_reg <= tmp_s_reg_967_pp0_iter10_reg;
        tmp_s_reg_967_pp0_iter12_reg <= tmp_s_reg_967_pp0_iter11_reg;
        tmp_s_reg_967_pp0_iter13_reg <= tmp_s_reg_967_pp0_iter12_reg;
        tmp_s_reg_967_pp0_iter14_reg <= tmp_s_reg_967_pp0_iter13_reg;
        tmp_s_reg_967_pp0_iter15_reg <= tmp_s_reg_967_pp0_iter14_reg;
        tmp_s_reg_967_pp0_iter16_reg <= tmp_s_reg_967_pp0_iter15_reg;
        tmp_s_reg_967_pp0_iter17_reg <= tmp_s_reg_967_pp0_iter16_reg;
        tmp_s_reg_967_pp0_iter18_reg <= tmp_s_reg_967_pp0_iter17_reg;
        tmp_s_reg_967_pp0_iter19_reg <= tmp_s_reg_967_pp0_iter18_reg;
        tmp_s_reg_967_pp0_iter20_reg <= tmp_s_reg_967_pp0_iter19_reg;
        tmp_s_reg_967_pp0_iter21_reg <= tmp_s_reg_967_pp0_iter20_reg;
        tmp_s_reg_967_pp0_iter22_reg <= tmp_s_reg_967_pp0_iter21_reg;
        tmp_s_reg_967_pp0_iter23_reg <= tmp_s_reg_967_pp0_iter22_reg;
        tmp_s_reg_967_pp0_iter24_reg <= tmp_s_reg_967_pp0_iter23_reg;
        tmp_s_reg_967_pp0_iter25_reg <= tmp_s_reg_967_pp0_iter24_reg;
        tmp_s_reg_967_pp0_iter26_reg <= tmp_s_reg_967_pp0_iter25_reg;
        tmp_s_reg_967_pp0_iter27_reg <= tmp_s_reg_967_pp0_iter26_reg;
        tmp_s_reg_967_pp0_iter28_reg <= tmp_s_reg_967_pp0_iter27_reg;
        tmp_s_reg_967_pp0_iter29_reg <= tmp_s_reg_967_pp0_iter28_reg;
        tmp_s_reg_967_pp0_iter2_reg <= tmp_s_reg_967;
        tmp_s_reg_967_pp0_iter30_reg <= tmp_s_reg_967_pp0_iter29_reg;
        tmp_s_reg_967_pp0_iter31_reg <= tmp_s_reg_967_pp0_iter30_reg;
        tmp_s_reg_967_pp0_iter32_reg <= tmp_s_reg_967_pp0_iter31_reg;
        tmp_s_reg_967_pp0_iter33_reg <= tmp_s_reg_967_pp0_iter32_reg;
        tmp_s_reg_967_pp0_iter34_reg <= tmp_s_reg_967_pp0_iter33_reg;
        tmp_s_reg_967_pp0_iter35_reg <= tmp_s_reg_967_pp0_iter34_reg;
        tmp_s_reg_967_pp0_iter36_reg <= tmp_s_reg_967_pp0_iter35_reg;
        tmp_s_reg_967_pp0_iter37_reg <= tmp_s_reg_967_pp0_iter36_reg;
        tmp_s_reg_967_pp0_iter38_reg <= tmp_s_reg_967_pp0_iter37_reg;
        tmp_s_reg_967_pp0_iter39_reg <= tmp_s_reg_967_pp0_iter38_reg;
        tmp_s_reg_967_pp0_iter3_reg <= tmp_s_reg_967_pp0_iter2_reg;
        tmp_s_reg_967_pp0_iter40_reg <= tmp_s_reg_967_pp0_iter39_reg;
        tmp_s_reg_967_pp0_iter4_reg <= tmp_s_reg_967_pp0_iter3_reg;
        tmp_s_reg_967_pp0_iter5_reg <= tmp_s_reg_967_pp0_iter4_reg;
        tmp_s_reg_967_pp0_iter6_reg <= tmp_s_reg_967_pp0_iter5_reg;
        tmp_s_reg_967_pp0_iter7_reg <= tmp_s_reg_967_pp0_iter6_reg;
        tmp_s_reg_967_pp0_iter8_reg <= tmp_s_reg_967_pp0_iter7_reg;
        tmp_s_reg_967_pp0_iter9_reg <= tmp_s_reg_967_pp0_iter8_reg;
        trunc_ln423_reg_950_pp0_iter10_reg <= trunc_ln423_reg_950_pp0_iter9_reg;
        trunc_ln423_reg_950_pp0_iter11_reg <= trunc_ln423_reg_950_pp0_iter10_reg;
        trunc_ln423_reg_950_pp0_iter12_reg <= trunc_ln423_reg_950_pp0_iter11_reg;
        trunc_ln423_reg_950_pp0_iter13_reg <= trunc_ln423_reg_950_pp0_iter12_reg;
        trunc_ln423_reg_950_pp0_iter14_reg <= trunc_ln423_reg_950_pp0_iter13_reg;
        trunc_ln423_reg_950_pp0_iter15_reg <= trunc_ln423_reg_950_pp0_iter14_reg;
        trunc_ln423_reg_950_pp0_iter16_reg <= trunc_ln423_reg_950_pp0_iter15_reg;
        trunc_ln423_reg_950_pp0_iter17_reg <= trunc_ln423_reg_950_pp0_iter16_reg;
        trunc_ln423_reg_950_pp0_iter18_reg <= trunc_ln423_reg_950_pp0_iter17_reg;
        trunc_ln423_reg_950_pp0_iter19_reg <= trunc_ln423_reg_950_pp0_iter18_reg;
        trunc_ln423_reg_950_pp0_iter20_reg <= trunc_ln423_reg_950_pp0_iter19_reg;
        trunc_ln423_reg_950_pp0_iter21_reg <= trunc_ln423_reg_950_pp0_iter20_reg;
        trunc_ln423_reg_950_pp0_iter22_reg <= trunc_ln423_reg_950_pp0_iter21_reg;
        trunc_ln423_reg_950_pp0_iter23_reg <= trunc_ln423_reg_950_pp0_iter22_reg;
        trunc_ln423_reg_950_pp0_iter24_reg <= trunc_ln423_reg_950_pp0_iter23_reg;
        trunc_ln423_reg_950_pp0_iter2_reg <= trunc_ln423_reg_950;
        trunc_ln423_reg_950_pp0_iter3_reg <= trunc_ln423_reg_950_pp0_iter2_reg;
        trunc_ln423_reg_950_pp0_iter4_reg <= trunc_ln423_reg_950_pp0_iter3_reg;
        trunc_ln423_reg_950_pp0_iter5_reg <= trunc_ln423_reg_950_pp0_iter4_reg;
        trunc_ln423_reg_950_pp0_iter6_reg <= trunc_ln423_reg_950_pp0_iter5_reg;
        trunc_ln423_reg_950_pp0_iter7_reg <= trunc_ln423_reg_950_pp0_iter6_reg;
        trunc_ln423_reg_950_pp0_iter8_reg <= trunc_ln423_reg_950_pp0_iter7_reg;
        trunc_ln423_reg_950_pp0_iter9_reg <= trunc_ln423_reg_950_pp0_iter8_reg;
        tw_reg_1185[31] <= tw_fu_804_p3[31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        empty_reg_943 <= empty_fu_650_p2;
        icmp_ln413_reg_939 <= icmp_ln413_fu_614_p2;
        icmp_ln413_reg_939_pp0_iter1_reg <= icmp_ln413_reg_939;
        tmp_5_reg_960 <= select_ln413_fu_634_p3[32'd1];
        tmp_reg_955 <= {{m_fu_642_p3[6:2]}};
        tmp_s_reg_967 <= {{m_fu_642_p3[6:3]}};
        trunc_ln423_reg_950 <= trunc_ln423_fu_656_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter9_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter10_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter9_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter10_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter11_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter10_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter11_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter12_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter11_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter12_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter13_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter12_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter13_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter14_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter13_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter14_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter15_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter14_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter15_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter16_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter15_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter16_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter17_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter16_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter17_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter18_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter17_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter18_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter19_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter18_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter0_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter1_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter0_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter19_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter20_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter19_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter20_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter21_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter20_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter21_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter22_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter21_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter22_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter23_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter22_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter23_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter24_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter23_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter24_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter25_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter24_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter1_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter2_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter1_d1_real_14_reg_475;
        xor_ln416_reg_1052 <= xor_ln416_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter4_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter5_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter4_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter5_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter6_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter5_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter6_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter7_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter6_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter7_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter8_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter7_d1_real_14_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter8_d1_imag_14_reg_487;
        ap_phi_reg_pp0_iter9_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter8_d1_real_14_reg_475;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln413_fu_614_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) 
    & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln413_reg_939_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_icmp_ln416145_phi_fu_468_p4 = xor_ln416_reg_1052;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_phi_mux_icmp_ln416145_phi_fu_468_p4 = 1'd1;
    end else begin
        ap_phi_mux_icmp_ln416145_phi_fu_468_p4 = xor_ln416_reg_1052;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten142_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten142_load = indvar_flatten142_fu_148;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_499_ce = 1'b1;
    end else begin
        grp_fu_499_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_503_ce = 1'b1;
    end else begin
        grp_fu_503_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_507_ce = 1'b1;
    end else begin
        grp_fu_507_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_511_ce = 1'b1;
    end else begin
        grp_fu_511_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_515_ce = 1'b1;
    end else begin
        grp_fu_515_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_520_ce = 1'b1;
    end else begin
        grp_fu_520_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_525_ce = 1'b1;
    end else begin
        grp_fu_525_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_530_ce = 1'b1;
    end else begin
        grp_fu_530_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_535_ce = 1'b1;
    end else begin
        grp_fu_535_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_539_ce = 1'b1;
    end else begin
        grp_fu_539_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_543_ce = 1'b1;
    end else begin
        grp_fu_543_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_547_ce = 1'b1;
    end else begin
        grp_fu_547_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_551_ce = 1'b1;
    end else begin
        grp_fu_551_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_555_ce = 1'b1;
    end else begin
        grp_fu_555_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_559_ce = 1'b1;
    end else begin
        grp_fu_559_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_563_ce = 1'b1;
    end else begin
        grp_fu_563_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_567_ce = 1'b1;
    end else begin
        grp_fu_567_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_571_ce = 1'b1;
    end else begin
        grp_fu_571_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_576_ce = 1'b1;
    end else begin
        grp_fu_576_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_581_ce = 1'b1;
    end else begin
        grp_fu_581_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address0 = zext_ln8_1_fu_708_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address1 = zext_ln426_1_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address0 = zext_ln8_1_fu_708_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address1 = zext_ln426_1_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address0 = zext_ln8_1_fu_708_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address1 = zext_ln426_1_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address0 = zext_ln8_1_fu_708_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address1 = zext_ln426_1_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address0 = zext_ln8_1_fu_708_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address1 = zext_ln426_1_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address0 = zext_ln8_1_fu_708_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address1 = zext_ln426_1_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address0 = zext_ln8_1_fu_708_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address1 = zext_ln426_1_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address0 = zext_ln8_1_fu_708_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address1 = zext_ln426_1_fu_678_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address0 = zext_ln8_fu_903_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address1 = zext_ln426_fu_887_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d0 = d3_real_reg_1292_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d1 = d2_real_reg_1282;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address0 = zext_ln8_fu_903_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address1 = zext_ln426_fu_887_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d0 = d3_real_5_reg_1312_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d1 = d2_real_5_reg_1302;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address0 = zext_ln8_fu_903_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address1 = zext_ln426_fu_887_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d0 = d3_imag_reg_1297_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d1 = d2_imag_reg_1287;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address0 = zext_ln8_fu_903_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address1 = zext_ln426_fu_887_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d0 = d3_imag_5_reg_1317_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d1 = d2_imag_5_reg_1307;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local;

assign a_fu_790_p3 = ((icmp_ln11_reg_1079[0:0] == 1'b1) ? FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1_reg_1102 : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1_reg_1097);

assign add_ln413_4_fu_608_p2 = (ap_sig_allocacmp_indvar_flatten142_load + 5'd1);

assign add_ln413_fu_740_p2 = (m_fu_642_p3 + 8'd8);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_1069 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_d1_imag_14_reg_487 = 'bx;

assign ap_phi_reg_pp0_iter0_d1_real_14_reg_475 = 'bx;

assign ap_ready = ap_ready_sig;

assign bit_sel_fu_851_p3 = bitcast_ln17_fu_848_p1[32'd31];

assign bitcast_ln17_fu_848_p1 = a_reg_1169_pp0_iter24_reg;

assign c_fu_761_p3 = ((empty_reg_943[0:0] == 1'b1) ? 32'd613232946 : 32'd1065353216);

assign d0_imag_fu_785_p3 = ((icmp_ln11_reg_1079[0:0] == 1'b1) ? FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1092 : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_reg_1087);

assign d0_real_fu_780_p3 = ((icmp_ln11_reg_1079[0:0] == 1'b1) ? FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1074 : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_reg_1069);

assign d1_22_fu_842_p3 = ((icmp_ln11_1_fu_818_p2[0:0] == 1'b1) ? FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1_reg_1152 : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1_reg_1147);

assign d1_fu_830_p3 = ((icmp_ln11_1_fu_818_p2[0:0] == 1'b1) ? FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1_reg_1132 : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1_reg_1127);

assign d1_imag_13_fu_877_p1 = xor_ln_fu_869_p3;

assign d1_real_13_fu_797_p3 = ((icmp_ln11_reg_1079[0:0] == 1'b1) ? FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1_reg_1112 : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1_reg_1107);

assign d_fu_768_p3 = ((empty_reg_943[0:0] == 1'b1) ? 32'd3212836864 : 32'd2147483648);

assign empty_fu_650_p2 = ((select_ln413_fu_634_p3 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln11_1_fu_818_p2 = ((or_ln_fu_811_p3 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln11_fu_775_p2 = ((trunc_ln423_reg_950 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln413_fu_614_p2 = ((ap_sig_allocacmp_indvar_flatten142_load == 5'd31) ? 1'b1 : 1'b0);

assign k_fu_720_p2 = (select_ln413_fu_634_p3 + 3'd2);

assign lshr_ln8_1_fu_700_p3 = {{tmp_s_fu_690_p4}, {1'd1}};

assign lshr_ln8_fu_895_p4 = {{{tmp_s_reg_967_pp0_iter40_reg}, {1'd1}}, {tmp_5_reg_960_pp0_iter40_reg}};

assign lshr_ln_fu_881_p3 = {{tmp_reg_955_pp0_iter39_reg}, {tmp_5_reg_960_pp0_iter39_reg}};

assign m_fu_642_p3 = ((ap_phi_mux_icmp_ln416145_phi_fu_468_p4[0:0] == 1'b1) ? m143_fu_152 : add_ln413146_fu_160);

assign or_ln_fu_811_p3 = {{tmp_5_reg_960_pp0_iter2_reg}, {1'd1}};

assign select_ln11_2_fu_836_p3 = ((icmp_ln11_1_fu_818_p2[0:0] == 1'b1) ? FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1142 : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1137);

assign select_ln11_fu_824_p3 = ((icmp_ln11_1_fu_818_p2[0:0] == 1'b1) ? FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1122 : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1117);

assign select_ln413_fu_634_p3 = ((ap_phi_mux_icmp_ln416145_phi_fu_468_p4[0:0] == 1'b1) ? k144_fu_156 : 3'd0);

assign tmp_6_fu_726_p3 = k_fu_720_p2[32'd2];

assign tmp_fu_660_p4 = {{m_fu_642_p3[6:2]}};

assign tmp_s_fu_690_p4 = {{m_fu_642_p3[6:3]}};

assign trunc_ln17_fu_865_p1 = bitcast_ln17_fu_848_p1[30:0];

assign trunc_ln423_fu_656_p1 = select_ln413_fu_634_p3[1:0];

assign tw_fu_804_p3 = ((empty_reg_943_pp0_iter2_reg[0:0] == 1'b1) ? 32'd3207922931 : 32'd1060439283);

assign xor_ln17_fu_859_p2 = (bit_sel_fu_851_p3 ^ 1'd1);

assign xor_ln416_fu_734_p2 = (tmp_6_fu_726_p3 ^ 1'd1);

assign xor_ln_fu_869_p3 = {{xor_ln17_fu_859_p2}, {trunc_ln17_fu_865_p1}};

assign zext_ln426_1_fu_678_p1 = tmp_fu_660_p4;

assign zext_ln426_fu_887_p1 = lshr_ln_fu_881_p3;

assign zext_ln8_1_fu_708_p1 = lshr_ln8_1_fu_700_p3;

assign zext_ln8_fu_903_p1 = lshr_ln8_fu_895_p4;

always @ (posedge ap_clk) begin
    c_reg_1057[0] <= 1'b0;
    c_reg_1057[3:2] <= 2'b00;
    c_reg_1057[7:6] <= 2'b00;
    c_reg_1057[11:9] <= 3'b000;
    c_reg_1057[15:14] <= 2'b00;
    c_reg_1057[17:17] <= 1'b0;
    c_reg_1057[23:20] <= 4'b1000;
    c_reg_1057[26:26] <= 1'b1;
    c_reg_1057[31:29] <= 3'b001;
    d_reg_1063[22:0] <= 23'b00000000000000000000000;
    d_reg_1063[31:30] <= 2'b10;
    tw_reg_1185[30:0] <= 31'b0111111001101010000010011110011;
end

endmodule //FFT_DIT_RN_FFT_stage_spatial_unroll_3_s
