

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_92_251'
================================================================
* Date:           Tue Feb  8 11:01:52 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_2  |        1|        3|         2|          1|          1|  1 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%base = alloca i32 1"   --->   Operation 7 'alloca' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 9 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln92_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln92_5"   --->   Operation 10 'read' 'select_ln92_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln92_8_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln92_8"   --->   Operation 11 'read' 'zext_ln92_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln92_8_cast = zext i2 %zext_ln92_8_read"   --->   Operation 12 'zext' 'zext_ln92_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %zext_ln92_8_cast, i3 %idx"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %base"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%base_21 = load i2 %base" [../src/ban.cpp:93]   --->   Operation 18 'load' 'base_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.44ns)   --->   "%icmp_ln92 = icmp_eq  i2 %base_21, i2 %select_ln92_5_read" [../src/ban.cpp:92]   --->   Operation 20 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.54ns)   --->   "%add_ln93 = add i2 %base_21, i2 1" [../src/ban.cpp:93]   --->   Operation 22 'add' 'add_ln93' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split113, void %._crit_edge13.i.i818.exitStub" [../src/ban.cpp:92]   --->   Operation 23 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%idx_load = load i3 %idx" [../src/ban.cpp:93]   --->   Operation 24 'load' 'idx_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i2 %base_21" [../src/ban.cpp:93]   --->   Operation 25 'zext' 'zext_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln93_17 = add i6 %sub_ln542_read, i6 %zext_ln93" [../src/ban.cpp:93]   --->   Operation 26 'add' 'add_ln93_17' <Predicate = (!icmp_ln92)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln93_10 = zext i6 %add_ln93_17" [../src/ban.cpp:93]   --->   Operation 27 'zext' 'zext_ln93_10' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln93_11 = zext i3 %idx_load" [../src/ban.cpp:93]   --->   Operation 28 'zext' 'zext_ln93_11' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln93_19 = add i6 %sub_ln542_read, i6 %zext_ln93_11" [../src/ban.cpp:93]   --->   Operation 29 'add' 'add_ln93_19' <Predicate = (!icmp_ln92)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93_12 = zext i6 %add_ln93_19" [../src/ban.cpp:93]   --->   Operation 30 'zext' 'zext_ln93_12' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b_num_addr_4 = getelementptr i32 %b_num, i64 0, i64 %zext_ln93_12" [../src/ban.cpp:93]   --->   Operation 31 'getelementptr' 'b_num_addr_4' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.67ns)   --->   "%add_ln93_18 = add i3 %idx_load, i3 1" [../src/ban.cpp:93]   --->   Operation 32 'add' 'add_ln93_18' <Predicate = (!icmp_ln92)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 33 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr_4" [../src/ban.cpp:93]   --->   Operation 34 'load' 'b_num_load' <Predicate = (!icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln93_12" [../src/ban.cpp:93]   --->   Operation 35 'icmp' 'addr_cmp' <Predicate = (!icmp_ln92)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln93 = store i64 %zext_ln93_10, i64 %reuse_addr_reg" [../src/ban.cpp:93]   --->   Operation 36 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln93 = store i3 %add_ln93_18, i3 %idx" [../src/ban.cpp:93]   --->   Operation 37 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln93 = store i2 %add_ln93, i2 %base" [../src/ban.cpp:93]   --->   Operation 38 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln93_10" [../src/ban.cpp:93]   --->   Operation 39 'getelementptr' 'b_num_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/ban.cpp:81]   --->   Operation 40 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 41 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr_4" [../src/ban.cpp:93]   --->   Operation 42 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 43 [1/1] (0.44ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %b_num_load" [../src/ban.cpp:93]   --->   Operation 43 'select' 'reuse_select' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %reuse_select, i6 %b_num_addr" [../src/ban.cpp:93]   --->   Operation 44 'store' 'store_ln93' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %reuse_select, i32 %reuse_reg" [../src/ban.cpp:93]   --->   Operation 45 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('idx') [8]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln92_8_cast' on local variable 'idx' [13]  (0.427 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'load' operation ('idx_load', ../src/ban.cpp:93) on local variable 'idx' [26]  (0 ns)
	'add' operation ('add_ln93_19', ../src/ban.cpp:93) [32]  (0.781 ns)
	'getelementptr' operation ('b_num_addr_4', ../src/ban.cpp:93) [34]  (0 ns)
	'load' operation ('b_num_load', ../src/ban.cpp:93) on array 'b_num' [39]  (1.24 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'load' operation ('b_num_load', ../src/ban.cpp:93) on array 'b_num' [39]  (1.24 ns)
	'select' operation ('reuse_select', ../src/ban.cpp:93) [41]  (0.449 ns)
	'store' operation ('store_ln93', ../src/ban.cpp:93) of variable 'reuse_select', ../src/ban.cpp:93 on array 'b_num' [42]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
