#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Aug 26 08:35:52 2021
# Process ID: 752
# Current directory: C:/Users/gte0002/lab1_mod/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7052 C:\Users\gte0002\lab1_mod\project_1\project_1.xpr
# Log file: C:/Users/gte0002/lab1_mod/project_1/vivado.log
# Journal file: C:/Users/gte0002/lab1_mod/project_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
start_gui
open_project C:/Users/gte0002/lab1_mod/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 891.590 ; gain = 145.391
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 26 08:40:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/synth_1/runme.log
[Thu Aug 26 08:40:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Thu Aug 26 08:42:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 26 08:43:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gte0002/lab1_mod/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_gateLevel' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gte0002/lab1_mod/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_gateLevel_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab1_mod/project_1/project_1.srcs/sources_1/new/Lab1_gateLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_gateLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab1_mod/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gte0002/lab1_mod/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fc9429b2980245d79235b4e0586d9e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_gateLevel_behav xil_defaultlib.Lab1_gateLevel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab1_gateLevel
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_gateLevel_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/gte0002/lab1_mod/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/Lab1_gateLevel_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 26 08:46:47 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gte0002/lab1_mod/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_gateLevel_behav -key {Behavioral:sim_1:Functional:Lab1_gateLevel} -tclbatch {Lab1_gateLevel.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Lab1_gateLevel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_gateLevel_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.867 ; gain = 15.938
file mkdir C:/Users/gte0002/lab1_mod/project_1/project_1.srcs/constrs_1
file mkdir C:/Users/gte0002/lab1_mod/project_1/project_1.srcs/constrs_1/new
close [ open C:/Users/gte0002/lab1_mod/project_1/project_1.srcs/constrs_1/new/Master_contraint.xdc w ]
add_files -fileset constrs_1 C:/Users/gte0002/lab1_mod/project_1/project_1.srcs/constrs_1/new/Master_contraint.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gte0002/lab1_mod/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 26 08:59:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/synth_1/runme.log
[Thu Aug 26 08:59:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Thu Aug 26 09:01:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gte0002/lab1_mod/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Aug 26 09:03:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Aug 26 09:04:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_1/runme.log
config_webtalk -user on
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7k70tfbv676-1
current_run [get_runs synth_2]
set_property part xc7a100tcsg324-1 [current_project]
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Thu Aug 26 09:07:52 2021] Launched synth_2...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/synth_2/runme.log
[Thu Aug 26 09:07:52 2021] Launched impl_2...
Run output will be captured here: C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1870.453 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1870.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1938.598 ; gain = 900.383
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD358BA
set_property PROGRAM.FILE {C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_2/Lab1_gateLevel.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/gte0002/lab1_mod/project_1/project_1.runs/impl_2/Lab1_gateLevel.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 26 09:12:33 2021...
