0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Yujian/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/Yujian/Lab1/Lab1.srcs/sim_1/new/halfadder_test.sv,1516223954,systemVerilog,,,,halfadder_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Yujian/Lab1/Lab1.srcs/sources_1/new/halfadder.sv,1515785834,systemVerilog,,C:/Users/Yujian/Lab1/Lab1.srcs/sim_1/new/halfadder_test.sv,,halfadder,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
